Analysis & Synthesis report for projeto_infrahw
Fri Jul 30 22:55:24 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |cpu|UnidadeDeControle:Ctrl_Unit|STATE
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated
 14. Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated
 15. Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated
 16. Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated
 17. Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM
 18. Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_One
 19. Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two
 20. Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three
 21. Parameter Settings for User Entity Instance: UnidadeDeControle:Ctrl_Unit
 22. Port Connectivity Checks: "UnidadeDeControle:Ctrl_Unit"
 23. Port Connectivity Checks: "MUX_10:M10"
 24. Port Connectivity Checks: "ShiftLeft2A:SL2_A"
 25. Port Connectivity Checks: "MUX_9:M9"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 30 22:55:24 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; projeto_infrahw                             ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; cpu                ; projeto_infrahw    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; ula32.vhd                        ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd              ;         ;
; Registrador.vhd                  ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd        ;         ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd          ;         ;
; Memoria.vhd                      ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd            ;         ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd          ;         ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd          ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v                  ;         ;
; MUX_2.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_2.v                ;         ;
; MUX_3.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_3.v                ;         ;
; MUX_5.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_5.v                ;         ;
; MUX_8.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_8.v                ;         ;
; MUX_9.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_9.v                ;         ;
; MUX_10.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_10.v               ;         ;
; MUX_7.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_7.v                ;         ;
; SignExtend.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/SignExtend.v           ;         ;
; MUX_6.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_6.v                ;         ;
; FunctToShift.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/FunctToShift.v         ;         ;
; MUX_11.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_11.v               ;         ;
; ShiftLeft2A.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2A.v          ;         ;
; ShiftLeft2B.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2B.v          ;         ;
; MUX_4.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_4.v                ;         ;
; MUX_1.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_1.v                ;         ;
; UnidadeDeControle.v              ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v    ;         ;
; Load_Size.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Load_Size.v            ;         ;
; Store_Size.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Store_Size.v           ;         ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                    ;         ;
; altram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf                        ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                    ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_mg91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf ;         ;
; instrucoes.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/instrucoes.mif         ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; reset ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |cpu                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |cpu                ; cpu         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|UnidadeDeControle:Ctrl_Unit|STATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------------+---------------------+--------------+------------+-------------+---------------+-------------+-------------+-------------+--------------+-------------+-------------+---------------+--------------+--------------+--------------+--------------+----------------+---------------+---------------+--------------+----------------+--------------+--------------+---------------+--------------+--------------+---------------+--------------+---------------+---------------+-------------+---------------+--------------+--------------+--------------+-----------------+
; Name                ; STATE.ST_FUNCT_EXC ; STATE.ST_OPCODE_EXC ; STATE.ST_JAL ; STATE.ST_J ; STATE.ST_SW ; STATE.ST_SLTI ; STATE.ST_SH ; STATE.ST_SB ; STATE.ST_LW ; STATE.ST_LUI ; STATE.ST_LH ; STATE.ST_LB ; STATE.ST_SLLM ; STATE.ST_BGT ; STATE.ST_BLE ; STATE.ST_BNE ; STATE.ST_BEQ ; STATE.ST_ADDIU ; STATE.ST_ADDI ; STATE.ST_ADDM ; STATE.ST_RTE ; STATE.ST_BREAK ; STATE.ST_SUB ; STATE.ST_SRL ; STATE.ST_SRAV ; STATE.ST_SRA ; STATE.ST_SLT ; STATE.ST_SLLV ; STATE.ST_SLL ; STATE.ST_MFLO ; STATE.ST_MFHI ; STATE.ST_JR ; STATE.ST_MULT ; STATE.ST_DIV ; STATE.ST_AND ; STATE.ST_ADD ; STATE.ST_COMMON ;
+---------------------+--------------------+---------------------+--------------+------------+-------------+---------------+-------------+-------------+-------------+--------------+-------------+-------------+---------------+--------------+--------------+--------------+--------------+----------------+---------------+---------------+--------------+----------------+--------------+--------------+---------------+--------------+--------------+---------------+--------------+---------------+---------------+-------------+---------------+--------------+--------------+--------------+-----------------+
; STATE.ST_COMMON     ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 0               ;
; STATE.ST_ADD        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 1            ; 1               ;
; STATE.ST_AND        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 1            ; 0            ; 1               ;
; STATE.ST_DIV        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 1            ; 0            ; 0            ; 1               ;
; STATE.ST_MULT       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 1             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_JR         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 1           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_MFHI       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 1             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_MFLO       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 1             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SLL        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 1            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SLLV       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 1             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SLT        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 1            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SRA        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 1            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SRAV       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 1             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SRL        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 1            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SUB        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 1            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_BREAK      ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 1              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_RTE        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 1            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_ADDM       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 1             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_ADDI       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 1             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_ADDIU      ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 1              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_BEQ        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 1            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_BNE        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 1            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_BLE        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 1            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_BGT        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 1            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SLLM       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 1             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_LB         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 1           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_LH         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 1           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_LUI        ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 1            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_LW         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 1           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SB         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 1           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SH         ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 1           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SLTI       ; 0                  ; 0                   ; 0            ; 0          ; 0           ; 1             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_SW         ; 0                  ; 0                   ; 0            ; 0          ; 1           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_J          ; 0                  ; 0                   ; 0            ; 1          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_JAL        ; 0                  ; 0                   ; 1            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_OPCODE_EXC ; 0                  ; 1                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
; STATE.ST_FUNCT_EXC  ; 1                  ; 0                   ; 0            ; 0          ; 0           ; 0             ; 0           ; 0           ; 0           ; 0            ; 0           ; 0           ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0             ; 0             ; 0            ; 0              ; 0            ; 0            ; 0             ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0           ; 0             ; 0            ; 0            ; 0            ; 1               ;
+---------------------+--------------------+---------------------+--------------+------------+-------------+---------------+-------------+-------------+-------------+--------------+-------------+-------------+---------------+--------------+--------------+--------------+--------------+----------------+---------------+---------------+--------------+----------------+--------------+--------------+---------------+--------------+--------------+---------------+--------------+---------------+---------------+-------------+---------------+--------------+--------------+--------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------+----------------------------------------------------+
; Register name                                   ; Reason for Removal                                 ;
+-------------------------------------------------+----------------------------------------------------+
; Registrador:HI|Saida[0..31]                     ; Stuck at GND due to stuck port data_in             ;
; Registrador:LO|Saida[0..31]                     ; Stuck at GND due to stuck port data_in             ;
; UnidadeDeControle:Ctrl_Unit|M9_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|M8_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|HI_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|LO_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|ALUSrcB[1]          ; Merged with UnidadeDeControle:Ctrl_Unit|ALUSrcB[0] ;
; Registrador:MDR_B|Saida[0]                      ; Merged with Registrador:MDR_A|Saida[0]             ;
; UnidadeDeControle:Ctrl_Unit|M1_w[0,1]           ; Merged with UnidadeDeControle:Ctrl_Unit|IorD_w[1]  ;
; UnidadeDeControle:Ctrl_Unit|MDR_A_w             ; Merged with UnidadeDeControle:Ctrl_Unit|IorD_w[1]  ;
; UnidadeDeControle:Ctrl_Unit|MDR_B_w             ; Merged with UnidadeDeControle:Ctrl_Unit|IorD_w[1]  ;
; Registrador:MDR_B|Saida[1]                      ; Merged with Registrador:MDR_A|Saida[1]             ;
; Registrador:MDR_B|Saida[2]                      ; Merged with Registrador:MDR_A|Saida[2]             ;
; Registrador:MDR_B|Saida[3]                      ; Merged with Registrador:MDR_A|Saida[3]             ;
; Registrador:MDR_B|Saida[4]                      ; Merged with Registrador:MDR_A|Saida[4]             ;
; Registrador:MDR_B|Saida[5]                      ; Merged with Registrador:MDR_A|Saida[5]             ;
; Registrador:MDR_B|Saida[6]                      ; Merged with Registrador:MDR_A|Saida[6]             ;
; Registrador:MDR_B|Saida[7]                      ; Merged with Registrador:MDR_A|Saida[7]             ;
; Registrador:MDR_B|Saida[31]                     ; Merged with Registrador:MDR_A|Saida[31]            ;
; UnidadeDeControle:Ctrl_Unit|RegB_w              ; Merged with UnidadeDeControle:Ctrl_Unit|RegA_w     ;
; Registrador:MDR_B|Saida[20]                     ; Merged with Registrador:MDR_A|Saida[20]            ;
; RegDesloc:RegD|n_shift[5..9,11..30]             ; Merged with RegDesloc:RegD|n_shift[10]             ;
; Registrador:MDR_B|Saida[15]                     ; Merged with Registrador:MDR_A|Saida[15]            ;
; Registrador:MDR_B|Saida[14]                     ; Merged with Registrador:MDR_A|Saida[14]            ;
; Registrador:MDR_B|Saida[13]                     ; Merged with Registrador:MDR_A|Saida[13]            ;
; Registrador:MDR_B|Saida[12]                     ; Merged with Registrador:MDR_A|Saida[12]            ;
; Registrador:MDR_B|Saida[11]                     ; Merged with Registrador:MDR_A|Saida[11]            ;
; Registrador:MDR_B|Saida[10]                     ; Merged with Registrador:MDR_A|Saida[10]            ;
; Registrador:MDR_B|Saida[9]                      ; Merged with Registrador:MDR_A|Saida[9]             ;
; Registrador:MDR_B|Saida[8]                      ; Merged with Registrador:MDR_A|Saida[8]             ;
; Registrador:MDR_B|Saida[30]                     ; Merged with Registrador:MDR_A|Saida[30]            ;
; Registrador:MDR_B|Saida[29]                     ; Merged with Registrador:MDR_A|Saida[29]            ;
; Registrador:MDR_B|Saida[28]                     ; Merged with Registrador:MDR_A|Saida[28]            ;
; Registrador:MDR_B|Saida[27]                     ; Merged with Registrador:MDR_A|Saida[27]            ;
; Registrador:MDR_B|Saida[26]                     ; Merged with Registrador:MDR_A|Saida[26]            ;
; Registrador:MDR_B|Saida[19]                     ; Merged with Registrador:MDR_A|Saida[19]            ;
; Registrador:MDR_B|Saida[18]                     ; Merged with Registrador:MDR_A|Saida[18]            ;
; Registrador:MDR_B|Saida[17]                     ; Merged with Registrador:MDR_A|Saida[17]            ;
; Registrador:MDR_B|Saida[16]                     ; Merged with Registrador:MDR_A|Saida[16]            ;
; Registrador:MDR_B|Saida[25]                     ; Merged with Registrador:MDR_A|Saida[25]            ;
; Registrador:MDR_B|Saida[24]                     ; Merged with Registrador:MDR_A|Saida[24]            ;
; Registrador:MDR_B|Saida[23]                     ; Merged with Registrador:MDR_A|Saida[23]            ;
; Registrador:MDR_B|Saida[22]                     ; Merged with Registrador:MDR_A|Saida[22]            ;
; Registrador:MDR_B|Saida[21]                     ; Merged with Registrador:MDR_A|Saida[21]            ;
; RegDesloc:RegD|n_shift[0]                       ; Stuck at VCC due to stuck port data_in             ;
; RegDesloc:RegD|n_shift[1..4,10]                 ; Stuck at GND due to stuck port data_in             ;
; UnidadeDeControle:Ctrl_Unit|M10_w[0]            ; Lost fanout                                        ;
; Registrador:EPC|Saida[16..31]                   ; Lost fanout                                        ;
; Registrador:RegB|Saida[16..31]                  ; Lost fanout                                        ;
; Registrador:RegA|Saida[16..31]                  ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][31]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][30]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][29]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][28]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][27]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][26]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][25]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][24]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][23]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][22]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][21]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][20]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][19]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][18]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][17]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][16]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][16]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][31]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][30]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][29]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][28]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][27]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][26]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][25]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][24]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][23]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][22]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][21]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][20]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][19]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][18]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][17]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][16]                    ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[16..31]                ; Lost fanout                                        ;
; Registrador:PC|Saida[16..31]                    ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~76            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~77            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~78            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~79            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~80            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE~81            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|COUNTER[0..3]       ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[0..5]                    ; Lost fanout                                        ;
; Instr_Reg:IR|Instr31_26[0..5]                   ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|IR_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|MemWrite            ; Lost fanout                                        ;
; Registrador:RegB|Saida[5]                       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|M3_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|IorD_w[0,1]         ; Lost fanout                                        ;
; Registrador:PC|Saida[0]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[0]                     ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|ALUSrcA[0,1]        ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[0]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[0]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[0]                       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|ALUSrcB[0,2]        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|ALUOp[0..2]         ; Lost fanout                                        ;
; Registrador:PC|Saida[1]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[1]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[1]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[1]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[1]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[2]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[2]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[2]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[2]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[2]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[3]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[3]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[3]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[3]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[3]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[4]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[4]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[4]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[4]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[4]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[5]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[5]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[5]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[5]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[6]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[6]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[6]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[6]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[6]                       ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[6]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[7]                         ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[7]                     ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[7]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[7]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[7]                       ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[7]                       ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[26..31]                 ; Lost fanout                                        ;
; Instr_Reg:IR|Instr20_16[0..4]                   ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][5]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][5]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][5]                     ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|RegA_w              ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|PCSource[0,1]       ; Lost fanout                                        ;
; Registrador:EPC|Saida[0]                        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|PC_w                ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|ALUOUT_w            ; Lost fanout                                        ;
; Instr_Reg:IR|Instr25_21[0..4]                   ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][0]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][0]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][0]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[1]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][1]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][1]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][1]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[2]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][2]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][2]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][2]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[3]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][3]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][3]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][3]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[4]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][4]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][4]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][4]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[5,6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][6]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][6]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][6]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[7]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][7]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][7]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][7]                     ; Lost fanout                                        ;
; RegDesloc:RegD|temp[5]                          ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|MemToReg[0..2]      ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|RegDst[0,1]         ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[11..15]                  ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|RegWrite            ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|EPCWrite            ; Lost fanout                                        ;
; RegDesloc:RegD|temp[0..4,6,7]                   ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[16..25]                 ; Lost fanout                                        ;
; RegDesloc:RegD|temp[8]                          ; Lost fanout                                        ;
; Registrador:RegB|Saida[11..15]                  ; Lost fanout                                        ;
; RegDesloc:RegD|temp[9]                          ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][15]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][15]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][14]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][14]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][13]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][13]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][12]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][12]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][11]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][11]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][11]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[10]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[15]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[15]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[15]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[14]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[14]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[14]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[13]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[13]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[13]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[12]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[12]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[12]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[11]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[11]                    ; Lost fanout                                        ;
; RegDesloc:RegD|temp[11]                         ; Lost fanout                                        ;
; Registrador:PC|Saida[15]                        ; Lost fanout                                        ;
; Registrador:RegA|Saida[15]                      ; Lost fanout                                        ;
; Registrador:PC|Saida[8]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[8]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[8]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[8]                       ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[8]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[9]                         ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[9]                      ; Lost fanout                                        ;
; Registrador:RegA|Saida[9]                       ; Lost fanout                                        ;
; Registrador:RegB|Saida[9]                       ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[9]                       ; Lost fanout                                        ;
; Registrador:PC|Saida[10]                        ; Lost fanout                                        ;
; Registrador:MDR_A|Saida[10]                     ; Lost fanout                                        ;
; Registrador:RegA|Saida[10]                      ; Lost fanout                                        ;
; Registrador:RegB|Saida[10]                      ; Lost fanout                                        ;
; Instr_Reg:IR|Instr15_0[10]                      ; Lost fanout                                        ;
; Registrador:PC|Saida[11]                        ; Lost fanout                                        ;
; Registrador:RegA|Saida[11]                      ; Lost fanout                                        ;
; Registrador:PC|Saida[12]                        ; Lost fanout                                        ;
; Registrador:RegA|Saida[12]                      ; Lost fanout                                        ;
; Registrador:PC|Saida[13]                        ; Lost fanout                                        ;
; Registrador:RegA|Saida[13]                      ; Lost fanout                                        ;
; Registrador:PC|Saida[14]                        ; Lost fanout                                        ;
; Registrador:RegA|Saida[14]                      ; Lost fanout                                        ;
; RegDesloc:RegD|temp[16]                         ; Lost fanout                                        ;
; Registrador:EPC|Saida[15]                       ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[8]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[8]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][8]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][8]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][8]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[9]                     ; Lost fanout                                        ;
; Registrador:EPC|Saida[9]                        ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][9]                      ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][9]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][9]                     ; Lost fanout                                        ;
; Registrador:ALUOUT|Saida[10]                    ; Lost fanout                                        ;
; Registrador:EPC|Saida[10]                       ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[0][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[1][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[2][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[3][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[4][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[5][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[6][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[7][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[8][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[9][10]                     ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[10][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[11][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[12][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[13][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[14][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[15][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[16][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[17][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[18][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[19][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[20][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[21][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[22][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[23][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[24][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[25][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[26][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[27][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[28][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[29][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[30][10]                    ; Lost fanout                                        ;
; Banco_reg:BR|Cluster[31][10]                    ; Lost fanout                                        ;
; Registrador:EPC|Saida[11..14]                   ; Lost fanout                                        ;
; RegDesloc:RegD|temp[17..31]                     ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_COMMON     ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_ADD        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_AND        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_DIV        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_MULT       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_JR         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_MFHI       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_MFLO       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLL        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLLV       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLT        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SRA        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SRAV       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SRL        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SUB        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_BREAK      ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_RTE        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_ADDM       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_ADDI       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_ADDIU      ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_BEQ        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_BNE        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_BLE        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_BGT        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLLM       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_LB         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_LH         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_LUI        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_LW         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SB         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SH         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLTI       ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_SW         ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_J          ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_JAL        ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_OPCODE_EXC ; Lost fanout                                        ;
; UnidadeDeControle:Ctrl_Unit|STATE.ST_FUNCT_EXC  ; Lost fanout                                        ;
; Total Number of Removed Registers = 1489        ;                                                    ;
+-------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Registrador:RegB|Saida[31]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][31], Banco_reg:BR|Cluster[1][31],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][31], Banco_reg:BR|Cluster[3][31], Instr_Reg:IR|Instr20_16[0], ;
;                                      ;                           ; Instr_Reg:IR|Instr20_16[1], Instr_Reg:IR|Instr20_16[2], Instr_Reg:IR|Instr20_16[3],   ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|RegA_w, UnidadeDeControle:Ctrl_Unit|RegDst[0],            ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|RegDst[1], Instr_Reg:IR|Instr15_0[15],                    ;
;                                      ;                           ; Instr_Reg:IR|Instr15_0[14], Instr_Reg:IR|Instr15_0[13], Instr_Reg:IR|Instr15_0[12],   ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|RegWrite, Registrador:MDR_A|Saida[16],                    ;
;                                      ;                           ; Registrador:MDR_A|Saida[17], Registrador:MDR_A|Saida[18],                             ;
;                                      ;                           ; Registrador:MDR_A|Saida[19], Registrador:RegB|Saida[15], Registrador:RegB|Saida[14],  ;
;                                      ;                           ; Registrador:RegB|Saida[13], Registrador:RegB|Saida[12], Banco_reg:BR|Cluster[0][15],  ;
;                                      ;                           ; Banco_reg:BR|Cluster[1][15], Banco_reg:BR|Cluster[2][15],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][15], Banco_reg:BR|Cluster[0][14],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[1][14], Banco_reg:BR|Cluster[2][14],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][14], Banco_reg:BR|Cluster[0][13],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[1][13], Banco_reg:BR|Cluster[2][13],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][13], Banco_reg:BR|Cluster[0][12],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[1][12], Banco_reg:BR|Cluster[2][12],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][12], Registrador:MDR_A|Saida[15],                             ;
;                                      ;                           ; Registrador:MDR_A|Saida[14], Registrador:MDR_A|Saida[13],                             ;
;                                      ;                           ; Registrador:MDR_A|Saida[12]                                                           ;
; Instr_Reg:IR|Instr15_0[5]            ; Lost Fanouts              ; UnidadeDeControle:Ctrl_Unit|IR_w, UnidadeDeControle:Ctrl_Unit|MemWrite,               ;
;                                      ;                           ; Registrador:RegB|Saida[5], UnidadeDeControle:Ctrl_Unit|M3_w,                          ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|IorD_w[0], UnidadeDeControle:Ctrl_Unit|IorD_w[1],         ;
;                                      ;                           ; Registrador:PC|Saida[0], UnidadeDeControle:Ctrl_Unit|ALUSrcA[0],                      ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|ALUSrcA[1], UnidadeDeControle:Ctrl_Unit|ALUOp[1],         ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|ALUOp[2], UnidadeDeControle:Ctrl_Unit|ALUOp[0],           ;
;                                      ;                           ; Banco_reg:BR|Cluster[0][5], Banco_reg:BR|Cluster[1][5], Banco_reg:BR|Cluster[2][5],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][5], UnidadeDeControle:Ctrl_Unit|PCSource[0],                  ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|PCSource[1], Registrador:EPC|Saida[0],                    ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_COMMON                                           ;
; Registrador:HI|Saida[0]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[0], Registrador:MDR_A|Saida[0], Registrador:RegA|Saida[0],   ;
;                                      ; due to stuck port data_in ; UnidadeDeControle:Ctrl_Unit|ALUSrcB[0], UnidadeDeControle:Ctrl_Unit|ALUSrcB[2],       ;
;                                      ;                           ; Banco_reg:BR|Cluster[0][0], Banco_reg:BR|Cluster[1][0], Banco_reg:BR|Cluster[2][0],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][0], RegDesloc:RegD|temp[0],                                   ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_ADD                                              ;
; Registrador:RegA|Saida[31]           ; Lost Fanouts              ; Instr_Reg:IR|Instr25_21[0], Instr_Reg:IR|Instr25_21[1], Instr_Reg:IR|Instr25_21[2],   ;
;                                      ;                           ; Instr_Reg:IR|Instr25_21[3], Instr_Reg:IR|Instr25_21[4], Registrador:MDR_A|Saida[21],  ;
;                                      ;                           ; Registrador:MDR_A|Saida[22], Registrador:MDR_A|Saida[23],                             ;
;                                      ;                           ; Registrador:MDR_A|Saida[24], Registrador:MDR_A|Saida[25]                              ;
; Registrador:HI|Saida[31]             ; Stuck at GND              ; UnidadeDeControle:Ctrl_Unit|HI_w, Registrador:ALUOUT|Saida[31],                       ;
;                                      ; due to stuck port data_in ; Instr_Reg:IR|Instr20_16[4], UnidadeDeControle:Ctrl_Unit|ALUOUT_w,                     ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|MemToReg[1], UnidadeDeControle:Ctrl_Unit|MemToReg[2],     ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|MemToReg[0], Registrador:MDR_A|Saida[20],                 ;
;                                      ;                           ; RegDesloc:RegD|temp[31]                                                               ;
; Registrador:HI|Saida[14]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[14], RegDesloc:RegD|temp[14], Registrador:PC|Saida[12],      ;
;                                      ; due to stuck port data_in ; Registrador:PC|Saida[13], Registrador:PC|Saida[14], Registrador:RegA|Saida[14],       ;
;                                      ;                           ; Registrador:EPC|Saida[12], Registrador:EPC|Saida[13], Registrador:EPC|Saida[14]       ;
; Registrador:HI|Saida[12]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[12], RegDesloc:RegD|temp[12], Registrador:PC|Saida[10],      ;
;                                      ; due to stuck port data_in ; Registrador:RegB|Saida[10], Instr_Reg:IR|Instr15_0[10], Registrador:PC|Saida[11],     ;
;                                      ;                           ; Registrador:RegA|Saida[12], Registrador:EPC|Saida[10], Registrador:EPC|Saida[11]      ;
; UnidadeDeControle:Ctrl_Unit|STATE~77 ; Lost Fanouts              ; UnidadeDeControle:Ctrl_Unit|COUNTER[1], UnidadeDeControle:Ctrl_Unit|COUNTER[0],       ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|COUNTER[2], UnidadeDeControle:Ctrl_Unit|STATE.ST_SH,      ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_SLTI, UnidadeDeControle:Ctrl_Unit|STATE.ST_SW,   ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_J, UnidadeDeControle:Ctrl_Unit|STATE.ST_JAL      ;
; Registrador:HI|Saida[7]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[7], Registrador:MDR_A|Saida[7], Registrador:RegA|Saida[7],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][7], Banco_reg:BR|Cluster[1][7], Banco_reg:BR|Cluster[2][7],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][7], RegDesloc:RegD|temp[7]                                    ;
; Registrador:HI|Saida[6]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[6], Registrador:MDR_A|Saida[6], Registrador:RegA|Saida[6],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][6], Banco_reg:BR|Cluster[1][6], Banco_reg:BR|Cluster[2][6],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][6], RegDesloc:RegD|temp[6]                                    ;
; Registrador:HI|Saida[4]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[4], Registrador:MDR_A|Saida[4], Registrador:RegA|Saida[4],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][4], Banco_reg:BR|Cluster[1][4], Banco_reg:BR|Cluster[2][4],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][4], RegDesloc:RegD|temp[4]                                    ;
; Registrador:HI|Saida[3]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[3], Registrador:MDR_A|Saida[3], Registrador:RegA|Saida[3],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][3], Banco_reg:BR|Cluster[1][3], Banco_reg:BR|Cluster[2][3],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][3], RegDesloc:RegD|temp[3]                                    ;
; Registrador:HI|Saida[2]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[2], Registrador:MDR_A|Saida[2], Registrador:RegA|Saida[2],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][2], Banco_reg:BR|Cluster[1][2], Banco_reg:BR|Cluster[2][2],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][2], RegDesloc:RegD|temp[2]                                    ;
; Registrador:HI|Saida[1]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[1], Registrador:MDR_A|Saida[1], Registrador:RegA|Saida[1],   ;
;                                      ; due to stuck port data_in ; Banco_reg:BR|Cluster[0][1], Banco_reg:BR|Cluster[1][1], Banco_reg:BR|Cluster[2][1],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][1], RegDesloc:RegD|temp[1]                                    ;
; Instr_Reg:IR|Instr15_0[11]           ; Lost Fanouts              ; Registrador:RegB|Saida[11], Banco_reg:BR|Cluster[0][11], Banco_reg:BR|Cluster[1][11], ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][11], Banco_reg:BR|Cluster[3][11],                             ;
;                                      ;                           ; Registrador:MDR_A|Saida[11]                                                           ;
; UnidadeDeControle:Ctrl_Unit|STATE~76 ; Lost Fanouts              ; UnidadeDeControle:Ctrl_Unit|COUNTER[3], UnidadeDeControle:Ctrl_Unit|STATE.ST_LH,      ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_LUI,                                             ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_OPCODE_EXC,                                      ;
;                                      ;                           ; UnidadeDeControle:Ctrl_Unit|STATE.ST_FUNCT_EXC                                        ;
; Registrador:HI|Saida[15]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[15], RegDesloc:RegD|temp[15], Registrador:PC|Saida[15],      ;
;                                      ; due to stuck port data_in ; Registrador:RegA|Saida[15], Registrador:EPC|Saida[15]                                 ;
; Registrador:RegB|Saida[20]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][20], Banco_reg:BR|Cluster[1][20],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][20], Banco_reg:BR|Cluster[3][20]                              ;
; Registrador:RegB|Saida[21]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][21], Banco_reg:BR|Cluster[1][21],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][21], Banco_reg:BR|Cluster[3][21]                              ;
; Registrador:RegB|Saida[29]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][29], Banco_reg:BR|Cluster[1][29],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][29], Banco_reg:BR|Cluster[3][29]                              ;
; Registrador:RegB|Saida[28]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][28], Banco_reg:BR|Cluster[1][28],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][28], Banco_reg:BR|Cluster[3][28]                              ;
; Registrador:RegB|Saida[22]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][22], Banco_reg:BR|Cluster[1][22],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][22], Banco_reg:BR|Cluster[3][22]                              ;
; Registrador:RegB|Saida[23]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][23], Banco_reg:BR|Cluster[1][23],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][23], Banco_reg:BR|Cluster[3][23]                              ;
; Registrador:RegB|Saida[24]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][24], Banco_reg:BR|Cluster[1][24],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][24], Banco_reg:BR|Cluster[3][24]                              ;
; Registrador:RegA|Saida[9]            ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][9], Banco_reg:BR|Cluster[1][9], Banco_reg:BR|Cluster[2][9],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][9]                                                            ;
; Registrador:RegA|Saida[8]            ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][8], Banco_reg:BR|Cluster[1][8], Banco_reg:BR|Cluster[2][8],   ;
;                                      ;                           ; Banco_reg:BR|Cluster[3][8]                                                            ;
; Registrador:HI|Saida[5]              ; Stuck at GND              ; Registrador:ALUOUT|Saida[5], Registrador:MDR_A|Saida[5], Registrador:RegA|Saida[5],   ;
;                                      ; due to stuck port data_in ; RegDesloc:RegD|temp[5]                                                                ;
; Registrador:RegA|Saida[10]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][10], Banco_reg:BR|Cluster[1][10],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][10], Banco_reg:BR|Cluster[3][10]                              ;
; Registrador:RegB|Saida[27]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][27], Banco_reg:BR|Cluster[1][27],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][27], Banco_reg:BR|Cluster[3][27]                              ;
; Registrador:RegB|Saida[16]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][16], Banco_reg:BR|Cluster[1][16],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][16], Banco_reg:BR|Cluster[3][16]                              ;
; Registrador:RegB|Saida[17]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][17], Banco_reg:BR|Cluster[1][17],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][17], Banco_reg:BR|Cluster[3][17]                              ;
; Registrador:RegB|Saida[18]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][18], Banco_reg:BR|Cluster[1][18],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][18], Banco_reg:BR|Cluster[3][18]                              ;
; Registrador:RegB|Saida[25]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][25], Banco_reg:BR|Cluster[1][25],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][25], Banco_reg:BR|Cluster[3][25]                              ;
; RegDesloc:RegD|n_shift[0]            ; Stuck at VCC              ; Instr_Reg:IR|Instr15_0[1], Instr_Reg:IR|Instr15_0[0], Registrador:RegB|Saida[0],      ;
;                                      ; due to stuck port data_in ; Registrador:RegB|Saida[1]                                                             ;
; Registrador:RegB|Saida[26]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][26], Banco_reg:BR|Cluster[1][26],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][26], Banco_reg:BR|Cluster[3][26]                              ;
; Registrador:RegB|Saida[19]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][19], Banco_reg:BR|Cluster[1][19],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][19], Banco_reg:BR|Cluster[3][19]                              ;
; Registrador:RegB|Saida[30]           ; Lost Fanouts              ; Banco_reg:BR|Cluster[0][30], Banco_reg:BR|Cluster[1][30],                             ;
;                                      ;                           ; Banco_reg:BR|Cluster[2][30], Banco_reg:BR|Cluster[3][30]                              ;
; Registrador:PC|Saida[9]              ; Lost Fanouts              ; Registrador:RegB|Saida[9], Instr_Reg:IR|Instr15_0[9], Registrador:EPC|Saida[9]        ;
; Registrador:HI|Saida[11]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[11], RegDesloc:RegD|temp[11], Registrador:RegA|Saida[11]     ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[13]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[13], RegDesloc:RegD|temp[13], Registrador:RegA|Saida[13]     ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:PC|Saida[6]              ; Lost Fanouts              ; Registrador:RegB|Saida[6], Instr_Reg:IR|Instr15_0[6], Registrador:EPC|Saida[6]        ;
; Registrador:PC|Saida[7]              ; Lost Fanouts              ; Registrador:RegB|Saida[7], Instr_Reg:IR|Instr15_0[7], Registrador:EPC|Saida[7]        ;
; Registrador:PC|Saida[8]              ; Lost Fanouts              ; Registrador:RegB|Saida[8], Instr_Reg:IR|Instr15_0[8], Registrador:EPC|Saida[8]        ;
; Registrador:HI|Saida[30]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[30], RegDesloc:RegD|temp[30]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[10]             ; Stuck at GND              ; RegDesloc:RegD|temp[10], Registrador:ALUOUT|Saida[10]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[22]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[22], RegDesloc:RegD|temp[22]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[16]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[16], RegDesloc:RegD|temp[16]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[17]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[17], RegDesloc:RegD|temp[17]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[18]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[18], RegDesloc:RegD|temp[18]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[19]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[19], RegDesloc:RegD|temp[19]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[20]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[20], RegDesloc:RegD|temp[20]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[21]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[21], RegDesloc:RegD|temp[21]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[26]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[26], RegDesloc:RegD|temp[26]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[23]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[23], RegDesloc:RegD|temp[23]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[24]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[24], RegDesloc:RegD|temp[24]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[25]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[25], RegDesloc:RegD|temp[25]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[27]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[27], RegDesloc:RegD|temp[27]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[8]              ; Stuck at GND              ; RegDesloc:RegD|temp[8], Registrador:ALUOUT|Saida[8]                                   ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[28]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[28], RegDesloc:RegD|temp[28]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[9]              ; Stuck at GND              ; RegDesloc:RegD|temp[9], Registrador:ALUOUT|Saida[9]                                   ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:HI|Saida[29]             ; Stuck at GND              ; Registrador:ALUOUT|Saida[29], RegDesloc:RegD|temp[29]                                 ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Instr_Reg:IR|Instr31_26[3]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[29]                                                           ;
; Instr_Reg:IR|Instr31_26[2]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[28]                                                           ;
; Instr_Reg:IR|Instr31_26[1]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[27]                                                           ;
; Instr_Reg:IR|Instr31_26[0]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[26]                                                           ;
; Registrador:PC|Saida[1]              ; Lost Fanouts              ; Registrador:EPC|Saida[1]                                                              ;
; Registrador:PC|Saida[2]              ; Lost Fanouts              ; Registrador:EPC|Saida[2]                                                              ;
; Registrador:PC|Saida[3]              ; Lost Fanouts              ; Registrador:EPC|Saida[3]                                                              ;
; Instr_Reg:IR|Instr31_26[5]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[31]                                                           ;
; Registrador:PC|Saida[5]              ; Lost Fanouts              ; Registrador:EPC|Saida[5]                                                              ;
; Registrador:EPC|Saida[31]            ; Lost Fanouts              ; UnidadeDeControle:Ctrl_Unit|EPCWrite                                                  ;
; Registrador:LO|Saida[31]             ; Stuck at GND              ; UnidadeDeControle:Ctrl_Unit|LO_w                                                      ;
;                                      ; due to stuck port data_in ;                                                                                       ;
; Registrador:PC|Saida[31]             ; Lost Fanouts              ; UnidadeDeControle:Ctrl_Unit|PC_w                                                      ;
; Instr_Reg:IR|Instr15_0[4]            ; Lost Fanouts              ; Registrador:RegB|Saida[4]                                                             ;
; Instr_Reg:IR|Instr15_0[3]            ; Lost Fanouts              ; Registrador:RegB|Saida[3]                                                             ;
; Instr_Reg:IR|Instr15_0[2]            ; Lost Fanouts              ; Registrador:RegB|Saida[2]                                                             ;
; Instr_Reg:IR|Instr31_26[4]           ; Lost Fanouts              ; Registrador:MDR_A|Saida[30]                                                           ;
; Registrador:PC|Saida[4]              ; Lost Fanouts              ; Registrador:EPC|Saida[4]                                                              ;
+--------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|Registrador:PC|Saida[1]                ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |cpu|Registrador:PC|Saida[2]                ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |cpu|Registrador:RegB|Saida[3]              ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |cpu|Registrador:RegA|Saida[8]              ;
; 27:1               ; 4 bits    ; 72 LEs        ; 4 LEs                ; 68 LEs                 ; Yes        ; |cpu|UnidadeDeControle:Ctrl_Unit|COUNTER[1] ;
; 39:1               ; 2 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; Yes        ; |cpu|UnidadeDeControle:Ctrl_Unit|ALUSrcB[2] ;
; 40:1               ; 2 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; Yes        ; |cpu|UnidadeDeControle:Ctrl_Unit|IorD_w[1]  ;
; 43:1               ; 2 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |cpu|UnidadeDeControle:Ctrl_Unit|PC_w       ;
; 48:1               ; 2 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |cpu|UnidadeDeControle:Ctrl_Unit|ALUOp[2]   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |cpu|UnidadeDeControle:Ctrl_Unit|STATE      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|MUX_2:M2|Data_out[3]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|MUX_7:M7|Data_Out[9]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|MUX_6:M6|Data_out[7]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cpu|MUX_4:M4|Data_out[4]                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |cpu|Ula32:ALU|Mux56                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |cpu|Ula32:ALU|Mux19                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |cpu|MUX_5:M5|Data_out[14]                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |cpu|MUX_5:M5|Data_out[1]                   ;
; 35:1               ; 10 bits   ; 230 LEs       ; 110 LEs              ; 120 LEs                ; No         ; |cpu|UnidadeDeControle:Ctrl_Unit|STATE      ;
; 37:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |cpu|UnidadeDeControle:Ctrl_Unit|STATE      ;
; 39:1               ; 3 bits    ; 78 LEs        ; 33 LEs               ; 45 LEs                 ; No         ; |cpu|UnidadeDeControle:Ctrl_Unit|STATE      ;
; 43:1               ; 2 bits    ; 56 LEs        ; 20 LEs               ; 36 LEs                 ; No         ; |cpu|UnidadeDeControle:Ctrl_Unit|STATE      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                ;
; LPM_INDATA             ; REGISTERED     ; Untyped                       ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                       ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                       ;
; LPM_FILE               ; instrucoes.mif ; Untyped                       ;
; USE_EAB                ; ON             ; Untyped                       ;
; DEVICE_FAMILY          ; MAX 10         ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                         ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                         ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                         ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                ;
; USE_EAB                ; ON             ; Untyped                                ;
; DEVICE_FAMILY          ; MAX 10         ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                         ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                         ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                         ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                ;
; USE_EAB                ; ON             ; Untyped                                ;
; DEVICE_FAMILY          ; MAX 10         ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; MAX 10         ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UnidadeDeControle:Ctrl_Unit ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; ST_COMMON      ; 000000 ; Unsigned Binary                                ;
; ST_ADD         ; 000010 ; Unsigned Binary                                ;
; ST_AND         ; 000011 ; Unsigned Binary                                ;
; ST_DIV         ; 000100 ; Unsigned Binary                                ;
; ST_MULT        ; 000101 ; Unsigned Binary                                ;
; ST_JR          ; 000110 ; Unsigned Binary                                ;
; ST_MFHI        ; 000111 ; Unsigned Binary                                ;
; ST_MFLO        ; 001000 ; Unsigned Binary                                ;
; ST_SLL         ; 001001 ; Unsigned Binary                                ;
; ST_SLLV        ; 001010 ; Unsigned Binary                                ;
; ST_SLT         ; 001011 ; Unsigned Binary                                ;
; ST_SRA         ; 001100 ; Unsigned Binary                                ;
; ST_SRAV        ; 001101 ; Unsigned Binary                                ;
; ST_SRL         ; 001110 ; Unsigned Binary                                ;
; ST_SUB         ; 001111 ; Unsigned Binary                                ;
; ST_BREAK       ; 010000 ; Unsigned Binary                                ;
; ST_RTE         ; 010001 ; Unsigned Binary                                ;
; ST_ADDM        ; 010010 ; Unsigned Binary                                ;
; ST_ADDI        ; 010011 ; Unsigned Binary                                ;
; ST_ADDIU       ; 010100 ; Unsigned Binary                                ;
; ST_BEQ         ; 010101 ; Unsigned Binary                                ;
; ST_BNE         ; 010110 ; Unsigned Binary                                ;
; ST_BLE         ; 010111 ; Unsigned Binary                                ;
; ST_BGT         ; 011000 ; Unsigned Binary                                ;
; ST_SLLM        ; 011001 ; Unsigned Binary                                ;
; ST_LB          ; 011010 ; Unsigned Binary                                ;
; ST_LH          ; 011011 ; Unsigned Binary                                ;
; ST_LUI         ; 011100 ; Unsigned Binary                                ;
; ST_LW          ; 011101 ; Unsigned Binary                                ;
; ST_SB          ; 011110 ; Unsigned Binary                                ;
; ST_SH          ; 011111 ; Unsigned Binary                                ;
; ST_SLTI        ; 100000 ; Unsigned Binary                                ;
; ST_SW          ; 100001 ; Unsigned Binary                                ;
; ST_J           ; 100010 ; Unsigned Binary                                ;
; ST_JAL         ; 100011 ; Unsigned Binary                                ;
; ST_OPCODE_EXC  ; 100100 ; Unsigned Binary                                ;
; ST_FUNCT_EXC   ; 100101 ; Unsigned Binary                                ;
; TYPE_R         ; 000000 ; Unsigned Binary                                ;
; ADDI           ; 001000 ; Unsigned Binary                                ;
; ADDIU          ; 001001 ; Unsigned Binary                                ;
; BEQ            ; 000100 ; Unsigned Binary                                ;
; BNE            ; 000101 ; Unsigned Binary                                ;
; BLE            ; 000110 ; Unsigned Binary                                ;
; BGT            ; 000111 ; Unsigned Binary                                ;
; SLLM           ; 000001 ; Unsigned Binary                                ;
; LB             ; 100000 ; Unsigned Binary                                ;
; LH             ; 100001 ; Unsigned Binary                                ;
; LUI            ; 001111 ; Unsigned Binary                                ;
; LW             ; 100011 ; Unsigned Binary                                ;
; SB             ; 101000 ; Unsigned Binary                                ;
; SH             ; 101001 ; Unsigned Binary                                ;
; SLTI           ; 001010 ; Unsigned Binary                                ;
; SW             ; 101011 ; Unsigned Binary                                ;
; J              ; 000010 ; Unsigned Binary                                ;
; JAL            ; 000011 ; Unsigned Binary                                ;
; F_ADD          ; 100000 ; Unsigned Binary                                ;
; F_AND          ; 100100 ; Unsigned Binary                                ;
; F_DIV          ; 011010 ; Unsigned Binary                                ;
; F_MULT         ; 011000 ; Unsigned Binary                                ;
; F_JR           ; 001000 ; Unsigned Binary                                ;
; F_MFHI         ; 010000 ; Unsigned Binary                                ;
; F_MFLO         ; 010010 ; Unsigned Binary                                ;
; F_SLL          ; 000000 ; Unsigned Binary                                ;
; F_SLLV         ; 000100 ; Unsigned Binary                                ;
; F_SLT          ; 101010 ; Unsigned Binary                                ;
; F_SRA          ; 000011 ; Unsigned Binary                                ;
; F_SRAV         ; 000111 ; Unsigned Binary                                ;
; F_SRL          ; 000010 ; Unsigned Binary                                ;
; F_SUB          ; 100010 ; Unsigned Binary                                ;
; F_BREAK        ; 001101 ; Unsigned Binary                                ;
; F_RTE          ; 010011 ; Unsigned Binary                                ;
; F_ADDM         ; 000101 ; Unsigned Binary                                ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadeDeControle:Ctrl_Unit"                                                                                                     ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; M10_w        ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "M10_w[1..1]" have no fanouts ;
; PCWriteCond  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; PCWriteCond2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX_10:M10"                                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ShiftLeft2A:SL2_A"                                                                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data_3 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX_9:M9"                                                                                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; loDiv  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "loDiv[31..1]" will be connected to GND.  ;
; loMult ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "loMult[31..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jul 30 22:55:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_infrahw -c projeto_infrahw
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ula32.vhd
    Info (12022): Found design unit 1: Ula32-behavioral File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd Line: 79
    Info (12023): Found entity 1: Ula32 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: Registrador-behavioral_arch File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd Line: 65
    Info (12023): Found entity 1: Registrador File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info (12022): Found design unit 1: RegDesloc-behavioral_arch File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd Line: 93
    Info (12023): Found entity 1: RegDesloc File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd Line: 80
Info (12021): Found 3 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: ram_constants File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 47
    Info (12022): Found design unit 2: Memoria-behavioral_arch File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 79
    Info (12023): Found entity 1: Memoria File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info (12022): Found design unit 1: Instr_Reg-behavioral_arch File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd Line: 56
    Info (12023): Found entity 1: Instr_Reg File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info (12022): Found design unit 1: Banco_reg-behavioral_arch File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd Line: 85
    Info (12023): Found entity 1: Banco_reg File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: MUX_2 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_3.v
    Info (12023): Found entity 1: MUX_3 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5.v
    Info (12023): Found entity 1: MUX_5 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_8.v
    Info (12023): Found entity 1: MUX_8 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_9.v
    Info (12023): Found entity 1: MUX_9 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_10.v
    Info (12023): Found entity 1: MUX_10 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_7.v
    Info (12023): Found entity 1: MUX_7 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_6.v
    Info (12023): Found entity 1: MUX_6 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file functtoshift.v
    Info (12023): Found entity 1: FunctToShift File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/FunctToShift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_11.v
    Info (12023): Found entity 1: MUX_11 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_11.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft2a.v
    Info (12023): Found entity 1: ShiftLeft2A File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2A.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft2b.v
    Info (12023): Found entity 1: ShiftLeft2B File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4.v
    Info (12023): Found entity 1: MUX_4 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_1.v
    Info (12023): Found entity 1: MUX_1 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadedecontrole.v
    Info (12023): Found entity 1: UnidadeDeControle File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file load_size.v
    Info (12023): Found entity 1: Load_Size File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Load_Size.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file store_size.v
    Info (12023): Found entity 1: Store_Size File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Store_Size.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(217): created implicit net for "DIV_LO_out" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(218): created implicit net for "MULT_LO_out" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 218
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "Registrador" for hierarchy "Registrador:PC" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 88
Info (12128): Elaborating entity "MUX_1" for hierarchy "MUX_1:M1" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 93
Info (12128): Elaborating entity "MUX_2" for hierarchy "MUX_2:M2" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 102
Info (12128): Elaborating entity "MUX_3" for hierarchy "MUX_3:M3" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 109
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:MEM" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 117
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:MEM|LPM_RAM_DQ:MEM" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "Memoria:MEM|LPM_RAM_DQ:MEM" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 140
Info (12133): Instantiated megafunction "Memoria:MEM|LPM_RAM_DQ:MEM" with the following parameter: File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd Line: 140
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_NUMWORDS" = "0"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "instrucoes.mif"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altram" for hierarchy "Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 106
Warning (287001): Assertion warning: altram does not support MAX 10 device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for MAX 10 devices File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf Line: 212
Info (12131): Elaborated megafunction instantiation "Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:MEM|LPM_RAM_DQ:MEM" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf Line: 103
Info (12131): Elaborated megafunction instantiation "Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:MEM|LPM_RAM_DQ:MEM" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mg91.tdf
    Info (12023): Found entity 1: altsyncram_mg91 File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mg91" for hierarchy "Memoria:MEM|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Store_Size" for hierarchy "Store_Size:SS" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 140
Info (12128): Elaborating entity "Load_Size" for hierarchy "Load_Size:LS" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 145
Info (12128): Elaborating entity "MUX_4" for hierarchy "MUX_4:M4" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 152
Info (12128): Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:IR" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 163
Info (12128): Elaborating entity "RegDesloc" for hierarchy "RegDesloc:RegD" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 188
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(128): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd Line: 128
Info (12128): Elaborating entity "MUX_5" for hierarchy "MUX_5:M5" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 206
Info (12128): Elaborating entity "MUX_8" for hierarchy "MUX_8:M8" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 213
Info (12128): Elaborating entity "MUX_9" for hierarchy "MUX_9:M9" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 220
Info (12128): Elaborating entity "Banco_reg" for hierarchy "Banco_reg:BR" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 240
Info (12128): Elaborating entity "ShiftLeft2A" for hierarchy "ShiftLeft2A:SL2_A" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 264
Info (12128): Elaborating entity "ShiftLeft2B" for hierarchy "ShiftLeft2B:SL2_B" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 269
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SE" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 274
Info (12128): Elaborating entity "MUX_10" for hierarchy "MUX_10:M10" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 282
Info (12128): Elaborating entity "MUX_7" for hierarchy "MUX_7:M7" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 291
Info (12128): Elaborating entity "MUX_6" for hierarchy "MUX_6:M6" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 300
Info (12128): Elaborating entity "FunctToShift" for hierarchy "FunctToShift:FTS" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 305
Info (12128): Elaborating entity "Ula32" for hierarchy "Ula32:ALU" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 318
Info (12128): Elaborating entity "MUX_11" for hierarchy "MUX_11:M11" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 327
Info (12128): Elaborating entity "UnidadeDeControle" for hierarchy "UnidadeDeControle:Ctrl_Unit" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 375
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(213): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 213
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(243): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 243
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(273): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 273
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(449): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 449
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(479): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 479
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(509): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 509
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(539): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 539
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(601): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 601
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(631): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 631
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(708): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 708
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(738): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 738
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(768): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 768
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(830): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 830
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(860): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 860
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(890): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 890
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(955): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 955
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(985): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 985
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1015): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1015
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1077): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1077
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1107): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1107
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1137): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1137
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1199): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1199
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1229): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1229
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1259): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1259
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1321): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1321
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1351): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1351
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1381): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1381
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1443): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1443
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1505): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1505
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1535): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1535
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1600): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1600
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1630): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1630
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1660): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1660
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1722): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1722
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1752): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1752
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1782): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1782
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1844): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1844
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1874): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1874
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1904): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1904
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1967): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1967
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(1997): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 1997
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2027): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2027
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2090): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2090
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2120): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2120
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2150): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2150
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2213): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2213
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2243): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2243
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2273): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2273
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2336): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2336
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2366): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2366
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2396): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2396
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2458): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2458
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2488): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2488
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2518): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2518
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2580): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2580
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2610): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2610
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2640): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2640
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2702): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2702
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2732): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2732
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2762): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2762
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2792): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2792
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2854): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2854
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2884): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2884
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2914): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2914
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(2976): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 2976
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3006): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3006
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3036): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3036
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3098): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3098
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3128): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3128
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3158): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3158
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3220): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3220
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3250): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3250
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3280): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3280
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3342): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3342
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3372): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3372
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3402): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3402
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3464): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3464
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3526): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3526
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3556): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3556
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3586): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3586
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3648): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3648
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3678): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3678
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3709): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3709
Warning (10230): Verilog HDL assignment warning at UnidadeDeControle.v(3772): truncated value with size 32 to match size of target (4) File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v Line: 3772
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[5]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 158
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[4]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 134
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[3]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 110
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[2]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 86
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[1]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 62
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[0]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 38
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[7]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 206
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[6]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 182
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[5]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 158
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[4]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 134
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[3]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 110
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[2]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 86
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[6]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 182
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[7]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 206
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[0]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 38
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[1]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 62
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[2]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 86
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[3]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 110
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[4]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 134
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[5]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 158
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[6]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 182
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[7]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 206
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[0]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 38
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[1]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 62
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[7]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 206
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[6]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 182
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[5]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 158
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[4]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 134
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[3]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 110
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[0]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 38
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[1]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 62
        Warning (14320): Synthesized away node "Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|q_a[2]" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf Line: 86
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1356 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 4
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v Line: 2
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Fri Jul 30 22:55:24 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


