{
    "cpuComponents": {
      "PC": {
        "componentType": "ProgramCounter",
        "input": ["updatedPC", "PCWrite"],
        "output":"PC"
      },
      "PCounterFork": {
        "componentType": "Fork",
        "input": "pcForkInput",
        "output": ["pcForkOutput1", "pcForkOutput2"]
      },
      "PCAddFork": {
        "componentType": "Fork",
        "input": "pcAddForkInput",
        "output": ["pcAddForkOutput1", "pcAddForkOutput2"]
      },
      "AddPC": {
        "componentType": "Adder",
        "input": ["pcValue", 4],
        "output": "addedPCValue"
      },
      "InsMem": {
        "componentType": "InstructionMemory",
        "input": "address",
        "output": "instruction"
      },
      "IFID": {
        "componentType": "PipelineRegister",
        "input": ["pcValue", "instruction", "IFIDWrite"],
        "output": ["pcValue", "instruction"]
      },
      "InsDistributor": {
        "componentType": "Distributor",
        "input": "distributorInput",
        "output": [{"id": "dist3121", "from": 31, "to": 21} , {"id": "dist28", "from": 28, "to": 28}, {"id": "dist95", "from": 9, "to": 5}, {"id": "dist2016", "from": 20, "to": 16}, {"id": "dist40", "from": 4, "to": 0}, {"id": "dist310", "from": 31, "to": 0}]
      },
      "MuxIns": {
        "componentType": "MUX",
        "input": ["insMuxValue1", "insMuxValue2", "reg2Loc"],
        "output": "insMuxResult"
      },
      "RnFork": {
        "componentType": "Fork",
        "input": "rnForkIn",
        "output": ["rnForkOut1", "rnForkOut2", "rnForkOut3"]
      },
      "RmFork": {
        "componentType": "Fork",
        "input": "rmForkIn",
        "output": ["rmForkOut1", "rmForkOut2", "rmForkOut3"]
      },
      "PipeSignExtendDist": {
        "componentType": "Distributor",
        "input": "pipesignExtendDistInput",
        "output": [{"id": "pipesignextend310", "from": 31, "to": 0}, {"id": "pipesignextend3121", "from": 31, "to": 21}, {"id": "pipesignextend40", "from": 4, "to": 0}]
      },
      "SignExtend": {
        "componentType": "SignExtend",
        "input": "signExtendIn",
        "output": "signExtendResult"
      },
      "Control": {
        "componentType": "Control",
        "input": "controlInput",
        "output": ["reg2Loc", "uncondBranch", "branch", "memRead", "memToReg", "ALUOp0", "ALUOp1", "memWrite", "ALUSrc", "regWrite"]
      },
      "MuxControl": {
        "componentType": "PipelineControlMux",
        "input": ["reg2Loc", "uncondBranch", "branch", "memRead", "memToReg", "ALUOp0", "ALUOp1", "memWrite", "ALUSrc", "regWrite", 0, "controlMuxSel"],
        "output": ["IDEXWB", "IDEXM", "IDEXEX"]
      },
      "ControlWBIDEX": {
        "componentType": "PipelineControl",
        "input": "controlWBIDEXInput",
        "output": ["controlWBIDEXOutput"]
      },
      "PipelineRegBank": {
        "componentType": "RegBank",
        "input": ["readReg1", "readReg2", "writeReg", "writeData", "regWrite"],
        "output": ["readData1", "readData2"]
      },
      "IDEX": {
        "componentType": "PipelineRegister",
        "input": ["pcValue", "readData1", "readData2", "signExtendOut", "aluControlIn", "rn", "rm", "rd"],
        "output": ["pcValue", "readData1", "readData2", "signExtendOut", "aluControlIn", "rn", "rm", "rd"]
      },
      "HazardIDEXFork": {
        "componentType": "Fork",
        "input": "hazardIDEXForkInput",
        "output": ["hazardIDEXForkOutput1", "hazardIDEXForkOutput2"]
      },
      "ControlEXIDEX": {
        "componentType": "PipelineControl",
        "input": "controlEXIDEXInput",
        "output": ["controlEXIDEXOutput1", "controlEXIDEXOutput2", "controlEXIDEXOutput3"]
      },
      "ControlMIDEX": {
        "componentType": "PipelineControl",
        "input": "controlMIDEXInput",
        "output": ["controlMIDEXOutput"]
      },
      "ControlLineFork": {
        "componentType": "Fork",
        "input": "controlLineForkInput",
        "output": ["controlLineForkOutput1", "controlLineForkOutput2"]
      },
      "ControlMEXMEM": {
        "componentType": "PipelineControl",
        "input": "controlMEXMEMInput",
        "output": ["controlMEXMEMOutput1", "controlMEXMEMOutput2", "controlMEXMEMOutput3"]
      },
      "ControlWBEXMEM": {
        "componentType": "PipelineControl",
        "input": "controlWBEXMEMInput",
        "output": ["controlWBEXMEMOutput"]
      },
      "ReadData2Fork": {
        "componentType": "Fork",
        "input": "readData2",
        "output": ["pipeMux2Value1", "readData2"]
      },   
      "HazardDetection": {
        "componentType": "HazardDetection",
        "input": ["IFIDRn", "IFIDRm", "IDEXRd", "IDEXMemRead"],
        "output": ["PCWrite", "IFIDWrite", "controlMuxSel"]
      },
      "RegMuxFork2": {
        "componentType": "Fork",
        "input": "regMuxFork2Input",
        "output": ["regMuxFork2Output1", "regMuxFork2Output2"]
      },

      "PipeMux1": {
        "componentType": "PipelineMux",
        "input": ["pipeMux1Value1", "pipeMux1Value2", "pipeMux1Value3", "forwardA"],
        "output": "pipeMux1Result"
      },
      "PipeMux2": {
        "componentType": "PipelineMux",
        "input": ["pipeMux2Value1", "pipeMux2Value2", "pipeMux2Value3", "forwardB"],
        "output": "pipeMux2Result"
      },
      "PipelineMuxReg": {
        "componentType": "MUX",
        "input": ["regMuxInput1", "regMuxInput2", "ALUSrc"],
        "output": "regMuxResult"
      },
      "ShiftLeft": {
        "componentType": "ShiftLeft",
        "input": "shiftLeftInput",
        "amount": 2,
        "output": "shiftLeftOutput"
      },
      "AddBranch": {
        "componentType": "Adder",
        "input": ["addBranchValue1", "addBranchValue2"],
        "output": "addBranchResult"
      },   
      "PipelineALUControl": {
        "componentType": "ALUControl",
        "input": ["ALUOp0", "ALUOp1", "opcode"],
        "output": "ctrlALU"
      },
      "ALU": {
        "componentType": "ALU",
        "input": ["ALUInput1", "ALUInput2", "ctrlALU"],
        "output": ["aluZero", "aluResult"]
      },
      "EXMEM": {
        "componentType": "PipelineRegister",
        "input": ["addResult", "aluZero", "aluResult", "readData2", "rd"],
        "output": ["addResult", "aluZero", "aluResult", "readData2", "rd"]
      },
      "ControlLineFork2": {
        "componentType": "Fork",
        "input": "controlLineFork2Input",
        "output": ["controlLineFork2Output1", "controlLineFork2Output2"]
      },
      "PipelineAnd": {
        "componentType": "And",
        "input": ["andInput1", "andInput2"],
        "output": "andResult"
      },
      "MuxTop": {
        "componentType": "MUX",
        "input": ["topMuxValue1", "topMuxValue2", "topMuxControl"],
        "output": "topMuxResult"
      },
      "ForwardEXMEMFork": {
        "componentType": "Fork",
        "input": "rd",
        "output": ["EXMEMRd", "rd"]
      },
      "ALUFork": {
        "componentType": "Fork",
        "input": "aluForkInput",
        "output": ["aluForkOutput1", "aluForkOutput2", "aluForkOutput3"]
      },
      "PipelineDataMemory": {
        "componentType": "DataMemory",
        "input": ["memoryAddress", "writeData", "memRead", "memWrite"],
        "output": "readData"
      },
      "MEMWB": {
        "componentType": "PipelineRegister",
        "input": ["readData", "aluResult", "rd"],
        "output": ["readData", "aluResult", "rd"]
      },
      "ControlWBMEMWB": {
        "componentType": "PipelineControl",
        "input": "controlWBMEMWBInput",
        "output": ["controlWBMEMWBOutput1", "controlWBMEMWBOutput2", "controlWBMEMWBOutput3"]
      },
      "ForwardMEMWBFork": {
        "componentType": "Fork",
        "input": "rd",
        "output": ["MEMWBRd", "writeReg"]
      },
      "ForwardingUnit": {
        "componentType": "ForwardingUnit",
        "input": ["IDEXRn", "IDEXRm", "EXMEMRd", "EXMEMControl", "MEMWBRd", "MEMWBControl"],
        "output": ["ForwardA", "ForwardB"]
      },
      "PipelineMuxMem": {
        "componentType": "MUX",
        "input": ["muxMemValue1", "muxMemValue2", "memToReg"],
        "output": "muxMemResult"
      },
      "RegMemFork1": {
        "componentType": "Fork",
        "input": "memMiddleAuxNodeOutput",
        "output": ["pipeMux1Value2", "pipeMux2Value2"]
      },
      "MemMiddleAuxNode": {
        "componentType": "Fork",
        "input": "muxMemResult",
        "output": ["memMiddleAuxNodeOutput", "writeData"]
      },
      "ALUForwardMuxFork": {
        "componentType": "Fork",
        "input": "aluResult",
        "output": ["pipeMux1Value3", "pipeMux2Value3"]
      }
    },
    
    "cpuConnections": [
        {"origin": "PC", "dest": "PCounterFork", "output": "PC", "input": "pcForkInput"},
        {"origin": "PCounterFork", "dest": "PCAddFork", "output": "pcForkOutput1", "input": "pcAddForkInput"},
        {"origin": "PCAddFork", "dest": "AddPC", "output": "pcAddForkOutput1", "input": "pcValue"},
        {"origin": "AddPC", "dest": "MuxTop", "output": "addedPCValue", "input": "topMuxValue1"},
        {"origin": "PCAddFork", "dest": "IFID", "output": "pcAddForkOutput2", "input": "pcValue"},
        {"origin": "InsMem", "dest": "IFID", "output": "instruction", "input": "instruction"},
        {"origin": "IFID", "dest": "IDEX", "output": "pcValue", "input": "pcValue"},
        {"origin": "IFID", "dest": "InsDistributor", "output": "instruction", "input": "distributorInput"},
        {"origin": "InsDistributor", "dest": "Control", "output": "dist3121", "input": "controlInput"},
        {"origin": "InsDistributor", "dest": "MuxIns", "output": "dist28", "input": "reg2Loc"},
        {"origin": "InsDistributor", "dest": "RnFork", "output": "dist95", "input": "rnForkIn"},
        {"origin": "MuxIns", "dest": "RmFork", "output": "insMuxResult", "input": "rmForkIn"},
        {"origin": "RmFork", "dest": "PipelineRegBank", "output": "rmForkOut1", "input": "readReg2"},
        {"origin": "RmFork", "dest": "IDEX", "output": "rmForkOut2", "input": "rm"},
        {"origin": "RnFork", "dest": "PipelineRegBank", "output": "rnForkOut1", "input": "readReg1"},
        {"origin": "RnFork", "dest": "IDEX", "output": "rnForkOut2", "input": "rn"},
        {"origin": "InsDistributor", "dest": "MuxIns", "output": "dist2016", "input": "insMuxValue1"},
        {"origin": "InsDistributor", "dest": "MuxIns", "output": "dist40", "input": "insMuxValue2"},
        {"origin": "InsDistributor", "dest": "PipeSignExtendDist", "output": "dist310", "input": "pipesignExtendDistInput"},
        {"origin": "MuxTop", "dest": "PC", "output": "topMuxResult", "input": "updatedPC"},
        {"origin": "PCounterFork", "dest": "InsMem", "output": "pcForkOutput2", "input": "address"},
        {"origin": "PipelineRegBank", "dest": "IDEX", "output": "readData1", "input": "readData1"},
        {"origin": "PipelineRegBank", "dest": "IDEX", "output": "readData2", "input": "readData2"},
        {"origin": "RnFork", "dest": "HazardDetection", "output": "rnForkOut3", "input": "IFIDRn"},
        {"origin": "RmFork", "dest": "HazardDetection", "output": "rmForkOut3", "input": "IFIDRm"},
        {"origin": "HazardDetection", "dest": "IFID", "output": "IFIDWrite", "input": "IFIDWrite"},
        {"origin": "HazardDetection", "dest": "PC", "output": "PCWrite", "input": "PCWrite"},
        {"origin": "PipeSignExtendDist", "dest": "SignExtend", "output": "pipesignextend310", "input": "signExtendIn"},
        {"origin": "PipeSignExtendDist", "dest": "IDEX", "output": "pipesignextend3121", "input": "aluControlIn"},
        {"origin": "PipeSignExtendDist", "dest": "IDEX", "output": "pipesignextend40", "input": "rd"},
        {"origin": "SignExtend", "dest": "IDEX", "output": "signExtendResult", "input": "signExtendOut"},
        {"origin": "IDEX", "dest": "AddBranch", "output": "pcValue", "input": "addBranchValue1"},
        {"origin": "AddBranch", "dest": "EXMEM", "output": "addBranchResult", "input": "addResult"},
        {"origin": "ALU", "dest": "EXMEM", "output": "aluZero", "input": "aluZero"},
        {"origin": "ALU", "dest": "EXMEM", "output": "aluResult", "input": "aluResult"},
        {"origin": "EXMEM", "dest": "MuxTop", "output": "addResult", "input": "topMuxValue2"},
        {"origin": "EXMEM", "dest": "PipelineAnd", "output": "aluZero", "input": "andInput2"},
        {"origin": "EXMEM", "dest": "ALUFork", "output": "aluResult", "input": "aluForkInput"},
        {"origin": "EXMEM", "dest": "PipelineDataMemory", "output": "readData2", "input": "writeData"},
        {"origin": "EXMEM", "dest": "ForwardEXMEMFork", "output": "rd", "input": "rd"},
        {"origin": "PipelineDataMemory", "dest": "MEMWB", "output": "readData", "input": "readData"},
        {"origin": "ALUFork", "dest": "MEMWB", "output": "aluForkOutput2", "input": "aluResult"},
        {"origin": "ALUFork", "dest": "ALUForwardMuxFork", "output": "aluForkOutput3", "input": "aluResult"},
        {"origin": "ForwardEXMEMFork", "dest": "MEMWB", "output": "rd", "input": "rd"},
        {"origin": "EXMEM", "dest": "ForwardEXMEMFork", "output": "rd", "input": "rd"},
        {"origin": "MEMWB", "dest": "PipelineMuxMem", "output": "readData", "input": "muxMemValue1"},
        {"origin": "MEMWB", "dest": "PipelineMuxMem", "output": "aluResult", "input": "muxMemValue2"},
        {"origin": "MEMWB", "dest": "ForwardMEMWBFork", "output": "rd", "input": "rd"},
        {"origin": "PipelineMuxMem", "dest": "MemMiddleAuxNode", "output": "muxMemResult", "input": "muxMemResult"},
        {"origin": "ForwardMEMWBFork", "dest": "PipelineRegBank", "output": "writeReg", "input": "writeReg"},
        {"origin": "MemMiddleAuxNode", "dest": "PipelineRegBank", "output": "writeData", "input": "writeData"},
        {"origin": "HazardDetection", "dest": "MuxControl", "output": "controlMuxSel", "input": "controlMuxSel"},
        {"origin": "ControlLineFork", "dest": "HazardDetection", "output": "controlLineForkOutput1", "input": "IDEXMemRead"},
        {"origin": "HazardIDEXFork", "dest": "HazardDetection", "output": "hazardIDEXForkOutput1", "input": "IDEXRd"}, 
        {"origin": "HazardIDEXFork", "dest": "EXMEM", "output": "hazardIDEXForkOutput2", "input": "rd"},  
        {"origin": "IDEX", "dest": "HazardIDEXFork", "output": "rd", "input": "hazardIDEXForkInput"},
        {"origin": "Control", "dest": "MuxControl", "output": "reg2Loc", "input": "reg2Loc"},
        {"origin": "Control", "dest": "MuxControl", "output": "uncondBranch", "input": "uncondBranch"},
        {"origin": "Control", "dest": "MuxControl", "output": "branch", "input": "branch"},
        {"origin": "Control", "dest": "MuxControl", "output": "memRead", "input": "memRead"},
        {"origin": "Control", "dest": "MuxControl", "output": "memToReg", "input": "memToReg"},
        {"origin": "Control", "dest": "MuxControl", "output": "ALUOp0", "input": "ALUOp0"},
        {"origin": "Control", "dest": "MuxControl", "output": "ALUOp1", "input": "ALUOp1"},
        {"origin": "Control", "dest": "MuxControl", "output": "memWrite", "input": "memWrite"},
        {"origin": "Control", "dest": "MuxControl", "output": "ALUSrc", "input": "ALUSrc"},
        {"origin": "Control", "dest": "MuxControl", "output": "regWrite", "input": "regWrite"},
        {"origin": "MuxControl", "dest": "ControlWBIDEX", "output": "IDEXWB", "input": "controlWBIDEXInput"},
        {"origin": "MuxControl", "dest": "ControlMIDEX", "output": "IDEXM", "input": "controlMIDEXInput"},
        {"origin": "MuxControl", "dest": "ControlEXIDEX", "output": "IDEXEX", "input": "controlEXIDEXInput"},
        {"origin": "ControlWBIDEX", "dest": "ControlWBEXMEM", "output": "controlWBIDEXOutput", "input": "controlWBEXMEMInput"},
        {"origin": "ControlMIDEX", "dest": "ControlLineFork", "output": "controlMIDEXOutput", "input": "controlLineForkInput"},
        {"origin": "ControlLineFork", "dest": "ControlMEXMEM", "output": "controlLineForkOutput2", "input": "controlMEXMEMInput"},
        {"origin": "ControlEXIDEX", "dest": "PipelineMuxReg", "output": "controlEXIDEXOutput1", "input": "ALUSrc"},
        {"origin": "ControlEXIDEX", "dest": "PipelineALUControl", "output": "controlEXIDEXOutput2", "input": "ALUOp0"},
        {"origin": "ControlEXIDEX", "dest": "PipelineALUControl", "output": "controlEXIDEXOutput3", "input": "ALUOp1"},
        {"origin": "ControlWBEXMEM", "dest": "ControlLineFork2", "output": "controlWBEXMEMOutput", "input": "controlLineFork2Input"},
        {"origin": "ControlWBMEMWB", "dest": "PipelineRegBank", "output": "controlWBMEMWBOutput1", "input": "regWrite"},
        {"origin": "ControlWBMEMWB", "dest": "PipelineMuxMem", "output": "controlWBMEMWBOutput2", "input": "memToReg"},
        {"origin": "ControlWBMEMWB", "dest": "ForwardingUnit", "output": "controlWBMEMWBOutput3", "input": "MEMWBControl"},
        {"origin": "ForwardMEMWBFork", "dest": "ForwardingUnit", "output": "MEMWBRd", "input": "MEMWBRd"},
        {"origin": "ControlLineFork2", "dest": "ControlWBMEMWB", "output": "controlLineFork2Output1", "input": "controlWBMEMWBInput"},
        {"origin": "ControlLineFork2", "dest": "ForwardingUnit", "output": "controlLineFork2Output2", "input": "EXMEMControl"},
        {"origin": "ForwardEXMEMFork", "dest": "ForwardingUnit", "output": "EXMEMRd", "input": "EXMEMRd"},
        {"origin": "ControlMEXMEM", "dest": "PipelineAnd", "output": "controlMEXMEMOutput1", "input": "andInput1"},
        {"origin": "ControlMEXMEM", "dest": "PipelineDataMemory", "output": "controlMEXMEMOutput2", "input": "memRead"},
        {"origin": "ControlMEXMEM", "dest": "PipelineDataMemory", "output": "controlMEXMEMOutput3", "input": "memWrite"},
        {"origin": "ReadData2Fork", "dest": "EXMEM", "output": "readData2", "input": "readData2"},
        {"origin": "IDEX", "dest": "PipeMux1", "output": "readData1", "input": "pipeMux1Value1"},
        {"origin": "IDEX", "dest": "ReadData2Fork", "output": "readData2", "input": "readData2"},
        {"origin": "ReadData2Fork", "dest": "PipeMux2", "output": "readData2", "input": "pipeMux2Value1"},
        {"origin": "RegMemFork1", "dest": "PipeMux1", "output": "pipeMux1Value2", "input": "pipeMux1Value2"},
        {"origin": "RegMemFork1", "dest": "PipeMux2", "output": "pipeMux2Value2", "input": "pipeMux2Value2"},
        {"origin": "ALUForwardMuxFork", "dest": "PipeMux1", "output": "pipeMux1Value3", "input": "pipeMux1Value3"},
        {"origin": "ALUForwardMuxFork", "dest": "PipeMux2", "output": "pipeMux2Value3", "input": "pipeMux2Value3"},
        {"origin": "MemMiddleAuxNode", "dest": "RegMemFork1", "output": "memMiddleAuxNodeOutput", "input": "memMiddleAuxNodeOutput"},
        {"origin": "PipeMux1", "dest": "ALU", "output": "pipeMux1Result", "input": "ALUInput1"},
        {"origin": "PipeMux2", "dest": "PipelineMuxReg", "output": "pipeMux2Result", "input": "regMuxInput1"},
        {"origin": "IDEX", "dest": "ForwardingUnit", "output": "rn", "input": "IDEXRn"},
        {"origin": "IDEX", "dest": "ForwardingUnit", "output": "rm", "input": "IDEXRm"},
        {"origin": "IDEX", "dest": "RegMuxFork2", "output": "signExtendOut", "input": "regMuxFork2Input"},
        {"origin": "IDEX", "dest": "PipelineALUControl", "output": "aluControlIn", "input": "opcode"},
        {"origin": "RegMuxFork2", "dest": "PipelineMuxReg", "output": "regMuxFork2Output1", "input": "regMuxInput2"},
        {"origin": "RegMuxFork2", "dest": "ShiftLeft", "output": "regMuxFork2Output2", "input": "shiftLeftInput"},
        {"origin": "ShiftLeft", "dest": "AddBranch", "output": "shiftLeftOutput", "input": "addBranchValue2"},
        {"origin": "PipelineMuxReg", "dest": "ALU", "output": "regMuxResult", "input": "ALUInput2"},
        {"origin": "ALUFork", "dest": "PipelineDataMemory", "output": "aluForkOutput1", "input": "memoryAddress"},
        {"origin": "PipelineAnd", "dest": "MuxTop", "output": "andResult", "input": "topMuxControl"},
        {"origin": "PipelineALUControl", "dest": "ALU", "output": "ctrlALU", "input": "ctrlALU"},
        {"origin": "ForwardingUnit", "dest": "PipeMux1", "output": "ForwardA", "input": "forwardA"},
        {"origin": "ForwardingUnit", "dest": "PipeMux2", "output": "ForwardB", "input": "forwardB"}
    ]
}