// Seed: 4279317272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = (id_3);
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8
    , id_12,
    output wor id_9,
    input tri id_10
);
  always_comb @(posedge 1 or posedge 1);
  wire id_13;
  assign id_12 = (id_12);
  wire id_14, id_15 = id_13;
  xor (id_0, id_2, id_15, id_4, id_14, id_13, id_5, id_6, id_1, id_10, id_8, id_12);
  module_0(
      id_14, id_12, id_12, id_14, id_13, id_12, id_15
  );
endmodule
