0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/project_5/project_5.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/carlo/Downloads/project_5/project_5.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv,1582693345,systemVerilog,,,,BMEM_GCD_SPI_Wrapper_tb,,,,,,,,
C:/Users/carlo/Downloads/project_5/project_5.srcs/sources_1/ip/mem/sim/mem.v,1582693442,verilog,,,,mem,,,,,,,,
C:/Users/carlo/Downloads/project_5/project_5.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv,1582693641,systemVerilog,,,,BMEM_GCD_SPI_Wrapper,,,,,,,,
