FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TTL_TO_ECL_IN";
2"UN$1$DS90LV019$I14$ROUT";
3"VEE\G";
4"VCC\G";
5"GND\G";
6"UN$1$DS90LV019$I14$DIN";
7"VCC\G";
8"LVDS_TO_ECL_IN_P";
9"ECL_TO_LVDS_OUT_N";
10"ECL_TO_LVDS_OUT_P";
11"LVDS_TO_ECL_IN_N";
12"GND\G";
13"NIM_TO_ECL_OUT";
14"VCC\G";
15"ECL_TO_TTL_OUT";
16"UN$1$MC10E116$I22$Q0";
17"UN$1$MC10E116$I22$Q0$1";
18"UN$1$MC10E116$I22$Q1";
19"UN$1$MC10E116$I22$Q1$1";
20"VCC\G";
21"TTL_TO_ECL_OUT";
22"LVDS_TO_ECL_OUT";
23"UN$1$MC10E116$I22$Q2";
24"ECL_TO_NIM_IN";
25"UN$1$MC10E116$I22$D3";
26"VEE\G";
27"ECL_TO_NIM_OUT";
28"GND\G";
29"VCC\G";
30"UN$1$MPSH81$I17$C";
31"GND\G";
32"VEE\G";
33"VTT\G";
34"GND\G";
35"VBB_TRANS";
36"ECL_TO_TTL_IN";
37"ECL_TO_LVDS_IN";
38"NIM_TO_ECL_IN";
39"VEE\G";
40"VEE\G";
41"GND\G";
42"GND\G";
%"OUTPORT"
"1","(2475,3100)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"MC10H124"
"1","(1700,1925)","0","ecl","I10";
;
$LOCATION"U57"
CDS_LOCATION"U57"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
ROOM"TRANSLATORS";
"COMMON"
$PN"8"14;
"GND"
$PN"20"28;
"VCC"
$PN"12"4;
"VEE"
$PN"10"3;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"22;
"A_OUT"
$PN"3"21;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"2;
"A_IN"
$PN"7"1;
%"CSMD0805"
"1","(1925,1500)","0","capacitors","I11";
;
$LOCATION"C94"
CDS_LOCATION"C94"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"3;
"A<0>"
$PN"1"28;
%"CSMD0805"
"1","(1675,1250)","0","capacitors","I12";
;
$LOCATION"C92"
CDS_LOCATION"C92"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
IC"UNDEF"
NEGTOL"10%"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"5;
%"CSMD0805"
"1","(1400,1500)","0","capacitors","I13";
;
$LOCATION"C91"
CDS_LOCATION"C91"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
NEGTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"4;
%"DS90LV019"
"1","(1725,925)","0","misc","I14";
;
$LOCATION"U58"
CDS_LOCATION"U58"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175"
CDS_LIB"misc"
ROOM"TRANSLATORS";
"VCC"
$PN"14"29;
"GND"
$PN"7"5;
"ROUT"
$PN"4"2;
"RE"
$PN"8"12;
"RI* \B"
$PN"9"11;
"RI"
$PN"10"8;
"DOUT* \B"
$PN"11"9;
"DOUT"
$PN"12"10;
"DE"
$PN"1"7;
"DIN"
$PN"2"6;
%"INPORT"
"1","(850,2175)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"TRANSLATORS";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"RSMD0805"
"1","(1750,-50)","1","resistors","I16";
;
$LOCATION"R109"
CDS_LOCATION"R109"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
CDS_LIB"resistors"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"32;
"B<0>"
$PN"2"30;
%"MPSH81"
"1","(1750,175)","0","transistors","I17";
;
$LOCATION"U60"
CDS_LOCATION"U60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,50,0,-50"
ROOM"TRANSLATORS";
"C"
$PN"3"30;
"B"
$PN"1"23;
"E"
$PN"2"27;
%"RSMD0805"
"1","(1725,-975)","1","resistors","I18";
;
$LOCATION"R108"
CDS_LOCATION"R108"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
TOL"1%"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"25;
%"MMBTH10"
"1","(1725,-575)","0","transistors","I19";
;
$LOCATION"U59"
CDS_LOCATION"U59"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"transistors"
ROOM"TRANSLATORS";
"E"
$PN"2"25;
"B"
$PN"1"38;
"C"
$PN"3"31;
%"OUTPORT"
"1","(2550,2225)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"RSMD0805"
"1","(825,-1175)","1","resistors","I20";
;
$LOCATION"R107"
CDS_LOCATION"R107"
$SEC"1"
CDS_SEC"1"
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"23;
%"CSMD0603"
"1","(-700,1775)","0","capacitors","I21";
;
$LOCATION"C89"
CDS_LOCATION"C89"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"42;
"A<0>"
$PN"1"26;
%"MC10E116"
"1","(-725,1225)","0","ecl","I22";
;
$LOCATION"U55"
CDS_LOCATION"U55"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
ROOM"TRANSLATORS";
"VEE"
$PN"1"26;
"GND0"
$PN"7"42;
"VBB"
$PN"2"35;
"D0"
$PN"3"36;
"D1"
$PN"5"37;
"D2"
$PN"27"24;
"D3"
$PN"25"25;
"D4"
$PN"23"0;
"D0* \B"
$PN"4"35;
"D1* \B"
$PN"6"35;
"D2* \B"
$PN"28"35;
"D3* \B"
$PN"26"35;
"D4* \B"
$PN"24"0;
"Q0"
$PN"8"16;
"Q1"
$PN"11"18;
"Q2"
$PN"14"23;
"Q3"
$PN"17"13;
"Q4"
$PN"20"0;
"Q0* \B"
$PN"9"17;
"Q1* \B"
$PN"12"19;
"Q2* \B"
$PN"15"0;
"Q3* \B"
$PN"18"0;
"Q4* \B"
$PN"21"0;
"GND1"
$PN"10"42;
"GND2"
$PN"13"42;
"GND3"
$PN"16"42;
"GND4"
$PN"19"42;
"GND5"
$PN"22"42;
%"INPORT"
"1","(-1625,1475)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-1650,1375)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(-1675,1275)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"RSMD0805"
"1","(-300,-1125)","1","resistors","I26";
;
$LOCATION"R106"
CDS_LOCATION"R106"
$SEC"1"
CDS_SEC"1"
VALUE"50"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"19;
%"RSMD0805"
"1","(-375,-1150)","1","resistors","I27";
;
$LOCATION"R105"
CDS_LOCATION"R105"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"17;
%"RSMD0805"
"1","(-475,-1150)","1","resistors","I28";
;
$LOCATION"R103"
CDS_LOCATION"R103"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"16;
%"RSMD0805"
"1","(-450,-1150)","1","resistors","I29";
;
$LOCATION"R104"
CDS_LOCATION"R104"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(-1125,-1100)","1","resistors","I30";
;
$LOCATION"R101"
CDS_LOCATION"R101"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(-1075,-1100)","1","resistors","I31";
;
$LOCATION"R102"
CDS_LOCATION"R102"
$SEC"1"
CDS_SEC"1"
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-1225,-1100)","1","resistors","I32";
;
$LOCATION"R100"
CDS_LOCATION"R100"
$SEC"1"
CDS_SEC"1"
VALUE"50"
PACKTYPE"0805"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
ROOM"TRANSLATORS";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"36;
%"OUTPORT"
"1","(475,1150)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(2650,1050)","0","standard","I34";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(2650,950)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"INPORT"
"1","(450,900)","0","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(450,825)","0","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(1000,-525)","0","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"TRANSLATORS";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"CSMD0805"
"1","(-1050,825)","1","capacitors","I39";
;
$LOCATION"C88"
CDS_LOCATION"C88"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
TOL"5%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"35;
"A<0>"
$PN"1"34;
%"OUTPORT"
"1","(2550,2100)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(2275,375)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"CSMD0805"
"1","(1700,3425)","0","capacitors","I7";
;
$LOCATION"C93"
CDS_LOCATION"C93"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"20;
"A<0>"
$PN"1"41;
%"CSMD0805"
"1","(1350,3425)","0","capacitors","I8";
;
$LOCATION"C90"
CDS_LOCATION"C90"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
ROOM"TRANSLATORS";
"B<0>"
$PN"2"41;
"A<0>"
$PN"1"40;
%"MC10H125"
"1","(1575,2950)","0","ecl","I9";
;
$LOCATION"U56"
CDS_LOCATION"U56"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl"
ROOM"TRANSLATORS";
"VCC"
$PN"12"20;
"GND"
$PN"20"41;
"VEE"
$PN"10"40;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"6;
"Q1"
$PN"5"15;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"19;
"D1* \B"
$PN"3"17;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"18;
"D1"
$PN"4"16;
"VBB"
$PN"2"0;
END.
