<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7330952 - Integrated circuit memory device having delayed write timing based on read ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Integrated circuit memory device having delayed write timing based on read response time"><meta name="DC.contributor" content="Richard M. Barth" scheme="inventor"><meta name="DC.contributor" content="Frederick A. Ware" scheme="inventor"><meta name="DC.contributor" content="Donald C. Stark" scheme="inventor"><meta name="DC.contributor" content="Craig E. Hampel" scheme="inventor"><meta name="DC.contributor" content="Paul G. Davis" scheme="inventor"><meta name="DC.contributor" content="Abhijit M. Abhyankar" scheme="inventor"><meta name="DC.contributor" content="James A. Gasbarro" scheme="inventor"><meta name="DC.contributor" content="David Nguyen" scheme="inventor"><meta name="DC.contributor" content="Rambus Inc." scheme="assignee"><meta name="DC.date" content="2007-3-27" scheme="dateSubmitted"><meta name="DC.description" content="An integrated circuit memory device includes a first set of pins and a memory core. The first set of pins receive, using a clock signal, a write command and a read command. Control information is issued internally in response to the write command after a predetermined delay time transpires following receipt of the write command, the control information initiating the write operation in the memory device. A second set of pins output the read data after a first delay time transpires from when the read command is received. Each pin of the second set of pins outputs two bits of read data during a clock cycle of the clock signal. The second set of pins also receive write data after a second delay time has transpired from when the write command is received. The second delay time is based on the first delay time."><meta name="DC.date" content="2008-2-12" scheme="issued"><meta name="DC.relation" content="US:3950735" scheme="references"><meta name="DC.relation" content="US:4183095" scheme="references"><meta name="DC.relation" content="US:4315308" scheme="references"><meta name="DC.relation" content="US:4330852" scheme="references"><meta name="DC.relation" content="US:4337523" scheme="references"><meta name="DC.relation" content="US:4445204" scheme="references"><meta name="DC.relation" content="US:4499536" scheme="references"><meta name="DC.relation" content="US:4528661" scheme="references"><meta name="DC.relation" content="US:4637018" scheme="references"><meta name="DC.relation" content="US:4646270" scheme="references"><meta name="DC.relation" content="US:4712190" scheme="references"><meta name="DC.relation" content="US:4719602" scheme="references"><meta name="DC.relation" content="US:4755937" scheme="references"><meta name="DC.relation" content="US:4763249" scheme="references"><meta name="DC.relation" content="US:4792926" scheme="references"><meta name="DC.relation" content="US:4792929" scheme="references"><meta name="DC.relation" content="US:4799199" scheme="references"><meta name="DC.relation" content="US:4800530" scheme="references"><meta name="DC.relation" content="US:4821226" scheme="references"><meta name="DC.relation" content="US:4825411" scheme="references"><meta name="DC.relation" content="US:4845644" scheme="references"><meta name="DC.relation" content="US:4845677" scheme="references"><meta name="DC.relation" content="US:4849937" scheme="references"><meta name="DC.relation" content="US:4866675" scheme="references"><meta name="DC.relation" content="US:4875192" scheme="references"><meta name="DC.relation" content="US:4882712" scheme="references"><meta name="DC.relation" content="US:4891791" scheme="references"><meta name="DC.relation" content="US:4916670" scheme="references"><meta name="DC.relation" content="US:4920483" scheme="references"><meta name="DC.relation" content="US:4928265" scheme="references"><meta name="DC.relation" content="US:4937734" scheme="references"><meta name="DC.relation" content="US:4945516" scheme="references"><meta name="DC.relation" content="US:4953128" scheme="references"><meta name="DC.relation" content="US:5001672" scheme="references"><meta name="DC.relation" content="US:5077693" scheme="references"><meta name="DC.relation" content="US:5083296" scheme="references"><meta name="DC.relation" content="US:5111386" scheme="references"><meta name="DC.relation" content="US:5124589" scheme="references"><meta name="DC.relation" content="US:5140688" scheme="references"><meta name="DC.relation" content="US:5179687" scheme="references"><meta name="DC.relation" content="US:5260905" scheme="references"><meta name="DC.relation" content="US:5276858" scheme="references"><meta name="DC.relation" content="US:5301278" scheme="references"><meta name="DC.relation" content="US:5305278" scheme="references"><meta name="DC.relation" content="US:5311483" scheme="references"><meta name="DC.relation" content="US:5319755" scheme="references"><meta name="DC.relation" content="US:5323358" scheme="references"><meta name="DC.relation" content="US:5327390" scheme="references"><meta name="DC.relation" content="US:5337285" scheme="references"><meta name="DC.relation" content="US:5339276" scheme="references"><meta name="DC.relation" content="US:5341341" scheme="references"><meta name="DC.relation" content="US:5345573" scheme="references"><meta name="DC.relation" content="US:5365489" scheme="references"><meta name="DC.relation" content="US:5381376" scheme="references"><meta name="DC.relation" content="US:5381538" scheme="references"><meta name="DC.relation" content="US:5384745" scheme="references"><meta name="DC.relation" content="US:5386385" scheme="references"><meta name="DC.relation" content="US:5390149" scheme="references"><meta name="DC.relation" content="US:5392239" scheme="references"><meta name="DC.relation" content="US:5404338" scheme="references"><meta name="DC.relation" content="US:5404463" scheme="references"><meta name="DC.relation" content="US:5432468" scheme="references"><meta name="DC.relation" content="US:5444667" scheme="references"><meta name="DC.relation" content="US:5452401" scheme="references"><meta name="DC.relation" content="US:5455803" scheme="references"><meta name="DC.relation" content="US:5471607" scheme="references"><meta name="DC.relation" content="US:5483640" scheme="references"><meta name="DC.relation" content="US:5504874" scheme="references"><meta name="DC.relation" content="US:5508960" scheme="references"><meta name="DC.relation" content="US:5511024" scheme="references"><meta name="DC.relation" content="US:5533204" scheme="references"><meta name="DC.relation" content="US:5548786" scheme="references"><meta name="DC.relation" content="US:5553248" scheme="references"><meta name="DC.relation" content="US:5598376" scheme="references"><meta name="DC.relation" content="US:5611058" scheme="references"><meta name="DC.relation" content="US:5638531" scheme="references"><meta name="DC.relation" content="US:5649161" scheme="references"><meta name="DC.relation" content="US:5655113" scheme="references"><meta name="DC.relation" content="US:5659515" scheme="references"><meta name="DC.relation" content="US:5673226" scheme="references"><meta name="DC.relation" content="US:5680361" scheme="references"><meta name="DC.relation" content="US:5715407" scheme="references"><meta name="DC.relation" content="US:5748914" scheme="references"><meta name="DC.relation" content="US:5758132" scheme="references"><meta name="DC.relation" content="US:5764963" scheme="references"><meta name="DC.relation" content="US:5765020" scheme="references"><meta name="DC.relation" content="US:5774409" scheme="references"><meta name="DC.relation" content="US:5778419" scheme="references"><meta name="DC.relation" content="US:5781918" scheme="references"><meta name="DC.relation" content="US:5793227" scheme="references"><meta name="DC.relation" content="US:5796995" scheme="references"><meta name="DC.relation" content="US:5802356" scheme="references"><meta name="DC.relation" content="US:5805873" scheme="references"><meta name="DC.relation" content="US:5815693" scheme="references"><meta name="DC.relation" content="US:5844855" scheme="references"><meta name="DC.relation" content="US:5870350" scheme="references"><meta name="DC.relation" content="US:5872996" scheme="references"><meta name="DC.relation" content="US:5884100" scheme="references"><meta name="DC.relation" content="US:5886948" scheme="references"><meta name="DC.relation" content="US:6125078" scheme="references"><meta name="DC.relation" content="US:6404178" scheme="references"><meta name="DC.relation" content="US:6462998" scheme="references"><meta name="citation_reference" content="&quot;Architectural Overview,&quot; Rambus Inc., 1992, p. 1-24."><meta name="citation_reference" content="&quot;M5M4V16807ATP-10, 12-, -15 Target Spec. (Rev p. 3),&quot; Mitsubishi Electric, May 7, 2003, pp. 1-36."><meta name="citation_reference" content="&quot;MT4LC4M4E9 (S) 4 MEGxDRAM,&quot; Micron Semiconductor, Inc., 1994, pp. 1-183/1-196."><meta name="citation_reference" content="Gillingham, Peter and Vogley, Bill, &quot;SLDRAM: High-Performance, Open-Standard Memory&quot;, IEEE Micro, v.17, n.6, pp. 29-30, Nov. 1997."><meta name="citation_reference" content="Gillingham, Peter, &quot;SLDRAM Architectural and Functional Overview&quot;, SLDRAM Consortium, Aug. 29, 1997."><meta name="citation_reference" content="Haining, T. R. et al., &quot;Management Policies For Non-Volatile Write Caches&quot;, International Conference on Performance, Computing, and Communications, Feb. 10-12, 1999 pp. 321-328."><meta name="citation_reference" content="Kristiansen, E.H., Alnes, Knut, Bakka, Bjorn O, and Jenssen, Mant, &quot;Scalable Coherent Interface&quot;, Eurobus Conference Proceedings, May 1989."><meta name="citation_reference" content="MoSys, Inc., MD904 to MD920, ½ to 2½ MByte Multibank DRAM (MDRAM9(R)) 128Kx32 to 656Kx32 Preliminary Information, 1996."><meta name="citation_reference" content="Pryzbylski, S.A., &quot;New DRAM Technologies, A Comprehensive Analysis of the New Architectures,&quot; pp. iii-iv, 19-21, 38-58, 77-203 (MicroDesign Resource 1994)."><meta name="citation_reference" content="Rambus Inc, 16/18Mbit (2Mx8/9) &amp; 64/72Mbit (8Mx8/9) Concurrent RDRAM Data Sheet, Jul. 1996."><meta name="citation_reference" content="Rambus Inc, 8/9-Mbit (1Mx8/9) and 16/18 (2Mx8/9) RDRAM Data Sheet, Mar. 1996."><meta name="citation_reference" content="Shiratake, S. et al, Pseudo Multi-Bank DRAM with Categorized Access Sequence, Symposium on VLSI Circuits, Jun. 17-19, 1999 pp. 127-130."><meta name="citation_reference" content="SLDRAM Inc., &quot;400 Mb/s/pin SLDRAM&quot;, Jul. 9, 1998."><meta name="citation_reference" content="TMS626402, &quot;2097 152?Word by Bank Synchronous Dynamic Random?Access Memory,&quot; Texas Instruments, 1994, pp. 5?3?3? 23."><meta name="citation_patent_number" content="US:7330952"><meta name="citation_patent_application_number" content="US:11/692,159"><link rel="canonical" href="http://www.google.com/patents/US7330952"/><meta property="og:url" content="http://www.google.com/patents/US7330952"/><meta name="title" content="Patent US7330952 - Integrated circuit memory device having delayed write timing based on read response time"/><meta name="description" content="An integrated circuit memory device includes a first set of pins and a memory core. The first set of pins receive, using a clock signal, a write command and a read command. Control information is issued internally in response to the write command after a predetermined delay time transpires following receipt of the write command, the control information initiating the write operation in the memory device. A second set of pins output the read data after a first delay time transpires from when the read command is received. Each pin of the second set of pins outputs two bits of read data during a clock cycle of the clock signal. The second set of pins also receive write data after a second delay time has transpired from when the write command is received. The second delay time is based on the first delay time."/><meta property="og:title" content="Patent US7330952 - Integrated circuit memory device having delayed write timing based on read response time"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("TpDtU5eSJpGxsQTTw4GwDQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("TpDtU5eSJpGxsQTTw4GwDQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7330952?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7330952"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=r3SBBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7330952&amp;usg=AFQjCNGIfKsb5cH9jqbN1XqmmICACaY7kg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7330952.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7330952.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20070242532"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7330952"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7330952" style="display:none"><span itemprop="description">An integrated circuit memory device includes a first set of pins and a memory core. The first set of pins receive, using a clock signal, a write command and a read command. Control information is issued internally in response to the write command after a predetermined delay time transpires following...</span><span itemprop="url">http://www.google.com/patents/US7330952?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7330952 - Integrated circuit memory device having delayed write timing based on read response time</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7330952 - Integrated circuit memory device having delayed write timing based on read response time" title="Patent US7330952 - Integrated circuit memory device having delayed write timing based on read response time"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7330952 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/692,159</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Feb 12, 2008</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 27, 2007</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 10, 1997</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6401167">US6401167</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6868474">US6868474</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7197611">US7197611</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7287119">US7287119</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7330953">US7330953</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7360050">US7360050</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7496709">US7496709</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7793039">US7793039</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8019958">US8019958</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8205056">US8205056</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8560797">US8560797</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020178324">US20020178324</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050160241">US20050160241</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070147143">US20070147143</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070159912">US20070159912</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070198868">US20070198868</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070242532">US20070242532</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080091907">US20080091907</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090129178">US20090129178</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100332719">US20100332719</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20120005437">US20120005437</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20120173810">US20120173810</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20120173811">US20120173811</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11692159, </span><span class="patent-bibdata-value">692159, </span><span class="patent-bibdata-value">US 7330952 B2, </span><span class="patent-bibdata-value">US 7330952B2, </span><span class="patent-bibdata-value">US-B2-7330952, </span><span class="patent-bibdata-value">US7330952 B2, </span><span class="patent-bibdata-value">US7330952B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Richard+M.+Barth%22">Richard M. Barth</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Frederick+A.+Ware%22">Frederick A. Ware</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Donald+C.+Stark%22">Donald C. Stark</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Craig+E.+Hampel%22">Craig E. Hampel</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Paul+G.+Davis%22">Paul G. Davis</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Abhijit+M.+Abhyankar%22">Abhijit M. Abhyankar</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22James+A.+Gasbarro%22">James A. Gasbarro</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22David+Nguyen%22">David Nguyen</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Rambus+Inc.%22">Rambus Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7330952.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7330952.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7330952.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (102),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (14),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (3),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (30),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7330952&usg=AFQjCNFlA09pvfxbI1oWFfqVO-1SGF-sRg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7330952&usg=AFQjCNGhf-4sEUS-x99gSm6BBjxpjFVmSQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7330952B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFJdyW1ig3r3zK9UqqKjJ6HN3iF0g">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55856730" lang="EN" load-source="patent-office">Integrated circuit memory device having delayed write timing based on read response time</invention-title></span><br><span class="patent-number">US 7330952 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51262608" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">An integrated circuit memory device includes a first set of pins and a memory core. The first set of pins receive, using a clock signal, a write command and a read command. Control information is issued internally in response to the write command after a predetermined delay time transpires following receipt of the write command, the control information initiating the write operation in the memory device. A second set of pins output the read data after a first delay time transpires from when the read command is received. Each pin of the second set of pins outputs two bits of read data during a clock cycle of the clock signal. The second set of pins also receive write data after a second delay time has transpired from when the write command is received. The second delay time is based on the first delay time.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(45)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00020.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00020.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00021.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00021.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00022.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00022.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00023.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00023.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00024.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00024.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00025.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00025.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00026.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00026.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00027.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00027.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00028.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00028.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00029.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00029.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00030.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00030.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00031.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00031.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00032.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00032.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00033.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00033.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00034.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00034.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00035.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00035.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00036.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00036.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00037.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00037.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00038.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00038.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00039.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00039.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00040.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00040.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00041.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00041.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00042.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00042.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00043.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00043.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7330952B2/US07330952-20080212-D00044.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7330952B2/US07330952-20080212-D00044.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(28)</span></span></div><div class="patent-text"><div mxw-id="PCLM9340242" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. An integrated circuit memory device comprising:
<div class="claim-text">a memory core including a plurality of memory cells;</div>
<div class="claim-text">a pin to receive a clock signal;</div>
<div class="claim-text">a first set of pins to receive, using the clock signal:
<div class="claim-text">a write command to specify that the memory device receive write data and store the write data in the memory core; and</div>
<div class="claim-text">a read command to specify that the memory device output read data accessed from the memory core, wherein the first set of pins receive the read command after the first set of pins receive the write command; and</div>
</div>
<div class="claim-text">a second set of pins to receive the write data after a first delay time has transpired from when the write command is received at the first set of pins; the second set of pins to provide, for each pin of the second set of pins, output of at least two bits of the read data after a second delay time transpires from when the read command is received, wherein the at least two bits of the read data are provided during a clock cycle of the clock signal, wherein the second delay time is based on the first delay time.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The integrated circuit memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second delay time is based on the first delay time such that the second delay time matches the first delay time minus a channel turnaround time.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The integrated circuit memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further including a circuit to assert, in response to the write command and after a third delay time transpires from when the write command is received at the first set of pins, control information to store the write data in the memory core.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The integrated circuit memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further including a third set of pins that receive a ground potential voltage, wherein the third set of pins are non-connected with respect to bond pads that are included on the integrated circuit memory device.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. An integrated circuit memory device comprising:
<div class="claim-text">a memory core including a plurality of memory cells;</div>
<div class="claim-text">a pin to receive a clock signal;</div>
<div class="claim-text">a first set of pins to receive, using the clock signal:
<div class="claim-text">a write command to specify that the memory device receive write data and store the write data in the memory core during a write operation, wherein control information is issued internally in response to the write command after a predetermined delay time transpires following receipt of the write command, the control information initiating the write operation in the memory device; and</div>
<div class="claim-text">a read command to specify that the memory device output read data accessed from the memory core, wherein the first set of pins receive the read command after the first set of pins receive the write command; and</div>
</div>
<div class="claim-text">a second set of pins to output the read data after a first delay time transpires from when the read command is received, wherein each pin of the second set of pins outputs two bits of the read data during a clock cycle of the clock signal, the second set of pins to receive the write data after a second delay time has transpired from when the write command is received at the first set of pins, wherein the second delay time is based on the first delay time.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The integrated circuit memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the second delay time is based on the first delay time such that the second delay time matches the first delay time minus a channel turnaround time.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The integrated circuit memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the first set of pins receive an activate command using the clock signal; and
<div class="claim-text">the integrated circuit memory device further including a third set of pins to receive a row address and a first column address and a second column address, wherein:
<div class="claim-text">the activate command specifies that the memory device sense a row of memory cells of the plurality of memory cells identified by the row address;</div>
<div class="claim-text">the first column address identifies a column location at which to store the write data; and</div>
<div class="claim-text">the second column address identifies a column location to at which obtain the read data.</div>
</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The integrated circuit memory device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein
<div class="claim-text">the first set of pins receives the activate command during a first command cycle, the write command during a second command cycle, and the read command during a third command cycle; and</div>
<div class="claim-text">the third set of pins receives the row address during the first command cycle, the first column address during the second command cycle, and the third column address during the third command cycle.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The integrated circuit memory device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein
<div class="claim-text">the activate command is included in a first packet;</div>
<div class="claim-text">the write command is included in a second packet; and</div>
<div class="claim-text">the read command is included in a third packet.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The integrated circuit memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, further including a third set of pins that receive a ground potential voltage, wherein the third set of pins are non-connected with respect to bond pads that are included on the integrated circuit memory device.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The integrated circuit memory device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising a third set of pins to receive an activate command, wherein the activate command specifies that the memory device sense a row of memory cells in the memory core.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The integrated circuit memory device of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein
<div class="claim-text">the activate command is included in a first packet;</div>
<div class="claim-text">the write command is included in a second packet; and</div>
<div class="claim-text">the read command is included in a third packet.</div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. An integrated circuit memory device comprising:
<div class="claim-text">a memory core including a plurality of memory cells;</div>
<div class="claim-text">a first set of pins to receive a write command, and to receive a read command after the write command, wherein:
<div class="claim-text">the write command specifies that the memory device receive write data, wherein control information is issued internally in response to the write command after a predetermined delay time transpires following receipt of the write command, the control information initiating storage of the write data in the memory core; and</div>
<div class="claim-text">the read command specifies that the memory device output read data accessed from the memory core; and</div>
</div>
<div class="claim-text">a second set of pins to receive the write data after a write delay time has transpired from when the write command is received at the first set of pins, the second set of pins to provide the read data after a read delay time transpires from when the read command is received at the first set of pins, wherein the write delay time is based on the read delay time.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The integrated circuit memory device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the write delay time is based on the read delay time such that the write delay time matches the read delay time minus a channel turnaround time.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The integrated circuit memory device of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the first set of pins receive an activate command; and
<div class="claim-text">wherein the integrated circuit memory device further includes a third set of pins to receive a row address, a first column address, and a second column address, wherein:
<div class="claim-text">the activate command specifies that the memory device sense a row of memory cells of the plurality of memory cells identified by the row address;</div>
<div class="claim-text">the first column address identifies a column location at which to store the write data; and</div>
<div class="claim-text">the second column address identifies a column location to at which obtain the read data.</div>
</div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. A method of operation of an integrated circuit memory device having a memory core including a plurality of memory cells, the method comprising:
<div class="claim-text">receiving a sense command that specifies that the memory device activate a row of memory cells of the plurality of memory cells included in the memory core;</div>
<div class="claim-text">while receiving the sense command, receiving a row address that identifies the row;</div>
<div class="claim-text">receiving a write command that specifies that the memory device receive write data;</div>
<div class="claim-text">receiving a read command after receiving the write command;</div>
<div class="claim-text">in response to the read command, outputting read data after a read delay time transpires from when the read command is received;</div>
<div class="claim-text">receiving the write data after a first write delay time has transpired from when the write command is received, wherein the first write delay time is based on the read delay time; and</div>
<div class="claim-text">after a second write delay time transpires from when the write command is received, asserting a control signal, in response to the write command, to cause the write data to be stored in the row.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising:
<div class="claim-text">receiving a column address that identifies a location in the row to store the write data; and</div>
<div class="claim-text">receiving a column address that identifies a location in the row in which to obtain the read data in response to the read command.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising;
<div class="claim-text">receiving a clock signal; and</div>
<div class="claim-text">wherein receiving the write data includes receiving two consecutive bits of the write data at a pin of the integrated circuit memory device during a clock cycle of the clock signal.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
    <div class="claim-text">19. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising;
<div class="claim-text">receiving a clock signal; and</div>
<div class="claim-text">wherein outputting the read data includes outputting two consecutive bits of the read data at a pin of the integrated circuit memory device during a clock cycle of the clock signal.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
    <div class="claim-text">20. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the third delay time is based on the second delay time such that the third delay time matches the second delay time minus a channel turnaround time.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00021" num="00021" class="claim">
    <div class="claim-text">21. A method of operating an integrated circuit memory device that receives clock signals and includes a memory core having a plurality of banks, the method comprising:
<div class="claim-text">providing a sense command to the memory device, wherein the sense command specifies that the memory device activate a row of memory cells in a bank identified by a first bank address;</div>
<div class="claim-text">providing a row address to the memory device, wherein the row address identifies the row of memory cells in the bank identified by the first bank address;</div>
<div class="claim-text">providing a read command to the memory device after providing the sense command, wherein the read command initiates a read operation such that data is output from the memory device after a first delay time transpires;</div>
<div class="claim-text">providing a write command to the memory device after providing the sense command, wherein the write command specifies that the memory device receive write data and store the write data in a row of memory cells in a bank identified by a second bank address, wherein the write command is presented internally within the memory device after a second delay time has transpired from when the write command is received;</div>
<div class="claim-text">providing a column address to the memory device, wherein the column address identifies a location within the row of memory cells in the bank identified by the second bank address; and</div>
<div class="claim-text">providing the write data to the memory device after a third delay time has transpired after providing the write command, wherein the third delay time is based on the first delay time.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
    <div class="claim-text">22. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein providing the write data includes providing two consecutive bits of the write data to a pin of the integrated circuit memory device during a clock cycle of a clock signal.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
    <div class="claim-text">23. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein the third delay time is based on the first delay such that the third delay time matches the first delay time minus a channel turnaround time.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
    <div class="claim-text">24. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein the first bank address and the second bank address identify the same bank of the plurality of banks.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
    <div class="claim-text">25. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein the sense command is included in a first control packet and the write command is included in a second control packet.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00026" num="00026" class="claim">
    <div class="claim-text">26. A method of operation of an integrated circuit memory device that includes a memory core having a plurality of memory cells;
<div class="claim-text">receiving, using a clock signal, a row address at a first set of pins,</div>
<div class="claim-text">after receiving the row address, receiving, a column address at the first set of pins;</div>
<div class="claim-text">receiving, using the clock signal, a sense command at a second set of pins, wherein the sense command specifies that the memory device activate a row of memory cells of the plurality of memory cells identified by the row address;</div>
<div class="claim-text">receiving, using the clock signal, a write command at the second set of pins, wherein the write command specifies that the memory device receive write data and store the write data at a column of the row of memory cells, the column identified by the column address;</div>
<div class="claim-text">presenting the write command internally after a first delay time has transpired from when the write command was received;</div>
<div class="claim-text">receiving a read command at the second set of pins, wherein the read command specifies a read operation to the memory device;</div>
<div class="claim-text">outputting read data from a third set of pins of the memory device after a second delay time transpires from receiving read command;</div>
<div class="claim-text">receiving the write data at the third set of pins, after a third delay time has transpired from when the write command was received, wherein the third delay time is based on the second delay time.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
    <div class="claim-text">27. The method of <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein receiving the write data includes receiving two consecutive bits of the write data at a pin of the third set of pins during a first clock cycle of the clock signal, and wherein outputting the read data includes outputting two consecutive bits of the read data at the pin during a second clock cycle of the clock signal.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
    <div class="claim-text">28. The method of <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein the third delay time is based on the second delay time such that the third delay time matches the second delay time minus a channel turnaround time.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16362786" lang="EN" load-source="patent-office" class="description">
<p num="p-0002">This application is a continuation of U.S. patent application Ser. No. 11/059,216, filed Feb. 15, 2005, now U.S. Pat. No. 7,197,611, which is a continuation of U.S. patent application Ser. No. 10/128,167, filed Apr. 22, 2002, now U.S. Pat. No. 6,868,474, which is a divisional of U.S. patent application Ser. No. 09/169,206, filed Oct. 9, 1998, now U.S. Pat. No. 6,401,167, which claims priority to U.S. Provisional Patent Application No. 60/061,770, filed Oct. 10, 1997, all of which are herein incorporated by referenced in their entirety.</p>
<heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">1. Field of the Invention</p>
  <p num="p-0004">The present invention relates generally to electronic systems for data storage and retrieval. More particularly, the invention is directed toward improved methods and structures for memory devices.</p>
  <p num="p-0005">2. Description of the Related Art</p>
  <p num="p-0006">In any engineered design there are compromises between cost and performance. The present invention introduces novel methods and structures for reducing the cost of memory devices while minimally compromising their performance. The description of the invention requires a significant amount of background including: application requirements, memory device physical construction, and memory device logical operation.</p>
  <p num="p-0007">Memory device application requirements can be most easily understood with respect to memory device operation. <figref idrefs="DRAWINGS">FIG. 1</figref> shows the general organization of a memory device. Memory device <b>101</b> consists of a core <b>102</b> and an interface <b>103</b>. The core is responsible for storage of the information. The interface is responsible for translating the external signaling used by the interconnect <b>105</b> to the internal signaling carried on bus <b>104</b>. The primitive operations of the core include at least a read operation. Generally, there are other operations required to manage the state of the core <b>102</b>. For example, a conventional dynamic random access memory (DRAM) has at least write, precharge, and sense operations in addition to the read operation.</p>
  <p num="p-0008">For purposes of illustrating the invention a conventional DRAM core will be described. <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram of a conventional DRAM core <b>102</b>. Since the structure and operation of a conventional DRAM core is well known in the art only a brief overview is presented here.</p>
  <p num="p-0009">A conventional DRAM core <b>202</b> mainly comprises storage banks <b>211</b> and <b>221</b>, row decoder and control circuitry <b>210</b>, and column data path circuit comprising column amplifiers <b>260</b> and column decoder and control circuitry <b>230</b>. Each of the storage banks comprises storage arrays <b>213</b> and <b>223</b> and sense amplifiers <b>212</b> and <b>222</b>.</p>
  <p num="p-0010">There may be many banks, rather than just the two illustrated. Physically the row and column decoders may be replicated in order to form the logical decoder shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. The column i/o lines <b>245</b> may be either bidirectional, as shown, or unidirectional, in which case separate column i/o lines are provided for read and write operations.</p>
  <p num="p-0011">The operation of a conventional DRAM core is divided between row and column operations. Row operations control the storage array word lines <b>241</b> and the sense amplifiers via line <b>242</b>. These operations control the movement of data from the selected row of the selected storage array to the selected sense amplifier via the bit lines <b>251</b> and <b>252</b>. Column operations control the movement of data from the selected sense amplifiers to and from the external data connections <b>204</b> <i>d </i>and <b>204</b> <i>e. </i> </p>
  <p num="p-0012">Device selection is generally accomplished by one of the following choices:
</p> <ul> <li id="ul0001-0001" num="0000"> <ul> <li id="ul0002-0001" num="0012">matching an externally presented device address against an internally stored device address;</li> <li id="ul0002-0002" num="0013">requiring separate operation control lines, such as RAS and CAS, for each set of memory devices that are to be operated in parallel; and</li> <li id="ul0002-0003" num="0014">providing at least one chip select control on the memory device.</li> </ul> </li> </ul> <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates the timing required to perform the row operations of precharge and sense. In their abstract form these operations can be defined as
</p> <ul> <li id="ul0003-0001" num="0000"> <ul> <li id="ul0004-0001" num="0016">precharge(device, bank)—prepare the selected bank of the selected device for sensing; and</li> <li id="ul0004-0002" num="0017">sense(device, bank, row)—sense the selected row of the selected bank of the selected device.</li> </ul> </li> </ul> <p num="p-0014">The operations and device selection arguments are presented to the core via the PRECH and SENSE timing signals while the remaining arguments are presented as signals which have setup and hold relationships to the timing signals. Specifically, as shown in <figref idrefs="DRAWINGS">FIGS. 2-4</figref>, PRECH and PRECHBANK form signals on line <b>204</b> <i>a </i>in which PRECHBANK presents the “bank” argument of the precharge operation, while SENSE, SENSEBANK and SENSEROW form signals on line <b>204</b> <i>b </i>in which SENSEBANK and SENSEROW present the “bank” and “row” arguments, respectively, for the sense operation. Each of the key primary row timing parameters, t<sub>RP</sub>, t<sub>RAS,min</sub>, and t<sub>RCD </sub>can have significant variations between devices using the same design and across different designs using the same architecture.</p>
  <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 5</figref> and <figref idrefs="DRAWINGS">FIG. 6</figref> illustrate the timing requirements of the read and write operations, respectively. These operations can be defined abstractly as:
</p> <ul> <li id="ul0005-0001" num="0000"> <ul> <li id="ul0006-0001" num="0020">data=read(device, bank, column)—transfer the data in the subset of the sense amplifiers specified by “column” in the selected “bank” of the selected “device” to the READDATA lines; and</li> <li id="ul0006-0002" num="0021">write (device, bank, column, mask, data)—store the data presented on the WRITEDATA lines into the subset of the sense amplifiers specified by “column” in the selected “bank” of the selected “device”; optionally store only a portion of the information as specified by “mask”.</li> </ul> </li> </ul> <p num="p-0016">More recent conventional DRAM cores allow a certain amount of concurrent operation between the functional blocks of the core. For example, it is possible to independently operate the precharge and sense operations or to operate the column path simultaneously with row operations. To take advantage of this concurrency each of the following groups may operate somewhat independently:
</p> <ul> <li id="ul0007-0001" num="0000"> <ul> <li id="ul0008-0001" num="0023">PRECH and PRECHBANK on lines <b>204</b> <i>a; </i> </li> <li id="ul0008-0002" num="0024">SENSE, SENSEBANK, and SENSEROW on lines <b>204</b> <i>b; </i> </li> <li id="ul0008-0003" num="0025">COLCYC <b>204</b> <i>f </i>on line, COLLAT and COLADDR on lines <b>204</b> <i>g</i>, WRITE and WMASK one lines <b>204</b> <i>c</i>, READDATA on line <b>204</b> <i>d</i>, and WRITEDATA on line <b>204</b>.</li> </ul> </li> </ul> <p num="p-0017">There are some restrictions on this independence. For example, as shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, operations on the same bank observe the timing restrictions of t<sub>RP </sub>and t<sub>RAS,min</sub>. If accesses are to different banks, then the restrictions of <figref idrefs="DRAWINGS">FIG. 4</figref> for t<sub>SS </sub>and t<sub>PP </sub>may have to be observed.</p>
  <p num="p-0018">The present invention, while not limited by such values, has been optimized to typical values as shown in Table 1.</p>
  <p num="p-0019">
    <tables id="TABLE-US-00001" num="00001"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 1</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Typical Core Timing Values</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="56pt" align="left"> </colspec> <colspec colname="1" colwidth="28pt" align="left"> </colspec> <colspec colname="2" colwidth="133pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">Symbol</td>
              <td class="description-td">Value (ns)</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="56pt" align="left"> </colspec> <colspec colname="1" colwidth="28pt" align="left"> </colspec> <colspec colname="2" colwidth="133pt" align="char" char="."> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>RP</sub> </td>
              <td class="description-td">20</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>RAS,Min</sub> </td>
              <td class="description-td">50</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>RCD</sub> </td>
              <td class="description-td">20</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>PP</sub> </td>
              <td class="description-td">20</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>SS</sub> </td>
              <td class="description-td">20</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>PC</sub> </td>
              <td class="description-td">10</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">t<sub>DAC</sub> </td>
              <td class="description-td">7</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows the permissible sequence of operations for a single bank of a conventional DRAM core. It shows the precharge <b>720</b>, sense <b>721</b>, read <b>722</b>, and write <b>723</b>, operations as nodes in a graph. Each directed arc between operations indicates an operation which may follow. For example, arc <b>701</b> indicates that a precharge operation may follow a read operation.</p>
  <p num="p-0021">The series of memory operations needed to satisfy any application request can be covered by the nominal and transitional operation sequences described in Table 2 and Table 3. These sequences are characterized by the initial and final bank states as shown in <figref idrefs="DRAWINGS">FIG. 8</figref>.</p>
  <p num="p-0022">The sequence of memory operations is relatively limited. In particular, there is a universal sequence:
</p> <ul> <li id="ul0009-0001" num="0000"> <ul> <li id="ul0010-0001" num="0032">precharge,</li> <li id="ul0010-0002" num="0033">sense,</li> <li id="ul0010-0003" num="0034">transfer (read or write), and</li> <li id="ul0010-0004" num="0035">close.</li> </ul> </li> </ul> <p num="p-0023">In this sequence, close is an alternative timing of precharge but is otherwise functionally identical. This universal sequence allows any sequence of operations needed by an application to be performed in one pass through it without repeating any step in that sequence. A control mechanism that implements the universal sequence can be said to be conflict free. A conflict free control mechanism permits a new application reference to be started for every minimum data transfer. That is, the control mechanism itself will never introduce a resource restriction that stalls the memory requestor. There may be other reasons to stall the memory requester, for example references to different rows of the same bank may introduce bank contention, but lack of control resources will not be a reason for stalling the memory requestor</p>
  <p num="p-0024">
    <tables id="TABLE-US-00002" num="00002"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 2</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Nominal Transactions</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="1" colwidth="56pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="49pt" align="left"> </colspec> <colspec colname="4" colwidth="63pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Initial Bank</td>
              <td class="description-td">Final Bank</td>
              <td class="description-td">Transaction</td>
              <td class="description-td">Operations</td>
            </tr> <tr class="description-tr"> <td class="description-td">State</td>
              <td class="description-td">State</td>
              <td class="description-td">Type</td>
              <td class="description-td">Performed</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">closed</td>
              <td class="description-td">closed</td>
              <td class="description-td">empty</td>
              <td class="description-td">sense,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">precharge</td>
            </tr> <tr class="description-tr"> <td class="description-td">open</td>
              <td class="description-td">open</td>
              <td class="description-td">miss</td>
              <td class="description-td">precharge,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">sense,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">hit</td>
              <td class="description-td">series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0025">
    <tables id="TABLE-US-00003" num="00003"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 3</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Transitional Transactions</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="1" colwidth="42pt" align="left"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="56pt" align="left"> </colspec> <colspec colname="4" colwidth="70pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Initial Bank</td>
              <td class="description-td">Final Bank</td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">State</td>
              <td class="description-td">State</td>
              <td class="description-td">Transaction Type</td>
              <td class="description-td">Operations Performed</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">closed</td>
              <td class="description-td">open</td>
              <td class="description-td">empty</td>
              <td class="description-td">sense,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">&lt;series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations&gt; (optional)</td>
            </tr> <tr class="description-tr"> <td class="description-td">open</td>
              <td class="description-td">closed</td>
              <td class="description-td">miss</td>
              <td class="description-td">&lt;precharge,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">sense,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations&gt; (optional),</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">precharge</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">hit</td>
              <td class="description-td">&lt;series of column</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">operations&gt;</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">(optional),</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">precharge</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0026">Memory applications may be categorized as follows:
</p> <ul> <li id="ul0011-0001" num="0000"> <ul> <li id="ul0012-0001" num="0040">main memory—references generated by a processor, typically with several levels of caches;</li> <li id="ul0012-0002" num="0041">graphics—references generated by rendering and display refresh engines; and</li> <li id="ul0012-0003" num="0042">unified—combining the reference streams of main memory and graphics.</li> </ul> </li> </ul> <p num="p-0027">Applications may also be categorized by their reference stream characteristics.</p>
  <p num="p-0028">According to the application partition mentioned above reference streams can be characterized in the following fashion:
</p> <ul> <li id="ul0013-0001" num="0000"> <ul> <li id="ul0014-0001" num="0045">First, main memory traffic can be cached or uncached processor references. Such traffic is latency sensitive since typically a processor will stall when it gets a cache miss or for any other reason needs data fetched from main memory. Addressing granularity requirements are set by the transfer size of the processor cache which connects to main memory. A typical value for the cache transfer size is 32 bytes. Since multiple memory interfaces may run in parallel it is desirable that the memory system perform well for transfer sizes smaller than this. Main memory traffic is generally not masked; that is, the vast bulk of its references are cache replacements which need not be written at any finer granularity than the cache transfer size.</li> <li id="ul0014-0002" num="0046">Another type of reference stream is for graphics memory. Graphics memory traffic tends to be bandwidth sensitive rather than latency sensitive. This is true because the two basic graphics engines, rendering and display refresh, can both be highly pipelined. Latency is still important since longer latency requires larger buffers in the controller and causes other second order problems. The ability to address small quanta of information is important since typical graphics data structures are manipulated according to the size of the triangle being rendered, which can be quite small. If small quanta cannot be accessed then bandwidth will be wasted transferring information which is not actually used. Traditional graphics rendering algorithms benefit substantially from the ability to mask write data; that is, to merge data sent to the memory with data already in the memory. Typically this is done at the byte level, although finer level, e.g. bit level, masking can sometimes be advantageous.</li> </ul> </li> </ul> <p num="p-0029">As stated above, unified applications combine the characteristics of main memory and graphics memory traffic. As electronic systems achieve higher and higher levels of integration the ability to handle these combined reference streams becomes more and more important.</p>
  <p num="p-0030">Although the present invention can be understood in light of the previous application classification, it will be appreciated by those skilled in the art that the invention is not limited to the mentioned applications and combinations but has far wider application. In addition to the specific performance and functionality characteristics mentioned above it is generally important to maximize the effective bandwidth of the memory system and minimize the service time. Maximizing effective bandwidth requires achieving a proper balance between control and data transport bandwidth. The control bandwidth is generally dominated by the addressing information delivered to the memory device. The service time is the amount of time required to satisfy a request once it is presented to the memory system. Latency is the service time of a request when the memory system is otherwise devoid of traffic. Resource conflicts, either for the interconnect between the requester and the memory devices, or for resources internal to the memory devices such as the banks, generally determine the difference between latency and service time. It is desirable to minimize average service time, especially for processor traffic.</p>
  <p num="p-0031">The previous section introduced the performance aspects of the cost-performance tradeoff that is the subject of the present invention. In this section the cost aspects are discussed. These aspects generally result from the physical construction of a memory device, including the packaging of the device.</p>
  <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows the die of a memory device <b>1601</b> inside of a package <b>1620</b>. For typical present day device packages, the bond pads, such as <b>1610</b>, have center to center spacing significantly less than the pins of the device, such as <b>1640</b>. This requires that there be some fan-in from the external pins to the internal bonding pads. As the number of pads increases the length of the package wiring, such as <b>1630</b>, grows. Observe that elements <b>1630</b> and <b>1640</b> are alternately used to designate package wiring.</p>
  <p num="p-0033">There are many negative aspects to the increase in the length of the package wiring <b>1640</b>, including the facts that: the overall size of the package increases, which costs more to produce and requires more area and volume when the package is installed in the next level of the packaging hierarchy, such as on a printed circuit board. Also, the stub created by the longer package wiring can affect the speed of the interconnect. In addition, mismatch in package wiring lengths due to the fan-in angle can affect the speed of the interconnect due to mismatched parasitics.</p>
  <p num="p-0034">The total number of signal pins has effects throughout the packaging hierarchy. For example, the memory device package requires more material, the next level of interconnect, such as a printed circuit board, requires more area, if connectors are used they will be more expensive, and the package and die area of the master device will grow.</p>
  <p num="p-0035">In addition to all these cost concerns based on area and volume of the physical construction another cost concern is power. Each signal pin, especially high speed signal pins, requires additional power to run the transmitters and receivers in both the memory devices as well as the master device. Added power translates to added cost since the power is supplied and then dissipated with heat sinks.</p>
  <p num="p-0036">The memory device illustrated in <figref idrefs="DRAWINGS">FIG. 10</figref> uses techniques typical of present day memory devices. In this device <b>1701</b>, a single shared command bus <b>1710</b> in conjunction with the single address bus <b>1720</b> and mask bus <b>1730</b> is used to specify all of the primitive operations comprising precharge, sense, read, and write in addition to any other overhead operations such as power management.</p>
  <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 11</figref> illustrates the operation of the memory device of <figref idrefs="DRAWINGS">FIG. 10</figref>. The illustrated reference sequence, when classified according to Table 2 and the universal sequence previously described comprises:
</p> <ul> <li id="ul0015-0001" num="0000"> <ul> <li id="ul0016-0001" num="0056">write empty—sense <b>1851</b>, write <b>1853</b> with mask <b>1871</b>, data <b>1881</b>, close(precharge) <b>1861</b>;</li> <li id="ul0016-0002" num="0057">write miss—precharge <b>1852</b>, sense <b>1854</b>, write <b>1856</b> with mask <b>1872</b>, data <b>1882</b>;</li> <li id="ul0016-0003" num="0058">read hit—read <b>1857</b>, tristate control <b>1873</b>, data <b>1883</b>; and</li> <li id="ul0016-0004" num="0059">transitional write miss—precharge <b>1855</b>, sense <b>1858</b>, write <b>1859</b>, mask <b>1874</b>, data <b>1884</b>, close(precharge) <b>1862</b>.</li> </ul> </li> </ul> <p num="p-0038">In <figref idrefs="DRAWINGS">FIG. 11</figref> each box represents the amount of time required to transfer one bit of information across a pin of the device.</p>
  <p num="p-0039">In addition to illustrating a specific type of prior art memory device, <figref idrefs="DRAWINGS">FIG. 11</figref> can be used to illustrate a number of techniques for specifying data transfers. One prior art technique uses an internal register to specify the number of data packets transferred for each read or write operation. When this register is set to its minimum value and the reference is anything besides a hit then the device has insufficient control bandwidth to specify all the required operations while simultaneously keeping the data pins highly utilized. This is shown in <figref idrefs="DRAWINGS">FIG. 11</figref> by the gaps between data transfers. For example there is a gap between data a, <b>1881</b> and data b, <b>1882</b>. Even if sufficient control bandwidth were provided some prior art devices would also require modifications to their memory cores in order to support high data pin utilization.</p>
  <p num="p-0040">The technique of specifying the burst size in a register makes it difficult to mix transfer sizes unless the burst size is always programmed to be the minimum, which then increases control overhead. The increase in control overhead may be so substantial as to render the minimum burst size impractical in many system designs.</p>
  <p num="p-0041">Regardless of the transfer burst size, the technique of a single unified control bus, using various combinations of the command pins <b>1810</b>, address pins <b>1820</b>, and mask pins <b>1830</b> places limitations on the ability to schedule the primitive operations. A controller which has references in progress that are simultaneously ready to use the control resources must sequentialize them, leading to otherwise unnecessary delay.</p>
  <p num="p-0042">Read operations do not require masking information. This leaves the mask pins <b>1830</b> available for other functions. Alternately, the mask pins during read operations may specify which bytes should actually be driven across the pins as illustrated by box <b>1873</b>.</p>
  <p num="p-0043">Another technique is an alternative method of specifying that a precharge should occur by linking it to a read or write operation. When this is done the address components of the precharge operation need not be respecified; instead, a single bit can be used to specify that the precharge should occur. One prior art method of coding this bit is to share an address bit not otherwise needed during a read or write operation. This is illustrated by the “A-Prech” boxes, <b>1861</b> and <b>1862</b>.</p>
  <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 12</figref> shows a sequence of four read references each comprising all the steps of the universal sequence. Although the nominal transactions of Table 2 do not require the multiple precharge steps of the universal sequence it is useful to examine how well a device handles the universal sequence in order to understand its ability to support mixed empty and miss nominal transactions, as well as the transitional transactions of Table 3. As can be seen, the data pins are poorly utilized. This indicates that control contention will limit the ability of the device to transfer data for various mixes of application references. The utilization of the data pins could be improved by making the burst length longer. However, the applications, such as graphics applications, require small length transfers rather than large ones.</p>
  <p num="p-0045">Another technique makes the delay from write control information to data transfer different from the delay of read control information to data transfer. When writes and reads are mixed, this leads to difficulties in fully utilizing the data pins.</p>
  <p num="p-0046">Thus, current memory devices have inadequate control bandwidth for many application reference sequences. Current memory devices are unable to handle minimum size transfers. Further, current memory devices utilize the available control bandwidth in ways that do not support efficient applications. Current memory devices do not schedule the use of the data pins in an efficient manner. In addition, current memory devices inefficiently assign a bonding pad for every pin of the device.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0047"> <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates a known memory structure architecture.</p>
    <p num="p-0048"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates a known DRAM core structure.</p>
    <p num="p-0049"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates Row Access Timing to a single bank in accordance with the prior art.</p>
    <p num="p-0050"> <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates Row Access Timing to different banks in accordance with the prior art.</p>
    <p num="p-0051"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates Column Read Timing in accordance with the prior art.</p>
    <p num="p-0052"> <figref idrefs="DRAWINGS">FIG. 6</figref> illustrates Column Write Timing in accordance with the prior art.</p>
    <p num="p-0053"> <figref idrefs="DRAWINGS">FIG. 7</figref> illustrates operation sequences for a conventional core DRAM.</p>
    <p num="p-0054"> <figref idrefs="DRAWINGS">FIG. 8</figref> illustrates initial and final bank states associated with a memory operation in accordance with the prior art.</p>
    <p num="p-0055"> <figref idrefs="DRAWINGS">FIG. 9</figref> illustrates a semiconductor packaging structure utilized in accordance with the prior art.</p>
    <p num="p-0056"> <figref idrefs="DRAWINGS">FIG. 10</figref> illustrates DRAM interface signals in accordance with the prior art.</p>
    <p num="p-0057"> <figref idrefs="DRAWINGS">FIG. 11</figref> illustrates a command control sequence in accordance with the prior art.</p>
    <p num="p-0058"> <figref idrefs="DRAWINGS">FIG. 12</figref> illustrates a unified control universal read sequence in accordance with an embodiment of the invention.</p>
    <p num="p-0059"> <figref idrefs="DRAWINGS">FIG. 13</figref> illustrates a unified control universal read sequence with mask precharge in accordance with an embodiment of the invention.</p>
    <p num="p-0060"> <figref idrefs="DRAWINGS">FIG. 14</figref> illustrates a unified control universal write sequence with mask precharge in accordance with an embodiment of the invention.</p>
    <p num="p-0061"> <figref idrefs="DRAWINGS">FIG. 15</figref> illustrates a unified control universal read write sequence with mask precharge in accordance with an embodiment of the invention.</p>
    <p num="p-0062"> <figref idrefs="DRAWINGS">FIG. 16</figref> illustrates a column access block diagram with no delayed write in accordance with an embodiment of the invention.</p>
    <p num="p-0063"> <figref idrefs="DRAWINGS">FIG. 17</figref> illustrates timing operations associated with a write command of an embodiment of the invention.</p>
    <p num="p-0064"> <figref idrefs="DRAWINGS">FIG. 18</figref> illustrates timing operations associated with a read command of an embodiment of the invention.</p>
    <p num="p-0065"> <figref idrefs="DRAWINGS">FIG. 19</figref> illustrates mixed read and write timing in accordance with an embodiment of the invention.</p>
    <p num="p-0066"> <figref idrefs="DRAWINGS">FIG. 20</figref> illustrates a column access with a delayed write in accordance with an embodiment of the invention.</p>
    <p num="p-0067"> <figref idrefs="DRAWINGS">FIG. 21</figref> illustrates mixed read and write timing in accordance with an embodiment of the invention.</p>
    <p num="p-0068"> <figref idrefs="DRAWINGS">FIG. 22</figref> illustrates a unified control universal read and write sequence with mask precharge and delayed write in accordance with the invention.</p>
    <p num="p-0069"> <figref idrefs="DRAWINGS">FIG. 23</figref> illustrates a split control universal read write sequence with mask precharge and delayed write in accordance with an embodiment of the invention.</p>
    <p num="p-0070"> <figref idrefs="DRAWINGS">FIG. 24</figref> illustrates a cost optimized highly concurrent memory in accordance with the invention.</p>
    <p num="p-0071"> <figref idrefs="DRAWINGS">FIG. 25</figref> illustrates a control packet format for encoding the sense operation on the primary control lines in accordance with an embodiment of the invention.</p>
    <p num="p-0072"> <figref idrefs="DRAWINGS">FIG. 26</figref> illustrates a control packet format for encoding the precharge operation on the primary control lines in accordance with an embodiment of the invention.</p>
    <p num="p-0073"> <figref idrefs="DRAWINGS">FIG. 27</figref> illustrates a packet format when masking is not used on the secondary control lines of the invention.</p>
    <p num="p-0074"> <figref idrefs="DRAWINGS">FIG. 28</figref> illustrates a packet format when masking is used on the secondary control lines of the invention.</p>
    <p num="p-0075"> <figref idrefs="DRAWINGS">FIG. 29</figref> illustrates a data block timing diagram for data packets transmitted on data wires of the invention.</p>
    <p num="p-0076"> <figref idrefs="DRAWINGS">FIG. 30</figref> illustrates a read hit in accordance with an embodiment of the invention.</p>
    <p num="p-0077"> <figref idrefs="DRAWINGS">FIG. 31</figref> illustrates an empty read in accordance with an embodiment of the invention.</p>
    <p num="p-0078"> <figref idrefs="DRAWINGS">FIG. 32</figref> illustrates a read miss in accordance with an embodiment of the invention.</p>
    <p num="p-0079"> <figref idrefs="DRAWINGS">FIG. 33</figref> illustrates a write hit in accordance with an embodiment of the invention.</p>
    <p num="p-0080"> <figref idrefs="DRAWINGS">FIG. 34</figref> illustrates an empty write in accordance with an embodiment of the invention.</p>
    <p num="p-0081"> <figref idrefs="DRAWINGS">FIG. 35</figref> illustrates a write miss in accordance with an embodiment of the invention.</p>
    <p num="p-0082"> <figref idrefs="DRAWINGS">FIG. 36</figref> illustrates reads in accordance with an embodiment of the invention.</p>
    <p num="p-0083"> <figref idrefs="DRAWINGS">FIG. 37</figref> illustrates empty byte masked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0084"> <figref idrefs="DRAWINGS">FIG. 38</figref> illustrates byte masked write hits in accordance with an embodiment of the invention.</p>
    <p num="p-0085"> <figref idrefs="DRAWINGS">FIG. 39</figref> illustrates byte masked write misses in accordance with an embodiment of the invention.</p>
    <p num="p-0086"> <figref idrefs="DRAWINGS">FIG. 40</figref> illustrates reads or unmasked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0087"> <figref idrefs="DRAWINGS">FIG. 41</figref> illustrates universal byte masked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0088"> <figref idrefs="DRAWINGS">FIG. 42</figref> illustrates reads or unmasked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0089"> <figref idrefs="DRAWINGS">FIG. 43</figref> illustrates reads or masked writes or unmasked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0090"> <figref idrefs="DRAWINGS">FIG. 44</figref> illustrates reads and unmasked writes in accordance with an embodiment of the invention.</p>
    <p num="p-0091"> <figref idrefs="DRAWINGS">FIG. 45</figref> illustrates transfers using a primary control packet for sense and precharge in accordance with an embodiment of the invention.</p>
    <p num="p-0092"> <figref idrefs="DRAWINGS">FIG. 46</figref> illustrates a memory block constructed in accordance with an embodiment of the invention.</p>
    <p num="p-0093"> <figref idrefs="DRAWINGS">FIG. 47</figref> illustrates DRAM refresh operations utilized in connection with an embodiment of the invention.</p>
    <p num="p-0094"> <figref idrefs="DRAWINGS">FIG. 48</figref> illustrates isolation pins without accompanying pads in accordance with an embodiment of the invention.</p>
    <p num="p-0095"> <figref idrefs="DRAWINGS">FIG. 49</figref> illustrates the transport of auxiliary information in accordance with an embodiment of the invention.</p>
    <p num="p-0096"> <figref idrefs="DRAWINGS">FIG. 50</figref> illustrates framing of the CMD for processing by the auxiliary transport unit in accordance with an embodiment of the invention.</p>
  </description-of-drawings> <p num="p-0097">Like reference numerals refer to corresponding parts throughout the drawings.</p>
  <heading>DESCRIPTION OF EMBODIMENTS</heading> <p num="p-0098"> <figref idrefs="DRAWINGS">FIG. 13</figref> shows a timing diagram according to an embodiment of the present invention in which the Mask pins <b>2030</b> carry a precharge specification rather than either the write mask information or the tristate control information, as shown in connection with <figref idrefs="DRAWINGS">FIG. 12</figref>. This use of the Mask pins need not be exclusive. There are multiple ways in which to indicate how the information presented on the Mask pins is to be used. For example:
</p> <ul> <li id="ul0017-0001" num="0000"> <ul> <li id="ul0018-0001" num="0121">in one embodiment according to the present invention, a register within the device specifies whether the mask pins are to be used for masking, tristate control, or precharge control;</li> <li id="ul0018-0002" num="0122">in another embodiment according to the present invention, the encoding of the command pins is extended to specify, on a per operation basis, how the mask pins are to be used; and</li> <li id="ul0018-0003" num="0123">in another embodiment according to the present invention, a register bit indicates whether tristate control is enabled or not and, in the case it is not enabled, an encoding of the command pins indicates if a write is masked or not; in this embodiment all reads and unmasked writes may use the Mask pins to specify a precharge operation while masked writes do not have this capability since the Mask pins are used for mask information</li> </ul> </li> </ul> <p num="p-0099">There are many alternatives for how to code the precharge information on the mask pins. In one embodiment in which there are two mask pins and the memory device has two banks, one pin indicates whether an operation should occur and the other pin indicates which bank to precharge. In an alternative embodiment, in which the minimum data transfer requires more than one cycle, more banks are addressed by using the same pins for more than one cycle to extend the size of the bank address field.</p>
  <p num="p-0100">Using the mask pins to specify a precharge operation and the associated bank address requires another way of specifying the device argument. In one embodiment the device is specified in some other operation. For example, the precharge specified by the mask pins shares device selection with a chip select pin that also conditions the main command pins. In another embodiment, additional control bandwidth is added to the device. For example, an additional chip select pin is added for sole use by the recoded mask pin precharge. In yet another example of using additional control bandwidth in which the minimum data transfer requires more than one cycle, the device address is coded on the additional bits, the device address being compared to an internal device address register.</p>
  <p num="p-0101">In <figref idrefs="DRAWINGS">FIG. 13</figref> it can be seen that the data pins are better utilized. For example, the offset between data block <b>1982</b> and <b>1983</b> in <figref idrefs="DRAWINGS">FIG. 12</figref> is reduced from 4 units of time to the 2 units of time between data blocks <b>2082</b> and <b>2083</b> of <figref idrefs="DRAWINGS">FIG. 13</figref>. This is accomplished because the precharge specification has been moved from the primary command pins, <b>2010</b>, to the mask pins <b>2030</b> so there is more time available on the command pins to specify the sense and read or write operations.</p>
  <heading>Delaying Write Data</heading> <p num="p-0102"> <figref idrefs="DRAWINGS">FIG. 14</figref> shows the timing of the universal write sequence in an embodiment according to the present invention, when the Mask pins are used for the precharge step. The offset from data block <b>2182</b> to data block <b>2183</b> is two units of time just as in the read sequence shown in <figref idrefs="DRAWINGS">FIG. 13</figref>. However, the offset from the use of the command pins to the use of the data pins is shown as zero for the write case but three for the read case. As can be seen in <figref idrefs="DRAWINGS">FIG. 15</figref>, when these sequences are combined to produce a sequence that has both reads and writes, there is a substantial gap between the write data and the read data as can be seen by the delay between data <b>2282</b> and data <b>2283</b>. Delaying the write data so that the offset from control information to data is the same, independent of whether the transfer is a read or a write, reduces or eliminates the delay.</p>
  <p num="p-0103"> <figref idrefs="DRAWINGS">FIG. 16</figref> shows the column access path of a memory device in an embodiment of the invention that does not delay write data with respect to read data. In <figref idrefs="DRAWINGS">FIG. 16</figref>, the delay from external control <b>2304</b> to internal column control <b>2306</b> is identical whether the access is a read or a write. As can be seen from <figref idrefs="DRAWINGS">FIG. 5</figref> and <figref idrefs="DRAWINGS">FIG. 6</figref>, this means that the external data interconnect <b>2305</b> provides the data to the core prior to the write, while the external data interconnect is used after the core provides data for a read. In summary, a read uses resources in the order: (a) control interconnect <b>2304</b>, (b) column i/o <b>2307</b>, (c) data interconnect <b>2305</b>. A write uses them in the order: (a) control interconnect <b>2304</b>, (b) data interconnect <b>2305</b>, (c) column i/o <b>2307</b>.</p>
  <p num="p-0104">This change in resource ordering gives rise to resource conflict problems that produce data bubbles when mixing reads and writes. The resource ordering of writes generally leads to the resource timing shown in <figref idrefs="DRAWINGS">FIG. 17</figref>. For example, a write uses resource as shown by block <b>2440</b>, the data resource as shown by block <b>2450</b>, and the column resource as shown by the block <b>2460</b>. This resource timing minimizes the control logic and the latency of writing data into the memory core.</p>
  <p num="p-0105">The read resource timing of <figref idrefs="DRAWINGS">FIG. 18</figref>, illustrates a minimum latency read via block <b>2540</b>, column i/o block <b>2560</b>, and data block <b>2550</b>. When these timings are combined as shown in <figref idrefs="DRAWINGS">FIG. 19</figref>, a data bubble is introduced between blocks <b>2652</b> and <b>2653</b> of <figref idrefs="DRAWINGS">FIG. 19</figref>. This data bubble constitutes time during which the data pins are not being utilized to transfer data; the pins are inactive. Forcing the data pins to do nothing as a result of mixing reads and writes is a problem.</p>
  <p num="p-0106">Note that the data bubble appears regardless of whether the write <b>2642</b> and the read <b>2643</b> are directed to the same or different memory devices on the channel. Further note that the delay from the control resource to the column i/o resource is identical for reads and writes. In view of this, it is impossible for the data resource timing to be identical for reads and writes.</p>
  <p num="p-0107">Matching the timing of the write-use of the data resource to the read-use of the data resource avoids the problem stated above. Since the use of the data pins in a system environment has an intrinsic turnaround time for the external interconnect, the optimal delay for a write does not quite match the delay for a read. Instead, it should be the minimum read delay minus the minimum turnaround time. Since the turnaround delay grows as the read delay grows, there is no need to change the write control to data delay as a function of the memory device position on the channel.</p>
  <p num="p-0108"> <figref idrefs="DRAWINGS">FIG. 20</figref> shows an embodiment of the invention having delayed write circuitry. The column access control information on line <b>2706</b> is delayed for writes relative to when the column control information is presented to the core for reads. <figref idrefs="DRAWINGS">FIG. 20</figref> shows multiplexor <b>2712</b> which selects between the write delay block <b>2709</b> and the normal column control output of the interface. The interface controls the multiplexor depending upon whether the transfer is a read or a write. However, there are many embodiments of this mechanism. For example, a state machine could introduce new delaying state transitions when the transfer is a write.</p>
  <p num="p-0109"> <figref idrefs="DRAWINGS">FIG. 21</figref> shows the operation of delaying the write to match the read in accordance with the present invention. In this figure, the delay from write control block <b>2842</b> to write data block <b>2852</b> is set to match the delay from read control <b>2843</b> block to read data <b>2853</b> block less the channel turnaround time. As long as different column data paths are used to perform the read column cycle and the write column cycle, the data bubble is reduced to the minimum required by channel turnaround requirements and is no longer a function of control or data resource conflicts.</p>
  <p num="p-0110">Since write latency is not an important metric for application performance, as long as the write occurs before the expiration of t<sub>RAS,MIN </sub>(so that it does not extend the time the row occupies the sense amplifiers, which reduces application performance), this configuration does not cause any loss in application performance, as long as the writes and reads are directed to separate column data paths.</p>
  <p num="p-0111">Delayed writes help optimize data bandwidth efficiency over a set of bidirectional data pins. One method adds delay between the control and write data packets so that the delay between them is the same or similar as that for read operations. Keeping this Apattern≅ the same or similar for reads and writes improves pipeline efficiency over a set of bidirectional data pins, but at the expense of added complexity in the interface.</p>
  <p num="p-0112"> <figref idrefs="DRAWINGS">FIG. 22</figref> shows that the offset between write data <b>2984</b> block and read data <b>2985</b> block has been reduced by 2 units of time, compared to the analogous situation of <figref idrefs="DRAWINGS">FIG. 15</figref>.</p>
  <heading>Split Control Resources</heading> <p num="p-0113"> <figref idrefs="DRAWINGS">FIG. 22</figref> shows less than full utilization of the data interconnect due to the overloaded use of the command pins <b>2910</b>. The command pins can be partitioned so that these operations are delivered to the device in an independent fashion. The timing of such a control method is shown in <figref idrefs="DRAWINGS">FIG. 23</figref> where the unified control has been partitioned into fields of control information, labeled primary field <b>3011</b> and secondary field <b>3012</b>. Generally speaking the primary control pins can be used to control the sense operation while the secondary control pins control read or write operations. An embodiment of the present invention allows full utilization of the data pins and can transfer minimum size data blocks back-to-back, for any mix of reads or unmasked writes, for any mix of hits, misses, or empty traffic, to or from any device, any bank, any row, and any column address with only bank conflict, channel turnaround at the write-read boundaries, and 2nd order effects such as refresh limiting the data channel utilization. With the addition of more interconnect resources the writes could be masked or unmasked. Observe that <figref idrefs="DRAWINGS">FIG. 23</figref> presumes that the memory device is designed for an interconnect structure that has zero turnaround delay between writes and reads.</p>
  <p num="p-0114"> <figref idrefs="DRAWINGS">FIG. 24</figref> shows an embodiment of the invention that has separate control interconnect resources. In one embodiment it uses delayed writes. In another embodiment it can alternately specify either a masking or a precharge field, either singly or in conjunction with another field. In another embodiment it combines delayed writes and the masking versus precharge. In an alternative embodiment according to the present invention there are three methods for starting a precharge operation in the memory core:
</p> <ul> <li id="ul0019-0001" num="0000"> <ul> <li id="ul0020-0001" num="0140">in the sense operation field on the primary control lines <b>3104</b>, as an alternative to the sense information;</li> <li id="ul0020-0002" num="0141">in the mask field on the secondary control lines, <b>3105</b> as an alternative to the mask information; and</li> <li id="ul0020-0003" num="0142">according to the device and bank addresses specified in a read or a write.</li> </ul> </li> </ul> <p num="p-0115">The benefit of the present invention according to a specific embodiment is shown in Table 4 and <figref idrefs="DRAWINGS">FIG. 25</figref> and <figref idrefs="DRAWINGS">FIG. 26</figref>. Table 4 shows the specific logical pinout of the embodiment of <figref idrefs="DRAWINGS">FIG. 24</figref> to be used for this illustrative purpose.</p>
  <p num="p-0116">
    <tables id="TABLE-US-00004" num="00004"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 4</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">High Performance Logical Pin Description</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="4"> <colspec colname="1" colwidth="49pt" align="left"> </colspec> <colspec colname="2" colwidth="28pt" align="center"> </colspec> <colspec colname="3" colwidth="77pt" align="left"> </colspec> <colspec colname="4" colwidth="63pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Name</td>
              <td class="description-td">Count</td>
              <td class="description-td">Description</td>
              <td class="description-td">FIG. 24 Reference</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Primary[2:0]</td>
              <td class="description-td">3</td>
              <td class="description-td">Primary request control</td>
              <td class="description-td">3104</td>
            </tr> <tr class="description-tr"> <td class="description-td">Secondary[4:0]</td>
              <td class="description-td">5</td>
              <td class="description-td">Secondary request</td>
              <td class="description-td">3105</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">control</td>
            </tr> <tr class="description-tr"> <td class="description-td">DQA[8:0]</td>
              <td class="description-td">9</td>
              <td class="description-td">Low order data byte</td>
              <td class="description-td">3106</td>
            </tr> <tr class="description-tr"> <td class="description-td">DQB[8:0]</td>
              <td class="description-td">9</td>
              <td class="description-td">High order data byte</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="4" align="center" rowsep="1" class="description-td" colspan="4"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0117"> <figref idrefs="DRAWINGS">FIG. 25</figref> and <figref idrefs="DRAWINGS">FIG. 26</figref> show two alternative control packet formats for encoding, respectively, the sense and precharge operations on the primary control lines. Table 5 defines the fields in the alternative formats of the primary control packet. The PD field selects a specific memory device. A combined field carries both the bank and row address arguments of the sense operation, as previously defined.</p>
  <p num="p-0118">
    <tables id="TABLE-US-00005" num="00005"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 5</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Primary Control Packet Fields</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="49pt" align="left"> </colspec> <colspec colname="2" colwidth="154pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">Field</td>
              <td class="description-td">Description</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">PD4T</td>
              <td class="description-td">Device selector bit 4 True;</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">for framing, device selection and broadcasting.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">PD4F</td>
              <td class="description-td">Device selector bit 4 False;</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">for framing, device selection and broadcasting.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">PD[3:0]</td>
              <td class="description-td">Device selector, least significant bits.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">AV</td>
              <td class="description-td">Activate row; also indicates format of packet.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">PA[16:0]</td>
              <td class="description-td">Address; combining bank and row.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">PB[5:0]</td>
              <td class="description-td">Bank address</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">POP[10:0]</td>
              <td class="description-td">Opcode of the primary control packet.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0119"> <figref idrefs="DRAWINGS">FIG. 27</figref> and <figref idrefs="DRAWINGS">FIG. 28</figref> show two alternative control packet formats for encoding various operations on the secondary control lines. <figref idrefs="DRAWINGS">FIG. 27</figref> shows the packet format when masking is not being performed while <figref idrefs="DRAWINGS">FIG. 28</figref> shows the format when masking is being performed. Table 6 defines the fields in either format of the secondary control packet. Packet framing is accomplished via a framing bit. The M field is used to indicate which format of the packet is being presented as well as indicating whether write data being written to the core should be masked. The SO field indicates whether a read or write operation should be performed. Device selection for SO specified operations is accomplished according to the SD field which is compared against an internal register that specifies the device address. The SA field encodes the column address of a read or write operation. The SB field encodes the bank address of a read or write operation. If the SPC field indicates precharge, then the precharge operation uses the SD device and SB bank address. The SRC field is used for power management functions. The MA and MB fields provide a byte masking capability when the M field indicates masking. The XO, XD, and XB fields provide the capability to specify a precharge operation when the M field does not indicate masking. Note that, unlike the SPC field, this specification of a precharge has a fully independent device, XD, and bank address, XB, that is not related to the read or write operations.</p>
  <p num="p-0120"> <figref idrefs="DRAWINGS">FIG. 29</figref> shows the format of the data packet transmitted on the data wires.</p>
  <p num="p-0121">
    <tables id="TABLE-US-00006" num="00006"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 6</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Secondary Control Packet Fields</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="14pt" align="left"> </colspec> <colspec colname="1" colwidth="42pt" align="left"> </colspec> <colspec colname="2" colwidth="161pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">Field</td>
              <td class="description-td">Description</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SD[4:0]</td>
              <td class="description-td">Device selector for Column Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SS = 1</td>
              <td class="description-td">Start bit; for framing</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">M</td>
              <td class="description-td">Mask bit, indicates if mask format is being used</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SO[1:0]</td>
              <td class="description-td">Secondary Operation code</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SPC</td>
              <td class="description-td">Precharge after possible Column Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SRC</td>
              <td class="description-td">Power management</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SA[6:0]</td>
              <td class="description-td">Address for Column Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">SB[5:0]</td>
              <td class="description-td">Bank for Column Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">MA[7:0]</td>
              <td class="description-td">Byte mask for lower order bytes</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">MB[7:0]</td>
              <td class="description-td">Byte mask for higher order bytes</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">XD[4:0]</td>
              <td class="description-td">Device selector for Extra Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">XO[4:0]</td>
              <td class="description-td">Extra Operation code</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">XB[5:0]</td>
              <td class="description-td">Bank for Extra Operation</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0122">The operation of this embodiment can be most easily understood through various timing diagrams as shown in <figref idrefs="DRAWINGS">FIG. 30</figref> through <figref idrefs="DRAWINGS">FIG. 45</figref>. These figures can be divided into several series, each of which depicts different aspects of this embodiment's operation:
</p> <ul> <li id="ul0021-0001" num="0000"> <ul> <li id="ul0022-0001" num="0151"> <figref idrefs="DRAWINGS">FIG. 30</figref> through <figref idrefs="DRAWINGS">FIG. 35</figref> show a basic operation as an embodiment of the present invention, other operations can be thought of as compositions of these basic operations;</li> <li id="ul0022-0002" num="0152"> <figref idrefs="DRAWINGS">FIG. 36</figref> through <figref idrefs="DRAWINGS">FIG. 39</figref> show compositions of the basic operations but distinct from notions of the universal sequence;</li> <li id="ul0022-0003" num="0153"> <figref idrefs="DRAWINGS">FIG. 40</figref> through <figref idrefs="DRAWINGS">FIG. 43</figref> show operations according to the universal sequence, these figures demonstrate the ability of the embodiment to handle mixed read and write with mixed hit, miss, and empty traffic without control resource conflicts; and</li> <li id="ul0022-0004" num="0154"> <figref idrefs="DRAWINGS">FIG. 44</figref> through <figref idrefs="DRAWINGS">FIG. 45</figref> show operations according to the universal sequence demonstrating less control conflicts than the prior art. Other control scheduling algorithms are possible which seek to minimize other metrics, such as service time, with or without compromising effective bandwidth.</li> </ul> </li> </ul> <p num="p-0123">The nominal timings for the examples are shown in Table 7.</p>
  <p num="p-0124"> <tables id="TABLE-US-00007" num="00007"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 7</td> </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td> </tr> <tr class="description-tr"> <td class="description-td">Nominal Timings</td> </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="3"> <colspec colname="offset" colwidth="56pt" align="left"> </colspec> <colspec colname="1" colwidth="28pt" align="left"> </colspec> <colspec colname="2" colwidth="133pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">Symbol</td> <td class="description-td">Value (ns)</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">t<sub>RP</sub> </td> <td class="description-td">20</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">t<sub>RAS,min</sub> </td> <td class="description-td">60</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">t<sub>RCD</sub> </td> <td class="description-td">20</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td class="description-td">t<sub>CAC</sub> </td> <td class="description-td">20</td> </tr> <tr class="description-tr"> <td class="description-td"> </td> <td namest="offset" nameend="2" align="center" rowsep="1" class="description-td" colspan="3"> </td> </tr> </tbody> </tgroup> </table> </tables> <br>
A description of each of the timing diagrams follows.
</p>
  <p num="p-0125"> <figref idrefs="DRAWINGS">FIG. 30</figref> shows a timing diagram for a nominal read hit. Recall that a nominal hit reference means that the beginning and final state of the addressed bank is open and that the appropriate row is already in the sense amplifiers of the addressed bank. In this case no row operation is required. The secondary control packet specifies the read operation, device address, bank address, and column address. Some time later, the read data is driven on the data pins. In an embodiment according to the present invention it as a constant time, later fixed by the design of the memory device.</p>
  <p num="p-0126"> <figref idrefs="DRAWINGS">FIG. 31</figref> shows a timing diagram for a nominal read empty. Recall that a nominal empty reference means that the beginning and final state of the addressed bank is closed. In order to transfer data, the addressed bank is first sensed, and then, after t<sub>RCD</sub>, the read operation takes place just as for the read hit of <figref idrefs="DRAWINGS">FIG. 30</figref>. Note that this particular example shows the precharge occurring using the primary control packet precharge mechanism. Alternately, other precharge mechanisms are used, since there are no other references contending for the control resources.</p>
  <p num="p-0127"> <figref idrefs="DRAWINGS">FIG. 32</figref> shows a timing diagram for a nominal read miss. Recall that a nominal miss reference means that the beginning and final state of the addressed bank is open, but that the row currently sensed in the bank is not the one addressed by the application reference. In this case, a precharge operation occurs, followed by a sense operation, and finally a read operation that causes the proper data to be driven out on the data pins. Any precharge mechanisms can be used.</p>
  <p num="p-0128"> <figref idrefs="DRAWINGS">FIG. 33</figref> shows a nominal write hit. The figure relates to a multistep write operation. Thus, there is a secondary control packet in order to get the transported data sent all the way into the memory core. This second secondary control packet provides a timing reference that indicates to the memory device that it is time to send the data to the core.</p>
  <p num="p-0129"> <figref idrefs="DRAWINGS">FIG. 34</figref> shows a timing diagram for a nominal write empty. A write empty operation is a combination of the actions needed for a read empty and a write hit. First, a sense operation is performed, followed by a write operation, including the secondary control packet, followed by some precharge operation, although a primary precharge operation is shown.</p>
  <p num="p-0130"> <figref idrefs="DRAWINGS">FIG. 35</figref> illustrates a timing diagram for a nominal write miss. Write miss operation is a combination of the actions needed for a read miss and a write hit. First, a precharge operation is invoked; a primary precharge operation is shown. A sense operation follows, along with the two secondary control packets needed to write the data all the way to the memory core.</p>
  <p num="p-0131">The previous figures show how various application references can be decomposed into the memory operations. <figref idrefs="DRAWINGS">FIG. 36</figref> illustrates how one of these isolated references can be used for a sequence of memory references. In <figref idrefs="DRAWINGS">FIG. 36</figref> a sequence of nominal read empty references is shown. In this case the XO precharge operation is used to perform the close operation at the end of the sequence. The present invention thus provides another precharge mechanism that neither overloads the external control pin resources, nor adds logic to the memory device.</p>
  <p num="p-0132"> <figref idrefs="DRAWINGS">FIG. 37</figref> shows timing for a series of nominal masked write empty references. In this case, the XO precharge operation is not available because those control pin resources are being used to supply the mask information. Instead, the SPC field is used in order to avoid bubbles, since the primary control pins are already committed to the series of sense operations. Presuming that the delay between sense and write operations is such that write read conflict problems are being avoided, as shown with the previous discussion on delayed writes, there is no real penalty for using the SPC field. This is different from reads, which would normally complete, and which desire to complete, sooner. This asymmetry between reads and writes leads to the cost reductions of the present invention by reducing required control bandwidth, while minimally impacting application performance.</p>
  <p num="p-0133"> <figref idrefs="DRAWINGS">FIG. 38</figref> shows a series of nominal masked write hit references. Note that although two secondary control packets were required to fully write data into the memory core for an isolated reference the average number needed is about one.</p>
  <p num="p-0134"> <figref idrefs="DRAWINGS">FIG. 39</figref> shows a timing diagram for a series of masked writes misses. In this example the SPC field is used to precharge the bank. Such a sequence is useful in a graphics application which varies the length of time it keeps any bank open depending upon the amount of rendering to be done. If more than one transfer is directed to the same row of the same bank of the same device then some of the SPC precharge operations and the corresponding sense operations can be removed. This is useful both to eliminate unnecessary (precharge, sense) power but also to reduce the effective number of independent banks required to sustain the effective bandwidth, even when bank conflicts might occur.</p>
  <p num="p-0135"> <figref idrefs="DRAWINGS">FIG. 40</figref> shows a timing diagram for the universal sequence for minimum size transfers when the write traffic is not masked. In this case the XO precharge operation can be consistently used for the precharge operation which begins the universal sequence, while the SPC field is used for the close operation which ends the universal sequence. As can be seen, once the first reference has completed its sequence every reference behind it continues without any delays due to control resource constraints. The only delays are due to external interconnect turnaround delays. The processor cache miss traffic typically does not contain frequent masked write activity but is latency sensitive. Since it does not use the masking capability it can use the XO precharge capability.</p>
  <p num="p-0136"> <figref idrefs="DRAWINGS">FIG. 41</figref> demonstrates the extra degree of freedom permitted when the transfer size per (sense, precharge) pair is twice the minimum transfer size. In this case some of the primary control bandwidth becomes available for precharge control. In this case the universal sequence can be implemented even for masked writes.</p>
  <p num="p-0137"> <figref idrefs="DRAWINGS">FIG. 42</figref> shows a timing diagram for the universal sequence for reads and unmasked writes when the transfer size is twice the minimum per (precharge, sense) pair. In this case the precharge step of the universal sequence is scheduled with the primary packet precharge while the close step is scheduled with the XO precharge. In this case not only is there adequate control bandwidth but there is more scheduling freedom for each of the steps of the universal sequence compared to the minimum transfer size per (precharge, sense) pair case.</p>
  <p num="p-0138"> <figref idrefs="DRAWINGS">FIG. 43</figref> shows a timing diagram for universal reads or masked writes or unmasked writes. In this case the precharge step of the universal sequence is still scheduled in the primary control packet but the close step is scheduled with the XO precharge operation. This reduces the scheduling flexibility compared to the unmasked case <b>24</b> but still permits full data pin utilization.</p>
  <p num="p-0139">The previous figures demonstrate the conditions in which the universal sequence can be scheduled. The ability to schedule the universal sequence guarantees that there will not be any control conflicts which reduce available data transfer bandwidth. However, none of the nominal reference sequences actually requires two precharges to be scheduled. So there is generally adequate control bandwidth for various mixes of miss and empty traffic as shown in <figref idrefs="DRAWINGS">FIG. 44</figref>.</p>
  <p num="p-0140"> <figref idrefs="DRAWINGS">FIG. 45</figref> shows a timing diagram for another scheduling alternative when the transfer size is twice the minimum per (precharge, sense) pair and the traffic consists of all empty references. In this case both the sense and precharge can be scheduled on the primary control pins.</p>
  <p num="p-0141"> <figref idrefs="DRAWINGS">FIG. 46</figref> shows an alternative embodiment that includes all of the features of <figref idrefs="DRAWINGS">FIG. 24</figref>, but includes additional capability to initialize, read and write registers, and supply power control information to the memory device. The pinout of this embodiment is summarized in Table 8.</p>
  <p num="p-0142">
    <tables id="TABLE-US-00008" num="00008"> <table frame="none" colsep="0" rowsep="0" pgwide="1" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="259pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 8</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Alternative High Performance Logical Pin Description</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="1" colwidth="49pt" align="left"> </colspec> <colspec colname="2" colwidth="28pt" align="center"> </colspec> <colspec colname="3" colwidth="28pt" align="left"> </colspec> <colspec colname="4" colwidth="91pt" align="left"> </colspec> <colspec colname="5" colwidth="63pt" align="center"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Name</td>
              <td class="description-td">Count</td>
              <td class="description-td">Type</td>
              <td class="description-td">Description</td>
              <td class="description-td">FIG. 46 Reference</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">CTM</td>
              <td class="description-td">2</td>
              <td class="description-td">RSL</td>
              <td class="description-td">Transmit Clock</td>
              <td class="description-td">5301</td>
            </tr> <tr class="description-tr"> <td class="description-td">CTMN</td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">(Clock To Master)</td>
            </tr> <tr class="description-tr"> <td class="description-td">CFM</td>
              <td class="description-td">2</td>
              <td class="description-td">RSL</td>
              <td class="description-td">Receive Clock</td>
            </tr> <tr class="description-tr"> <td class="description-td">CFMN</td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">(Clock From Master)</td>
            </tr> <tr class="description-tr"> <td class="description-td">Primary[2:0]</td>
              <td class="description-td">3</td>
              <td class="description-td">RSL</td>
              <td class="description-td">Primary request control</td>
              <td class="description-td">5305</td>
            </tr> <tr class="description-tr"> <td class="description-td">Secondary[4:0]</td>
              <td class="description-td">5</td>
              <td class="description-td">RSL</td>
              <td class="description-td">Secondary request control</td>
              <td class="description-td">5305</td>
            </tr> <tr class="description-tr"> <td class="description-td">DQA[8:0]</td>
              <td class="description-td">9</td>
              <td class="description-td">RSL</td>
              <td class="description-td">Low order data byte</td>
              <td class="description-td">5307</td>
            </tr> <tr class="description-tr"> <td class="description-td">DQB[8:0]</td>
              <td class="description-td">9</td>
              <td class="description-td">RSL</td>
              <td class="description-td">High order data byte</td>
            </tr> <tr class="description-tr"> <td class="description-td">SIO[1:0]</td>
              <td class="description-td">2</td>
              <td class="description-td">CMOS</td>
              <td class="description-td">Bidirectional serial in/out for</td>
              <td class="description-td">5302 and 5304</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">device initialization, register</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">ops, power mode control, and</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">device reset. Used to form the</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">SIO daisy chain.</td>
            </tr> <tr class="description-tr"> <td class="description-td">SCK</td>
              <td class="description-td">1</td>
              <td class="description-td">CMOS</td>
              <td class="description-td">Serial clock for SIO and CMD</td>
              <td class="description-td">5303</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">pins.</td>
            </tr> <tr class="description-tr"> <td class="description-td">CMD</td>
              <td class="description-td">1</td>
              <td class="description-td">CMOS</td>
              <td class="description-td">Command input used for</td>
              <td class="description-td">5302</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">power mode control,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">configuring SIO daisy chain,</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td"> </td>
              <td class="description-td">and framing SIO operations.</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0143"> <figref idrefs="DRAWINGS">FIG. 47</figref> shows the operation sequence for the alternative embodiment of <figref idrefs="DRAWINGS">FIG. 46</figref>. The refresh specific operations support a novel method of handling core refresh. These new core operations create the requirements for the Refresh and RefreshS operations coded in the primary control packet as shown in <figref idrefs="DRAWINGS">FIG. 46</figref>. In addition, various power control operations are added to the primary control packet.</p>
  <p num="p-0144"> <figref idrefs="DRAWINGS">FIG. 48</figref> shows an embodiment of the physical construction in which not all of the pins of the memory device are connected to the bond pads of the die. These non-connected pins provide signal isolation and shielding, thus avoiding the expense of additional bond pads. For example, pin and internal conductor <b>5542</b> provides isolation for pin and internal conductors <b>5541</b> and <b>5543</b>. In one embodiment the non-connected pins are signal returns, such as ground, which are adjacent to the connected pins.</p>
  <p num="p-0145">According to an embodiment of the present invention the memory device of <figref idrefs="DRAWINGS">FIG. 46</figref> has Auxiliary information <b>5302</b> transported in time according to <figref idrefs="DRAWINGS">FIG. 49</figref>. Auxiliary information <b>5302</b> includes a field to specify an auxiliary operation, a control register address in the memory device, and data to be read or written from or to the control register. AuxClock is the AuxClock signal to the Auxiliary Transport Unit <b>5308</b> and is used to receive information from the auxiliary connections <b>5302</b> in <figref idrefs="DRAWINGS">FIG. 46</figref>. Since Auxiliary Transport Unit <b>5308</b> operates to reset or initialize the memory device, the unit need only operate slowly. Accordingly, information is framed by the CMD signal, which can be a portion of the auxiliary connections <b>5302</b>, and received on the AuxIn signal as a serial bit stream. The format of the bit stream is shown in the tables below. As can be noted from Table 9 there are sixteen clock cycles during which a packet of information is received or obtained from the Auxiliary Transport Unit. The Aux information fields are the SOP[3:0] field and the SDEV[4:0] field for the SRQ packet. The SA packet has field SA[11:0], the SINT packet has a field of all zeros and the SD packet has SD[15:0]. In this embodiment of the present invention, the SRQ, SA, SINT and SD packets are received or obtained from the Auxiliary Transport unit in the order listed, unless only the SRQ packet is needed, in which case the other packets are not sent. The functions of each of the fields in the packets is tabulated in Table 10.</p>
  <p num="p-0146">
    <tables id="TABLE-US-00009" num="00009"> <table frame="none" colsep="0" rowsep="0" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="217pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 9</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Control Register Packet Formats</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="1" colwidth="56pt" align="center"> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="35pt" align="left"> </colspec> <colspec colname="4" colwidth="49pt" align="center"> </colspec> <colspec colname="5" colwidth="28pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">AuxClock</td>
              <td class="description-td">SRQ packet</td>
              <td class="description-td">SA packet</td>
              <td class="description-td">SINT</td>
              <td class="description-td">SD</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="5"> <colspec colname="1" colwidth="56pt" align="char" char="."> </colspec> <colspec colname="2" colwidth="49pt" align="left"> </colspec> <colspec colname="3" colwidth="35pt" align="left"> </colspec> <colspec colname="4" colwidth="49pt" align="center"> </colspec> <colspec colname="5" colwidth="28pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">0</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">0</td>
              <td class="description-td">SD15</td>
            </tr> <tr class="description-tr"> <td class="description-td">1</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">0</td>
              <td class="description-td">SD14</td>
            </tr> <tr class="description-tr"> <td class="description-td">2</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">0</td>
              <td class="description-td">SD13</td>
            </tr> <tr class="description-tr"> <td class="description-td">3</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">0</td>
              <td class="description-td">SD12</td>
            </tr> <tr class="description-tr"> <td class="description-td">4</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">SA11</td>
              <td class="description-td">0</td>
              <td class="description-td">SD11</td>
            </tr> <tr class="description-tr"> <td class="description-td">5</td>
              <td class="description-td">rsrv</td>
              <td class="description-td">SA10</td>
              <td class="description-td">0</td>
              <td class="description-td">SD10</td>
            </tr> <tr class="description-tr"> <td class="description-td">6</td>
              <td class="description-td">SOP3</td>
              <td class="description-td">SA9</td>
              <td class="description-td">0</td>
              <td class="description-td">SD9</td>
            </tr> <tr class="description-tr"> <td class="description-td">7</td>
              <td class="description-td">SOP2</td>
              <td class="description-td">SA8</td>
              <td class="description-td">0</td>
              <td class="description-td">SD8</td>
            </tr> <tr class="description-tr"> <td class="description-td">8</td>
              <td class="description-td">SOP1</td>
              <td class="description-td">SA7</td>
              <td class="description-td">0</td>
              <td class="description-td">SD7</td>
            </tr> <tr class="description-tr"> <td class="description-td">9</td>
              <td class="description-td">SOP0</td>
              <td class="description-td">SA6</td>
              <td class="description-td">0</td>
              <td class="description-td">SD6</td>
            </tr> <tr class="description-tr"> <td class="description-td">10</td>
              <td class="description-td">SBC</td>
              <td class="description-td">SA5</td>
              <td class="description-td">0</td>
              <td class="description-td">SD5</td>
            </tr> <tr class="description-tr"> <td class="description-td">11</td>
              <td class="description-td">SDEV4</td>
              <td class="description-td">SA4</td>
              <td class="description-td">0</td>
              <td class="description-td">SD4</td>
            </tr> <tr class="description-tr"> <td class="description-td">12</td>
              <td class="description-td">SDEV3</td>
              <td class="description-td">SA3</td>
              <td class="description-td">0</td>
              <td class="description-td">SD3</td>
            </tr> <tr class="description-tr"> <td class="description-td">13</td>
              <td class="description-td">SDEV2</td>
              <td class="description-td">SA2</td>
              <td class="description-td">0</td>
              <td class="description-td">SD2</td>
            </tr> <tr class="description-tr"> <td class="description-td">14</td>
              <td class="description-td">SDEV1</td>
              <td class="description-td">SA1</td>
              <td class="description-td">0</td>
              <td class="description-td">SD1</td>
            </tr> <tr class="description-tr"> <td class="description-td">15</td>
              <td class="description-td">SDEV0</td>
              <td class="description-td">SA0</td>
              <td class="description-td">0</td>
              <td class="description-td">SD0</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="5" align="center" rowsep="1" class="description-td" colspan="5"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0147">
    <tables id="TABLE-US-00010" num="00010"> <table frame="none" colsep="0" rowsep="0" pgwide="1" class="description-table"> <tgroup align="left" colsep="0" rowsep="0" cols="1"> <colspec colname="1" colwidth="259pt" align="center"> </colspec> <thead> <tr class="description-tr"> <td namest="1" nameend="1" rowsep="1" class="description-td" colspan="1">TABLE 10</td>
            </tr> </thead> <tbody valign="top"> <tr class="description-tr"> <td namest="1" nameend="1" align="center" rowsep="1" class="description-td" colspan="1"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">Field Description for Control Register Packets</td>
            </tr> </tbody> </tgroup> <tgroup align="left" colsep="0" rowsep="0" cols="2"> <colspec colname="1" colwidth="63pt" align="left"> </colspec> <colspec colname="2" colwidth="196pt" align="left"> </colspec> <tbody valign="top"> <tr class="description-tr"> <td class="description-td">Field</td>
              <td class="description-td">Description</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="center" rowsep="1" class="description-td" colspan="2"> </td>
            </tr> <tr class="description-tr"> <td class="description-td">rsrv</td>
              <td class="description-td">Reserved</td>
            </tr> <tr class="description-tr"> <td class="description-td">SOP3 . . . SOP0</td>
              <td class="description-td">Serial opcode. Specifies command for control register transaction.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">0000 - SRD. Serial read of control register {SA11 . . . SA0} of</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">memory device {SDEV4 . . . SDEV0}.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">0001 - SWR. Serial write of control register {SA11 . . . SA0} of</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">memory device {SDEV4 . . . SDEV0}.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">0010 - SETR. Set Reset bit, all control registers assume their reset</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">values.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">0011 - CLRR. Clear Reset bit, all control registers retain their</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">reset values.</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">0100 - SETF. Set fast (normal) clock mode for the clock circuitry</td>
            </tr> <tr class="description-tr"> <td class="description-td">SDEV4 . . . SDEV0</td>
              <td class="description-td">Serial device field.</td>
            </tr> <tr class="description-tr"> <td class="description-td">SBC</td>
              <td class="description-td">Serial broadcast. When set, memory device ignores</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">{SDEV4 . . . SDEV0} serial device field</td>
            </tr> <tr class="description-tr"> <td class="description-td">SA11 . . . SA0</td>
              <td class="description-td">Serial address. Selects which control register of the selected</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">memory device is read or written.</td>
            </tr> <tr class="description-tr"> <td class="description-td">SD15 . . . SD0</td>
              <td class="description-td">Serial data. The 16 bits of data written to or read from the selected</td>
            </tr> <tr class="description-tr"> <td class="description-td"> </td>
              <td class="description-td">control register of the selected memory device.</td>
            </tr> <tr class="description-tr"> <td namest="1" nameend="2" align="center" rowsep="1" class="description-td" colspan="2"> </td>
            </tr> </tbody> </tgroup> </table> </tables> </p>
  <p num="p-0148">As is shown in Table 10, the memory device is selected by the SDEV field and the SOP field determines the Auxiliary Operation to be performed by the Register Operation Unit <b>5309</b> in <figref idrefs="DRAWINGS">FIG. 46</figref>. The Auxiliary Transport Unit also supports the initialization of the memory device because the Auxiliary Transport Unit itself does not require initialization. This function is shown in <figref idrefs="DRAWINGS">FIG. 49</figref>. In this diagram the CMD signal received by the Auxiliary Transport Unit has different framing information to indicate that an initialization packet follows. This causes all of the memory devices which are connected together on the same external connections in <figref idrefs="DRAWINGS">FIG. 46</figref> to break apart a daisy chain connection formed from AuxIn through AuxOut to AuxIn of the next memory device in the chain as the initialization packet passes through the daisy chain. Next, the first memory device in the chain receives a device identification field from the Auxiliary Transport unit into one of its control registers. This field serves to identify the device for future Auxiliary Transport Operations. After the memory device has its control registers configured properly, the device field register is written again to change a bit, causing the first device in the chain to pass the Auxiliary information it receives to the next device in the chain. The sequence is repeated until all of the memory devices have their control registers properly configured and each device has an unique identification.</p>
  <p num="p-0149">According to an embodiment of the present invention the memory device of <figref idrefs="DRAWINGS">FIG. 46</figref> receives power control information, specifying a change in the power mode of the memory device. While power control operations such as Powerdown and Nap are encoded into the precharge packets in one embodiment according to the present invention, other power control operations, such as ExitToNormal and ExitToDrowsy come in through the Auxiliary Transport Unit because the other units in <figref idrefs="DRAWINGS">FIG. 46</figref> are not operational due to their reduced power state and because the Auxiliary Transport Unit operates relatively slowly compared to, for example, the Transfer Units, and so does not require much power while the other units are in their reduced power state. These Exit operations may be performed according to <figref idrefs="DRAWINGS">FIG. 50</figref>. <figref idrefs="DRAWINGS">FIG. 50</figref> shows a different framing by the CMD signal so that the Auxiliary Transport Unit can recognize the ExitToNormal or ExitToDrowsy request. According to the timing diagram, when a memory device receives a CMD signal 01 with 0 on the falling edge of AuxClock and 1 on the rising edge of AuxClock, the memory device will exit either the power down state or the nap state (Power State A in the timing diagram) and move to a new power state (Power State B in the diagram), depending on the state of the AuxIn Signal Line. If the AuxIn line is a 1, the memory device will exit to the normal state and if the AuxIn line is a 0 the memory device will exit to the drowsy state. In other embodiments, the meaning of the AuxIn bits is reversed. The device that is targeted for the ExitToNormal or ExitToDrowsy operation is received by the Auxiliary Transport Unit <b>5308</b> on the data input field via path <b>5307</b> of the memory device in <figref idrefs="DRAWINGS">FIG. 46</figref>.</p>
  <p num="p-0150">In an alternate embodiment, each memory device receives a different CMD signal, one for each device, rather than using the data input field via path <b>5307</b> to identify the device for a ExitToNormal or ExitToDrowsy operation.</p>
  <p num="p-0151">The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3950735">US3950735</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1974</td><td class="patent-data-table-td patent-date-value">Apr 13, 1976</td><td class="patent-data-table-td ">Honeywell Information Systems, Inc.</td><td class="patent-data-table-td ">Write operations in a peripheral subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4183095">US4183095</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 1978</td><td class="patent-data-table-td patent-date-value">Jan 8, 1980</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">High density memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4315308">US4315308</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1978</td><td class="patent-data-table-td patent-date-value">Feb 9, 1982</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Interface between a microprocessor chip and peripheral subsystems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4330852">US4330852</a></td><td class="patent-data-table-td patent-date-value">Nov 23, 1979</td><td class="patent-data-table-td patent-date-value">May 18, 1982</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Semiconductor read/write memory array having serial access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4337523">US4337523</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 1980</td><td class="patent-data-table-td patent-date-value">Jun 29, 1982</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Bipolar memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4445204">US4445204</a></td><td class="patent-data-table-td patent-date-value">Oct 5, 1981</td><td class="patent-data-table-td patent-date-value">Apr 24, 1984</td><td class="patent-data-table-td ">Nippon Electric Co., Ltd.</td><td class="patent-data-table-td ">Memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4499536">US4499536</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1981</td><td class="patent-data-table-td patent-date-value">Feb 12, 1985</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Signal transfer timing control using stored data relating to operating speeds of memory and processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4528661">US4528661</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 1983</td><td class="patent-data-table-td patent-date-value">Jul 9, 1985</td><td class="patent-data-table-td ">Prime Computer, Inc.</td><td class="patent-data-table-td ">Ring communications system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4637018">US4637018</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1984</td><td class="patent-data-table-td patent-date-value">Jan 13, 1987</td><td class="patent-data-table-td ">Burroughs Corporation</td><td class="patent-data-table-td ">Automatic signal delay adjustment method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4646270">US4646270</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 1983</td><td class="patent-data-table-td patent-date-value">Feb 24, 1987</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Video graphic dynamic RAM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4712190">US4712190</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 1985</td><td class="patent-data-table-td patent-date-value">Dec 8, 1987</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Self-timed random access memory chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4719602">US4719602</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1985</td><td class="patent-data-table-td patent-date-value">Jan 12, 1988</td><td class="patent-data-table-td ">Visic, Inc.</td><td class="patent-data-table-td ">Memory with improved column access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4755937">US4755937</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 1986</td><td class="patent-data-table-td patent-date-value">Jul 5, 1988</td><td class="patent-data-table-td ">Prime Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for high bandwidth shared memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4763249">US4763249</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1986</td><td class="patent-data-table-td patent-date-value">Aug 9, 1988</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Bus device for use in a computer system having a synchronous bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4792926">US4792926</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1985</td><td class="patent-data-table-td patent-date-value">Dec 20, 1988</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">High speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4792929">US4792929</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1987</td><td class="patent-data-table-td patent-date-value">Dec 20, 1988</td><td class="patent-data-table-td ">Zenith Electronics Corporation</td><td class="patent-data-table-td ">Data processing system with extended memory access</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4799199">US4799199</a></td><td class="patent-data-table-td patent-date-value">Sep 18, 1986</td><td class="patent-data-table-td patent-date-value">Jan 17, 1989</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Bus master having burst transfer mode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4800530">US4800530</a></td><td class="patent-data-table-td patent-date-value">Aug 13, 1987</td><td class="patent-data-table-td patent-date-value">Jan 24, 1989</td><td class="patent-data-table-td ">Kabushiki Kasiha Toshiba</td><td class="patent-data-table-td ">Semiconductor memory system with dynamic random access memory cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4821226">US4821226</a></td><td class="patent-data-table-td patent-date-value">Jan 30, 1987</td><td class="patent-data-table-td patent-date-value">Apr 11, 1989</td><td class="patent-data-table-td ">Rca Licensing Corporation</td><td class="patent-data-table-td ">Dual port video memory system having a bit-serial address input port</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4825411">US4825411</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 1987</td><td class="patent-data-table-td patent-date-value">Apr 25, 1989</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Dual-port memory with asynchronous control of serial data memory transfer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4845644">US4845644</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 1987</td><td class="patent-data-table-td patent-date-value">Jul 4, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Data display system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4845677">US4845677</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 1987</td><td class="patent-data-table-td patent-date-value">Jul 4, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Pipelined memory chip structure having improved cycle time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4849937">US4849937</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 1988</td><td class="patent-data-table-td patent-date-value">Jul 18, 1989</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Digital delay unit with interleaved memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4866675">US4866675</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1988</td><td class="patent-data-table-td patent-date-value">Sep 12, 1989</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor memory circuit having a delay circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4875192">US4875192</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 1987</td><td class="patent-data-table-td patent-date-value">Oct 17, 1989</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor memory with an improved nibble mode arrangement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4882712">US4882712</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 1988</td><td class="patent-data-table-td patent-date-value">Nov 21, 1989</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Synchronous semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4891791">US4891791</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 1988</td><td class="patent-data-table-td patent-date-value">Jan 2, 1990</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Data writing system for EEPROM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4916670">US4916670</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1989</td><td class="patent-data-table-td patent-date-value">Apr 10, 1990</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor memory device having function of generating write signal internally</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4920483">US4920483</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 1985</td><td class="patent-data-table-td patent-date-value">Apr 24, 1990</td><td class="patent-data-table-td ">Data General Corporation</td><td class="patent-data-table-td ">A computer memory for accessing any word-sized group of contiguous bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4928265">US4928265</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1988</td><td class="patent-data-table-td patent-date-value">May 22, 1990</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4937734">US4937734</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 1989</td><td class="patent-data-table-td patent-date-value">Jun 26, 1990</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">High speed bus with virtual memory data transfer and rerun cycle capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4945516">US4945516</a></td><td class="patent-data-table-td patent-date-value">Oct 6, 1988</td><td class="patent-data-table-td patent-date-value">Jul 31, 1990</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Write control circuit for a high-speed memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4953128">US4953128</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 1987</td><td class="patent-data-table-td patent-date-value">Aug 28, 1990</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Variable delay circuit for delaying input data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5001672">US5001672</a></td><td class="patent-data-table-td patent-date-value">May 16, 1989</td><td class="patent-data-table-td patent-date-value">Mar 19, 1991</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dual-port memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5077693">US5077693</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1990</td><td class="patent-data-table-td patent-date-value">Dec 31, 1991</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Dynamic random access memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5083296">US5083296</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 1990</td><td class="patent-data-table-td patent-date-value">Jan 21, 1992</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor memory with alternately multiplexed row and column addressing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5111386">US5111386</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 1990</td><td class="patent-data-table-td patent-date-value">May 5, 1992</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Cache contained type semiconductor memory device and operating method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5124589">US5124589</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 1991</td><td class="patent-data-table-td patent-date-value">Jun 23, 1992</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor integrated circuit capable of synchronous and asynchronous operations and operating method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5140688">US5140688</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 1989</td><td class="patent-data-table-td patent-date-value">Aug 18, 1992</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">GaAs integrated circuit programmable delay line element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5179687">US5179687</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 1990</td><td class="patent-data-table-td patent-date-value">Jan 12, 1993</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor memory device containing a cache and an operation method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5260905">US5260905</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 1991</td><td class="patent-data-table-td patent-date-value">Nov 9, 1993</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Multi-port memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5276858">US5276858</a></td><td class="patent-data-table-td patent-date-value">Dec 26, 1991</td><td class="patent-data-table-td patent-date-value">Jan 4, 1994</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory controller with integrated delay line circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5301278">US5301278</a></td><td class="patent-data-table-td patent-date-value">Apr 23, 1992</td><td class="patent-data-table-td patent-date-value">Apr 5, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Flexible dynamic memory controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5305278">US5305278</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 1991</td><td class="patent-data-table-td patent-date-value">Apr 19, 1994</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor memory device having block write function</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5311483">US5311483</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 1991</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Synchronous type semiconductor memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5319755">US5319755</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 1992</td><td class="patent-data-table-td patent-date-value">Jun 7, 1994</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Integrated circuit I/O using high performance bus interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5323358">US5323358</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 1993</td><td class="patent-data-table-td patent-date-value">Jun 21, 1994</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Clock-synchronous semiconductor memory device and method for accessing the device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5327390">US5327390</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 1993</td><td class="patent-data-table-td patent-date-value">Jul 5, 1994</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Synchronous burst-access memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5337285">US5337285</a></td><td class="patent-data-table-td patent-date-value">May 21, 1993</td><td class="patent-data-table-td patent-date-value">Aug 9, 1994</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method and apparatus for power control in devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5339276">US5339276</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1993</td><td class="patent-data-table-td patent-date-value">Aug 16, 1994</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Synchronous dynamic random access memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5341341">US5341341</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1993</td><td class="patent-data-table-td patent-date-value">Aug 23, 1994</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Dynamic random access memory device having addressing section and/or data transferring path arranged in pipeline architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5345573">US5345573</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 1991</td><td class="patent-data-table-td patent-date-value">Sep 6, 1994</td><td class="patent-data-table-td ">Bull Hn Information Systems Inc.</td><td class="patent-data-table-td ">High speed burst read address generation with high speed transfer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5365489">US5365489</a></td><td class="patent-data-table-td patent-date-value">May 1, 1992</td><td class="patent-data-table-td patent-date-value">Nov 15, 1994</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Dual port video random access memory with block write capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5381376">US5381376</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 1992</td><td class="patent-data-table-td patent-date-value">Jan 10, 1995</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Video RAM having block selection function during serial write transfer operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5381538">US5381538</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 1991</td><td class="patent-data-table-td patent-date-value">Jan 10, 1995</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">DMA controller including a FIFO register and a residual register for data buffering and having different operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5384745">US5384745</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 1993</td><td class="patent-data-table-td patent-date-value">Jan 24, 1995</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Synchronous semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5386385">US5386385</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1994</td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td ">Texas Instruments Inc.</td><td class="patent-data-table-td ">Method and apparatus for preventing invalid operating modes and an application to synchronous memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5390149">US5390149</a></td><td class="patent-data-table-td patent-date-value">Jan 21, 1994</td><td class="patent-data-table-td patent-date-value">Feb 14, 1995</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">System including a data processor, a synchronous dram, a peripheral device, and a system clock</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5392239">US5392239</a></td><td class="patent-data-table-td patent-date-value">May 6, 1993</td><td class="patent-data-table-td patent-date-value">Feb 21, 1995</td><td class="patent-data-table-td ">S3, Incorporated</td><td class="patent-data-table-td ">Storage device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5404338">US5404338</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1994</td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Synchronous type semiconductor memory device operating in synchronization with an external clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5404463">US5404463</a></td><td class="patent-data-table-td patent-date-value">Oct 21, 1992</td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td ">Eastman Kodak Company</td><td class="patent-data-table-td ">In a microprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5432468">US5432468</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 1994</td><td class="patent-data-table-td patent-date-value">Jul 11, 1995</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Clock generator circuit for use in a personal computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5444667">US5444667</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 1994</td><td class="patent-data-table-td patent-date-value">Aug 22, 1995</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductor synchronous memory device having input circuit for producing constant main control signal operative to allow timing generator to latch command signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5452401">US5452401</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 1992</td><td class="patent-data-table-td patent-date-value">Sep 19, 1995</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Selective power-down for high performance CPU/system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5455803">US5455803</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 1994</td><td class="patent-data-table-td patent-date-value">Oct 3, 1995</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor device which operates at a frequency controlled by an external clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5471607">US5471607</a></td><td class="patent-data-table-td patent-date-value">Apr 22, 1993</td><td class="patent-data-table-td patent-date-value">Nov 28, 1995</td><td class="patent-data-table-td ">Analog Devices, Inc.</td><td class="patent-data-table-td ">Multi-phase multi-access pipeline memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5483640">US5483640</a></td><td class="patent-data-table-td patent-date-value">Feb 26, 1993</td><td class="patent-data-table-td patent-date-value">Jan 9, 1996</td><td class="patent-data-table-td ">3Com Corporation</td><td class="patent-data-table-td ">System for managing data flow among devices by storing data and structures needed by the devices and transferring configuration information from processor to the devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5504874">US5504874</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 1993</td><td class="patent-data-table-td patent-date-value">Apr 2, 1996</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5508960">US5508960</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1994</td><td class="patent-data-table-td patent-date-value">Apr 16, 1996</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Read/write memory with selective row write capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5511024">US5511024</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 1994</td><td class="patent-data-table-td patent-date-value">Apr 23, 1996</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Dynamic random access memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5533204">US5533204</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 1994</td><td class="patent-data-table-td patent-date-value">Jul 2, 1996</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Split transaction protocol for the peripheral component interconnect bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5548786">US5548786</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 1994</td><td class="patent-data-table-td patent-date-value">Aug 20, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dynamic bus sizing of DMA transfers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5553248">US5553248</a></td><td class="patent-data-table-td patent-date-value">Oct 2, 1992</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5598376">US5598376</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1995</td><td class="patent-data-table-td patent-date-value">Jan 28, 1997</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Distributed write data drivers for burst access memories</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5611058">US5611058</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 1996</td><td class="patent-data-table-td patent-date-value">Mar 11, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for transferring information between multiple buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5638531">US5638531</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">For handling digital data and generating video display signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5649161">US5649161</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 1996</td><td class="patent-data-table-td patent-date-value">Jul 15, 1997</td><td class="patent-data-table-td ">Advanced Micro Devices</td><td class="patent-data-table-td ">Prepaging during PCI master initiated wait cycles</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5655113">US5655113</a></td><td class="patent-data-table-td patent-date-value">Jul 5, 1994</td><td class="patent-data-table-td patent-date-value">Aug 5, 1997</td><td class="patent-data-table-td ">Monolithic System Technology, Inc.</td><td class="patent-data-table-td ">Resynchronization circuit for a memory system and method of operating same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659515">US5659515</a></td><td class="patent-data-table-td patent-date-value">Aug 28, 1995</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor memory device capable of refresh operation in burst mode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5673226">US5673226</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 1996</td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Dynamic random access memory having sense amplifier control circuit supplied with external sense amplifier activating signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5680361">US5680361</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 1995</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method and apparatus for writing to memory components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5715407">US5715407</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 1996</td><td class="patent-data-table-td patent-date-value">Feb 3, 1998</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5748914">US5748914</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 1995</td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Protocol for communication with dynamic memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5758132">US5758132</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 1995</td><td class="patent-data-table-td patent-date-value">May 26, 1998</td><td class="patent-data-table-td ">Telefonaktiebolaget Lm Ericsson</td><td class="patent-data-table-td ">Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764963">US5764963</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 1995</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method and apparatus for performing maskable multiple color block writes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5765020">US5765020</a></td><td class="patent-data-table-td patent-date-value">Jan 16, 1997</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method of transferring data by transmitting lower order and upper odermemory address bits in separate words with respective op codes and start information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774409">US5774409</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 1997</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Multi-bank dRAM suitable for integration with processor on common semiconductor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5778419">US5778419</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 1996</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Microunity Systems Engineering, Inc.</td><td class="patent-data-table-td ">DRAM with high bandwidth interface that uses packets and arbitration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5781918">US5781918</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">Cypress Semiconductor Corp.</td><td class="patent-data-table-td ">Memory system and method for selecting a different number of data channels depending on bus size</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5793227">US5793227</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 1996</td><td class="patent-data-table-td patent-date-value">Aug 11, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Synchronizing logic avoiding metastability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5796995">US5796995</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 1997</td><td class="patent-data-table-td patent-date-value">Aug 18, 1998</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Circuit and method for translating signals between clock domains in a microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5802356">US5802356</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 1996</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Integrated Device Technology, Inc.</td><td class="patent-data-table-td ">Configurable drive clock</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5805873">US5805873</a></td><td class="patent-data-table-td patent-date-value">May 20, 1996</td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td ">Hitachi Micro Systems, Inc.</td><td class="patent-data-table-td ">Phase linking of output clock with master clock in memory architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5815693">US5815693</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 1995</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Processor having a frequency modulated core clock based on the criticality of program activity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5844855">US5844855</a></td><td class="patent-data-table-td patent-date-value">May 16, 1997</td><td class="patent-data-table-td patent-date-value">Dec 1, 1998</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method and apparatus for writing to memory components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5870350">US5870350</a></td><td class="patent-data-table-td patent-date-value">May 21, 1997</td><td class="patent-data-table-td patent-date-value">Feb 9, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High performance, high bandwidth memory bus architecture utilizing SDRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5872996">US5872996</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 1997</td><td class="patent-data-table-td patent-date-value">Feb 16, 1999</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Method and apparatus for transmitting memory requests by transmitting portions of count data in adjacent words of a packet</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884100">US5884100</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 1996</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Low-latency, high-throughput, integrated cache coherent I/O system for a single-chip processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5886948">US5886948</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 1997</td><td class="patent-data-table-td patent-date-value">Mar 23, 1999</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Memory having a plurality of external clock signal inputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6125078">US6125078</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 6, 1999</td><td class="patent-data-table-td patent-date-value">Sep 26, 2000</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Synchronous semiconductor memory device allowing control of operation mode in accordance with operation conditions of a system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6404178">US6404178</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 2001</td><td class="patent-data-table-td patent-date-value">Jun 11, 2002</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Power supply circuit capable of supplying a stable power supply potential even to a load consuming rapidly changing current</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6462998">US6462998</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1999</td><td class="patent-data-table-td patent-date-value">Oct 8, 2002</td><td class="patent-data-table-td ">Integrated Device Technology, Inc.</td><td class="patent-data-table-td ">Programmable and electrically configurable latch timing circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Architectural+Overview%2C"'>Architectural Overview,</a>" Rambus Inc., 1992, p. 1-24.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="M5M4V16807ATP-10%2C+12-%2C+-15+Target+Spec.+%28Rev+p.+3%29%2C"'>M5M4V16807ATP-10, 12-, -15 Target Spec. (Rev p. 3),</a>" Mitsubishi Electric, May 7, 2003, pp. 1-36.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="MT4LC4M4E9+%28S%29+4+MEGxDRAM%2C"'>MT4LC4M4E9 (S) 4 MEGxDRAM,</a>" Micron Semiconductor, Inc., 1994, pp. 1-183/1-196.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gillingham, Peter and Vogley, Bill, "<a href='http://scholar.google.com/scholar?q="SLDRAM%3A+High-Performance%2C+Open-Standard+Memory"'>SLDRAM: High-Performance, Open-Standard Memory</a>", IEEE Micro, v.17, n.6, pp. 29-30, Nov. 1997.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gillingham, Peter, "<a href='http://scholar.google.com/scholar?q="SLDRAM+Architectural+and+Functional+Overview"'>SLDRAM Architectural and Functional Overview</a>", SLDRAM Consortium, Aug. 29, 1997.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Haining, T. R. et al., "<a href='http://scholar.google.com/scholar?q="Management+Policies+For+Non-Volatile+Write+Caches"'>Management Policies For Non-Volatile Write Caches</a>", International Conference on Performance, Computing, and Communications, Feb. 10-12, 1999 pp. 321-328.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kristiansen, E.H., Alnes, Knut, Bakka, Bjorn O, and Jenssen, Mant, "<a href='http://scholar.google.com/scholar?q="Scalable+Coherent+Interface"'>Scalable Coherent Interface</a>", Eurobus Conference Proceedings, May 1989.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MoSys, Inc., MD904 to MD920, ½ to 2½ MByte Multibank DRAM (MDRAM9(R)) 128Kx32 to 656Kx32 Preliminary Information, 1996.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Pryzbylski, S.A., "<a href='http://scholar.google.com/scholar?q="New+DRAM+Technologies%2C+A+Comprehensive+Analysis+of+the+New+Architectures%2C"'>New DRAM Technologies, A Comprehensive Analysis of the New Architectures,</a>" pp. iii-iv, 19-21, 38-58, 77-203 (MicroDesign Resource 1994).</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rambus Inc, 16/18Mbit (2Mx8/9) &amp; 64/72Mbit (8Mx8/9) Concurrent RDRAM Data Sheet, Jul. 1996.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rambus Inc, 8/9-Mbit (1Mx8/9) and 16/18 (2Mx8/9) RDRAM Data Sheet, Mar. 1996.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Shiratake, S. et al, Pseudo Multi-Bank DRAM with Categorized Access Sequence, Symposium on VLSI Circuits, Jun. 17-19, 1999 pp. 127-130.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">SLDRAM Inc., "<a href='http://scholar.google.com/scholar?q="400+Mb%2Fs%2Fpin+SLDRAM"'>400 Mb/s/pin SLDRAM</a>", Jul. 9, 1998.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">TMS626402, "<a href='http://scholar.google.com/scholar?q="2097+152%3FWord+by+Bank+Synchronous+Dynamic+Random%3FAccess+Memory%2C"'>2097 152?Word by Bank Synchronous Dynamic Random?Access Memory,</a>" Texas Instruments, 1994, pp. 5?3?3? 23.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8356202">US8356202</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 2008</td><td class="patent-data-table-td patent-date-value">Jan 15, 2013</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">System and method for reducing power consumption in a device using register files</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20090249041">US20090249041</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 2008</td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">System and method for reducing power consumption in a device using register files</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130003476">US20130003476</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 2012</td><td class="patent-data-table-td patent-date-value">Jan 3, 2013</td><td class="patent-data-table-td ">Mosys, Inc.</td><td class="patent-data-table-td ">Memory device including a memory block having a fixed latency data output</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S167000">711/167</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S222000">365/222</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S190000">365/190</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S105000">711/105</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc711/defs711.htm&usg=AFQjCNFvcWlFh993jZihOpA01Yh9sD4HJQ#C711S169000">711/169</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007120000">G11C7/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0011409600">G11C11/4096</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007100000">G11C7/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0012000000">G06F12/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/4093">G11C11/4093</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C8/18">G11C8/18</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C2207/2218">G11C2207/2218</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/406">G11C11/406</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/22">G11C7/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/12">G11C7/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/4096">G11C11/4096</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/40611">G11C11/40611</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/1006">G11C7/1006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C8/12">G11C8/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=r3SBBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C11/4076">G11C11/4076</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C8/12</span>, <span class="nested-value">G11C7/10L</span>, <span class="nested-value">G11C11/4096</span>, <span class="nested-value">G11C7/12</span>, <span class="nested-value">G11C8/18</span>, <span class="nested-value">G11C11/406E</span>, <span class="nested-value">G11C11/406</span>, <span class="nested-value">G11C11/4093</span>, <span class="nested-value">G11C11/4076</span>, <span class="nested-value">G11C7/22</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jun 18, 2013</td><td class="patent-data-table-td ">B2</td><td class="patent-data-table-td ">Reexamination certificate second reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 4, 6, 10, 12, 14, 23 AND 28 IS CONFIRMED.CLAIMS 5, 7-9, 11, 13, 15-19, 21, 22 AND 24-27 ARE CANCELLED.CLAIMS 1-3 AND 20 ARE DETERMINED TO BE PATENTABLE AS AMENDED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 12, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 26, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 21, 22 AND 24 IS CONFIRMED. CLAIMS 1-20, 23 AND 25-28 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090604</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 24, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081222</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2tGT5W2qEKf_p6ZIkUiDL6MfcSQw\u0026id=r3SBBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1vrmCnm7eACZ389WkxRTRTmpzMNQ\u0026id=r3SBBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U029hm7zsgCuKP2vzu5A_e4O8gZKA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Integrated_circuit_memory_device_having.pdf?id=r3SBBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0AVcFDaHboHqEd_7U9NIJUQSe0IQ"},"sample_url":"http://www.google.com/patents/reader?id=r3SBBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>