<html>
<body bgcolor="white">
<pre>
<font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : TestGenerator(Timing) (architecture)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : testgenerator_timing.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  :
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors       : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BitMod_TB_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : IEEE.Std_Logic_1164,
</font></i><font color=green><i>--                ESA.Simulation,
</font></i><font color=green><i>--                BitMod_TB_Lib.TestDefinition.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P. O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New model
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Naming convention: Active low signals are indicated by _N.
</font></i><font color=green><i>-- All external signals have been named as in the data sheet.
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i>
<font color=green><i>--=============================== Architecture ===============================--
</font></i><font color=blue>architecture</font> Timing <font color=blue>of</font> TestGenerator <font color=blue>is</font>
<font color=blue>begin</font> <font color=green><i>--========================== Architecture ==============================--
</font></i>   <font color=green><i>-- This test suite will test all timing constraint checkers 
</font></i>   <font color=green><i>-- (both with and without timing violations).
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- The test suite can be executed for different simulation conditions using 
</font></i>   <font color=green><i>-- the SimCondition generic in the entity.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- A listing of simulator outputs (assertion messages) is provided in the
</font></i>   <font color=green><i>-- reference files: worstcase.ref, typcase.ref and bestcase.ref.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- No verification of the signal output is performed since the main purpose
</font></i>   <font color=green><i>-- of the test suite is to verify the behaviour of the timing constraint
</font></i>   <font color=green><i>-- checkers.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- The timing figures have been taken from the data sheet for the
</font></i>   <font color=green><i>-- Bit Modulater dated January 1995. The timing figures
</font></i>   <font color=green><i>-- are based on 25 pF load on the outputs. The timing parameter
</font></i>   <font color=green><i>-- names are compliant with Vital Level 0.
</font></i><font color=blue>end</font> Timing; <font color=green><i>--=================== End of architecture ========================--
</font></i></pre>
</body>
</html>
