# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

dsn_class: aib_ams.design.txanlg.TXAnalogCoreDesigner
root_dir: gen_outputs/dsn_txanlg
impl_lib: AAA_DSN_TXANALOG
precision: 8
dsn_params:
  tile_name: logic
  stack_max: 20
  tile_specs:
    arr_info:
      lch: 36
      top_layer: 5
      tr_widths:
        sup: {2: 8, 3: 8, 4: 16, 5: 3}
        sig_hs: {2: 2, 3: 3, 4: 1, 5: 2}
        padout: {2: 2, 3: 8, 4: 8, 5: 10}
      tr_spaces:
        !!python/tuple ['sig_hs', '']: {2: 1, 3: 1, 4: 1, 5: 1}
        !!python/tuple ['padout', 'sup']: {5: 1}
    place_info:
      logic:
        row_specs:
          - mos_type: nch
            threshold: standard
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:2>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:2>']
            flip: True
          - mos_type: pch
            threshold: standard
            top_wires:
              data:
                - wires: ['sig<0:2>', 'sup']
                - wires: ['padout', 'sig<2>']
              shared: [sup]
            bot_wires: ['sig<0:2>']
    abut_list: []

  num_units: 6
  num_units_nom: 4
  num_units_min: 3
  trf_max: 200e-12
  r_min_weak: 10000
  r_targ: 70
  c_ext: 2.0e-12
  freq: 1.0e9
  k_ratio_ctrl: 4
  k_ratio_data: 4
  del_err: 10e-12
  rel_err: 5e-2
  td_max: 300.0e-12
  trf_in: 30.0e-12
  trst: 100.0e-12
#  extra_lv_params:
#    rst_b_wire_idx: 3

  tran_options:
    maxstep: 1.0e-12
    errpreset: conservative

  dig_tbm_specs:
    sim_params:
      t_rst: 100.0e-12
      t_rst_rf: 20.0e-12
      t_bit: 1.0e-9
      t_rf: 20.0e-12
      c_out: 2.0e-15

    thres_lo: 0.1
    thres_hi: 0.9
    rtol: 1.0e-8
    atol: 1.0e-22
    tran_options:
      maxstep: 1.0e-12
      errpreset: conservative
  dig_buf_params:
    inv_params:
      - {lch: 80, w_p: 4, w_n: 4, th_p: lvt, th_n: lvt, seg: 2}
      - {lch: 80, w_p: 4, w_n: 4, th_p: lvt, th_n: lvt, seg: 8}
    export_pins: True
  cap_in_search_params:
    low: 1.0e-17
    high: !!null
    step: 1.0e-15
    tol: 1.0e-17
    max_err: 1.0e-9
    overhead_factor: 5
  res_mm_specs:
    mos_mapping:
      sch:
        pu: XP_XP
        pd: XN_XN
      lay:
        pu: mP/P
        pd: mN/N
    gate_bias:
      pu: full
      pd: full
    drain_bias:
      pu: [vdd/2]
      pd: [vdd/2]
