This is a computer architecture project in which we have used Gem5 to simulate two benchmarks, Parest and Leela.
While simulating varying cache and main memory capacities, we have tracked cache activity for L1-I cache.
