Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May  5 18:47:26 2023
| Host         : DESKTOP-1P4LGSG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.850     -396.817                     65                 2136        0.038        0.000                      0                 2136        2.000        0.000                       0                  1026  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clk_100n_design_1_clk_wiz_0_0    {2.500 7.500}        10.000          100.000         
    ZmodDAC_ClkIO                  {2.500 7.500}        10.000          100.000         
    ZmodDAC_ClkIn                  {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.673        0.000                      0                 1260        0.098        0.000                      0                 1260        4.020        0.000                       0                   636  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0           3.954        0.000                      0                  456        0.038        0.000                      0                  456        4.500        0.000                       0                   356  
  clk_100n_design_1_clk_wiz_0_0          4.235        0.000                      0                    2        0.122        0.000                      0                    2        4.500        0.000                       0                    10  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                             -0.036       -0.036                      1                   20        0.264        0.000                      0                   20        3.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                   clk_100_design_1_clk_wiz_0_0       -6.850     -340.715                     52                   52        2.785        0.000                      0                   52  
clk_100_design_1_clk_wiz_0_0  ZmodDAC_ClkIO                       0.840        0.000                      0                   28        0.847        0.000                      0                   28  
clk_fpga_0                    sys_clk_pin                        -6.036      -56.102                     13                   13        0.119        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_100_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0         5.723        0.000                      0                  314        0.682        0.000                      0                  314  
**async_default**              clk_100n_design_1_clk_wiz_0_0  clk_100n_design_1_clk_wiz_0_0        7.272        0.000                      0                    4        0.782        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 2.734ns (44.482%)  route 3.412ns (55.518%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.648     8.787    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.306     9.093 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.031    12.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 2.662ns (43.281%)  route 3.488ns (56.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.724     8.772    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.325     9.097 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.097    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.748ns (45.177%)  route 3.335ns (54.823%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.570     8.731    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299     9.030 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.030    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 2.568ns (42.389%)  route 3.490ns (57.611%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.952 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.725     8.677    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.328     9.005 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.005    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.649ns (44.193%)  route 3.345ns (55.807%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.026 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.580     8.606    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.335     8.941 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.941    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 2.650ns (44.317%)  route 3.330ns (55.683%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.827    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.565     8.631    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.296     8.927 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.574ns (26.547%)  route 4.355ns (73.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=2, routed)           4.355     8.836    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X100Y50        LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.960    design_1_i/axi_gpio_0/U0/gpio_core_1/D[4]
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.609    12.788    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X100Y50        FDRE (Setup_fdre_C_D)        0.081    12.844    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 2.633ns (44.204%)  route 3.324ns (55.796%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.559     8.606    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.298     8.904 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.522ns (42.856%)  route 3.363ns (57.144%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.653     2.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X33Y99         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDSE (Prop_fdse_C_Q)         0.419     3.366 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.062     4.428    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.753 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.728     5.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X36Y97         LUT5 (Prop_lut5_I2_O)        0.379     5.861 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.974     6.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X33Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.163 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.935 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.598     8.533    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.299     8.832 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.832    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.031    12.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.574ns (26.908%)  route 4.276ns (73.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=3, routed)           4.276     8.756    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X100Y50        LUT4 (Prop_lut4_I0_O)        0.124     8.880 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.000     8.880    design_1_i/axi_gpio_0/U0/gpio_core_1/D[5]
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.609    12.788    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X100Y50        FDRE (Setup_fdre_C_D)        0.077    12.840    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.051    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.556     0.892    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.201     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.327    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/Q
                         net (fo=8, routed)           0.068     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[39]
    SLICE_X26Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[0]
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         FDRE (Hold_fdre_C_D)         0.120     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.574     0.910    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X31Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X31Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.910    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.075     0.985    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.079%)  route 0.106ns (42.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.106     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y90    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y89    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.184%)  route 0.471ns (50.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns
    Source Clock Delay      (SCD):    -2.375ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.792    -2.375    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X103Y31        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDCE (Prop_fdce_C_Q)         0.456    -1.919 r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.471    -1.448    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y31        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.615     2.066    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X103Y31        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.625    
                         clock uncertainty           -0.072     2.553    
    SLICE_X103Y31        FDCE (Setup_fdce_C_D)       -0.047     2.506    design_1_i/ZmodAWGController_0/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.506    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.405ns (25.499%)  route 4.105ns (74.501%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 7.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.882    -2.285    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDCE (Prop_fdce_C_Q)         0.478    -1.807 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/Q
                         net (fo=7, routed)           1.155    -0.652    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]
    SLICE_X112Y5         LUT4 (Prop_lut4_I3_O)        0.301    -0.351 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_6/O
                         net (fo=2, routed)           0.981     0.630    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_6_n_0
    SLICE_X112Y4         LUT6 (Prop_lut6_I1_O)        0.124     0.754 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_4/O
                         net (fo=1, routed)           0.803     1.557    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_4_n_0
    SLICE_X112Y5         LUT5 (Prop_lut5_I4_O)        0.146     1.703 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_2__0/O
                         net (fo=3, routed)           0.825     2.527    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[2]_i_2__0_n_0
    SLICE_X111Y6         LUT4 (Prop_lut4_I2_O)        0.356     2.883 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[1]_i_1/O
                         net (fo=1, routed)           0.342     3.225    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState[1]_i_1_n_0
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.702     7.153    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X110Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/C
                         clock pessimism              0.537     7.690    
                         clock uncertainty           -0.072     7.618    
    SLICE_X110Y6         FDCE (Setup_fdce_C_D)       -0.275     7.343    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.419ns (23.718%)  route 1.348ns (76.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.785    -2.382    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDCE (Prop_fdce_C_Q)         0.419    -1.963 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/Q
                         net (fo=2, routed)           1.348    -0.615    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[8]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.708     7.159    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.382     7.541    
                         clock uncertainty           -0.072     7.469    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.895     3.574    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.419ns (24.201%)  route 1.312ns (75.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.785    -2.382    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDCE (Prop_fdce_C_Q)         0.419    -1.963 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/Q
                         net (fo=2, routed)           1.312    -0.651    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[10]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.708     7.159    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.382     7.541    
                         clock uncertainty           -0.072     7.469    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.894     3.575    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.199    -1.648    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.684     2.134    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.562     2.697    
                         clock uncertainty           -0.072     2.625    
    SLICE_X106Y50        FDCE (Setup_fdce_C_D)       -0.047     2.578    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.803    -2.364    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456    -1.908 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.718    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.625     2.076    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.560     2.636    
                         clock uncertainty           -0.072     2.564    
    SLICE_X103Y46        FDCE (Setup_fdce_C_D)       -0.047     2.517    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.517    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.881    -2.286    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.456    -1.830 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.640    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     2.152    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.562     2.714    
                         clock uncertainty           -0.072     2.642    
    SLICE_X111Y7         FDCE (Setup_fdce_C_D)       -0.047     2.595    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.657    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.685     2.135    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.561     2.697    
                         clock uncertainty           -0.072     2.625    
    SLICE_X111Y57        FDCE (Setup_fdce_C_D)       -0.047     2.578    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.785    -2.382    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.456    -1.926 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.736    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.609     2.059    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.618    
                         clock uncertainty           -0.072     2.546    
    SLICE_X103Y54        FDCE (Setup_fdce_C_D)       -0.047     2.499    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.478ns (27.626%)  route 1.252ns (72.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 7.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.804    -2.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.478    -1.885 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           1.252    -0.633    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[7]
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.708     7.159    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y13          DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.497     7.656    
                         clock uncertainty           -0.072     7.584    
    DSP48_X4Y13          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.894     3.690    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                          3.690    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.648%)  route 0.221ns (54.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.813    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.451    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[1]
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.045    -0.406 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[9]
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.914    -1.232    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.696    -0.536    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.092    -0.444    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.163%)  route 0.277ns (59.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.813    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X110Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sDAC_SPI_AddrR_reg[2]/Q
                         net (fo=1, routed)           0.277    -0.395    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[12]_0[2]
    SLICE_X111Y49        LUT4 (Prop_lut4_I0_O)        0.045    -0.350 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[10]
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.914    -1.232    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/C
                         clock pessimism              0.696    -0.536    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.091    -0.445    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141    -0.695 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.639    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.884    -1.262    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X103Y46        FDCE (Hold_fdce_C_D)         0.075    -0.761    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.641    -0.809    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.668 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.612    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.912    -1.234    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.425    -0.809    
    SLICE_X111Y7         FDCE (Hold_fdce_C_D)         0.075    -0.734    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.141    -0.701 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.645    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.426    -0.842    
    SLICE_X103Y54        FDCE (Hold_fdce_C_D)         0.075    -0.767    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.635    -0.815    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.618    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.907    -1.239    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.424    -0.815    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.075    -0.740    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.814    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.608    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.906    -1.240    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/OutClk
    SLICE_X106Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.426    -0.814    
    SLICE_X106Y50        FDCE (Hold_fdce_C_D)         0.075    -0.739    design_1_i/ZmodAWGController_1/U0/InstDacTestModeSync/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.520%)  route 0.310ns (62.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.643    -0.807    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.666 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/Q
                         net (fo=1, routed)           0.310    -0.357    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[10]
    SLICE_X111Y50        LUT4 (Prop_lut4_I3_O)        0.045    -0.312 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[11]
    SLICE_X111Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]/C
                         clock pessimism              0.696    -0.541    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.091    -0.450    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.637    -0.813    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.572    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg_n_0_[2]
    SLICE_X112Y50        LUT4 (Prop_lut4_I3_O)        0.045    -0.527 r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[3]
    SLICE_X112Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.909    -1.237    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]/C
                         clock pessimism              0.440    -0.797    
    SLICE_X112Y50        FDCE (Hold_fdce_C_D)         0.120    -0.677    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.493%)  route 0.353ns (65.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.615    -0.835    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y48        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDCE (Prop_fdce_C_Q)         0.141    -0.694 r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[2]/Q
                         net (fo=2, routed)           0.353    -0.341    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/Q[2]
    SLICE_X104Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.296 r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut[4]
    SLICE_X104Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X104Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism              0.696    -0.570    
    SLICE_X104Y50        FDCE (Hold_fdce_C_D)         0.121    -0.449    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y13      design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y21      design_1_i/ZmodAWGController_1/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y14      design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y20      design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y28     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y1      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y2      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y9      design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y10     design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y55    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y55    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y55    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_sequential_sCurrentState_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y33    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y32    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y31    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y31    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y31    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y31    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( -0.362 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864    -2.303    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.657    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.687     2.138    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.559     2.697    
                         clock uncertainty           -0.072     2.625    
    SLICE_X113Y23        FDCE (Setup_fdce_C_D)       -0.047     2.578    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( -0.379 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847    -2.320    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.456    -1.864 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    D18                  IBUF                         0.000     5.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     6.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.652 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.360    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.451 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     2.121    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.558     2.680    
                         clock uncertainty           -0.072     2.608    
    SLICE_X113Y73        FDCE (Setup_fdce_C_D)       -0.047     2.561    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          2.561    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 1.252 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.141     1.821 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.877    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.252    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.428     1.680    
    SLICE_X113Y23        FDCE (Hold_fdce_C_D)         0.075     1.755    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_100n_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 1.247 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.141     1.815 r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.871    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     1.247    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.427     1.674    
    SLICE_X113Y73        FDCE (Hold_fdce_C_D)         0.075     1.749    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100n_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y24     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y22     design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y74     design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y72     design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y23    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y73    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.036ns,  Total Violation       -0.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.248ns (44.513%)  route 4.049ns (55.487%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 11.924 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.478 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.801 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           1.006    11.807    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    11.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                         clock pessimism              0.123    12.047    
                         clock uncertainty           -0.035    12.011    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.240    11.771    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 3.342ns (47.545%)  route 3.687ns (52.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.744 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.057 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826     9.883    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    10.189 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    10.189    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.832 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.708    11.540    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.413    11.852    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.123    11.975    
                         clock uncertainty           -0.035    11.940    
    SLICE_X104Y52        FDRE (Setup_fdre_C_D)       -0.209    11.731    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 3.451ns (47.682%)  route 3.787ns (52.318%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 12.106 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.744 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.057 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826     9.883    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    10.189 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    10.189    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.722 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.941 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.807    11.748    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[8]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.666    12.106    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.123    12.229    
                         clock uncertainty           -0.035    12.193    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)       -0.240    11.953    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 3.277ns (47.127%)  route 3.677ns (52.873%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 11.924 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.744 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.744    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.057 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826     9.883    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    10.189 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    10.189    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.767 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.697    11.464    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    11.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.123    12.047    
                         clock uncertainty           -0.035    12.011    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.203    11.808    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 3.144ns (45.405%)  route 3.780ns (54.595%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 11.924 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.478 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.697 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.738    11.435    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    11.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.123    12.047    
                         clock uncertainty           -0.035    12.011    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.198    11.813    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.956ns (42.772%)  route 3.955ns (57.228%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.509 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.912    11.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    11.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                         clock pessimism              0.123    12.115    
                         clock uncertainty           -0.035    12.080    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)       -0.252    11.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 3.020ns (44.055%)  route 3.835ns (55.945%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 12.106 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.573 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.792    11.366    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.666    12.106    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.123    12.229    
                         clock uncertainty           -0.035    12.193    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)       -0.291    11.902    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 2.839ns (42.955%)  route 3.770ns (57.045%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.392 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.728    11.120    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    11.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                         clock pessimism              0.123    12.115    
                         clock uncertainty           -0.035    12.080    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)       -0.283    11.797    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.664ns (46.682%)  route 3.043ns (53.318%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.861 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026     7.887    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307     8.194 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     8.194    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.774 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889     9.663    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302     9.965 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     9.965    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.217 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.217    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.571    12.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.123    12.134    
                         clock uncertainty           -0.035    12.098    
    SLICE_X104Y51        FDRE (Setup_fdre_C_D)        0.109    12.207    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.883ns (47.481%)  route 2.083ns (52.519%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 11.992 - 8.000 ) 
    Source Clock Delay      (SCD):    4.511ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000     4.511    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.456     4.967 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          1.127     6.094    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.218 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.218    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig22_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.796 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.956     7.751    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.301     8.052 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     8.052    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.476 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.476    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    11.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism              0.123    12.115    
                         clock uncertainty           -0.035    12.080    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)        0.062    12.142    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  3.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=10, routed)          0.120     1.784    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.892    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.457     1.923    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.401     1.522    
    SLICE_X105Y47        FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.180     1.459    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=10, routed)          0.115     1.715    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.830    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.383     1.850    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.391     1.459    
    SLICE_X105Y48        FDRE (Hold_fdre_C_D)         0.105     1.564    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.180     1.459    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=10, routed)          0.122     1.721    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.832    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.383     1.850    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.391     1.459    
    SLICE_X105Y48        FDRE (Hold_fdre_C_D)         0.105     1.564    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=10, routed)          0.122     1.785    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.896    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.457     1.923    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.401     1.522    
    SLICE_X105Y47        FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.727%)  route 0.115ns (28.273%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.180     1.459    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=10, routed)          0.115     1.715    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.866 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.866    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.383     1.850    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y48        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.391     1.459    
    SLICE_X105Y48        FDRE (Hold_fdre_C_D)         0.105     1.564    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 f  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.170     1.834    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X105Y47        LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.879    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.949 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.949    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.457     1.923    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.401     1.522    
    SLICE_X105Y47        FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.251ns (57.081%)  route 0.189ns (42.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=10, routed)          0.189     1.852    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X105Y47        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.962 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.962    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.457     1.923    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.401     1.522    
    SLICE_X105Y47        FDRE (Hold_fdre_C_D)         0.105     1.627    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.256ns (38.987%)  route 0.401ns (61.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=13, routed)          0.401     2.064    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I0_O)        0.045     2.109 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     2.109    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.179 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.179    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X102Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                         clock pessimism             -0.219     1.708    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.134     1.842    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.426ns (39.991%)  route 0.639ns (60.009%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=10, routed)          0.277     1.940    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X102Y50        LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.985    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig20_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.049 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.362     2.411    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.111     2.522 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000     2.522    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.587 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.587    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism             -0.219     1.708    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.105     1.813    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.429ns (39.008%)  route 0.671ns (60.992%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.244     1.522    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X105Y47        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=10, routed)          0.293     1.956    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/A[2]
    SLICE_X102Y50        LUT4 (Prop_lut4_I1_O)        0.045     2.001 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.001    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig21_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.066 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.378     2.444    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.108     2.552 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     2.552    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.622 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.622    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_7
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                         clock pessimism             -0.219     1.708    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.105     1.813    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.809    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y53  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y52  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y52  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y47  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y53  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y48  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y53  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y51  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y51  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y50  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :           52  Failing Endpoints,  Worst Slack       -6.850ns,  Total Violation     -340.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.850ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.427%)  route 0.645ns (58.573%))
  Logic Levels:           0  
  Clock Path Skew:        -7.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/Q
                         net (fo=4, routed)           0.645    13.746    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[9]
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X104Y49        FDCE (Setup_fdce_C_D)       -0.013     6.897    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -6.850    

Slack (VIOLATED) :        -6.819ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.602%)  route 0.643ns (55.398%))
  Logic Levels:           0  
  Clock Path Skew:        -7.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.537ns = ( 12.537 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.026    12.537    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518    13.055 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/Q
                         net (fo=4, routed)           0.643    13.698    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[22]
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X104Y49        FDCE (Setup_fdce_C_D)       -0.030     6.880    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[4]
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                 -6.819    

Slack (VIOLATED) :        -6.785ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.005ns  (logic 0.456ns (45.370%)  route 0.549ns (54.630%))
  Logic Levels:           0  
  Clock Path Skew:        -7.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 7.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.549    13.651    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[19]
    SLICE_X103Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.626     7.077    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X103Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[1]/C
                         clock pessimism              0.000     7.077    
                         clock uncertainty           -0.169     6.909    
    SLICE_X103Y49        FDCE (Setup_fdce_C_D)       -0.043     6.866    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[1]
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                 -6.785    

Slack (VIOLATED) :        -6.764ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.706%)  route 0.461ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/Q
                         net (fo=4, routed)           0.461    13.563    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[30]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X105Y52        FDCE (Setup_fdce_C_D)       -0.093     6.799    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[12]
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                 -6.764    

Slack (VIOLATED) :        -6.749ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.081%)  route 0.492ns (51.919%))
  Logic Levels:           0  
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/Q
                         net (fo=4, routed)           0.492    13.594    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[14]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[12]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X105Y52        FDCE (Setup_fdce_C_D)       -0.047     6.845    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[12]
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 -6.749    

Slack (VIOLATED) :        -6.730ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.312%)  route 0.472ns (47.688%))
  Logic Levels:           0  
  Clock Path Skew:        -7.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.537ns = ( 12.537 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.026    12.537    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518    13.055 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/Q
                         net (fo=4, routed)           0.472    13.527    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[6]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X105Y52        FDCE (Setup_fdce_C_D)       -0.095     6.797    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                          6.797    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                 -6.730    

Slack (VIOLATED) :        -6.685ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.855%)  route 0.521ns (50.145%))
  Logic Levels:           0  
  Clock Path Skew:        -7.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 7.078 - 10.000 ) 
    Source Clock Delay      (SCD):    4.511ns = ( 12.511 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000    12.511    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.518    13.029 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/Q
                         net (fo=4, routed)           0.521    13.550    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[2]
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.627     7.078    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X104Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism              0.000     7.078    
                         clock uncertainty           -0.169     6.910    
    SLICE_X104Y49        FDCE (Setup_fdce_C_D)       -0.045     6.865    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                 -6.685    

Slack (VIOLATED) :        -6.671ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.005ns  (logic 0.456ns (45.393%)  route 0.549ns (54.607%))
  Logic Levels:           0  
  Clock Path Skew:        -7.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.511ns = ( 12.511 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.000    12.511    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.456    12.967 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/Q
                         net (fo=4, routed)           0.549    13.516    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[7]
    SLICE_X105Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X105Y50        FDCE (Setup_fdce_C_D)       -0.047     6.845    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                 -6.671    

Slack (VIOLATED) :        -6.670ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.872ns  (logic 0.456ns (52.312%)  route 0.416ns (47.688%))
  Logic Levels:           0  
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/Q
                         net (fo=4, routed)           0.416    13.517    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[25]
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X102Y51        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[7]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X102Y51        FDCE (Setup_fdce_C_D)       -0.045     6.847    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[7]
  -------------------------------------------------------------------
                         required time                          6.847    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                 -6.670    

Slack (VIOLATED) :        -6.648ns  (required time - arrival time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        0.832ns  (logic 0.456ns (54.782%)  route 0.376ns (45.218%))
  Logic Levels:           0  
  Clock Path Skew:        -7.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns = ( 12.646 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.511     9.511 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          3.135    12.646    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.456    13.102 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]/Q
                         net (fo=4, routed)           0.376    13.478    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[19]
    SLICE_X105Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.610     7.060    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y50        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.169     6.892    
    SLICE_X105Y50        FDCE (Setup_fdce_C_D)       -0.062     6.830    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[1]
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                 -6.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.184     1.462    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.626 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/Q
                         net (fo=4, routed)           0.134     1.760    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[29]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]/C
                         clock pessimism              0.000    -1.266    
                         clock uncertainty            0.169    -1.097    
    SLICE_X105Y52        FDCE (Hold_fdce_C_D)         0.073    -1.024    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[11]
  -------------------------------------------------------------------
                         required time                          1.024    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.184     1.462    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.626 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/Q
                         net (fo=4, routed)           0.134     1.760    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism              0.000    -1.266    
                         clock uncertainty            0.169    -1.097    
    SLICE_X105Y52        FDCE (Hold_fdce_C_D)         0.071    -1.026    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          1.026    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.184     1.462    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.626 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/Q
                         net (fo=4, routed)           0.134     1.760    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[29]
    SLICE_X105Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y51        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]/C
                         clock pessimism              0.000    -1.266    
                         clock uncertainty            0.169    -1.097    
    SLICE_X105Y51        FDCE (Hold_fdce_C_D)         0.071    -1.026    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[11]
  -------------------------------------------------------------------
                         required time                          1.026    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.789ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.810%)  route 0.141ns (46.190%))
  Logic Levels:           0  
  Clock Path Skew:        -2.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.184     1.462    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     1.626 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/Q
                         net (fo=4, routed)           0.141     1.767    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[13]
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]/C
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            0.169    -1.098    
    SLICE_X103Y52        FDCE (Hold_fdce_C_D)         0.076    -1.022    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        -2.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.208     1.486    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.136     1.787    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.880    -1.266    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y52        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000    -1.266    
                         clock uncertainty            0.169    -1.097    
    SLICE_X105Y52        FDCE (Hold_fdce_C_D)         0.076    -1.021    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.809ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.617%)  route 0.136ns (45.383%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.208     1.486    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/Q
                         net (fo=4, routed)           0.136     1.786    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[10]
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            0.169    -1.098    
    SLICE_X105Y54        FDCE (Hold_fdce_C_D)         0.076    -1.022    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          1.022    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.811ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.048%)  route 0.139ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -2.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.208     1.486    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/Q
                         net (fo=4, routed)           0.139     1.790    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[11]
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X103Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]/C
                         clock pessimism              0.000    -1.268    
                         clock uncertainty            0.169    -1.099    
    SLICE_X103Y53        FDCE (Hold_fdce_C_D)         0.078    -1.021    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.814ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        -2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.249     1.528    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/Q
                         net (fo=4, routed)           0.126     1.795    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[21]
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y49        FDCE (Hold_fdce_C_D)         0.073    -1.019    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[3]
  -------------------------------------------------------------------
                         required time                          1.019    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.816ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        -2.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.249     1.528    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/Q
                         net (fo=4, routed)           0.126     1.795    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[5]
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.885    -1.261    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y49        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism              0.000    -1.261    
                         clock uncertainty            0.169    -1.092    
    SLICE_X105Y49        FDCE (Hold_fdce_C_D)         0.071    -1.021    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                          1.021    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.834%)  route 0.146ns (47.166%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.208     1.486    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/Q
                         net (fo=4, routed)           0.146     1.797    design_1_i/ZmodAWGController_1/U0/cDataAxisTdata[28]
    SLICE_X105Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X105Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]/C
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            0.169    -1.098    
    SLICE_X105Y53        FDCE (Hold_fdce_C_D)         0.078    -1.020    design_1_i/ZmodAWGController_1/U0/cCh1In_reg[10]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  2.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.269ns = ( 2.731 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.898     2.731    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     3.203 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.204    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     5.854 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.854    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     5.845 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.845    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.279ns = ( 2.721 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.888     2.721    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     3.193 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.194    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     5.841 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.841    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.262ns = ( 2.738 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.905     2.738    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     3.210 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.211    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     5.841 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.841    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     5.840 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.840    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.277ns = ( 2.723 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.890     2.723    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     3.195 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.196    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     5.837 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.837    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.266ns = ( 2.734 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.901     2.734    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     3.206 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.207    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     5.834 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.834    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.116ns  (logic 3.115ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.283ns = ( 2.717 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.884     2.717    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y60         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.472     3.189 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.190    dZmodDAC_Data_1_OBUF[11]
    P17                  OBUF (Prop_obuf_I_O)         2.643     5.833 r  dZmodDAC_Data_1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.833    dZmodDAC_Data_1[11]
    P17                                                               r  dZmodDAC_Data_1[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.262ns = ( 2.738 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.905     2.738    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     3.210 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.211    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     5.832 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.832    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.112ns  (logic 3.111ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.258ns
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns = ( 6.965 - 7.500 ) 
    Source Clock Delay      (SCD):    -2.283ns = ( 2.717 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    D18                  IBUF                         0.000     5.000 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     6.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -1.474 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.732    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.884     2.717    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y62         ODDR                                         f  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         ODDR (Prop_oddr_C_Q)         0.472     3.189 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     3.190    dZmodDAC_Data_1_OBUF[9]
    N15                  OBUF (Prop_obuf_I_O)         2.639     5.829 r  dZmodDAC_Data_1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.829    dZmodDAC_Data_1[9]
    N15                                                               r  dZmodDAC_Data_1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162     8.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     0.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     2.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.951 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     4.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.411     5.012 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     5.013    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.952     6.965 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     6.965    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.178     7.144    
                         clock uncertainty           -0.192     6.952    
                         output delay                -0.258     6.694    
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y76         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.112    10.459 r  dZmodDAC_Data_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.459    dZmodDAC_Data_1[1]
    L18                                                               r  dZmodDAC_Data_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.459    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.291ns  (logic 1.290ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y77         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[5]
    K20                  OBUF (Prop_obuf_I_O)         1.113    10.461 r  dZmodDAC_Data_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.461    dZmodDAC_Data_1[5]
    K20                                                               r  dZmodDAC_Data_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.461    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 9.171 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.621     9.171    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y79         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y79         ODDR (Prop_oddr_C_Q)         0.177     9.348 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.349    dZmodDAC_Data_1_OBUF[3]
    L22                  OBUF (Prop_obuf_I_O)         1.116    10.464 r  dZmodDAC_Data_1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.464    dZmodDAC_Data_1[3]
    L22                                                               r  dZmodDAC_Data_1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.464    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y78         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.118    10.465 r  dZmodDAC_Data_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.465    dZmodDAC_Data_1[0]
    K19                                                               r  dZmodDAC_Data_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.465    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.292ns  (logic 1.291ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.627     9.177    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y61         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         ODDR (Prop_oddr_C_Q)         0.177     9.354 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.355    dZmodDAC_Data_1_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         1.114    10.469 r  dZmodDAC_Data_1_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.469    dZmodDAC_Data_1[8]
    P15                                                               r  dZmodDAC_Data_1[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.469    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.296ns  (logic 1.295ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.623     9.173    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y81         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.177     9.350 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.351    dZmodDAC_Data_1_OBUF[6]
    K21                  OBUF (Prop_obuf_I_O)         1.118    10.469 r  dZmodDAC_Data_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.469    dZmodDAC_Data_1[6]
    K21                                                               r  dZmodDAC_Data_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.469    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.297ns  (logic 1.296ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.623     9.173    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.177     9.350 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.351    dZmodDAC_Data_1_OBUF[7]
    J20                  OBUF (Prop_obuf_I_O)         1.119    10.470 r  dZmodDAC_Data_1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.470    dZmodDAC_Data_1[7]
    J20                                                               r  dZmodDAC_Data_1[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.470    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.301ns  (logic 1.300ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 9.170 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.620     9.170    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y75         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         ODDR (Prop_oddr_C_Q)         0.177     9.347 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.348    dZmodDAC_Data_1_OBUF[4]
    L19                  OBUF (Prop_obuf_I_O)         1.123    10.470 r  dZmodDAC_Data_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.470    dZmodDAC_Data_1[4]
    L19                                                               r  dZmodDAC_Data_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.470    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.294ns  (logic 1.293ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.627     9.177    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y59         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.177     9.354 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.355    dZmodDAC_Data_1_OBUF[10]
    P18                  OBUF (Prop_obuf_I_O)         1.116    10.471 r  dZmodDAC_Data_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.471    dZmodDAC_Data_1[10]
    P18                                                               r  dZmodDAC_Data_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.471    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dZmodDAC_Data_1[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@7.500ns - clk_100_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.298ns  (logic 1.297ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.208ns
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 7.458 - 7.500 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 9.175 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440    10.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     7.828 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.524    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.550 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.625     9.175    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    OLOGIC_X1Y85         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         ODDR (Prop_oddr_C_Q)         0.177     9.352 r  design_1_i/ZmodAWGController_1/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     9.353    dZmodDAC_Data_1_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.120    10.473 r  dZmodDAC_Data_1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.473    dZmodDAC_Data_1[2]
    K18                                                               r  dZmodDAC_Data_1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      7.500     7.500 f  
    D18                  IBUF                         0.000     7.500 f  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     7.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407     4.573 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     5.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.354 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     6.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR (Prop_oddr_C_Q)         0.204     6.450 f  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.451    design_1_i/ZmodAWGController_1/U0/DAC_ClkIO_ODDR
    M19                  OBUF (Prop_obuf_I_O)         1.007     7.458 f  design_1_i/ZmodAWGController_1/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.458    ZmodDAC_ClkIO_1
    M19                                                               f  ZmodDAC_ClkIO_1 (OUT)
                         clock pessimism              0.755     8.213    
                         clock uncertainty            0.192     8.405    
                         output delay                 1.208     9.613    
  -------------------------------------------------------------------
                         required time                         -9.613    
                         arrival time                          10.473    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :           13  Failing Endpoints,  Worst Slack       -6.036ns,  Total Violation      -56.102ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.486ns  (logic 3.412ns (40.208%)  route 5.074ns (59.792%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.237 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.237    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.560 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           1.006    41.566    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    35.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.154    35.770    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.240    35.530    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]
  -------------------------------------------------------------------
                         required time                         35.530    
                         arrival time                         -41.566    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -5.809ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.218ns  (logic 3.506ns (42.662%)  route 4.712ns (57.338%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 35.852 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.502 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.815 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826    39.641    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    39.947 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    39.947    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.590 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.708    41.298    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.413    35.852    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.000    35.852    
                         clock uncertainty           -0.154    35.698    
    SLICE_X104Y52        FDRE (Setup_fdre_C_D)       -0.209    35.489    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         35.489    
                         arrival time                         -41.298    
  -------------------------------------------------------------------
                         slack                                 -5.809    

Slack (VIOLATED) :        -5.795ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.427ns  (logic 3.615ns (42.899%)  route 4.812ns (57.101%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 36.106 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.502 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.815 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826    39.641    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    39.947 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    39.947    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.480 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.480    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.699 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.807    41.507    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[8]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.666    36.106    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.000    36.106    
                         clock uncertainty           -0.154    35.952    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)       -0.240    35.712    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                         35.712    
                         arrival time                         -41.507    
  -------------------------------------------------------------------
                         slack                                 -5.795    

Slack (VIOLATED) :        -5.656ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.143ns  (logic 3.441ns (42.259%)  route 4.702ns (57.741%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.502 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.502    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.815 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3/O[3]
                         net (fo=2, routed)           0.826    39.641    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_3_n_4
    SLICE_X104Y52        LUT2 (Prop_lut2_I0_O)        0.306    39.947 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000    39.947    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    40.525 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.697    41.223    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    35.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.154    35.770    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.203    35.567    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                         -41.223    
  -------------------------------------------------------------------
                         slack                                 -5.656    

Slack (VIOLATED) :        -5.622ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.113ns  (logic 3.308ns (40.772%)  route 4.805ns (59.228%))
  Logic Levels:           7  (CARRY4=4 LUT2=3)
  Clock Path Skew:        0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 35.924 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.237 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.237    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.456 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.738    41.193    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.484    35.924    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.000    35.924    
                         clock uncertainty           -0.154    35.770    
    SLICE_X104Y53        FDRE (Setup_fdre_C_D)       -0.198    35.572    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         35.572    
                         arrival time                         -41.193    
  -------------------------------------------------------------------
                         slack                                 -5.622    

Slack (VIOLATED) :        -5.594ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.100ns  (logic 3.120ns (38.518%)  route 4.980ns (61.482%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 35.992 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    40.268 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[2]
                         net (fo=1, routed)           0.912    41.180    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[2]
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    35.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                         clock pessimism              0.000    35.992    
                         clock uncertainty           -0.154    35.838    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)       -0.252    35.586    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         35.586    
                         arrival time                         -41.180    
  -------------------------------------------------------------------
                         slack                                 -5.594    

Slack (VIOLATED) :        -5.464ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        8.044ns  (logic 3.184ns (39.582%)  route 4.860ns (60.418%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 36.106 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    40.332 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.792    41.124    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.666    36.106    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.000    36.106    
                         clock uncertainty           -0.154    35.952    
    SLICE_X103Y51        FDRE (Setup_fdre_C_D)       -0.291    35.661    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         35.661    
                         arrival time                         -41.124    
  -------------------------------------------------------------------
                         slack                                 -5.464    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        7.798ns  (logic 3.003ns (38.508%)  route 4.795ns (61.492%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 35.992 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    40.151 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.728    40.878    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    35.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                         clock pessimism              0.000    35.992    
                         clock uncertainty           -0.154    35.838    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)       -0.283    35.555    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         35.555    
                         arrival time                         -40.878    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -4.010ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.896ns  (logic 2.828ns (41.010%)  route 4.068ns (58.990%))
  Logic Levels:           6  (CARRY4=3 LUT2=3)
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 36.011 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.619 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           1.026    37.645    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.307    37.952 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4/O
                         net (fo=1, routed)           0.000    37.952    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_4_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.532 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[2]
                         net (fo=2, routed)           0.889    39.422    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_5
    SLICE_X104Y51        LUT2 (Prop_lut2_I0_O)        0.302    39.724 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000    39.724    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    39.976 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.976    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.571    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.000    36.011    
                         clock uncertainty           -0.154    35.857    
    SLICE_X104Y51        FDRE (Setup_fdre_C_D)        0.109    35.966    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         35.966    
                         arrival time                         -39.976    
  -------------------------------------------------------------------
                         slack                                 -4.010    

Slack (VIOLATED) :        -2.336ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.156ns  (logic 2.048ns (39.722%)  route 3.108ns (60.278%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 35.992 - 32.000 ) 
    Source Clock Delay      (SCD):    3.080ns = ( 33.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.786    33.080    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.478    33.558 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           2.152    35.710    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.301    36.011 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000    36.011    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    36.555 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[2]
                         net (fo=2, routed)           0.956    37.511    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I0_O)        0.301    37.812 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000    37.812    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.236 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[1]
                         net (fo=1, routed)           0.000    38.236    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_6
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    D18                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         1.440    33.440 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          2.552    35.992    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]/C
                         clock pessimism              0.000    35.992    
                         clock uncertainty           -0.154    35.838    
    SLICE_X103Y50        FDRE (Setup_fdre_C_D)        0.062    35.900    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                         35.900    
                         arrival time                         -38.236    
  -------------------------------------------------------------------
                         slack                                 -2.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.454ns (36.948%)  route 0.775ns (63.052%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.234     1.342    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y52        LUT4 (Prop_lut4_I2_O)        0.045     1.387 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig3_out
    SLICE_X100Y52        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.457 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.276     1.734    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y52        LUT2 (Prop_lut2_I1_O)        0.105     1.839 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6/O
                         net (fo=1, routed)           0.000     1.839    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.909 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.265     2.173    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.411     1.877    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]/C
                         clock pessimism              0.000     1.877    
                         clock uncertainty            0.154     2.031    
    SLICE_X104Y53        FDRE (Hold_fdre_C_D)         0.023     2.054    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.511ns (40.360%)  route 0.755ns (59.640%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.234     1.342    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y52        LUT2 (Prop_lut2_I0_O)        0.048     1.390 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X100Y52        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     1.516 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.281     1.797    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[6].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y52        LUT2 (Prop_lut2_I1_O)        0.108     1.905 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_4/O
                         net (fo=1, routed)           0.000     1.905    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_4_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.970 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.240     2.211    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[6]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.411     1.877    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]/C
                         clock pessimism              0.000     1.877    
                         clock uncertainty            0.154     2.031    
    SLICE_X104Y53        FDRE (Hold_fdre_C_D)         0.022     2.053    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.317ns (21.920%)  route 1.129ns (78.080%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=9, routed)           1.129     2.222    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X102Y50        LUT2 (Prop_lut2_I1_O)        0.099     2.321 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     2.321    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig61_out
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.391 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.391    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X102Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X102Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty            0.154     2.081    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.134     2.215    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.582ns (42.873%)  route 0.775ns (57.127%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.234     1.342    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y52        LUT4 (Prop_lut4_I2_O)        0.045     1.387 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig3_out
    SLICE_X100Y52        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.457 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.276     1.734    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y52        LUT2 (Prop_lut2_I1_O)        0.105     1.839 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6/O
                         net (fo=1, routed)           0.000     1.839    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_6_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.984 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.037 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.265     2.302    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[8]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.507     1.973    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.154     2.127    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)        -0.005     2.122    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.449ns (33.597%)  route 0.887ns (66.403%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.347     1.456    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y51        LUT4 (Prop_lut4_I2_O)        0.045     1.501 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.501    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig6_out
    SLICE_X100Y51        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.567 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[1]
                         net (fo=1, routed)           0.286     1.852    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y51        LUT2 (Prop_lut2_I1_O)        0.108     1.960 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_4/O
                         net (fo=1, routed)           0.000     1.960    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_4_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.026 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[1]
                         net (fo=1, routed)           0.255     2.281    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[1]
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty            0.154     2.081    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)        -0.003     2.078    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.448ns (32.305%)  route 0.939ns (67.695%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.345     1.453    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y51        LUT4 (Prop_lut4_I2_O)        0.045     1.498 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.498    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig4_out
    SLICE_X100Y51        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.562 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=1, routed)           0.318     1.880    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y51        LUT2 (Prop_lut2_I1_O)        0.111     1.991 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.991    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.055 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.276     2.331    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[3]
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.507     1.973    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.154     2.127    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)        -0.006     2.121    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.448ns (34.625%)  route 0.846ns (65.375%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.295     1.404    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y52        LUT2 (Prop_lut2_I1_O)        0.045     1.449 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.449    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/p_5_out
    SLICE_X100Y52        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.513 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.315     1.828    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.175     2.003 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.236     2.238    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[7]
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.386     1.852    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y52        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism              0.000     1.852    
                         clock uncertainty            0.154     2.006    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.019     2.025    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.449ns (33.812%)  route 0.879ns (66.188%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.256     1.364    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[5]
    SLICE_X100Y52        LUT4 (Prop_lut4_I2_O)        0.045     1.409 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig2_out
    SLICE_X100Y52        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.475 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.276     1.751    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X104Y52        LUT2 (Prop_lut2_I1_O)        0.108     1.859 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][11]_i_5_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.925 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.347     2.273    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.411     1.877    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y53        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]/C
                         clock pessimism              0.000     1.877    
                         clock uncertainty            0.154     2.031    
    SLICE_X104Y53        FDRE (Hold_fdre_C_D)         0.024     2.055    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.454ns (30.427%)  route 1.038ns (69.573%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=9, routed)           0.455     1.563    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X100Y51        LUT2 (Prop_lut2_I1_O)        0.045     1.608 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.608    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1_n_0
    SLICE_X100Y51        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.678 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.583     2.262    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X104Y51        LUT2 (Prop_lut2_I1_O)        0.105     2.367 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5/O
                         net (fo=1, routed)           0.000     2.367    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][7]_i_5_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.437 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.437    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[0]
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.443     1.909    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X104Y51        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.154     2.064    
    SLICE_X104Y51        FDRE (Hold_fdre_C_D)         0.134     2.198    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.493ns (32.722%)  route 1.014ns (67.278%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.609     0.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X100Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=9, routed)           0.713     1.806    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/B[2]
    SLICE_X101Y50        LUT2 (Prop_lut2_I1_O)        0.098     1.904 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_i_1/O
                         net (fo=1, routed)           0.000     1.904    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig42_out
    SLICE_X101Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.974 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[0]
                         net (fo=1, routed)           0.300     2.274    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.xorcy0__0
    SLICE_X103Y50        LUT2 (Prop_lut2_I1_O)        0.107     2.381 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5/O
                         net (fo=1, routed)           0.000     2.381    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][3]_i_5_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.451 r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.451    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][3]_i_1_n_7
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.460     1.927    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X103Y50        FDRE                                         r  design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty            0.154     2.081    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.105     2.186    design_1_i/mult_gen_0/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.718ns (19.727%)  route 2.922ns (80.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 7.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.057     1.337    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X111Y49        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.703     7.154    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]/C
                         clock pessimism              0.382     7.536    
                         clock uncertainty           -0.072     7.465    
    SLICE_X111Y49        FDCE (Recov_fdce_C_CLR)     -0.405     7.060    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[10]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.718ns (19.727%)  route 2.922ns (80.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 7.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         2.057     1.337    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/oSyncStages_reg[1]
    SLICE_X111Y49        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.703     7.154    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y49        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]/C
                         clock pessimism              0.382     7.536    
                         clock uncertainty           -0.072     7.465    
    SLICE_X111Y49        FDCE (Recov_fdce_C_CLR)     -0.405     7.060    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[9]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.718ns (20.219%)  route 2.833ns (79.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.969     1.248    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y46        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.700     7.151    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[0]/C
                         clock pessimism              0.382     7.533    
                         clock uncertainty           -0.072     7.462    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.405     7.057    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.718ns (20.219%)  route 2.833ns (79.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.969     1.248    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y46        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.700     7.151    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[1]/C
                         clock pessimism              0.382     7.533    
                         clock uncertainty           -0.072     7.462    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.405     7.057    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[1]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.718ns (20.219%)  route 2.833ns (79.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.969     1.248    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y46        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.700     7.151    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[2]/C
                         clock pessimism              0.382     7.533    
                         clock uncertainty           -0.072     7.462    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.405     7.057    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.718ns (20.219%)  route 2.833ns (79.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.969     1.248    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y46        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.700     7.151    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y46        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[3]/C
                         clock pessimism              0.382     7.533    
                         clock uncertainty           -0.072     7.462    
    SLICE_X107Y46        FDCE (Recov_fdce_C_CLR)     -0.405     7.057    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[3]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.718ns (20.502%)  route 2.784ns (79.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.920     1.199    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y47        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[4]/C
                         clock pessimism              0.382     7.534    
                         clock uncertainty           -0.072     7.463    
    SLICE_X107Y47        FDCE (Recov_fdce_C_CLR)     -0.405     7.058    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[4]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.718ns (20.502%)  route 2.784ns (79.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.920     1.199    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y47        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[5]/C
                         clock pessimism              0.382     7.534    
                         clock uncertainty           -0.072     7.463    
    SLICE_X107Y47        FDCE (Recov_fdce_C_CLR)     -0.405     7.058    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[5]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.718ns (20.502%)  route 2.784ns (79.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.920     1.199    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y47        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[6]/C
                         clock pessimism              0.382     7.534    
                         clock uncertainty           -0.072     7.463    
    SLICE_X107Y47        FDCE (Recov_fdce_C_CLR)     -0.405     7.058    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[6]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.718ns (20.502%)  route 2.784ns (79.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     1.285    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.864    -2.303    design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y57        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.419    -1.884 r  design_1_i/ZmodAWGController_1/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.864    -1.020    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y57        LUT1 (Prop_lut1_I0_O)        0.299    -0.721 f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         1.920     1.199    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/oSyncStages_reg[1]
    SLICE_X107Y47        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                  IBUF                         0.000    10.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    11.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.348 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.360    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.451 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.701     7.152    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/SysClk100
    SLICE_X107Y47        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[7]/C
                         clock pessimism              0.382     7.534    
                         clock uncertainty           -0.072     7.463    
    SLICE_X107Y47        FDCE (Recov_fdce_C_CLR)     -0.405     7.058    design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCfgTimer_reg[7]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                  5.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.544%)  route 0.628ns (73.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.128    -0.708 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.426    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y46        LUT1 (Prop_lut1_I0_O)        0.099    -0.327 f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.346     0.019    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration_n_0
    SLICE_X105Y54        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X105Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    design_1_i/ZmodAWGController_0/U0/cCh1In_reg[9]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.544%)  route 0.628ns (73.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.128    -0.708 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.426    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y46        LUT1 (Prop_lut1_I0_O)        0.099    -0.327 f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.346     0.019    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration_n_0
    SLICE_X105Y54        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X105Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.227ns (26.544%)  route 0.628ns (73.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.614    -0.836    design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y46        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.128    -0.708 r  design_1_i/ZmodAWGController_0/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.426    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y46        LUT1 (Prop_lut1_I0_O)        0.099    -0.327 f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.346     0.019    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration_n_0
    SLICE_X105Y54        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X105Y54        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism              0.696    -0.571    
    SLICE_X105Y54        FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.264%)  route 0.477ns (67.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.194    -0.139    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoReset
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.264%)  route 0.477ns (67.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.194    -0.139    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoReset
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.264%)  route 0.477ns (67.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.194    -0.139    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoReset
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.227ns (32.264%)  route 0.477ns (67.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.194    -0.139    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoReset
    SLICE_X102Y54        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism              0.439    -0.829    
    SLICE_X102Y54        FDCE (Remov_fdce_C_CLR)     -0.067    -0.896    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.227ns (31.612%)  route 0.491ns (68.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.641    -0.809    design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.128    -0.681 r  design_1_i/ZmodAWGController_0/U0/InstDacSysReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.294    -0.387    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/aoRst
    SLICE_X111Y7         LUT1 (Prop_lut1_I0_O)        0.099    -0.288 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sInitDoneDAC_i_2/O
                         net (fo=100, routed)         0.197    -0.091    design_1_i/ZmodAWGController_0/U0/InstConfigDAC_n_1
    SLICE_X112Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.912    -1.234    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.441    -0.793    
    SLICE_X112Y7         FDCE (Remov_fdce_C_CLR)     -0.067    -0.860    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          0.860    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.227ns (31.534%)  route 0.493ns (68.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.210    -0.122    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration_n_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.879    -1.267    design_1_i/ZmodAWGController_1/U0/DAC_InIO_Clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]/C
                         clock pessimism              0.442    -0.825    
    SLICE_X102Y52        FDCE (Remov_fdce_C_CLR)     -0.067    -0.892    design_1_i/ZmodAWGController_1/U0/cCh2In_reg[12]
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.227ns (31.511%)  route 0.493ns (68.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.608    -0.842    design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X103Y54        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  design_1_i/ZmodAWGController_1/U0/InstDacSamplingReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.432    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoRst
    SLICE_X103Y54        LUT1 (Prop_lut1_I0_O)        0.099    -0.333 f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/InstDacCh1ScaleSync_i_1/O
                         net (fo=57, routed)          0.211    -0.122    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/aoReset
    SLICE_X102Y53        FDCE                                         f  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.878    -1.268    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X102Y53        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism              0.442    -0.826    
    SLICE_X102Y53        FDCE (Remov_fdce_C_CLR)     -0.067    -0.893    design_1_i/ZmodAWGController_1/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.771    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100n_design_1_clk_wiz_0_0
  To Clock:  clk_100n_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.899ns = ( 9.601 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 0.180 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847     0.180    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.419     0.599 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.448    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.299     1.747 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.454    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.650     9.601    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.496    10.097    
                         clock uncertainty           -0.072    10.026    
    OLOGIC_X1Y74         ODDR (Recov_oddr_C_R)       -0.300     9.726    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 9.619 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.303ns = ( 0.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     0.197    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.419     0.616 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.465    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.299     1.764 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.471    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.668     9.619    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.497    10.115    
                         clock uncertainty           -0.072    10.044    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300     9.744    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 9.603 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 0.180 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847     0.180    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.419     0.599 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.448    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.299     1.747 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.454    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.652     9.603    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.496    10.099    
                         clock uncertainty           -0.072    10.028    
    OLOGIC_X1Y72         ODDR (Recov_oddr_C_R)       -0.300     9.728    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@12.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        2.274ns  (logic 0.718ns (31.575%)  route 1.556ns (68.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 9.621 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.303ns = ( 0.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.285     3.785    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -3.974 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -1.768    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -1.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.864     0.197    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.419     0.616 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     1.465    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.299     1.764 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.707     2.471    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    D18                  IBUF                         0.000    12.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          1.162    13.662    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     5.848 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     7.860    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.951 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.670     9.621    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.497    10.117    
                         clock uncertainty           -0.072    10.046    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300     9.746    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                  7.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.817ns  (logic 0.227ns (27.785%)  route 0.590ns (72.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 1.247 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.128     1.802 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.084    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.099     2.183 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.307     2.491    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.893     1.247    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y72         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.462     1.709    
    OLOGIC_X1Y72         ODDR (Remov_oddr_C_R)        0.000     1.709    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.817ns  (logic 0.227ns (27.785%)  route 0.590ns (72.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 1.252 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.128     1.808 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.090    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.099     2.189 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.307     2.497    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.898     1.252    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.463     1.715    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     1.715    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.717%)  route 0.592ns (72.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 1.246 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 1.674 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.624     1.674    design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y73        FDCE                                         r  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.128     1.802 f  design_1_i/ZmodAWGController_1/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.084    design_1_i/ZmodAWGController_1/U0/adRst_n
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.099     2.183 r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.309     2.493    design_1_i/ZmodAWGController_1/U0/R
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.892     1.246    design_1_i/ZmodAWGController_1/U0/DAC_Clk
    OLOGIC_X1Y74         ODDR                                         r  design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.462     1.708    
    OLOGIC_X1Y74         ODDR (Remov_oddr_C_R)        0.000     1.708    design_1_i/ZmodAWGController_1/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock clk_100n_design_1_clk_wiz_0_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100n_design_1_clk_wiz_0_0 rise@2.500ns - clk_100n_design_1_clk_wiz_0_0 rise@2.500ns)
  Data Path Delay:        0.819ns  (logic 0.227ns (27.717%)  route 0.592ns (72.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 1.251 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.820ns = ( 1.680 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.440     2.940    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613     0.328 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.024    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.630     1.680    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/OutClk
    SLICE_X113Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y23        FDCE (Prop_fdce_C_Q)         0.128     1.808 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/OutputFF_No.SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     2.090    design_1_i/ZmodAWGController_0/U0/adRst_n
    SLICE_X113Y23        LUT1 (Prop_lut1_I0_O)        0.099     2.189 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.309     2.499    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100n_design_1_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    D18                  IBUF                         0.000     2.500 r  sys_clock_IBUF_inst/O
                         net (fo=21, routed)          0.480     2.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -0.427 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     0.325    design_1_i/clk_wiz_0/inst/clk_100n_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.354 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.897     1.251    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.463     1.714    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     1.714    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.785    





