<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>nrfx 3.5: SPIM HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">3.5</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__spim__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">SPIM HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__spim.html">SPIM</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the SPIM peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf4e8372d6c5a7a48e5dcb1e4181f271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaf4e8372d6c5a7a48e5dcb1e4181f271e">NRF_SPIM_INST_GET</a>(idx)&#160;&#160;&#160;<a class="el" href="group__nrfx__utils.html#ga5ea61d0994f6fb1ab5ed59d44f6a7ce9">NRFX_CONCAT</a>(NRF_, SPIM, idx)</td></tr>
<tr class="memdesc:gaf4e8372d6c5a7a48e5dcb1e4181f271e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro getting pointer to the structure of registers of the SPIM peripheral.  <br /></td></tr>
<tr class="separator:gaf4e8372d6c5a7a48e5dcb1e4181f271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd69c3afe654abbb5f230287df2d309b"><td class="memItemLeft" align="right" valign="top"><a id="gadd69c3afe654abbb5f230287df2d309b" name="gadd69c3afe654abbb5f230287df2d309b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_16_MHZ_FREQ</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadd69c3afe654abbb5f230287df2d309b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether 16 MHz clock frequency is available. <br /></td></tr>
<tr class="separator:gadd69c3afe654abbb5f230287df2d309b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a27799325f678f260e224e54fed0fa"><td class="memItemLeft" align="right" valign="top"><a id="ga50a27799325f678f260e224e54fed0fa" name="ga50a27799325f678f260e224e54fed0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_32_MHZ_FREQ</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga50a27799325f678f260e224e54fed0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether 32 MHz clock frequency is available. <br /></td></tr>
<tr class="separator:ga50a27799325f678f260e224e54fed0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6ebb40d934749cc238e5e60cb2830d"><td class="memItemLeft" align="right" valign="top"><a id="ga8a6ebb40d934749cc238e5e60cb2830d" name="ga8a6ebb40d934749cc238e5e60cb2830d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_FREQUENCY</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8a6ebb40d934749cc238e5e60cb2830d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether frequency is used. <br /></td></tr>
<tr class="separator:ga8a6ebb40d934749cc238e5e60cb2830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651e480b9fd1175e371dd34fd72dbba8"><td class="memItemLeft" align="right" valign="top"><a id="ga651e480b9fd1175e371dd34fd72dbba8" name="ga651e480b9fd1175e371dd34fd72dbba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_PRESCALER</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga651e480b9fd1175e371dd34fd72dbba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether prescaler is used. <br /></td></tr>
<tr class="separator:ga651e480b9fd1175e371dd34fd72dbba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c383efc01f44147ed35b7af4864191"><td class="memItemLeft" align="right" valign="top"><a id="ga88c383efc01f44147ed35b7af4864191" name="ga88c383efc01f44147ed35b7af4864191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_ARRAY_LIST</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga88c383efc01f44147ed35b7af4864191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether EasyDMA array list feature is present. <br /></td></tr>
<tr class="separator:ga88c383efc01f44147ed35b7af4864191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62efeee04ff2489e15f23c4c7648e4f8"><td class="memItemLeft" align="right" valign="top"><a id="ga62efeee04ff2489e15f23c4c7648e4f8" name="ga62efeee04ff2489e15f23c4c7648e4f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_DMA_REG</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga62efeee04ff2489e15f23c4c7648e4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether dedicated DMA register is present. <br /></td></tr>
<tr class="separator:ga62efeee04ff2489e15f23c4c7648e4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8ed7aa989de2a324dc33e9619ff04d"><td class="memItemLeft" align="right" valign="top"><a id="ga6c8ed7aa989de2a324dc33e9619ff04d" name="ga6c8ed7aa989de2a324dc33e9619ff04d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_DMA_TASKS_EVENTS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6c8ed7aa989de2a324dc33e9619ff04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether SPIM DMA tasks and events are present. <br /></td></tr>
<tr class="separator:ga6c8ed7aa989de2a324dc33e9619ff04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a624869149f7b68b6fe32d5e444a2b"><td class="memItemLeft" align="right" valign="top"><a id="gab5a624869149f7b68b6fe32d5e444a2b" name="gab5a624869149f7b68b6fe32d5e444a2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_HW_CSN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab5a624869149f7b68b6fe32d5e444a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking if the hardware chip select function is available. <br /></td></tr>
<tr class="separator:gab5a624869149f7b68b6fe32d5e444a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049b3c81d0630a45eedcd285eab5990c"><td class="memItemLeft" align="right" valign="top"><a id="ga049b3c81d0630a45eedcd285eab5990c" name="ga049b3c81d0630a45eedcd285eab5990c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_DCX</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga049b3c81d0630a45eedcd285eab5990c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking if the DCX pin control is available. <br /></td></tr>
<tr class="separator:ga049b3c81d0630a45eedcd285eab5990c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bcdb0401e83ebeff629c4c2aa4000c"><td class="memItemLeft" align="right" valign="top"><a id="ga85bcdb0401e83ebeff629c4c2aa4000c" name="ga85bcdb0401e83ebeff629c4c2aa4000c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_RXDELAY</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga85bcdb0401e83ebeff629c4c2aa4000c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking if the RXDELAY function is available. <br /></td></tr>
<tr class="separator:ga85bcdb0401e83ebeff629c4c2aa4000c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11298007c9b6ca4509d27fb9061e3180"><td class="memItemLeft" align="right" valign="top"><a id="ga11298007c9b6ca4509d27fb9061e3180" name="ga11298007c9b6ca4509d27fb9061e3180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_STALLSTAT</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga11298007c9b6ca4509d27fb9061e3180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking if the STALLSTAT feature is available. <br /></td></tr>
<tr class="separator:ga11298007c9b6ca4509d27fb9061e3180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a0d0d0e287b7ca762dbe459a4f62a7"><td class="memItemLeft" align="right" valign="top"><a id="gac8a0d0d0e287b7ca762dbe459a4f62a7" name="gac8a0d0d0e287b7ca762dbe459a4f62a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_HAS_EXTENDED</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac8a0d0d0e287b7ca762dbe459a4f62a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether any of the SPIM extended features is available. <br /></td></tr>
<tr class="separator:gac8a0d0d0e287b7ca762dbe459a4f62a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e07fdf41d8a5b31573f20807ede06e"><td class="memItemLeft" align="right" valign="top"><a id="ga71e07fdf41d8a5b31573f20807ede06e" name="ga71e07fdf41d8a5b31573f20807ede06e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_DCX_CNT_ALL_CMD</b>&#160;&#160;&#160;0xF</td></tr>
<tr class="memdesc:ga71e07fdf41d8a5b31573f20807ede06e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This value specified in the DCX line configuration causes this line to be set low during whole transmission (all transmitted bytes are marked as command bytes). Any lower value causes the DCX line to be switched from low to high after this number of bytes is transmitted (all remaining bytes are marked as data bytes). <br /></td></tr>
<tr class="separator:ga71e07fdf41d8a5b31573f20807ede06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818eb2c4164cd8f9422c3a8a0a626e2a"><td class="memItemLeft" align="right" valign="top"><a id="ga818eb2c4164cd8f9422c3a8a0a626e2a" name="ga818eb2c4164cd8f9422c3a8a0a626e2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_PIN_NOT_CONNECTED</b>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:ga818eb2c4164cd8f9422c3a8a0a626e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This value can be used as a parameter for the <a class="el" href="group__nrf__spim__hal.html#ga7a84520c7baba19ea26a494bd4c4ea16">nrf_spim_pins_set</a> function to specify that a given SPI signal (SCK, MOSI, or MISO) shall not be connected to a physical pin. <br /></td></tr>
<tr class="separator:ga818eb2c4164cd8f9422c3a8a0a626e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f3c255b1f00e6734f3dbfc6983b710"><td class="memItemLeft" align="right" valign="top"><a id="gaa9f3c255b1f00e6734f3dbfc6983b710" name="gaa9f3c255b1f00e6734f3dbfc6983b710"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_DMA_RX_PATTERN_MAX_COUNT</b>&#160;&#160;&#160;SPIM_DMA_RX_MATCH_CANDIDATE_MaxCount</td></tr>
<tr class="memdesc:gaa9f3c255b1f00e6734f3dbfc6983b710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of RX patterns. <br /></td></tr>
<tr class="separator:gaa9f3c255b1f00e6734f3dbfc6983b710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc87efad6fcd4de8307cf0393146a077"><td class="memItemLeft" align="right" valign="top"><a id="gafc87efad6fcd4de8307cf0393146a077" name="gafc87efad6fcd4de8307cf0393146a077"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_DCX_DEFAULT</b>&#160;&#160;&#160;SPIM_PSEL_DCX_ResetValue</td></tr>
<tr class="memdesc:gafc87efad6fcd4de8307cf0393146a077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol specifying default value of DCX pin setting. <br /></td></tr>
<tr class="separator:gafc87efad6fcd4de8307cf0393146a077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533cf0925c869d67298cfbade6d1fd90"><td class="memItemLeft" align="right" valign="top"><a id="ga533cf0925c869d67298cfbade6d1fd90" name="ga533cf0925c869d67298cfbade6d1fd90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_CSN_DEFAULT</b>&#160;&#160;&#160;SPIM_PSEL_CSN_ResetValue</td></tr>
<tr class="memdesc:ga533cf0925c869d67298cfbade6d1fd90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol specifying default value of CSN pin setting. <br /></td></tr>
<tr class="separator:ga533cf0925c869d67298cfbade6d1fd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49153da0c7f2220819862eb8638e9872"><td class="memItemLeft" align="right" valign="top"><a id="ga49153da0c7f2220819862eb8638e9872" name="ga49153da0c7f2220819862eb8638e9872"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_CSNDUR_DEFAULT</b>&#160;&#160;&#160;SPIM_CSNDUR_ResetValue</td></tr>
<tr class="memdesc:ga49153da0c7f2220819862eb8638e9872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol specifying default value of CSN duration setting. <br /></td></tr>
<tr class="separator:ga49153da0c7f2220819862eb8638e9872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f872cd3ac34665d495839e56a2f42c"><td class="memItemLeft" align="right" valign="top"><a id="gad0f872cd3ac34665d495839e56a2f42c" name="gad0f872cd3ac34665d495839e56a2f42c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_CSNPOL_DEFAULT</b>&#160;&#160;&#160;SPIM_CSNPOL_ResetValue</td></tr>
<tr class="memdesc:gad0f872cd3ac34665d495839e56a2f42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol specifying default value of CSN polarity setting. <br /></td></tr>
<tr class="separator:gad0f872cd3ac34665d495839e56a2f42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474c64f11f2b61d6eb555b0783d14826"><td class="memItemLeft" align="right" valign="top"><a id="ga474c64f11f2b61d6eb555b0783d14826" name="ga474c64f11f2b61d6eb555b0783d14826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_RXDELAY_DEFAULT</b>&#160;&#160;&#160;SPIM_IFTIMING_RXDELAY_ResetValue</td></tr>
<tr class="memdesc:ga474c64f11f2b61d6eb555b0783d14826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol specifying default value of RX delay setting. <br /></td></tr>
<tr class="separator:ga474c64f11f2b61d6eb555b0783d14826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d40c7ce9ae8d1e09d291c53f1d47d9b"><td class="memItemLeft" align="right" valign="top"><a id="ga9d40c7ce9ae8d1e09d291c53f1d47d9b" name="ga9d40c7ce9ae8d1e09d291c53f1d47d9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_MIN_FREQUENCY</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga3528e3108745eba098ef97d545b454cc">NRFX_KHZ_TO_HZ</a>(125UL))</td></tr>
<tr class="memdesc:ga9d40c7ce9ae8d1e09d291c53f1d47d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimal SPIM frequency in Hz. <br /></td></tr>
<tr class="separator:ga9d40c7ce9ae8d1e09d291c53f1d47d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3b31e0aa1f14c4f825a7d15b196832"><td class="memItemLeft" align="right" valign="top"><a id="ga7e3b31e0aa1f14c4f825a7d15b196832" name="ga7e3b31e0aa1f14c4f825a7d15b196832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_320MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(320UL))</td></tr>
<tr class="memdesc:ga7e3b31e0aa1f14c4f825a7d15b196832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 320 MHz for SPIM. <br /></td></tr>
<tr class="separator:ga7e3b31e0aa1f14c4f825a7d15b196832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473acc3148a9b0d08909fc3229a6883d"><td class="memItemLeft" align="right" valign="top"><a id="ga473acc3148a9b0d08909fc3229a6883d" name="ga473acc3148a9b0d08909fc3229a6883d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_192MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(192UL))</td></tr>
<tr class="memdesc:ga473acc3148a9b0d08909fc3229a6883d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 192 MHz for SPIM. <br /></td></tr>
<tr class="separator:ga473acc3148a9b0d08909fc3229a6883d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6537c9d5a70d18da839b1425fc743bfb"><td class="memItemLeft" align="right" valign="top"><a id="ga6537c9d5a70d18da839b1425fc743bfb" name="ga6537c9d5a70d18da839b1425fc743bfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_128MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(128UL))</td></tr>
<tr class="memdesc:ga6537c9d5a70d18da839b1425fc743bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 128 MHz for SPIM. <br /></td></tr>
<tr class="separator:ga6537c9d5a70d18da839b1425fc743bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9419731abc37a0be81f79d8e288c3458"><td class="memItemLeft" align="right" valign="top"><a id="ga9419731abc37a0be81f79d8e288c3458" name="ga9419731abc37a0be81f79d8e288c3458"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_64MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(64UL))</td></tr>
<tr class="memdesc:ga9419731abc37a0be81f79d8e288c3458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 64 MHz for SPIM. <br /></td></tr>
<tr class="separator:ga9419731abc37a0be81f79d8e288c3458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b0a8b0b5ce2acfd3b1011a9c60af4f"><td class="memItemLeft" align="right" valign="top"><a id="ga23b0a8b0b5ce2acfd3b1011a9c60af4f" name="ga23b0a8b0b5ce2acfd3b1011a9c60af4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_32MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(32UL))</td></tr>
<tr class="memdesc:ga23b0a8b0b5ce2acfd3b1011a9c60af4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 32 MHz for SPIM. <br /></td></tr>
<tr class="separator:ga23b0a8b0b5ce2acfd3b1011a9c60af4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3688a22f06a5ea5a3129041296edc9c"><td class="memItemLeft" align="right" valign="top"><a id="gac3688a22f06a5ea5a3129041296edc9c" name="gac3688a22f06a5ea5a3129041296edc9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_BASE_FREQUENCY_16MHZ</b>&#160;&#160;&#160;(<a class="el" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(16UL))</td></tr>
<tr class="memdesc:gac3688a22f06a5ea5a3129041296edc9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base frequency value 16 MHz for SPIM. <br /></td></tr>
<tr class="separator:gac3688a22f06a5ea5a3129041296edc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d1ac3d6264580f59e9a68ccb42effd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gae0d1ac3d6264580f59e9a68ccb42effd">NRF_SPIM_IS_320MHZ_SPIM</a>(p_reg)</td></tr>
<tr class="memdesc:gae0d1ac3d6264580f59e9a68ccb42effd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether the base frequency for the specified SPIM instance is 320 MHz.  <br /></td></tr>
<tr class="separator:gae0d1ac3d6264580f59e9a68ccb42effd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ded32fcdd2f8338e334fc6017ab226"><td class="memItemLeft" align="right" valign="top"><a id="gac4ded32fcdd2f8338e334fc6017ab226" name="gac4ded32fcdd2f8338e334fc6017ab226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_IS_192MHZ_SPIM</b>(p_reg)&#160;&#160;&#160;false</td></tr>
<tr class="memdesc:gac4ded32fcdd2f8338e334fc6017ab226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether the base frequency for the specified SPIM instance is 192 MHz. <br /></td></tr>
<tr class="separator:gac4ded32fcdd2f8338e334fc6017ab226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609ee7781d77d54652da2c09e195632f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga609ee7781d77d54652da2c09e195632f">NRF_SPIM_IS_128MHZ_SPIM</a>(p_reg)</td></tr>
<tr class="memdesc:ga609ee7781d77d54652da2c09e195632f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether the base frequency for the specified SPIM instance is 128 MHz.  <br /></td></tr>
<tr class="separator:ga609ee7781d77d54652da2c09e195632f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed73425698ce76efef422a2530b1874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga4ed73425698ce76efef422a2530b1874">NRF_SPIM_IS_64MHZ_SPIM</a>(p_reg)</td></tr>
<tr class="memdesc:ga4ed73425698ce76efef422a2530b1874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether the base frequency for the specified SPIM instance is 64 MHz.  <br /></td></tr>
<tr class="separator:ga4ed73425698ce76efef422a2530b1874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34497fc51ca708ad7dd83db96f6125a9"><td class="memItemLeft" align="right" valign="top"><a id="ga34497fc51ca708ad7dd83db96f6125a9" name="ga34497fc51ca708ad7dd83db96f6125a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_SPIM_IS_32MHZ_SPIM</b>(p_reg)&#160;&#160;&#160;false</td></tr>
<tr class="memdesc:ga34497fc51ca708ad7dd83db96f6125a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether the base frequency for the specified SPIM instance is 32 MHz. <br /></td></tr>
<tr class="separator:ga34497fc51ca708ad7dd83db96f6125a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12099b84c235e36086a62c120246d2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga12099b84c235e36086a62c120246d2f9">NRF_SPIM_BASE_FREQUENCY_GET</a>(p_reg)</td></tr>
<tr class="memdesc:ga12099b84c235e36086a62c120246d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for getting base frequency value in Hz for the specified SPIM instance.  <br /></td></tr>
<tr class="separator:ga12099b84c235e36086a62c120246d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb34961cb61b6fb92c7a1ccc6133684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaafb34961cb61b6fb92c7a1ccc6133684">NRF_SPIM_PRESCALER_MAX_GET</a>(p_reg)</td></tr>
<tr class="memdesc:gaafb34961cb61b6fb92c7a1ccc6133684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for getting the maximum value of PRESCALER register.  <br /></td></tr>
<tr class="separator:gaafb34961cb61b6fb92c7a1ccc6133684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1095ea70725e12cf869d8e04d5f75dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gab1095ea70725e12cf869d8e04d5f75dd">NRF_SPIM_PRESCALER_MIN_GET</a>(p_reg)</td></tr>
<tr class="memdesc:gab1095ea70725e12cf869d8e04d5f75dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for getting the minimum value of PRESCALER register.  <br /></td></tr>
<tr class="separator:gab1095ea70725e12cf869d8e04d5f75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb57648ccc0c91d78e76e6b3314f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga1cb57648ccc0c91d78e76e6b3314f738">NRF_SPIM_PRESCALER_CALCULATE</a>(p_reg,  frequency)&#160;&#160;&#160;        ((uint32_t)(<a class="el" href="group__nrf__spim__hal.html#ga12099b84c235e36086a62c120246d2f9">NRF_SPIM_BASE_FREQUENCY_GET</a>(p_reg)) / (uint32_t)(frequency))</td></tr>
<tr class="memdesc:ga1cb57648ccc0c91d78e76e6b3314f738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for computing prescaler value for a given SPIM instance and desired frequency.  <br /></td></tr>
<tr class="separator:ga1cb57648ccc0c91d78e76e6b3314f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec072f07fdb0e485dcafdbbf6805dfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaec072f07fdb0e485dcafdbbf6805dfe8">NRF_SPIM_FREQUENCY_STATIC_CHECK</a>(p_reg,  frequency)</td></tr>
<tr class="memdesc:gaec072f07fdb0e485dcafdbbf6805dfe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for checking whether specified frequency can be achieved for a given SPIM instance.  <br /></td></tr>
<tr class="separator:gaec072f07fdb0e485dcafdbbf6805dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga2982879a943ea49b37cebd5abbe7fe84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a5188b4263186c81d7f8ffbb44fc21d8e">NRF_SPIM_TASK_START</a> = offsetof(NRF_SPIM_Type, TASKS_START)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a305c8391fb7ef9cf6f420ecfb6d03fcc">NRF_SPIM_TASK_STOP</a> = offsetof(NRF_SPIM_Type, TASKS_STOP)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a98235d4f5ba14053bc167f7f51ed7a8a">NRF_SPIM_TASK_SUSPEND</a> = offsetof(NRF_SPIM_Type, TASKS_SUSPEND)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a01746ab12b281296c36826337d665ad1">NRF_SPIM_TASK_RESUME</a> = offsetof(NRF_SPIM_Type, TASKS_RESUME)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a2703f383e69e2ea2397dd592614d89f8">NRF_SPIM_TASK_ENABLERXMATCH0</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.ENABLEMATCH[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84ababdfbc754dc5bc6338adc9339e2279d">NRF_SPIM_TASK_ENABLERXMATCH1</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.ENABLEMATCH[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84af8ec343fc9b2382e12975a55eccdd401">NRF_SPIM_TASK_ENABLERXMATCH2</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.ENABLEMATCH[2])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a004b96e0df35a1f60cd003d0df62ec84">NRF_SPIM_TASK_ENABLERXMATCH3</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.ENABLEMATCH[3])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84ab8d84055b65b2e30d245ff72abd7a73e">NRF_SPIM_TASK_DISABLERXMATCH0</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.DISABLEMATCH[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a08332e887ff141a82a66dbfaad3f4dd0">NRF_SPIM_TASK_DISABLERXMATCH1</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.DISABLEMATCH[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a7c2ddb9282ab965abf221d428c6f4c18">NRF_SPIM_TASK_DISABLERXMATCH2</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.DISABLEMATCH[2])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga2982879a943ea49b37cebd5abbe7fe84a8d3bbdf2ed934ba0cf019a0f2f7cc2ab">NRF_SPIM_TASK_DISABLERXMATCH3</a> = offsetof(NRF_SPIM_Type, TASKS_DMA.RX.DISABLEMATCH[3])
<br />
 }</td></tr>
<tr class="memdesc:ga2982879a943ea49b37cebd5abbe7fe84"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM tasks.  <a href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">More...</a><br /></td></tr>
<tr class="separator:ga2982879a943ea49b37cebd5abbe7fe84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a00dacc9f2c0ebeedddd88a2a03f6e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea8c7b3599214eab130a5661a049bf0622">NRF_SPIM_EVENT_STARTED</a> = offsetof(NRF_SPIM_Type, EVENTS_STARTED)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6de9fdf692c7a973adf9dd42a24013e7">NRF_SPIM_EVENT_STOPPED</a> = offsetof(NRF_SPIM_Type, EVENTS_STOPPED)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea68de147ef75dcc8a67816030ebb8b996">NRF_SPIM_EVENT_RXSTARTED</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.READY)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea46a4305a3be71099cc9b978e21a5c741">NRF_SPIM_EVENT_RXBUSERROR</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.BUSERROR)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7c32f82002fda2747eacd39b874de819">NRF_SPIM_EVENT_RXMATCH0</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.MATCH[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6eae4a26aaffeaa77dd59f3d1139a1d2890">NRF_SPIM_EVENT_RXMATCH1</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.MATCH[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6b83045faf4a13d49280345e7f800ac3">NRF_SPIM_EVENT_RXMATCH2</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.MATCH[2])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ead053f92b1bf56d00238bfbb80075a63e">NRF_SPIM_EVENT_RXMATCH3</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.MATCH[3])
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea4cfbaeffe2dcdc3d7ecd32f784a744e0">NRF_SPIM_EVENT_TXSTARTED</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.TX.READY)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7037eb18cb5c237e532f4c4f11d5e4c8">NRF_SPIM_EVENT_TXBUSERROR</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.TX.BUSERROR)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6eaa83e64148f6cbfc56d19f809fd03081e">NRF_SPIM_EVENT_ENDRX</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.RX.END)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea73d9f975cb5a43340c9907f9e1b25939">NRF_SPIM_EVENT_ENDTX</a> = offsetof(NRF_SPIM_Type, EVENTS_DMA.TX.END)
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggad3a00dacc9f2c0ebeedddd88a2a03f6ea1e4f7c0bbf075459d38eb74a7c5e8664">NRF_SPIM_EVENT_END</a> = offsetof(NRF_SPIM_Type, EVENTS_END)
<br />
 }</td></tr>
<tr class="memdesc:gad3a00dacc9f2c0ebeedddd88a2a03f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM events.  <a href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">More...</a><br /></td></tr>
<tr class="separator:gad3a00dacc9f2c0ebeedddd88a2a03f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf562449d8589bf1199765beeff9b78d4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaf562449d8589bf1199765beeff9b78d4">nrf_spim_short_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a2eb1a5496a1913e20a742814a4dbf678">NRF_SPIM_SHORT_END_START_MASK</a> = SPIM_SHORTS_END_START_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4afae75e2f1ff2412ff13635724719d296">NRF_SPIM_SHORT_RXMATCH0_ENABLERXMATCH1_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH0_DMA_RX_ENABLEMATCH1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a54de5a6d2fca5d9ec7c314bcca821e46">NRF_SPIM_SHORT_RXMATCH1_ENABLERXMATCH2_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH1_DMA_RX_ENABLEMATCH2_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a8f5a8cb9b1a082234a5241393b8ee86b">NRF_SPIM_SHORT_RXMATCH2_ENABLERXMATCH3_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH2_DMA_RX_ENABLEMATCH3_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a2561dac38f7f7482bbb2c92b9dd4368d">NRF_SPIM_SHORT_RXMATCH3_ENABLERXMATCH0_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH3_DMA_RX_ENABLEMATCH0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a97505d2f871b78f8574701fc6c2c66e8">NRF_SPIM_SHORT_RXMATCH0_DISABLERXMATCH0_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH0_DMA_RX_DISABLEMATCH0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a23dc25d06a52318e876f6933d3ab73cc">NRF_SPIM_SHORT_RXMATCH1_DISABLERXMATCH1_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH1_DMA_RX_DISABLEMATCH1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a11aa1f1e5475403aed2ba6dc320b7b29">NRF_SPIM_SHORT_RXMATCH2_DISABLERXMATCH2_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH2_DMA_RX_DISABLEMATCH2_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4a4651a49762262a36522ae3b43af93b91">NRF_SPIM_SHORT_RXMATCH3_DISABLERXMATCH3_MASK</a> = SPIM_SHORTS_DMA_RX_MATCH3_DMA_RX_DISABLEMATCH3_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf562449d8589bf1199765beeff9b78d4add45427651ba464c57c033207677a577">NRF_SPIM_ALL_SHORTS_MASK</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf562449d8589bf1199765beeff9b78d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM shortcuts.  <a href="group__nrf__spim__hal.html#gaf562449d8589bf1199765beeff9b78d4">More...</a><br /></td></tr>
<tr class="separator:gaf562449d8589bf1199765beeff9b78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5f83e02f7d7ad04f8ab305804cabfd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">nrf_spim_int_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda762dd9775fa3e6c00bd1fba886af2a51">NRF_SPIM_INT_STARTED_MASK</a> = SPIM_INTENSET_STARTED_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda8bf63f95e7291da7d3fa47cdf994daa4">NRF_SPIM_INT_STOPPED_MASK</a> = SPIM_INTENSET_STOPPED_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda44366f5c57251b0c7e5b749f2e9b9046">NRF_SPIM_INT_RXREADY_MASK</a> = SPIM_INTENSET_DMARXREADY_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfdac2a1622c5f0aa4d7d50afc21ae100e2a">NRF_SPIM_INT_RXBUSERROR_MASK</a> = SPIM_INTENSET_DMARXBUSERROR_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda80f85eadbd875546fa4f48e4d92943cd">NRF_SPIM_INT_RXMATCH0_MASK</a> = SPIM_INTENSET_DMARXMATCH0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfdac6a5a13da48feb018588aae6b2f3541c">NRF_SPIM_INT_RXMATCH1_MASK</a> = SPIM_INTENSET_DMARXMATCH1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda766f9da35bd8136f736374b9e47d1b4e">NRF_SPIM_INT_RXMATCH2_MASK</a> = SPIM_INTENSET_DMARXMATCH2_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfdabec69e8d2e607ec49cff6a9b6beee6a1">NRF_SPIM_INT_RXMATCH3_MASK</a> = SPIM_INTENSET_DMARXMATCH3_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda70a0907623c3701dc36318084cdd2e8a">NRF_SPIM_INT_TXREADY_MASK</a> = SPIM_INTENSET_DMATXREADY_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda363329ba6646f58e54b583d63231e8e5">NRF_SPIM_INT_TXBUSERROR_MASK</a> = SPIM_INTENSET_DMATXBUSERROR_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda4a684fe1ac27f80b4830995e8c06946c">NRF_SPIM_INT_ENDRX_MASK</a> = SPIM_INTENSET_DMARXEND_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda4dfbb2ab2800953c075c4066e83d53d6">NRF_SPIM_INT_ENDTX_MASK</a> = SPIM_INTENSET_DMATXEND_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda3e91596e7f323cb23dc0b356ff4294e4">NRF_SPIM_INT_END_MASK</a> = SPIM_INTENSET_END_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga4a5f83e02f7d7ad04f8ab305804cabfda5932e4a80b3dc9c19768e60e72e31af4">NRF_SPIM_ALL_INTS_MASK</a>
<br />
 }</td></tr>
<tr class="memdesc:ga4a5f83e02f7d7ad04f8ab305804cabfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM interrupts.  <a href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">More...</a><br /></td></tr>
<tr class="separator:ga4a5f83e02f7d7ad04f8ab305804cabfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e37c3150ccd77887556edd6afbe3f65"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65aef136194470630f0cb2c2c2072ff89b9">NRF_SPIM_FREQ_125K</a> = SPIM_FREQUENCY_FREQUENCY_K125
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65aee27fca7c870915a46aeb5f423bd7eed">NRF_SPIM_FREQ_250K</a> = SPIM_FREQUENCY_FREQUENCY_K250
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65a4af6087bed6df45564585bb543bdaef7">NRF_SPIM_FREQ_500K</a> = SPIM_FREQUENCY_FREQUENCY_K500
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65ab3e71da73de998653326af888acfdc17">NRF_SPIM_FREQ_1M</a> = SPIM_FREQUENCY_FREQUENCY_M1
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65a0ac54797d254372986e1c8e85fc64a2c">NRF_SPIM_FREQ_2M</a> = SPIM_FREQUENCY_FREQUENCY_M2
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65ab35bb5d880b658d451fc268f6aaec3c3">NRF_SPIM_FREQ_4M</a> = SPIM_FREQUENCY_FREQUENCY_M4
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65a772e5e88c7b7db33e49408ae405af3f1">NRF_SPIM_FREQ_8M</a> = (int)SPIM_FREQUENCY_FREQUENCY_M8
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65ab0f903ec64739799dbc4e6b7c11442d0">NRF_SPIM_FREQ_16M</a> = SPIM_FREQUENCY_FREQUENCY_M16
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga5e37c3150ccd77887556edd6afbe3f65ac25c20d88dc026387d40f7743948880f">NRF_SPIM_FREQ_32M</a> = SPIM_FREQUENCY_FREQUENCY_M32
<br />
 }</td></tr>
<tr class="memdesc:ga5e37c3150ccd77887556edd6afbe3f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI master data rates.  <a href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">More...</a><br /></td></tr>
<tr class="separator:ga5e37c3150ccd77887556edd6afbe3f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ad2321f2fd4a896c097b5d4040ff94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaf6ad2321f2fd4a896c097b5d4040ff94">nrf_spim_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf6ad2321f2fd4a896c097b5d4040ff94a6107c880e9b97cfc936071cc1d4ba27f">NRF_SPIM_MODE_0</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf6ad2321f2fd4a896c097b5d4040ff94a2515ae701d523ee8c950c05e1075c53c">NRF_SPIM_MODE_1</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf6ad2321f2fd4a896c097b5d4040ff94a1a1a93d748a15af61bffbb1d4fe099dd">NRF_SPIM_MODE_2</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#ggaf6ad2321f2fd4a896c097b5d4040ff94a2368e8c2513b90b07310cbfa2efbfc38">NRF_SPIM_MODE_3</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf6ad2321f2fd4a896c097b5d4040ff94"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI modes.  <a href="group__nrf__spim__hal.html#gaf6ad2321f2fd4a896c097b5d4040ff94">More...</a><br /></td></tr>
<tr class="separator:gaf6ad2321f2fd4a896c097b5d4040ff94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c6bc10f199291b31990254df1b7e21"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga37c6bc10f199291b31990254df1b7e21">nrf_spim_bit_order_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga37c6bc10f199291b31990254df1b7e21a4e6b4f768edb02728f27c0dd8f7f749b">NRF_SPIM_BIT_ORDER_MSB_FIRST</a> = SPIM_CONFIG_ORDER_MsbFirst
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga37c6bc10f199291b31990254df1b7e21a8731e5300238a3db9896225f49e4e7bf">NRF_SPIM_BIT_ORDER_LSB_FIRST</a> = SPIM_CONFIG_ORDER_LsbFirst
<br />
 }</td></tr>
<tr class="memdesc:ga37c6bc10f199291b31990254df1b7e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI bit orders.  <a href="group__nrf__spim__hal.html#ga37c6bc10f199291b31990254df1b7e21">More...</a><br /></td></tr>
<tr class="separator:ga37c6bc10f199291b31990254df1b7e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69909d4302a3e9c65806dc7c7be9c9c7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga69909d4302a3e9c65806dc7c7be9c9c7">nrf_spim_csn_pol_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga69909d4302a3e9c65806dc7c7be9c9c7a937f08a10247864b0ee36d2a4f6f4dcb">NRF_SPIM_CSN_POL_LOW</a> = SPIM_CSNPOL_CSNPOL_LOW
, <br />
&#160;&#160;<a class="el" href="group__nrf__spim__hal.html#gga69909d4302a3e9c65806dc7c7be9c9c7a4183e29df7afc1b879f5e3b9583fa6b8">NRF_SPIM_CSN_POL_HIGH</a> = SPIM_CSNPOL_CSNPOL_HIGH
<br />
 }</td></tr>
<tr class="memdesc:ga69909d4302a3e9c65806dc7c7be9c9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CSN pin polarity.  <a href="group__nrf__spim__hal.html#ga69909d4302a3e9c65806dc7c7be9c9c7">More...</a><br /></td></tr>
<tr class="separator:ga69909d4302a3e9c65806dc7c7be9c9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9e52a7c6afa466c4c2d494e87206898f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga9e52a7c6afa466c4c2d494e87206898f">nrf_spim_task_trigger</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a> task)</td></tr>
<tr class="memdesc:ga9e52a7c6afa466c4c2d494e87206898f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for activating the specified SPIM task.  <br /></td></tr>
<tr class="separator:ga9e52a7c6afa466c4c2d494e87206898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9e3819ecafa986a3e7af05ca46b40a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga4a9e3819ecafa986a3e7af05ca46b40a">nrf_spim_task_address_get</a> (NRF_SPIM_Type const *p_reg, <a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a> task)</td></tr>
<tr class="memdesc:ga4a9e3819ecafa986a3e7af05ca46b40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified SPIM task register.  <br /></td></tr>
<tr class="separator:ga4a9e3819ecafa986a3e7af05ca46b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfadb80c0d980545acb217c57abc88a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gacdfadb80c0d980545acb217c57abc88a">nrf_spim_event_clear</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> event)</td></tr>
<tr class="memdesc:gacdfadb80c0d980545acb217c57abc88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the specified SPIM event.  <br /></td></tr>
<tr class="separator:gacdfadb80c0d980545acb217c57abc88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe158267c1fe407bd2f84919b2a337b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaebe158267c1fe407bd2f84919b2a337b">nrf_spim_event_check</a> (NRF_SPIM_Type const *p_reg, <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> event)</td></tr>
<tr class="memdesc:gaebe158267c1fe407bd2f84919b2a337b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the SPIM event.  <br /></td></tr>
<tr class="separator:gaebe158267c1fe407bd2f84919b2a337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e020ebb846d4a8f9cbbb2e94234ba3"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga24e020ebb846d4a8f9cbbb2e94234ba3">nrf_spim_event_address_get</a> (NRF_SPIM_Type const *p_reg, <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> event)</td></tr>
<tr class="memdesc:ga24e020ebb846d4a8f9cbbb2e94234ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified SPIM event register.  <br /></td></tr>
<tr class="separator:ga24e020ebb846d4a8f9cbbb2e94234ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707662c0db21ffac917ff9c6506d07f8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga707662c0db21ffac917ff9c6506d07f8">nrf_spim_shorts_enable</a> (NRF_SPIM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga707662c0db21ffac917ff9c6506d07f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the specified shortcuts.  <br /></td></tr>
<tr class="separator:ga707662c0db21ffac917ff9c6506d07f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca728bc9c609f43da7ec0877a9a9c6b2"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaca728bc9c609f43da7ec0877a9a9c6b2">nrf_spim_shorts_disable</a> (NRF_SPIM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gaca728bc9c609f43da7ec0877a9a9c6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the specified shortcuts.  <br /></td></tr>
<tr class="separator:gaca728bc9c609f43da7ec0877a9a9c6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f345fcbb0a4cb4ed2ad7ae49da86b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga230f345fcbb0a4cb4ed2ad7ae49da86b">nrf_spim_shorts_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga230f345fcbb0a4cb4ed2ad7ae49da86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the shortcut setting.  <br /></td></tr>
<tr class="separator:ga230f345fcbb0a4cb4ed2ad7ae49da86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1f16e4bd513c2e6a0f4b502f2cfe1c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga2d1f16e4bd513c2e6a0f4b502f2cfe1c">nrf_spim_int_enable</a> (NRF_SPIM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga2d1f16e4bd513c2e6a0f4b502f2cfe1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the specified interrupts.  <br /></td></tr>
<tr class="separator:ga2d1f16e4bd513c2e6a0f4b502f2cfe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26449809b37227511a1faf6233eeb71f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga26449809b37227511a1faf6233eeb71f">nrf_spim_int_disable</a> (NRF_SPIM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga26449809b37227511a1faf6233eeb71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the specified interrupts.  <br /></td></tr>
<tr class="separator:ga26449809b37227511a1faf6233eeb71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe12634c5609d63fbc3820c44c29b430"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gafe12634c5609d63fbc3820c44c29b430">nrf_spim_int_enable_check</a> (NRF_SPIM_Type const *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gafe12634c5609d63fbc3820c44c29b430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified interrupts are enabled.  <br /></td></tr>
<tr class="separator:gafe12634c5609d63fbc3820c44c29b430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79eecd772cb0b0c4faedcddf87e7e72e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga79eecd772cb0b0c4faedcddf87e7e72e">nrf_spim_prescaler_set</a> (NRF_SPIM_Type *p_reg, uint32_t prescaler)</td></tr>
<tr class="memdesc:ga79eecd772cb0b0c4faedcddf87e7e72e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the prescaler value.  <br /></td></tr>
<tr class="separator:ga79eecd772cb0b0c4faedcddf87e7e72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7dbafe298b763cb978a9d0cc21e18"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga4ce7dbafe298b763cb978a9d0cc21e18">nrf_spim_prescaler_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga4ce7dbafe298b763cb978a9d0cc21e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the prescaler value.  <br /></td></tr>
<tr class="separator:ga4ce7dbafe298b763cb978a9d0cc21e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6fb6e25713c9c18f91c07a5c4a39425"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gad6fb6e25713c9c18f91c07a5c4a39425">nrf_spim_subscribe_set</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a> task, uint8_t channel)</td></tr>
<tr class="memdesc:gad6fb6e25713c9c18f91c07a5c4a39425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the subscribe configuration for a given SPIM task.  <br /></td></tr>
<tr class="separator:gad6fb6e25713c9c18f91c07a5c4a39425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa800f166325ce4b749fdb8d6e276eb"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gadaa800f166325ce4b749fdb8d6e276eb">nrf_spim_subscribe_clear</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a> task)</td></tr>
<tr class="memdesc:gadaa800f166325ce4b749fdb8d6e276eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the subscribe configuration for a given SPIM task.  <br /></td></tr>
<tr class="separator:gadaa800f166325ce4b749fdb8d6e276eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85022dc74e20435979e08102e5bdf163"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga85022dc74e20435979e08102e5bdf163">nrf_spim_publish_set</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> event, uint8_t channel)</td></tr>
<tr class="memdesc:ga85022dc74e20435979e08102e5bdf163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the publish configuration for a given SPIM event.  <br /></td></tr>
<tr class="separator:ga85022dc74e20435979e08102e5bdf163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6fb6223b0a3d87820c65fafd6a386b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaba6fb6223b0a3d87820c65fafd6a386b">nrf_spim_publish_clear</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a> event)</td></tr>
<tr class="memdesc:gaba6fb6223b0a3d87820c65fafd6a386b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the publish configuration for a given SPIM event.  <br /></td></tr>
<tr class="separator:gaba6fb6223b0a3d87820c65fafd6a386b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb8736598b8d189faa547b1656d482e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaeeb8736598b8d189faa547b1656d482e">nrf_spim_enable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:gaeeb8736598b8d189faa547b1656d482e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the SPIM peripheral.  <br /></td></tr>
<tr class="separator:gaeeb8736598b8d189faa547b1656d482e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0911efd55fdbc077c37d4622c7dc3dc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gab0911efd55fdbc077c37d4622c7dc3dc">nrf_spim_disable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:gab0911efd55fdbc077c37d4622c7dc3dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the SPIM peripheral.  <br /></td></tr>
<tr class="separator:gab0911efd55fdbc077c37d4622c7dc3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1384aadf6e3556812e664a88824adb60"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga1384aadf6e3556812e664a88824adb60">nrf_spim_enable_check</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga1384aadf6e3556812e664a88824adb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the SPIM peripheral is enabled.  <br /></td></tr>
<tr class="separator:ga1384aadf6e3556812e664a88824adb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a84520c7baba19ea26a494bd4c4ea16"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga7a84520c7baba19ea26a494bd4c4ea16">nrf_spim_pins_set</a> (NRF_SPIM_Type *p_reg, uint32_t sck_pin, uint32_t mosi_pin, uint32_t miso_pin)</td></tr>
<tr class="memdesc:ga7a84520c7baba19ea26a494bd4c4ea16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring SPIM pins.  <br /></td></tr>
<tr class="separator:ga7a84520c7baba19ea26a494bd4c4ea16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b911843ae1a2dc62f894580cf3756b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaa0b911843ae1a2dc62f894580cf3756b">nrf_spim_sck_pin_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:gaa0b911843ae1a2dc62f894580cf3756b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the SCK pin selection.  <br /></td></tr>
<tr class="separator:gaa0b911843ae1a2dc62f894580cf3756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7">nrf_spim_mosi_pin_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the MOSI pin selection.  <br /></td></tr>
<tr class="separator:ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1551251bf0c13f179b343e1f9b624459"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga1551251bf0c13f179b343e1f9b624459">nrf_spim_miso_pin_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga1551251bf0c13f179b343e1f9b624459"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the MISO pin selection.  <br /></td></tr>
<tr class="separator:ga1551251bf0c13f179b343e1f9b624459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c17d197d4e59c45c02620352167fd4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga39c17d197d4e59c45c02620352167fd4">nrf_spim_csn_configure</a> (NRF_SPIM_Type *p_reg, uint32_t pin, <a class="el" href="group__nrf__spim__hal.html#ga69909d4302a3e9c65806dc7c7be9c9c7">nrf_spim_csn_pol_t</a> polarity, uint32_t duration)</td></tr>
<tr class="memdesc:ga39c17d197d4e59c45c02620352167fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the SPIM hardware CSN pin.  <br /></td></tr>
<tr class="separator:ga39c17d197d4e59c45c02620352167fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa864eb77c4299cb0eb444401674121"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga0fa864eb77c4299cb0eb444401674121">nrf_spim_csn_pin_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga0fa864eb77c4299cb0eb444401674121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the CSN pin selection.  <br /></td></tr>
<tr class="separator:ga0fa864eb77c4299cb0eb444401674121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f2491ddcbd092b71ebac239d9929a3"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga75f2491ddcbd092b71ebac239d9929a3">nrf_spim_dcx_pin_set</a> (NRF_SPIM_Type *p_reg, uint32_t dcx_pin)</td></tr>
<tr class="memdesc:ga75f2491ddcbd092b71ebac239d9929a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the SPIM DCX pin.  <br /></td></tr>
<tr class="separator:ga75f2491ddcbd092b71ebac239d9929a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee73ba7b9a8109edb841923c356aca2"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga2ee73ba7b9a8109edb841923c356aca2">nrf_spim_dcx_pin_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga2ee73ba7b9a8109edb841923c356aca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the DCX pin selection.  <br /></td></tr>
<tr class="separator:ga2ee73ba7b9a8109edb841923c356aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7991c2826771ef33daab7f19e4d95d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga9d7991c2826771ef33daab7f19e4d95d">nrf_spim_dcx_cnt_set</a> (NRF_SPIM_Type *p_reg, uint32_t count)</td></tr>
<tr class="memdesc:ga9d7991c2826771ef33daab7f19e4d95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the number of command bytes.  <br /></td></tr>
<tr class="separator:ga9d7991c2826771ef33daab7f19e4d95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3004d57ece479bf8ff51719706b4d1f9"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga3004d57ece479bf8ff51719706b4d1f9">nrf_spim_iftiming_set</a> (NRF_SPIM_Type *p_reg, uint32_t rxdelay)</td></tr>
<tr class="memdesc:ga3004d57ece479bf8ff51719706b4d1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the extended SPIM interface.  <br /></td></tr>
<tr class="separator:ga3004d57ece479bf8ff51719706b4d1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba056a74bc686de26adda489f78cf171"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaba056a74bc686de26adda489f78cf171">nrf_spim_stallstat_rx_clear</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:gaba056a74bc686de26adda489f78cf171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing stall status for RX EasyDMA RAM accesses.  <br /></td></tr>
<tr class="separator:gaba056a74bc686de26adda489f78cf171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d75ec23eefdb2ab6dcb7e8514d1df8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga35d75ec23eefdb2ab6dcb7e8514d1df8">nrf_spim_stallstat_rx_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga35d75ec23eefdb2ab6dcb7e8514d1df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting stall status for RX EasyDMA RAM accesses.  <br /></td></tr>
<tr class="separator:ga35d75ec23eefdb2ab6dcb7e8514d1df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b5d792be98180e79c35b68c623e817"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaa3b5d792be98180e79c35b68c623e817">nrf_spim_stallstat_tx_clear</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:gaa3b5d792be98180e79c35b68c623e817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing stall status for TX EasyDMA RAM accesses.  <br /></td></tr>
<tr class="separator:gaa3b5d792be98180e79c35b68c623e817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63ada40f97be3c9e76ba794561f6ab4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gac63ada40f97be3c9e76ba794561f6ab4">nrf_spim_stallstat_tx_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:gac63ada40f97be3c9e76ba794561f6ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting stall status for TX EasyDMA RAM accesses.  <br /></td></tr>
<tr class="separator:gac63ada40f97be3c9e76ba794561f6ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9207d0b744b7aa398141b2004d1aa381"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga9207d0b744b7aa398141b2004d1aa381">nrf_spim_frequency_set</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a> frequency)</td></tr>
<tr class="memdesc:ga9207d0b744b7aa398141b2004d1aa381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the SPI master data rate.  <br /></td></tr>
<tr class="separator:ga9207d0b744b7aa398141b2004d1aa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66092a33fb96049aafcd9cd7bc6a3fbc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga66092a33fb96049aafcd9cd7bc6a3fbc">nrf_spim_frequency_get</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga66092a33fb96049aafcd9cd7bc6a3fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the SPI master data rate.  <br /></td></tr>
<tr class="separator:ga66092a33fb96049aafcd9cd7bc6a3fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6294e8b452baa88e8533e8a1e3041ea"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaf6294e8b452baa88e8533e8a1e3041ea">nrf_spim_tx_buffer_set</a> (NRF_SPIM_Type *p_reg, uint8_t const *p_buffer, size_t length)</td></tr>
<tr class="memdesc:gaf6294e8b452baa88e8533e8a1e3041ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the transmit buffer.  <br /></td></tr>
<tr class="separator:gaf6294e8b452baa88e8533e8a1e3041ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924ca917786ef51dcf07cd0f0ccce1c6"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga924ca917786ef51dcf07cd0f0ccce1c6">nrf_spim_tx_amount_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga924ca917786ef51dcf07cd0f0ccce1c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting number of bytes transmitted in the last transaction.  <br /></td></tr>
<tr class="separator:ga924ca917786ef51dcf07cd0f0ccce1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76e46f7b09bb8fda5c351d41972d9fc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gac76e46f7b09bb8fda5c351d41972d9fc">nrf_spim_tx_maxcnt_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:gac76e46f7b09bb8fda5c351d41972d9fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting number of bytes to be transmitted in the next transaction.  <br /></td></tr>
<tr class="separator:gac76e46f7b09bb8fda5c351d41972d9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5557a6f5b0294fdd49ca950b1b3e15"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga8e5557a6f5b0294fdd49ca950b1b3e15">nrf_spim_rx_buffer_set</a> (NRF_SPIM_Type *p_reg, uint8_t *p_buffer, size_t length)</td></tr>
<tr class="memdesc:ga8e5557a6f5b0294fdd49ca950b1b3e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the receive buffer.  <br /></td></tr>
<tr class="separator:ga8e5557a6f5b0294fdd49ca950b1b3e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5f4696a9964dd9d0785368bd90d125"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gabb5f4696a9964dd9d0785368bd90d125">nrf_spim_rx_amount_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:gabb5f4696a9964dd9d0785368bd90d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting number of bytes received in the last transaction.  <br /></td></tr>
<tr class="separator:gabb5f4696a9964dd9d0785368bd90d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eceeed170a987436f97714573ebebfe"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga7eceeed170a987436f97714573ebebfe">nrf_spim_rx_maxcnt_get</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga7eceeed170a987436f97714573ebebfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting number of bytes to be received in the next transaction.  <br /></td></tr>
<tr class="separator:ga7eceeed170a987436f97714573ebebfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04cb0f3fce5a0c8eaf3993dbc348818a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga04cb0f3fce5a0c8eaf3993dbc348818a">nrf_spim_configure</a> (NRF_SPIM_Type *p_reg, <a class="el" href="group__nrf__spim__hal.html#gaf6ad2321f2fd4a896c097b5d4040ff94">nrf_spim_mode_t</a> spi_mode, <a class="el" href="group__nrf__spim__hal.html#ga37c6bc10f199291b31990254df1b7e21">nrf_spim_bit_order_t</a> spi_bit_order)</td></tr>
<tr class="memdesc:ga04cb0f3fce5a0c8eaf3993dbc348818a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the SPI configuration.  <br /></td></tr>
<tr class="separator:ga04cb0f3fce5a0c8eaf3993dbc348818a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeac3b0a862ff72358ceeb02edd22704"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gafeac3b0a862ff72358ceeb02edd22704">nrf_spim_orc_set</a> (NRF_SPIM_Type *p_reg, uint8_t orc)</td></tr>
<tr class="memdesc:gafeac3b0a862ff72358ceeb02edd22704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the over-read character.  <br /></td></tr>
<tr class="separator:gafeac3b0a862ff72358ceeb02edd22704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7357a796a2fdf9d2c4ae16a0350852c7"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga7357a796a2fdf9d2c4ae16a0350852c7">nrf_spim_tx_list_enable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga7357a796a2fdf9d2c4ae16a0350852c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the TX list feature.  <br /></td></tr>
<tr class="separator:ga7357a796a2fdf9d2c4ae16a0350852c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c0c83e5b18565861b24cc2f9b7b405"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga72c0c83e5b18565861b24cc2f9b7b405">nrf_spim_tx_list_disable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga72c0c83e5b18565861b24cc2f9b7b405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the TX list feature.  <br /></td></tr>
<tr class="separator:ga72c0c83e5b18565861b24cc2f9b7b405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1352d05967bc99ec35c6a35653263caa"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga1352d05967bc99ec35c6a35653263caa">nrf_spim_rx_list_enable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga1352d05967bc99ec35c6a35653263caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the RX list feature.  <br /></td></tr>
<tr class="separator:ga1352d05967bc99ec35c6a35653263caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a825732a31c91886fc4915c73fe437f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga2a825732a31c91886fc4915c73fe437f">nrf_spim_rx_list_disable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga2a825732a31c91886fc4915c73fe437f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the RX list feature.  <br /></td></tr>
<tr class="separator:ga2a825732a31c91886fc4915c73fe437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3743c8659fc70ce914c2cb8fab44bfa9"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga3743c8659fc70ce914c2cb8fab44bfa9">nrf_spim_rx_pattern_match_enable_set</a> (NRF_SPIM_Type *p_reg, uint8_t index, bool enable)</td></tr>
<tr class="memdesc:ga3743c8659fc70ce914c2cb8fab44bfa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling individual pattern match filters.  <br /></td></tr>
<tr class="separator:ga3743c8659fc70ce914c2cb8fab44bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1bd8ded6444d29f9ccf5f5bec319c9e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gae1bd8ded6444d29f9ccf5f5bec319c9e">nrf_spim_rx_pattern_match_enable_check</a> (NRF_SPIM_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gae1bd8ded6444d29f9ccf5f5bec319c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified pattern match filter is enabled.  <br /></td></tr>
<tr class="separator:gae1bd8ded6444d29f9ccf5f5bec319c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5cfcbb5e4b523ea0419a099eb1524e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gadd5cfcbb5e4b523ea0419a099eb1524e">nrf_spim_rx_pattern_match_one_shot_enable</a> (NRF_SPIM_Type *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gadd5cfcbb5e4b523ea0419a099eb1524e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling one-shot operation for the specified match filter.  <br /></td></tr>
<tr class="separator:gadd5cfcbb5e4b523ea0419a099eb1524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cc50e322ee0cbb77f1fa983b094b07"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga26cc50e322ee0cbb77f1fa983b094b07">nrf_spim_rx_pattern_match_one_shot_disable</a> (NRF_SPIM_Type *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:ga26cc50e322ee0cbb77f1fa983b094b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling one-shot operation for the specified match filter.  <br /></td></tr>
<tr class="separator:ga26cc50e322ee0cbb77f1fa983b094b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8746783116cce64872b1d25f4d9a5d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gaac8746783116cce64872b1d25f4d9a5d">nrf_spim_rx_pattern_match_one_shot_check</a> (NRF_SPIM_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gaac8746783116cce64872b1d25f4d9a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if specified pattern match filter is configured as one-shot.  <br /></td></tr>
<tr class="separator:gaac8746783116cce64872b1d25f4d9a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f644bca032ebb67882ba3c2daf70395"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga2f644bca032ebb67882ba3c2daf70395">nrf_spim_rx_pattern_match_candidate_set</a> (NRF_SPIM_Type *p_reg, uint8_t index, uint32_t pattern)</td></tr>
<tr class="memdesc:ga2f644bca032ebb67882ba3c2daf70395"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the pattern to be looked for by the specified match filter.  <br /></td></tr>
<tr class="separator:ga2f644bca032ebb67882ba3c2daf70395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea2f074d7418877d22b1887f2e1da93"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gabea2f074d7418877d22b1887f2e1da93">nrf_spim_rx_pattern_match_candidate_get</a> (NRF_SPIM_Type const *p_reg, uint8_t index)</td></tr>
<tr class="memdesc:gabea2f074d7418877d22b1887f2e1da93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the pattern that the specified match filter is looking for.  <br /></td></tr>
<tr class="separator:gabea2f074d7418877d22b1887f2e1da93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c907595d436e304d426d46e8bd6257"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gab3c907595d436e304d426d46e8bd6257">nrf_spim_rx_terminate_on_bus_error_enable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:gab3c907595d436e304d426d46e8bd6257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the termination of the RX transaction after detecting the BUSERROR event.  <br /></td></tr>
<tr class="separator:gab3c907595d436e304d426d46e8bd6257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d87335b0601f1a32dbdc90d81b3af5a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga0d87335b0601f1a32dbdc90d81b3af5a">nrf_spim_rx_terminate_on_bus_error_disable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga0d87335b0601f1a32dbdc90d81b3af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the termination of the RX transaction after detecting the BUSERROR event.  <br /></td></tr>
<tr class="separator:ga0d87335b0601f1a32dbdc90d81b3af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056088d0fa548f6fd158ad0f99c672f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#gae056088d0fa548f6fd158ad0f99c672f">nrf_spim_rx_terminate_on_bus_error_check</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:gae056088d0fa548f6fd158ad0f99c672f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if RX transaction termination after detecting the BUSERROR event is enabled.  <br /></td></tr>
<tr class="separator:gae056088d0fa548f6fd158ad0f99c672f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c13534b0ba4b532f3cbaff8835bc018"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga0c13534b0ba4b532f3cbaff8835bc018">nrf_spim_tx_terminate_on_bus_error_enable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga0c13534b0ba4b532f3cbaff8835bc018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the termination of the TX transaction after detecting the BUSERROR event.  <br /></td></tr>
<tr class="separator:ga0c13534b0ba4b532f3cbaff8835bc018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f87df8e8d9db46678947bfa714dfba0"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga4f87df8e8d9db46678947bfa714dfba0">nrf_spim_tx_terminate_on_bus_error_disable</a> (NRF_SPIM_Type *p_reg)</td></tr>
<tr class="memdesc:ga4f87df8e8d9db46678947bfa714dfba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the termination of the TX transaction after detecting the BUSERROR event.  <br /></td></tr>
<tr class="separator:ga4f87df8e8d9db46678947bfa714dfba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0b4df867b8cdf9c3217568be4f672f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__spim__hal.html#ga5a0b4df867b8cdf9c3217568be4f672f">nrf_spim_tx_terminate_on_bus_error_check</a> (NRF_SPIM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga5a0b4df867b8cdf9c3217568be4f672f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if TX transaction termination after detecting the BUSERROR event is enabled.  <br /></td></tr>
<tr class="separator:ga5a0b4df867b8cdf9c3217568be4f672f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware access layer for managing the SPIM peripheral. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga12099b84c235e36086a62c120246d2f9" name="ga12099b84c235e36086a62c120246d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12099b84c235e36086a62c120246d2f9">&#9670;&#160;</a></span>NRF_SPIM_BASE_FREQUENCY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_BASE_FREQUENCY_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    ((<a class="code hl_define" href="group__nrf__spim__hal.html#gae0d1ac3d6264580f59e9a68ccb42effd">NRF_SPIM_IS_320MHZ_SPIM</a>(p_reg)) ? (<a class="code hl_define" href="group__nrf__spim__hal.html#ga7e3b31e0aa1f14c4f825a7d15b196832">NRF_SPIM_BASE_FREQUENCY_320MHZ</a>) : \</div>
<div class="line">    ((<a class="code hl_define" href="group__nrf__spim__hal.html#gac4ded32fcdd2f8338e334fc6017ab226">NRF_SPIM_IS_192MHZ_SPIM</a>(p_reg)) ? (<a class="code hl_define" href="group__nrf__spim__hal.html#ga473acc3148a9b0d08909fc3229a6883d">NRF_SPIM_BASE_FREQUENCY_192MHZ</a>) : \</div>
<div class="line">    ((<a class="code hl_define" href="group__nrf__spim__hal.html#ga609ee7781d77d54652da2c09e195632f">NRF_SPIM_IS_128MHZ_SPIM</a>(p_reg)) ? (<a class="code hl_define" href="group__nrf__spim__hal.html#ga6537c9d5a70d18da839b1425fc743bfb">NRF_SPIM_BASE_FREQUENCY_128MHZ</a>) : \</div>
<div class="line">    ((<a class="code hl_define" href="group__nrf__spim__hal.html#ga4ed73425698ce76efef422a2530b1874">NRF_SPIM_IS_64MHZ_SPIM</a>(p_reg))  ? (<a class="code hl_define" href="group__nrf__spim__hal.html#ga9419731abc37a0be81f79d8e288c3458">NRF_SPIM_BASE_FREQUENCY_64MHZ</a>) :  \</div>
<div class="line">    ((<a class="code hl_define" href="group__nrf__spim__hal.html#ga34497fc51ca708ad7dd83db96f6125a9">NRF_SPIM_IS_32MHZ_SPIM</a>(p_reg))  ? (<a class="code hl_define" href="group__nrf__spim__hal.html#ga23b0a8b0b5ce2acfd3b1011a9c60af4f">NRF_SPIM_BASE_FREQUENCY_32MHZ</a>) :  \</div>
<div class="line">    (<a class="code hl_define" href="group__nrf__spim__hal.html#gac3688a22f06a5ea5a3129041296edc9c">NRF_SPIM_BASE_FREQUENCY_16MHZ</a>))))))</div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga23b0a8b0b5ce2acfd3b1011a9c60af4f"><div class="ttname"><a href="group__nrf__spim__hal.html#ga23b0a8b0b5ce2acfd3b1011a9c60af4f">NRF_SPIM_BASE_FREQUENCY_32MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_32MHZ</div><div class="ttdoc">Base frequency value 32 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:251</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga34497fc51ca708ad7dd83db96f6125a9"><div class="ttname"><a href="group__nrf__spim__hal.html#ga34497fc51ca708ad7dd83db96f6125a9">NRF_SPIM_IS_32MHZ_SPIM</a></div><div class="ttdeci">#define NRF_SPIM_IS_32MHZ_SPIM(p_reg)</div><div class="ttdoc">Macro for checking whether the base frequency for the specified SPIM instance is 32 MHz.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:286</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga473acc3148a9b0d08909fc3229a6883d"><div class="ttname"><a href="group__nrf__spim__hal.html#ga473acc3148a9b0d08909fc3229a6883d">NRF_SPIM_BASE_FREQUENCY_192MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_192MHZ</div><div class="ttdoc">Base frequency value 192 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:242</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga4ed73425698ce76efef422a2530b1874"><div class="ttname"><a href="group__nrf__spim__hal.html#ga4ed73425698ce76efef422a2530b1874">NRF_SPIM_IS_64MHZ_SPIM</a></div><div class="ttdeci">#define NRF_SPIM_IS_64MHZ_SPIM(p_reg)</div><div class="ttdoc">Macro for checking whether the base frequency for the specified SPIM instance is 64 MHz.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:278</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga609ee7781d77d54652da2c09e195632f"><div class="ttname"><a href="group__nrf__spim__hal.html#ga609ee7781d77d54652da2c09e195632f">NRF_SPIM_IS_128MHZ_SPIM</a></div><div class="ttdeci">#define NRF_SPIM_IS_128MHZ_SPIM(p_reg)</div><div class="ttdoc">Macro for checking whether the base frequency for the specified SPIM instance is 128 MHz.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:270</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga6537c9d5a70d18da839b1425fc743bfb"><div class="ttname"><a href="group__nrf__spim__hal.html#ga6537c9d5a70d18da839b1425fc743bfb">NRF_SPIM_BASE_FREQUENCY_128MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_128MHZ</div><div class="ttdoc">Base frequency value 128 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:245</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga7e3b31e0aa1f14c4f825a7d15b196832"><div class="ttname"><a href="group__nrf__spim__hal.html#ga7e3b31e0aa1f14c4f825a7d15b196832">NRF_SPIM_BASE_FREQUENCY_320MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_320MHZ</div><div class="ttdoc">Base frequency value 320 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:239</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga9419731abc37a0be81f79d8e288c3458"><div class="ttname"><a href="group__nrf__spim__hal.html#ga9419731abc37a0be81f79d8e288c3458">NRF_SPIM_BASE_FREQUENCY_64MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_64MHZ</div><div class="ttdoc">Base frequency value 64 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:248</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gac3688a22f06a5ea5a3129041296edc9c"><div class="ttname"><a href="group__nrf__spim__hal.html#gac3688a22f06a5ea5a3129041296edc9c">NRF_SPIM_BASE_FREQUENCY_16MHZ</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_16MHZ</div><div class="ttdoc">Base frequency value 16 MHz for SPIM.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:254</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gac4ded32fcdd2f8338e334fc6017ab226"><div class="ttname"><a href="group__nrf__spim__hal.html#gac4ded32fcdd2f8338e334fc6017ab226">NRF_SPIM_IS_192MHZ_SPIM</a></div><div class="ttdeci">#define NRF_SPIM_IS_192MHZ_SPIM(p_reg)</div><div class="ttdoc">Macro for checking whether the base frequency for the specified SPIM instance is 192 MHz.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:265</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gae0d1ac3d6264580f59e9a68ccb42effd"><div class="ttname"><a href="group__nrf__spim__hal.html#gae0d1ac3d6264580f59e9a68ccb42effd">NRF_SPIM_IS_320MHZ_SPIM</a></div><div class="ttdeci">#define NRF_SPIM_IS_320MHZ_SPIM(p_reg)</div><div class="ttdoc">Macro for checking whether the base frequency for the specified SPIM instance is 320 MHz.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:258</div></div>
</div><!-- fragment -->
<p>Macro for getting base frequency value in Hz for the specified SPIM instance. </p>

</div>
</div>
<a id="gaec072f07fdb0e485dcafdbbf6805dfe8" name="gaec072f07fdb0e485dcafdbbf6805dfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec072f07fdb0e485dcafdbbf6805dfe8">&#9670;&#160;</a></span>NRF_SPIM_FREQUENCY_STATIC_CHECK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_FREQUENCY_STATIC_CHECK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">frequency&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code hl_define" href="group__nrfx__glue.html#gab3edd9fe23f460c77b83defb81fc4983">NRFX_STATIC_ASSERT</a>(                                                                                      \</div>
<div class="line">    <a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrf__spim__hal.html#ga651e480b9fd1175e371dd34fd72dbba8">NRF_SPIM_HAS_PRESCALER</a>,                                                                 \</div>
<div class="line">        ((<a class="code hl_define" href="group__nrf__spim__hal.html#ga12099b84c235e36086a62c120246d2f9">NRF_SPIM_BASE_FREQUENCY_GET</a>(p_reg) % (uint32_t)frequency == 0) &amp;&amp;                                  \</div>
<div class="line">        (<a class="code hl_define" href="group__nrfx__common.html#ga8442c06f3943789856920c4bbec6b586">NRFX_IS_EVEN</a>(<a class="code hl_define" href="group__nrf__spim__hal.html#ga1cb57648ccc0c91d78e76e6b3314f738">NRF_SPIM_PRESCALER_CALCULATE</a>(p_reg, (uint32_t)frequency))) &amp;&amp;                          \</div>
<div class="line">        (<a class="code hl_define" href="group__nrf__spim__hal.html#ga1cb57648ccc0c91d78e76e6b3314f738">NRF_SPIM_PRESCALER_CALCULATE</a>(p_reg, (uint32_t)frequency) &gt;= (<a class="code hl_define" href="group__nrf__spim__hal.html#gab1095ea70725e12cf869d8e04d5f75dd">NRF_SPIM_PRESCALER_MIN_GET</a>(p_reg))) &amp;&amp; \</div>
<div class="line">        (<a class="code hl_define" href="group__nrf__spim__hal.html#ga1cb57648ccc0c91d78e76e6b3314f738">NRF_SPIM_PRESCALER_CALCULATE</a>(p_reg, (uint32_t)frequency) &lt;= (<a class="code hl_define" href="group__nrf__spim__hal.html#gaafb34961cb61b6fb92c7a1ccc6133684">NRF_SPIM_PRESCALER_MAX_GET</a>(p_reg))))   \</div>
<div class="line">        ,                                                                                                    \</div>
<div class="line">        (((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga3528e3108745eba098ef97d545b454cc">NRFX_KHZ_TO_HZ</a>(125)) ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga3528e3108745eba098ef97d545b454cc">NRFX_KHZ_TO_HZ</a>(250)) ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga3528e3108745eba098ef97d545b454cc">NRFX_KHZ_TO_HZ</a>(500)) ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(1))   ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(2))   ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(4))   ||                                           \</div>
<div class="line">         ((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(8))   ||                                           \</div>
<div class="line">         (((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(16)) &amp;&amp; (<a class="code hl_define" href="group__nrf__spim__hal.html#gadd69c3afe654abbb5f230287df2d309b">NRF_SPIM_HAS_16_MHZ_FREQ</a>)) ||            \</div>
<div class="line">         (((uint32_t)frequency == (uint32_t)<a class="code hl_define" href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a>(32)) &amp;&amp; (<a class="code hl_define" href="group__nrf__spim__hal.html#ga50a27799325f678f260e224e54fed0fa">NRF_SPIM_HAS_32_MHZ_FREQ</a>)))))</div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga12099b84c235e36086a62c120246d2f9"><div class="ttname"><a href="group__nrf__spim__hal.html#ga12099b84c235e36086a62c120246d2f9">NRF_SPIM_BASE_FREQUENCY_GET</a></div><div class="ttdeci">#define NRF_SPIM_BASE_FREQUENCY_GET(p_reg)</div><div class="ttdoc">Macro for getting base frequency value in Hz for the specified SPIM instance.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:290</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga1cb57648ccc0c91d78e76e6b3314f738"><div class="ttname"><a href="group__nrf__spim__hal.html#ga1cb57648ccc0c91d78e76e6b3314f738">NRF_SPIM_PRESCALER_CALCULATE</a></div><div class="ttdeci">#define NRF_SPIM_PRESCALER_CALCULATE(p_reg, frequency)</div><div class="ttdoc">Macro for computing prescaler value for a given SPIM instance and desired frequency.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:326</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga50a27799325f678f260e224e54fed0fa"><div class="ttname"><a href="group__nrf__spim__hal.html#ga50a27799325f678f260e224e54fed0fa">NRF_SPIM_HAS_32_MHZ_FREQ</a></div><div class="ttdeci">#define NRF_SPIM_HAS_32_MHZ_FREQ</div><div class="ttdoc">Symbol indicating whether 32 MHz clock frequency is available.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:92</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_ga651e480b9fd1175e371dd34fd72dbba8"><div class="ttname"><a href="group__nrf__spim__hal.html#ga651e480b9fd1175e371dd34fd72dbba8">NRF_SPIM_HAS_PRESCALER</a></div><div class="ttdeci">#define NRF_SPIM_HAS_PRESCALER</div><div class="ttdoc">Symbol indicating whether prescaler is used.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:106</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gaafb34961cb61b6fb92c7a1ccc6133684"><div class="ttname"><a href="group__nrf__spim__hal.html#gaafb34961cb61b6fb92c7a1ccc6133684">NRF_SPIM_PRESCALER_MAX_GET</a></div><div class="ttdeci">#define NRF_SPIM_PRESCALER_MAX_GET(p_reg)</div><div class="ttdoc">Macro for getting the maximum value of PRESCALER register.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:304</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gab1095ea70725e12cf869d8e04d5f75dd"><div class="ttname"><a href="group__nrf__spim__hal.html#gab1095ea70725e12cf869d8e04d5f75dd">NRF_SPIM_PRESCALER_MIN_GET</a></div><div class="ttdeci">#define NRF_SPIM_PRESCALER_MIN_GET(p_reg)</div><div class="ttdoc">Macro for getting the minimum value of PRESCALER register.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:313</div></div>
<div class="ttc" id="agroup__nrf__spim__hal_html_gadd69c3afe654abbb5f230287df2d309b"><div class="ttname"><a href="group__nrf__spim__hal.html#gadd69c3afe654abbb5f230287df2d309b">NRF_SPIM_HAS_16_MHZ_FREQ</a></div><div class="ttdeci">#define NRF_SPIM_HAS_16_MHZ_FREQ</div><div class="ttdoc">Symbol indicating whether 16 MHz clock frequency is available.</div><div class="ttdef"><b>Definition:</b> nrf_spim.h:85</div></div>
<div class="ttc" id="agroup__nrfx__common_html_ga30e3c68cc0831c3bd64574a0a64439cc"><div class="ttname"><a href="group__nrfx__common.html#ga30e3c68cc0831c3bd64574a0a64439cc">NRFX_MHZ_TO_HZ</a></div><div class="ttdeci">#define NRFX_MHZ_TO_HZ(freq)</div><div class="ttdoc">Macro for converting frequency in MHz to Hz.</div><div class="ttdef"><b>Definition:</b> nrfx_common.h:570</div></div>
<div class="ttc" id="agroup__nrfx__common_html_ga3528e3108745eba098ef97d545b454cc"><div class="ttname"><a href="group__nrfx__common.html#ga3528e3108745eba098ef97d545b454cc">NRFX_KHZ_TO_HZ</a></div><div class="ttdeci">#define NRFX_KHZ_TO_HZ(freq)</div><div class="ttdoc">Macro for converting frequency in kHz to Hz.</div><div class="ttdef"><b>Definition:</b> nrfx_common.h:561</div></div>
<div class="ttc" id="agroup__nrfx__common_html_ga8442c06f3943789856920c4bbec6b586"><div class="ttname"><a href="group__nrfx__common.html#ga8442c06f3943789856920c4bbec6b586">NRFX_IS_EVEN</a></div><div class="ttdeci">#define NRFX_IS_EVEN(val)</div><div class="ttdoc">Macro for checking whether a given number is even.</div><div class="ttdef"><b>Definition:</b> nrfx_common.h:487</div></div>
<div class="ttc" id="agroup__nrfx__glue_html_gab3edd9fe23f460c77b83defb81fc4983"><div class="ttname"><a href="group__nrfx__glue.html#gab3edd9fe23f460c77b83defb81fc4983">NRFX_STATIC_ASSERT</a></div><div class="ttdeci">#define NRFX_STATIC_ASSERT(expression)</div><div class="ttdoc">Macro for placing a compile time assertion.</div><div class="ttdef"><b>Definition:</b> nrfx_glue.h:74</div></div>
<div class="ttc" id="agroup__nrfx__utils_html_ga3759226de0d998545425ded334168058"><div class="ttname"><a href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a></div><div class="ttdeci">#define NRFX_COND_CODE_1(_flag, _if_1_code, _else_code)</div><div class="ttdoc">Macro for inserting code depending on whether _flag exists and expands to 1 or not.</div><div class="ttdef"><b>Definition:</b> nrfx_utils.h:89</div></div>
</div><!-- fragment -->
<p>Macro for checking whether specified frequency can be achieved for a given SPIM instance. </p>
<dl class="section note"><dt>Note</dt><dd>This macro uses a compile-time assertion.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">frequency</td><td>Desired frequency value in Hz. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf4e8372d6c5a7a48e5dcb1e4181f271e" name="gaf4e8372d6c5a7a48e5dcb1e4181f271e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4e8372d6c5a7a48e5dcb1e4181f271e">&#9670;&#160;</a></span>NRF_SPIM_INST_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_INST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__nrfx__utils.html#ga5ea61d0994f6fb1ab5ed59d44f6a7ce9">NRFX_CONCAT</a>(NRF_, SPIM, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro getting pointer to the structure of registers of the SPIM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">idx</td><td>SPIM instance index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the structure of registers of the SPIM peripheral. </dd></dl>

</div>
</div>
<a id="ga609ee7781d77d54652da2c09e195632f" name="ga609ee7781d77d54652da2c09e195632f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga609ee7781d77d54652da2c09e195632f">&#9670;&#160;</a></span>NRF_SPIM_IS_128MHZ_SPIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_IS_128MHZ_SPIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrfx__utils.html#ga238278032464c932dc46946bedd44473">NRFX_IS_ENABLED</a>(NRF_CPU_FREQ_IS_128MHZ),                             \</div>
<div class="line">        (<a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrfx__common.html#ga9cc7f9da377228c1f0b191bd660577af">NRFX_INSTANCE_PRESENT</a>(SPIM00), (p_reg == NRF_SPIM00), (<span class="keyword">false</span>))), \</div>
<div class="line">        (<span class="keyword">false</span>)))</div>
<div class="ttc" id="agroup__nrfx__common_html_ga9cc7f9da377228c1f0b191bd660577af"><div class="ttname"><a href="group__nrfx__common.html#ga9cc7f9da377228c1f0b191bd660577af">NRFX_INSTANCE_PRESENT</a></div><div class="ttdeci">#define NRFX_INSTANCE_PRESENT(_inst)</div><div class="ttdoc">Macro for checking if given peripheral instance is present on the target.</div><div class="ttdef"><b>Definition:</b> nrfx_common.h:388</div></div>
<div class="ttc" id="agroup__nrfx__utils_html_ga238278032464c932dc46946bedd44473"><div class="ttname"><a href="group__nrfx__utils.html#ga238278032464c932dc46946bedd44473">NRFX_IS_ENABLED</a></div><div class="ttdeci">#define NRFX_IS_ENABLED(config_macro)</div><div class="ttdoc">Macro for checking for macro definition in compiler-visible expressions.</div><div class="ttdef"><b>Definition:</b> nrfx_utils.h:131</div></div>
</div><!-- fragment -->
<p>Macro for checking whether the base frequency for the specified SPIM instance is 128 MHz. </p>

</div>
</div>
<a id="gae0d1ac3d6264580f59e9a68ccb42effd" name="gae0d1ac3d6264580f59e9a68ccb42effd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0d1ac3d6264580f59e9a68ccb42effd">&#9670;&#160;</a></span>NRF_SPIM_IS_320MHZ_SPIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_IS_320MHZ_SPIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrfx__common.html#ga9cc7f9da377228c1f0b191bd660577af">NRFX_INSTANCE_PRESENT</a>(SPIM120), (p_reg == NRF_SPIM120), (<span class="keyword">false</span>)) || \</div>
<div class="line">     NRFX_COND_CODE_1(<a class="code hl_define" href="group__nrfx__common.html#ga9cc7f9da377228c1f0b191bd660577af">NRFX_INSTANCE_PRESENT</a>(SPIM121), (p_reg == NRF_SPIM121), (<span class="keyword">false</span>)))</div>
</div><!-- fragment -->
<p>Macro for checking whether the base frequency for the specified SPIM instance is 320 MHz. </p>

</div>
</div>
<a id="ga4ed73425698ce76efef422a2530b1874" name="ga4ed73425698ce76efef422a2530b1874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ed73425698ce76efef422a2530b1874">&#9670;&#160;</a></span>NRF_SPIM_IS_64MHZ_SPIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_IS_64MHZ_SPIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrfx__utils.html#ga238278032464c932dc46946bedd44473">NRFX_IS_ENABLED</a>(NRF_CPU_FREQ_IS_64MHZ),                              \</div>
<div class="line">        (<a class="code hl_define" href="group__nrfx__utils.html#ga3759226de0d998545425ded334168058">NRFX_COND_CODE_1</a>(<a class="code hl_define" href="group__nrfx__common.html#ga9cc7f9da377228c1f0b191bd660577af">NRFX_INSTANCE_PRESENT</a>(SPIM00), (p_reg == NRF_SPIM00), (<span class="keyword">false</span>))), \</div>
<div class="line">        (<span class="keyword">false</span>)))</div>
</div><!-- fragment -->
<p>Macro for checking whether the base frequency for the specified SPIM instance is 64 MHz. </p>

</div>
</div>
<a id="ga1cb57648ccc0c91d78e76e6b3314f738" name="ga1cb57648ccc0c91d78e76e6b3314f738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb57648ccc0c91d78e76e6b3314f738">&#9670;&#160;</a></span>NRF_SPIM_PRESCALER_CALCULATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_PRESCALER_CALCULATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">frequency&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;        ((uint32_t)(<a class="el" href="group__nrf__spim__hal.html#ga12099b84c235e36086a62c120246d2f9">NRF_SPIM_BASE_FREQUENCY_GET</a>(p_reg)) / (uint32_t)(frequency))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro for computing prescaler value for a given SPIM instance and desired frequency. </p>
<dl class="section warning"><dt>Warning</dt><dd>Not every combination of base and desired frequency is supported. The <a class="el" href="group__nrf__spim__hal.html#gaec072f07fdb0e485dcafdbbf6805dfe8">NRF_SPIM_FREQUENCY_STATIC_CHECK</a> macro can be used to check if the desired frequency is supported.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">frequency</td><td>Desired frequency value in Hz. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaafb34961cb61b6fb92c7a1ccc6133684" name="gaafb34961cb61b6fb92c7a1ccc6133684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb34961cb61b6fb92c7a1ccc6133684">&#9670;&#160;</a></span>NRF_SPIM_PRESCALER_MAX_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_PRESCALER_MAX_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="group__nrfx__common.html#ga67de60e8d50b057ffcc75c9479fd0d1d">NRFX_FOREACH_ENABLED</a>(SPIM, _NRF_SPIM_PRESCALER_MAX_GET, (), (), p_reg) \</div>
<div class="line">     SPIM_PRESCALER_DIVISOR_Max)</div>
<div class="ttc" id="agroup__nrfx__common_html_ga67de60e8d50b057ffcc75c9479fd0d1d"><div class="ttname"><a href="group__nrfx__common.html#ga67de60e8d50b057ffcc75c9479fd0d1d">NRFX_FOREACH_ENABLED</a></div><div class="ttdeci">#define NRFX_FOREACH_ENABLED(periph_name, macro, sep, off_code,...)</div><div class="ttdoc">Macro for resolving provided user macro for enabled instances of a driver.</div><div class="ttdef"><b>Definition:</b> nrfx_common.h:243</div></div>
</div><!-- fragment -->
<p>Macro for getting the maximum value of PRESCALER register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab1095ea70725e12cf869d8e04d5f75dd" name="gab1095ea70725e12cf869d8e04d5f75dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1095ea70725e12cf869d8e04d5f75dd">&#9670;&#160;</a></span>NRF_SPIM_PRESCALER_MIN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_SPIM_PRESCALER_MIN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p_reg</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code hl_define" href="group__nrfx__common.html#ga67de60e8d50b057ffcc75c9479fd0d1d">NRFX_FOREACH_ENABLED</a>(SPIM, _NRF_SPIM_PRESCALER_MIN_GET, (), (), p_reg) \</div>
<div class="line">     SPIM_PRESCALER_DIVISOR_Min)</div>
</div><!-- fragment -->
<p>Macro for getting the minimum value of PRESCALER register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga37c6bc10f199291b31990254df1b7e21" name="ga37c6bc10f199291b31990254df1b7e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c6bc10f199291b31990254df1b7e21">&#9670;&#160;</a></span>nrf_spim_bit_order_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#ga37c6bc10f199291b31990254df1b7e21">nrf_spim_bit_order_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI bit orders. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga37c6bc10f199291b31990254df1b7e21a4e6b4f768edb02728f27c0dd8f7f749b" name="gga37c6bc10f199291b31990254df1b7e21a4e6b4f768edb02728f27c0dd8f7f749b"></a>NRF_SPIM_BIT_ORDER_MSB_FIRST&#160;</td><td class="fielddoc"><p>Most significant bit shifted out first. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37c6bc10f199291b31990254df1b7e21a8731e5300238a3db9896225f49e4e7bf" name="gga37c6bc10f199291b31990254df1b7e21a8731e5300238a3db9896225f49e4e7bf"></a>NRF_SPIM_BIT_ORDER_LSB_FIRST&#160;</td><td class="fielddoc"><p>Least significant bit shifted out first. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga69909d4302a3e9c65806dc7c7be9c9c7" name="ga69909d4302a3e9c65806dc7c7be9c9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69909d4302a3e9c65806dc7c7be9c9c7">&#9670;&#160;</a></span>nrf_spim_csn_pol_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#ga69909d4302a3e9c65806dc7c7be9c9c7">nrf_spim_csn_pol_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI CSN pin polarity. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga69909d4302a3e9c65806dc7c7be9c9c7a937f08a10247864b0ee36d2a4f6f4dcb" name="gga69909d4302a3e9c65806dc7c7be9c9c7a937f08a10247864b0ee36d2a4f6f4dcb"></a>NRF_SPIM_CSN_POL_LOW&#160;</td><td class="fielddoc"><p>Active low (idle state high). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga69909d4302a3e9c65806dc7c7be9c9c7a4183e29df7afc1b879f5e3b9583fa6b8" name="gga69909d4302a3e9c65806dc7c7be9c9c7a4183e29df7afc1b879f5e3b9583fa6b8"></a>NRF_SPIM_CSN_POL_HIGH&#160;</td><td class="fielddoc"><p>Active high (idle state low). </p>
</td></tr>
</table>

</div>
</div>
<a id="gad3a00dacc9f2c0ebeedddd88a2a03f6e" name="gad3a00dacc9f2c0ebeedddd88a2a03f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a00dacc9f2c0ebeedddd88a2a03f6e">&#9670;&#160;</a></span>nrf_spim_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIM events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea8c7b3599214eab130a5661a049bf0622" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea8c7b3599214eab130a5661a049bf0622"></a>NRF_SPIM_EVENT_STARTED&#160;</td><td class="fielddoc"><p>SPI transaction has started. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6de9fdf692c7a973adf9dd42a24013e7" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6de9fdf692c7a973adf9dd42a24013e7"></a>NRF_SPIM_EVENT_STOPPED&#160;</td><td class="fielddoc"><p>SPI transaction has stopped. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea68de147ef75dcc8a67816030ebb8b996" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea68de147ef75dcc8a67816030ebb8b996"></a>NRF_SPIM_EVENT_RXSTARTED&#160;</td><td class="fielddoc"><p>Receive sequence started. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea46a4305a3be71099cc9b978e21a5c741" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea46a4305a3be71099cc9b978e21a5c741"></a>NRF_SPIM_EVENT_RXBUSERROR&#160;</td><td class="fielddoc"><p>Memory bus error occurred during the RX transfer. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7c32f82002fda2747eacd39b874de819" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7c32f82002fda2747eacd39b874de819"></a>NRF_SPIM_EVENT_RXMATCH0&#160;</td><td class="fielddoc"><p>Pattern match for pattern 0 detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6eae4a26aaffeaa77dd59f3d1139a1d2890" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6eae4a26aaffeaa77dd59f3d1139a1d2890"></a>NRF_SPIM_EVENT_RXMATCH1&#160;</td><td class="fielddoc"><p>Pattern match for pattern 1 detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6b83045faf4a13d49280345e7f800ac3" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea6b83045faf4a13d49280345e7f800ac3"></a>NRF_SPIM_EVENT_RXMATCH2&#160;</td><td class="fielddoc"><p>Pattern match for pattern 2 detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ead053f92b1bf56d00238bfbb80075a63e" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ead053f92b1bf56d00238bfbb80075a63e"></a>NRF_SPIM_EVENT_RXMATCH3&#160;</td><td class="fielddoc"><p>Pattern match for pattern 3 detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea4cfbaeffe2dcdc3d7ecd32f784a744e0" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea4cfbaeffe2dcdc3d7ecd32f784a744e0"></a>NRF_SPIM_EVENT_TXSTARTED&#160;</td><td class="fielddoc"><p>Transmit sequence started. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7037eb18cb5c237e532f4c4f11d5e4c8" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea7037eb18cb5c237e532f4c4f11d5e4c8"></a>NRF_SPIM_EVENT_TXBUSERROR&#160;</td><td class="fielddoc"><p>Memory bus error occurred during the TX transfer. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6eaa83e64148f6cbfc56d19f809fd03081e" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6eaa83e64148f6cbfc56d19f809fd03081e"></a>NRF_SPIM_EVENT_ENDRX&#160;</td><td class="fielddoc"><p>End of RXD buffer reached. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea73d9f975cb5a43340c9907f9e1b25939" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea73d9f975cb5a43340c9907f9e1b25939"></a>NRF_SPIM_EVENT_ENDTX&#160;</td><td class="fielddoc"><p>End of TXD buffer reached. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea1e4f7c0bbf075459d38eb74a7c5e8664" name="ggad3a00dacc9f2c0ebeedddd88a2a03f6ea1e4f7c0bbf075459d38eb74a7c5e8664"></a>NRF_SPIM_EVENT_END&#160;</td><td class="fielddoc"><p>End of RXD buffer and TXD buffer reached. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5e37c3150ccd77887556edd6afbe3f65" name="ga5e37c3150ccd77887556edd6afbe3f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e37c3150ccd77887556edd6afbe3f65">&#9670;&#160;</a></span>nrf_spim_frequency_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI master data rates. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65aef136194470630f0cb2c2c2072ff89b9" name="gga5e37c3150ccd77887556edd6afbe3f65aef136194470630f0cb2c2c2072ff89b9"></a>NRF_SPIM_FREQ_125K&#160;</td><td class="fielddoc"><p>125 kbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65aee27fca7c870915a46aeb5f423bd7eed" name="gga5e37c3150ccd77887556edd6afbe3f65aee27fca7c870915a46aeb5f423bd7eed"></a>NRF_SPIM_FREQ_250K&#160;</td><td class="fielddoc"><p>250 kbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65a4af6087bed6df45564585bb543bdaef7" name="gga5e37c3150ccd77887556edd6afbe3f65a4af6087bed6df45564585bb543bdaef7"></a>NRF_SPIM_FREQ_500K&#160;</td><td class="fielddoc"><p>500 kbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65ab3e71da73de998653326af888acfdc17" name="gga5e37c3150ccd77887556edd6afbe3f65ab3e71da73de998653326af888acfdc17"></a>NRF_SPIM_FREQ_1M&#160;</td><td class="fielddoc"><p>1 Mbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65a0ac54797d254372986e1c8e85fc64a2c" name="gga5e37c3150ccd77887556edd6afbe3f65a0ac54797d254372986e1c8e85fc64a2c"></a>NRF_SPIM_FREQ_2M&#160;</td><td class="fielddoc"><p>2 Mbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65ab35bb5d880b658d451fc268f6aaec3c3" name="gga5e37c3150ccd77887556edd6afbe3f65ab35bb5d880b658d451fc268f6aaec3c3"></a>NRF_SPIM_FREQ_4M&#160;</td><td class="fielddoc"><p>4 Mbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65a772e5e88c7b7db33e49408ae405af3f1" name="gga5e37c3150ccd77887556edd6afbe3f65a772e5e88c7b7db33e49408ae405af3f1"></a>NRF_SPIM_FREQ_8M&#160;</td><td class="fielddoc"><p>8 Mbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65ab0f903ec64739799dbc4e6b7c11442d0" name="gga5e37c3150ccd77887556edd6afbe3f65ab0f903ec64739799dbc4e6b7c11442d0"></a>NRF_SPIM_FREQ_16M&#160;</td><td class="fielddoc"><p>16 Mbps. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e37c3150ccd77887556edd6afbe3f65ac25c20d88dc026387d40f7743948880f" name="gga5e37c3150ccd77887556edd6afbe3f65ac25c20d88dc026387d40f7743948880f"></a>NRF_SPIM_FREQ_32M&#160;</td><td class="fielddoc"><p>32 Mbps. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4a5f83e02f7d7ad04f8ab305804cabfd" name="ga4a5f83e02f7d7ad04f8ab305804cabfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a5f83e02f7d7ad04f8ab305804cabfd">&#9670;&#160;</a></span>nrf_spim_int_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">nrf_spim_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIM interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda762dd9775fa3e6c00bd1fba886af2a51" name="gga4a5f83e02f7d7ad04f8ab305804cabfda762dd9775fa3e6c00bd1fba886af2a51"></a>NRF_SPIM_INT_STARTED_MASK&#160;</td><td class="fielddoc"><p>Interrupt on STARTED event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda8bf63f95e7291da7d3fa47cdf994daa4" name="gga4a5f83e02f7d7ad04f8ab305804cabfda8bf63f95e7291da7d3fa47cdf994daa4"></a>NRF_SPIM_INT_STOPPED_MASK&#160;</td><td class="fielddoc"><p>Interrupt on STOPPED event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda44366f5c57251b0c7e5b749f2e9b9046" name="gga4a5f83e02f7d7ad04f8ab305804cabfda44366f5c57251b0c7e5b749f2e9b9046"></a>NRF_SPIM_INT_RXREADY_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.READY event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfdac2a1622c5f0aa4d7d50afc21ae100e2a" name="gga4a5f83e02f7d7ad04f8ab305804cabfdac2a1622c5f0aa4d7d50afc21ae100e2a"></a>NRF_SPIM_INT_RXBUSERROR_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.BUSERROR event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda80f85eadbd875546fa4f48e4d92943cd" name="gga4a5f83e02f7d7ad04f8ab305804cabfda80f85eadbd875546fa4f48e4d92943cd"></a>NRF_SPIM_INT_RXMATCH0_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.MATCH0 event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfdac6a5a13da48feb018588aae6b2f3541c" name="gga4a5f83e02f7d7ad04f8ab305804cabfdac6a5a13da48feb018588aae6b2f3541c"></a>NRF_SPIM_INT_RXMATCH1_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.MATCH1 event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda766f9da35bd8136f736374b9e47d1b4e" name="gga4a5f83e02f7d7ad04f8ab305804cabfda766f9da35bd8136f736374b9e47d1b4e"></a>NRF_SPIM_INT_RXMATCH2_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.MATCH2 event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfdabec69e8d2e607ec49cff6a9b6beee6a1" name="gga4a5f83e02f7d7ad04f8ab305804cabfdabec69e8d2e607ec49cff6a9b6beee6a1"></a>NRF_SPIM_INT_RXMATCH3_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.RX.MATCH3 event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda70a0907623c3701dc36318084cdd2e8a" name="gga4a5f83e02f7d7ad04f8ab305804cabfda70a0907623c3701dc36318084cdd2e8a"></a>NRF_SPIM_INT_TXREADY_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.TX.READY event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda363329ba6646f58e54b583d63231e8e5" name="gga4a5f83e02f7d7ad04f8ab305804cabfda363329ba6646f58e54b583d63231e8e5"></a>NRF_SPIM_INT_TXBUSERROR_MASK&#160;</td><td class="fielddoc"><p>Interrupt on DMA.TX.BUSERROR event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda4a684fe1ac27f80b4830995e8c06946c" name="gga4a5f83e02f7d7ad04f8ab305804cabfda4a684fe1ac27f80b4830995e8c06946c"></a>NRF_SPIM_INT_ENDRX_MASK&#160;</td><td class="fielddoc"><p>Interrupt on ENDRX event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda4dfbb2ab2800953c075c4066e83d53d6" name="gga4a5f83e02f7d7ad04f8ab305804cabfda4dfbb2ab2800953c075c4066e83d53d6"></a>NRF_SPIM_INT_ENDTX_MASK&#160;</td><td class="fielddoc"><p>Interrupt on ENDTX event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda3e91596e7f323cb23dc0b356ff4294e4" name="gga4a5f83e02f7d7ad04f8ab305804cabfda3e91596e7f323cb23dc0b356ff4294e4"></a>NRF_SPIM_INT_END_MASK&#160;</td><td class="fielddoc"><p>Interrupt on END event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a5f83e02f7d7ad04f8ab305804cabfda5932e4a80b3dc9c19768e60e72e31af4" name="gga4a5f83e02f7d7ad04f8ab305804cabfda5932e4a80b3dc9c19768e60e72e31af4"></a>NRF_SPIM_ALL_INTS_MASK&#160;</td><td class="fielddoc"><p>All SPIM interrupts. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf6ad2321f2fd4a896c097b5d4040ff94" name="gaf6ad2321f2fd4a896c097b5d4040ff94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ad2321f2fd4a896c097b5d4040ff94">&#9670;&#160;</a></span>nrf_spim_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#gaf6ad2321f2fd4a896c097b5d4040ff94">nrf_spim_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf6ad2321f2fd4a896c097b5d4040ff94a6107c880e9b97cfc936071cc1d4ba27f" name="ggaf6ad2321f2fd4a896c097b5d4040ff94a6107c880e9b97cfc936071cc1d4ba27f"></a>NRF_SPIM_MODE_0&#160;</td><td class="fielddoc"><p>SCK active high, sample on leading edge of clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6ad2321f2fd4a896c097b5d4040ff94a2515ae701d523ee8c950c05e1075c53c" name="ggaf6ad2321f2fd4a896c097b5d4040ff94a2515ae701d523ee8c950c05e1075c53c"></a>NRF_SPIM_MODE_1&#160;</td><td class="fielddoc"><p>SCK active high, sample on trailing edge of clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6ad2321f2fd4a896c097b5d4040ff94a1a1a93d748a15af61bffbb1d4fe099dd" name="ggaf6ad2321f2fd4a896c097b5d4040ff94a1a1a93d748a15af61bffbb1d4fe099dd"></a>NRF_SPIM_MODE_2&#160;</td><td class="fielddoc"><p>SCK active low, sample on leading edge of clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf6ad2321f2fd4a896c097b5d4040ff94a2368e8c2513b90b07310cbfa2efbfc38" name="ggaf6ad2321f2fd4a896c097b5d4040ff94a2368e8c2513b90b07310cbfa2efbfc38"></a>NRF_SPIM_MODE_3&#160;</td><td class="fielddoc"><p>SCK active low, sample on trailing edge of clock. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf562449d8589bf1199765beeff9b78d4" name="gaf562449d8589bf1199765beeff9b78d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf562449d8589bf1199765beeff9b78d4">&#9670;&#160;</a></span>nrf_spim_short_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#gaf562449d8589bf1199765beeff9b78d4">nrf_spim_short_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIM shortcuts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a2eb1a5496a1913e20a742814a4dbf678" name="ggaf562449d8589bf1199765beeff9b78d4a2eb1a5496a1913e20a742814a4dbf678"></a>NRF_SPIM_SHORT_END_START_MASK&#160;</td><td class="fielddoc"><p>Shortcut between END event and START task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4afae75e2f1ff2412ff13635724719d296" name="ggaf562449d8589bf1199765beeff9b78d4afae75e2f1ff2412ff13635724719d296"></a>NRF_SPIM_SHORT_RXMATCH0_ENABLERXMATCH1_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH0 event and DMA.RX.ENABLEMATCH1 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a54de5a6d2fca5d9ec7c314bcca821e46" name="ggaf562449d8589bf1199765beeff9b78d4a54de5a6d2fca5d9ec7c314bcca821e46"></a>NRF_SPIM_SHORT_RXMATCH1_ENABLERXMATCH2_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH1 event and DMA.RX.ENABLEMATCH2 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a8f5a8cb9b1a082234a5241393b8ee86b" name="ggaf562449d8589bf1199765beeff9b78d4a8f5a8cb9b1a082234a5241393b8ee86b"></a>NRF_SPIM_SHORT_RXMATCH2_ENABLERXMATCH3_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH2 event and DMA.RX.ENABLEMATCH3 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a2561dac38f7f7482bbb2c92b9dd4368d" name="ggaf562449d8589bf1199765beeff9b78d4a2561dac38f7f7482bbb2c92b9dd4368d"></a>NRF_SPIM_SHORT_RXMATCH3_ENABLERXMATCH0_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH3 event and DMA.RX.ENABLEMATCH4 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a97505d2f871b78f8574701fc6c2c66e8" name="ggaf562449d8589bf1199765beeff9b78d4a97505d2f871b78f8574701fc6c2c66e8"></a>NRF_SPIM_SHORT_RXMATCH0_DISABLERXMATCH0_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH0 event and DMA.RX.DISABLEMATCH0 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a23dc25d06a52318e876f6933d3ab73cc" name="ggaf562449d8589bf1199765beeff9b78d4a23dc25d06a52318e876f6933d3ab73cc"></a>NRF_SPIM_SHORT_RXMATCH1_DISABLERXMATCH1_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH1 event and DMA.RX.DISABLEMATCH1 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a11aa1f1e5475403aed2ba6dc320b7b29" name="ggaf562449d8589bf1199765beeff9b78d4a11aa1f1e5475403aed2ba6dc320b7b29"></a>NRF_SPIM_SHORT_RXMATCH2_DISABLERXMATCH2_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH2 event and DMA.RX.DISABLEMATCH2 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4a4651a49762262a36522ae3b43af93b91" name="ggaf562449d8589bf1199765beeff9b78d4a4651a49762262a36522ae3b43af93b91"></a>NRF_SPIM_SHORT_RXMATCH3_DISABLERXMATCH3_MASK&#160;</td><td class="fielddoc"><p>Shortcut between DMA.RX.MATCH3 event and DMA.RX.DISABLEMATCH3 task. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf562449d8589bf1199765beeff9b78d4add45427651ba464c57c033207677a577" name="ggaf562449d8589bf1199765beeff9b78d4add45427651ba464c57c033207677a577"></a>NRF_SPIM_ALL_SHORTS_MASK&#160;</td><td class="fielddoc"><p>All SPIM shortcuts. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2982879a943ea49b37cebd5abbe7fe84" name="ga2982879a943ea49b37cebd5abbe7fe84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2982879a943ea49b37cebd5abbe7fe84">&#9670;&#160;</a></span>nrf_spim_task_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPIM tasks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a5188b4263186c81d7f8ffbb44fc21d8e" name="gga2982879a943ea49b37cebd5abbe7fe84a5188b4263186c81d7f8ffbb44fc21d8e"></a>NRF_SPIM_TASK_START&#160;</td><td class="fielddoc"><p>Start SPI transaction. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a305c8391fb7ef9cf6f420ecfb6d03fcc" name="gga2982879a943ea49b37cebd5abbe7fe84a305c8391fb7ef9cf6f420ecfb6d03fcc"></a>NRF_SPIM_TASK_STOP&#160;</td><td class="fielddoc"><p>Stop SPI transaction. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a98235d4f5ba14053bc167f7f51ed7a8a" name="gga2982879a943ea49b37cebd5abbe7fe84a98235d4f5ba14053bc167f7f51ed7a8a"></a>NRF_SPIM_TASK_SUSPEND&#160;</td><td class="fielddoc"><p>Suspend SPI transaction. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a01746ab12b281296c36826337d665ad1" name="gga2982879a943ea49b37cebd5abbe7fe84a01746ab12b281296c36826337d665ad1"></a>NRF_SPIM_TASK_RESUME&#160;</td><td class="fielddoc"><p>Resume SPI transaction. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a2703f383e69e2ea2397dd592614d89f8" name="gga2982879a943ea49b37cebd5abbe7fe84a2703f383e69e2ea2397dd592614d89f8"></a>NRF_SPIM_TASK_ENABLERXMATCH0&#160;</td><td class="fielddoc"><p>Enable SPI pattern matching functionality for pattern 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84ababdfbc754dc5bc6338adc9339e2279d" name="gga2982879a943ea49b37cebd5abbe7fe84ababdfbc754dc5bc6338adc9339e2279d"></a>NRF_SPIM_TASK_ENABLERXMATCH1&#160;</td><td class="fielddoc"><p>Enable SPI pattern matching functionality for pattern 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84af8ec343fc9b2382e12975a55eccdd401" name="gga2982879a943ea49b37cebd5abbe7fe84af8ec343fc9b2382e12975a55eccdd401"></a>NRF_SPIM_TASK_ENABLERXMATCH2&#160;</td><td class="fielddoc"><p>Enable SPI pattern matching functionality for pattern 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a004b96e0df35a1f60cd003d0df62ec84" name="gga2982879a943ea49b37cebd5abbe7fe84a004b96e0df35a1f60cd003d0df62ec84"></a>NRF_SPIM_TASK_ENABLERXMATCH3&#160;</td><td class="fielddoc"><p>Enable SPI pattern matching functionality for pattern 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84ab8d84055b65b2e30d245ff72abd7a73e" name="gga2982879a943ea49b37cebd5abbe7fe84ab8d84055b65b2e30d245ff72abd7a73e"></a>NRF_SPIM_TASK_DISABLERXMATCH0&#160;</td><td class="fielddoc"><p>Disable SPI pattern matching functionality for pattern 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a08332e887ff141a82a66dbfaad3f4dd0" name="gga2982879a943ea49b37cebd5abbe7fe84a08332e887ff141a82a66dbfaad3f4dd0"></a>NRF_SPIM_TASK_DISABLERXMATCH1&#160;</td><td class="fielddoc"><p>Disable SPI pattern matching functionality for pattern 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a7c2ddb9282ab965abf221d428c6f4c18" name="gga2982879a943ea49b37cebd5abbe7fe84a7c2ddb9282ab965abf221d428c6f4c18"></a>NRF_SPIM_TASK_DISABLERXMATCH2&#160;</td><td class="fielddoc"><p>Disable SPI pattern matching functionality for pattern 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2982879a943ea49b37cebd5abbe7fe84a8d3bbdf2ed934ba0cf019a0f2f7cc2ab" name="gga2982879a943ea49b37cebd5abbe7fe84a8d3bbdf2ed934ba0cf019a0f2f7cc2ab"></a>NRF_SPIM_TASK_DISABLERXMATCH3&#160;</td><td class="fielddoc"><p>Disable SPI pattern matching functionality for pattern 3. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04cb0f3fce5a0c8eaf3993dbc348818a" name="ga04cb0f3fce5a0c8eaf3993dbc348818a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04cb0f3fce5a0c8eaf3993dbc348818a">&#9670;&#160;</a></span>nrf_spim_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gaf6ad2321f2fd4a896c097b5d4040ff94">nrf_spim_mode_t</a>&#160;</td>
          <td class="paramname"><em>spi_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga37c6bc10f199291b31990254df1b7e21">nrf_spim_bit_order_t</a>&#160;</td>
          <td class="paramname"><em>spi_bit_order</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the SPI configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_mode</td><td>SPI mode. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spi_bit_order</td><td>SPI bit order. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga39c17d197d4e59c45c02620352167fd4" name="ga39c17d197d4e59c45c02620352167fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c17d197d4e59c45c02620352167fd4">&#9670;&#160;</a></span>nrf_spim_csn_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_csn_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga69909d4302a3e9c65806dc7c7be9c9c7">nrf_spim_csn_pol_t</a>&#160;</td>
          <td class="paramname"><em>polarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>duration</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the SPIM hardware CSN pin. </p>
<p>If this signal is not needed, pass the <a class="el" href="group__nrf__spim__hal.html#ga818eb2c4164cd8f9422c3a8a0a626e2a">NRF_SPIM_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>CSN pin number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>CSN pin polarity. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">duration</td><td>Minimum duration between the edge of CSN and the edge of SCK and minimum duration of CSN must stay unselected between transactions. The value is specified in number of 64 MHz clock cycles (15.625 ns). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0fa864eb77c4299cb0eb444401674121" name="ga0fa864eb77c4299cb0eb444401674121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa864eb77c4299cb0eb444401674121">&#9670;&#160;</a></span>nrf_spim_csn_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_csn_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the CSN pin selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CSN pin selection. </dd></dl>

</div>
</div>
<a id="ga9d7991c2826771ef33daab7f19e4d95d" name="ga9d7991c2826771ef33daab7f19e4d95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d7991c2826771ef33daab7f19e4d95d">&#9670;&#160;</a></span>nrf_spim_dcx_cnt_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_dcx_cnt_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the number of command bytes. </p>
<p>Maximum value available for dividing the transmitted bytes into command bytes and data bytes is <a class="el" href="group__nrf__spim__hal.html#ga71e07fdf41d8a5b31573f20807ede06e">NRF_SPIM_DCX_CNT_ALL_CMD</a> - 1. The <a class="el" href="group__nrf__spim__hal.html#ga71e07fdf41d8a5b31573f20807ede06e">NRF_SPIM_DCX_CNT_ALL_CMD</a> value passed as the <code>count</code> parameter causes all transmitted bytes to be marked as command bytes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Number of command bytes preceding the data bytes. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ee73ba7b9a8109edb841923c356aca2" name="ga2ee73ba7b9a8109edb841923c356aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee73ba7b9a8109edb841923c356aca2">&#9670;&#160;</a></span>nrf_spim_dcx_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_dcx_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the DCX pin selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DCX pin selection. </dd></dl>

</div>
</div>
<a id="ga75f2491ddcbd092b71ebac239d9929a3" name="ga75f2491ddcbd092b71ebac239d9929a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f2491ddcbd092b71ebac239d9929a3">&#9670;&#160;</a></span>nrf_spim_dcx_pin_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_dcx_pin_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dcx_pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the SPIM DCX pin. </p>
<p>If this signal is not needed, pass the <a class="el" href="group__nrf__spim__hal.html#ga818eb2c4164cd8f9422c3a8a0a626e2a">NRF_SPIM_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dcx_pin</td><td>DCX pin number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab0911efd55fdbc077c37d4622c7dc3dc" name="gab0911efd55fdbc077c37d4622c7dc3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0911efd55fdbc077c37d4622c7dc3dc">&#9670;&#160;</a></span>nrf_spim_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the SPIM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeeb8736598b8d189faa547b1656d482e" name="gaeeb8736598b8d189faa547b1656d482e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeb8736598b8d189faa547b1656d482e">&#9670;&#160;</a></span>nrf_spim_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the SPIM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1384aadf6e3556812e664a88824adb60" name="ga1384aadf6e3556812e664a88824adb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1384aadf6e3556812e664a88824adb60">&#9670;&#160;</a></span>nrf_spim_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the SPIM peripheral is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The SPIM is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The SPIM is not enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24e020ebb846d4a8f9cbbb2e94234ba3" name="ga24e020ebb846d4a8f9cbbb2e94234ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e020ebb846d4a8f9cbbb2e94234ba3">&#9670;&#160;</a></span>nrf_spim_event_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_event_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified SPIM event register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>The specified event.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified event register. </dd></dl>

</div>
</div>
<a id="gaebe158267c1fe407bd2f84919b2a337b" name="gaebe158267c1fe407bd2f84919b2a337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe158267c1fe407bd2f84919b2a337b">&#9670;&#160;</a></span>nrf_spim_event_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the SPIM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacdfadb80c0d980545acb217c57abc88a" name="gacdfadb80c0d980545acb217c57abc88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdfadb80c0d980545acb217c57abc88a">&#9670;&#160;</a></span>nrf_spim_event_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the specified SPIM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be cleared. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga66092a33fb96049aafcd9cd7bc6a3fbc" name="ga66092a33fb96049aafcd9cd7bc6a3fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66092a33fb96049aafcd9cd7bc6a3fbc">&#9670;&#160;</a></span>nrf_spim_frequency_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a> nrf_spim_frequency_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the SPI master data rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">SPI</td><td>master frequency. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9207d0b744b7aa398141b2004d1aa381" name="ga9207d0b744b7aa398141b2004d1aa381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9207d0b744b7aa398141b2004d1aa381">&#9670;&#160;</a></span>nrf_spim_frequency_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_frequency_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga5e37c3150ccd77887556edd6afbe3f65">nrf_spim_frequency_t</a>&#160;</td>
          <td class="paramname"><em>frequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the SPI master data rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">frequency</td><td>SPI frequency. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3004d57ece479bf8ff51719706b4d1f9" name="ga3004d57ece479bf8ff51719706b4d1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3004d57ece479bf8ff51719706b4d1f9">&#9670;&#160;</a></span>nrf_spim_iftiming_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_iftiming_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rxdelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the extended SPIM interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rxdelay</td><td>Sample delay for input serial data on MISO, specified in 64 MHz clock cycles (15.625 ns) from the sampling edge of SCK. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga26449809b37227511a1faf6233eeb71f" name="ga26449809b37227511a1faf6233eeb71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26449809b37227511a1faf6233eeb71f">&#9670;&#160;</a></span>nrf_spim_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be disabled. Use <a class="el" href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">nrf_spim_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2d1f16e4bd513c2e6a0f4b502f2cfe1c" name="ga2d1f16e4bd513c2e6a0f4b502f2cfe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d1f16e4bd513c2e6a0f4b502f2cfe1c">&#9670;&#160;</a></span>nrf_spim_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be enabled. Use <a class="el" href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">nrf_spim_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafe12634c5609d63fbc3820c44c29b430" name="gafe12634c5609d63fbc3820c44c29b430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe12634c5609d63fbc3820c44c29b430">&#9670;&#160;</a></span>nrf_spim_int_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be checked. Use <a class="el" href="group__nrf__spim__hal.html#ga4a5f83e02f7d7ad04f8ab305804cabfd">nrf_spim_int_mask_t</a> values for bit masking.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask of enabled interrupts. </dd></dl>

</div>
</div>
<a id="ga1551251bf0c13f179b343e1f9b624459" name="ga1551251bf0c13f179b343e1f9b624459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1551251bf0c13f179b343e1f9b624459">&#9670;&#160;</a></span>nrf_spim_miso_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_miso_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the MISO pin selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MISO pin selection. </dd></dl>

</div>
</div>
<a id="ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7" name="ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9deca8a6a43c5f53c6f0e6c3fe0cf6b7">&#9670;&#160;</a></span>nrf_spim_mosi_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_mosi_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the MOSI pin selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MOSI pin selection. </dd></dl>

</div>
</div>
<a id="gafeac3b0a862ff72358ceeb02edd22704" name="gafeac3b0a862ff72358ceeb02edd22704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeac3b0a862ff72358ceeb02edd22704">&#9670;&#160;</a></span>nrf_spim_orc_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_orc_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>orc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the over-read character. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">orc</td><td>Over-read character that is clocked out in case of an over-read of the TXD buffer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a84520c7baba19ea26a494bd4c4ea16" name="ga7a84520c7baba19ea26a494bd4c4ea16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a84520c7baba19ea26a494bd4c4ea16">&#9670;&#160;</a></span>nrf_spim_pins_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_pins_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sck_pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mosi_pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>miso_pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring SPIM pins. </p>
<p>If a given signal is not needed, pass the <a class="el" href="group__nrf__spim__hal.html#ga818eb2c4164cd8f9422c3a8a0a626e2a">NRF_SPIM_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sck_pin</td><td>SCK pin number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mosi_pin</td><td>MOSI pin number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">miso_pin</td><td>MISO pin number. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4ce7dbafe298b763cb978a9d0cc21e18" name="ga4ce7dbafe298b763cb978a9d0cc21e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce7dbafe298b763cb978a9d0cc21e18">&#9670;&#160;</a></span>nrf_spim_prescaler_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_prescaler_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the prescaler value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Prescaler value. </dd></dl>

</div>
</div>
<a id="ga79eecd772cb0b0c4faedcddf87e7e72e" name="ga79eecd772cb0b0c4faedcddf87e7e72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79eecd772cb0b0c4faedcddf87e7e72e">&#9670;&#160;</a></span>nrf_spim_prescaler_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_prescaler_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescaler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the prescaler value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prescaler</td><td>Prescaler value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaba6fb6223b0a3d87820c65fafd6a386b" name="gaba6fb6223b0a3d87820c65fafd6a386b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6fb6223b0a3d87820c65fafd6a386b">&#9670;&#160;</a></span>nrf_spim_publish_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_publish_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the publish configuration for a given SPIM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga85022dc74e20435979e08102e5bdf163" name="ga85022dc74e20435979e08102e5bdf163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85022dc74e20435979e08102e5bdf163">&#9670;&#160;</a></span>nrf_spim_publish_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_publish_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#gad3a00dacc9f2c0ebeedddd88a2a03f6e">nrf_spim_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the publish configuration for a given SPIM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to publish the event. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabb5f4696a9964dd9d0785368bd90d125" name="gabb5f4696a9964dd9d0785368bd90d125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb5f4696a9964dd9d0785368bd90d125">&#9670;&#160;</a></span>nrf_spim_rx_amount_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_rx_amount_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting number of bytes received in the last transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Amount</td><td>of bytes received. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e5557a6f5b0294fdd49ca950b1b3e15" name="ga8e5557a6f5b0294fdd49ca950b1b3e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5557a6f5b0294fdd49ca950b1b3e15">&#9670;&#160;</a></span>nrf_spim_rx_buffer_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_buffer_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>p_buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the receive buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_buffer</td><td>Pointer to the buffer for received data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Maximum number of data bytes to receive. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a825732a31c91886fc4915c73fe437f" name="ga2a825732a31c91886fc4915c73fe437f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a825732a31c91886fc4915c73fe437f">&#9670;&#160;</a></span>nrf_spim_rx_list_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_list_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the RX list feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1352d05967bc99ec35c6a35653263caa" name="ga1352d05967bc99ec35c6a35653263caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1352d05967bc99ec35c6a35653263caa">&#9670;&#160;</a></span>nrf_spim_rx_list_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_list_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the RX list feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7eceeed170a987436f97714573ebebfe" name="ga7eceeed170a987436f97714573ebebfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eceeed170a987436f97714573ebebfe">&#9670;&#160;</a></span>nrf_spim_rx_maxcnt_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_rx_maxcnt_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting number of bytes to be received in the next transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Amount</td><td>of bytes to be received. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabea2f074d7418877d22b1887f2e1da93" name="gabea2f074d7418877d22b1887f2e1da93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea2f074d7418877d22b1887f2e1da93">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_candidate_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_rx_pattern_match_candidate_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the pattern that the specified match filter is looking for. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pattern that the specified match filter is looking for. </dd></dl>

</div>
</div>
<a id="ga2f644bca032ebb67882ba3c2daf70395" name="ga2f644bca032ebb67882ba3c2daf70395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f644bca032ebb67882ba3c2daf70395">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_candidate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_pattern_match_candidate_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pattern</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the pattern to be looked for by the specified match filter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pattern</td><td>Pattern to be looked for. Match will trigger the corresponding event, if enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae1bd8ded6444d29f9ccf5f5bec319c9e" name="gae1bd8ded6444d29f9ccf5f5bec319c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1bd8ded6444d29f9ccf5f5bec319c9e">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_rx_pattern_match_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified pattern match filter is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Pattern match filter is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>Pattern match filter is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3743c8659fc70ce914c2cb8fab44bfa9" name="ga3743c8659fc70ce914c2cb8fab44bfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3743c8659fc70ce914c2cb8fab44bfa9">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_enable_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_pattern_match_enable_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling individual pattern match filters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if pattern match filter is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaac8746783116cce64872b1d25f4d9a5d" name="gaac8746783116cce64872b1d25f4d9a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac8746783116cce64872b1d25f4d9a5d">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_one_shot_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_rx_pattern_match_one_shot_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if specified pattern match filter is configured as one-shot. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Pattern match filter is configured as one-shot. </td></tr>
    <tr><td class="paramname">false</td><td>Pattern match filter is configured as continuous. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga26cc50e322ee0cbb77f1fa983b094b07" name="ga26cc50e322ee0cbb77f1fa983b094b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cc50e322ee0cbb77f1fa983b094b07">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_one_shot_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_pattern_match_one_shot_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling one-shot operation for the specified match filter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd5cfcbb5e4b523ea0419a099eb1524e" name="gadd5cfcbb5e4b523ea0419a099eb1524e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5cfcbb5e4b523ea0419a099eb1524e">&#9670;&#160;</a></span>nrf_spim_rx_pattern_match_one_shot_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_pattern_match_one_shot_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling one-shot operation for the specified match filter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Index of pattern match filter. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae056088d0fa548f6fd158ad0f99c672f" name="gae056088d0fa548f6fd158ad0f99c672f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae056088d0fa548f6fd158ad0f99c672f">&#9670;&#160;</a></span>nrf_spim_rx_terminate_on_bus_error_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_rx_terminate_on_bus_error_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if RX transaction termination after detecting the BUSERROR event is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>RX transaction termination after detecting a BUSERROR event is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>RX transaction termination after detecting a BUSERROR event is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0d87335b0601f1a32dbdc90d81b3af5a" name="ga0d87335b0601f1a32dbdc90d81b3af5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d87335b0601f1a32dbdc90d81b3af5a">&#9670;&#160;</a></span>nrf_spim_rx_terminate_on_bus_error_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_terminate_on_bus_error_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the termination of the RX transaction after detecting the BUSERROR event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab3c907595d436e304d426d46e8bd6257" name="gab3c907595d436e304d426d46e8bd6257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c907595d436e304d426d46e8bd6257">&#9670;&#160;</a></span>nrf_spim_rx_terminate_on_bus_error_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_rx_terminate_on_bus_error_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the termination of the RX transaction after detecting the BUSERROR event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa0b911843ae1a2dc62f894580cf3756b" name="gaa0b911843ae1a2dc62f894580cf3756b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b911843ae1a2dc62f894580cf3756b">&#9670;&#160;</a></span>nrf_spim_sck_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_sck_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the SCK pin selection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SCK pin selection. </dd></dl>

</div>
</div>
<a id="gaca728bc9c609f43da7ec0877a9a9c6b2" name="gaca728bc9c609f43da7ec0877a9a9c6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca728bc9c609f43da7ec0877a9a9c6b2">&#9670;&#160;</a></span>nrf_spim_shorts_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_shorts_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Shortcuts to be disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga707662c0db21ffac917ff9c6506d07f8" name="ga707662c0db21ffac917ff9c6506d07f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707662c0db21ffac917ff9c6506d07f8">&#9670;&#160;</a></span>nrf_spim_shorts_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_shorts_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Shortcuts to be enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga230f345fcbb0a4cb4ed2ad7ae49da86b" name="ga230f345fcbb0a4cb4ed2ad7ae49da86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230f345fcbb0a4cb4ed2ad7ae49da86b">&#9670;&#160;</a></span>nrf_spim_shorts_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_shorts_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the shortcut setting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current shortcut configuration. </dd></dl>

</div>
</div>
<a id="gaba056a74bc686de26adda489f78cf171" name="gaba056a74bc686de26adda489f78cf171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba056a74bc686de26adda489f78cf171">&#9670;&#160;</a></span>nrf_spim_stallstat_rx_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_stallstat_rx_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing stall status for RX EasyDMA RAM accesses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga35d75ec23eefdb2ab6dcb7e8514d1df8" name="ga35d75ec23eefdb2ab6dcb7e8514d1df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d75ec23eefdb2ab6dcb7e8514d1df8">&#9670;&#160;</a></span>nrf_spim_stallstat_rx_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_stallstat_rx_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting stall status for RX EasyDMA RAM accesses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Stall status of RX EasyDMA RAM accesses. </dd></dl>

</div>
</div>
<a id="gaa3b5d792be98180e79c35b68c623e817" name="gaa3b5d792be98180e79c35b68c623e817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3b5d792be98180e79c35b68c623e817">&#9670;&#160;</a></span>nrf_spim_stallstat_tx_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_stallstat_tx_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing stall status for TX EasyDMA RAM accesses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac63ada40f97be3c9e76ba794561f6ab4" name="gac63ada40f97be3c9e76ba794561f6ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63ada40f97be3c9e76ba794561f6ab4">&#9670;&#160;</a></span>nrf_spim_stallstat_tx_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_stallstat_tx_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting stall status for TX EasyDMA RAM accesses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Stall status of TX EasyDMA RAM accesses. </dd></dl>

</div>
</div>
<a id="gadaa800f166325ce4b749fdb8d6e276eb" name="gadaa800f166325ce4b749fdb8d6e276eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa800f166325ce4b749fdb8d6e276eb">&#9670;&#160;</a></span>nrf_spim_subscribe_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_subscribe_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the subscribe configuration for a given SPIM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6fb6e25713c9c18f91c07a5c4a39425" name="gad6fb6e25713c9c18f91c07a5c4a39425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6fb6e25713c9c18f91c07a5c4a39425">&#9670;&#160;</a></span>nrf_spim_subscribe_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_subscribe_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the subscribe configuration for a given SPIM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to subscribe events. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a9e3819ecafa986a3e7af05ca46b40a" name="ga4a9e3819ecafa986a3e7af05ca46b40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9e3819ecafa986a3e7af05ca46b40a">&#9670;&#160;</a></span>nrf_spim_task_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_task_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified SPIM task register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>The specified task.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified task register. </dd></dl>

</div>
</div>
<a id="ga9e52a7c6afa466c4c2d494e87206898f" name="ga9e52a7c6afa466c4c2d494e87206898f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e52a7c6afa466c4c2d494e87206898f">&#9670;&#160;</a></span>nrf_spim_task_trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_task_trigger </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__spim__hal.html#ga2982879a943ea49b37cebd5abbe7fe84">nrf_spim_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for activating the specified SPIM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task to be activated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga924ca917786ef51dcf07cd0f0ccce1c6" name="ga924ca917786ef51dcf07cd0f0ccce1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924ca917786ef51dcf07cd0f0ccce1c6">&#9670;&#160;</a></span>nrf_spim_tx_amount_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_tx_amount_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting number of bytes transmitted in the last transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Amount</td><td>of bytes transmitted. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6294e8b452baa88e8533e8a1e3041ea" name="gaf6294e8b452baa88e8533e8a1e3041ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6294e8b452baa88e8533e8a1e3041ea">&#9670;&#160;</a></span>nrf_spim_tx_buffer_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_tx_buffer_set </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t const *&#160;</td>
          <td class="paramname"><em>p_buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the transmit buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_buffer</td><td>Pointer to the buffer with data to send. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Maximum number of data bytes to transmit. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga72c0c83e5b18565861b24cc2f9b7b405" name="ga72c0c83e5b18565861b24cc2f9b7b405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c0c83e5b18565861b24cc2f9b7b405">&#9670;&#160;</a></span>nrf_spim_tx_list_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_tx_list_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the TX list feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7357a796a2fdf9d2c4ae16a0350852c7" name="ga7357a796a2fdf9d2c4ae16a0350852c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7357a796a2fdf9d2c4ae16a0350852c7">&#9670;&#160;</a></span>nrf_spim_tx_list_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_tx_list_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the TX list feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac76e46f7b09bb8fda5c351d41972d9fc" name="gac76e46f7b09bb8fda5c351d41972d9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76e46f7b09bb8fda5c351d41972d9fc">&#9670;&#160;</a></span>nrf_spim_tx_maxcnt_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_spim_tx_maxcnt_get </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting number of bytes to be transmitted in the next transaction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Amount</td><td>of bytes to be transmitted. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5a0b4df867b8cdf9c3217568be4f672f" name="ga5a0b4df867b8cdf9c3217568be4f672f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a0b4df867b8cdf9c3217568be4f672f">&#9670;&#160;</a></span>nrf_spim_tx_terminate_on_bus_error_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_spim_tx_terminate_on_bus_error_check </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if TX transaction termination after detecting the BUSERROR event is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>TX transaction termination after detecting a BUSERROR event is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>TX transaction termination after detecting a BUSERROR event is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4f87df8e8d9db46678947bfa714dfba0" name="ga4f87df8e8d9db46678947bfa714dfba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f87df8e8d9db46678947bfa714dfba0">&#9670;&#160;</a></span>nrf_spim_tx_terminate_on_bus_error_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_tx_terminate_on_bus_error_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the termination of the TX transaction after detecting the BUSERROR event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c13534b0ba4b532f3cbaff8835bc018" name="ga0c13534b0ba4b532f3cbaff8835bc018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c13534b0ba4b532f3cbaff8835bc018">&#9670;&#160;</a></span>nrf_spim_tx_terminate_on_bus_error_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_spim_tx_terminate_on_bus_error_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the termination of the TX transaction after detecting the BUSERROR event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Fri May 10 2024" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
