ModuleName alu_sub
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 30
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b8
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 48 ,Y1: 216 ,X2: 352 ,Y2: 216
End
Branches
End
Wire Name: b9
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 48 ,Y1: 248 ,X2: 352 ,Y2: 248
End
Branches
End
Wire Name: b11
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 536 ,Y1: 216 ,X2: 560 ,Y2: 216
End
Branches
End
Wire Name: b12
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 544 ,Y1: 232 ,X2: 560 ,Y2: 232
Edge X1: 544 ,Y1: 232 ,X2: 544 ,Y2: 248
Edge X1: 536 ,Y1: 248 ,X2: 544 ,Y2: 248
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 152 ,X2: 184 ,Y2: 152
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 48 ,Y1: 168 ,X2: 184 ,Y2: 168
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 792 ,Y1: 232 ,X2: 808 ,Y2: 232
End
Branches
End
Wire Name: b10
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 792 ,Y1: 216 ,X2: 808 ,Y2: 216
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 160 ,X2: 320 ,Y2: 160
Edge X1: 320 ,Y1: 160 ,X2: 320 ,Y2: 232
Edge X1: 320 ,Y1: 160 ,X2: 352 ,Y2: 160
Edge X1: 320 ,Y1: 232 ,X2: 320 ,Y2: 264
Edge X1: 320 ,Y1: 232 ,X2: 352 ,Y2: 232
Edge X1: 320 ,Y1: 264 ,X2: 352 ,Y2: 264
End
Branches
End
End
Ports
Port Left: 48 Top: 152 ,Orientation: 0
Portname: En ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 168 ,Orientation: 0
Portname: start ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 48 Top: 216 ,Orientation: 0
Portname: R1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 48 Top: 248 ,Orientation: 0
Portname: NR2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 808 Top: 216 ,Orientation: 0
Portname: result ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
Port Left: 808 Top: 232 ,Orientation: 0
Portname: Sig_overflow ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 352 Top: 160 ,Orientation: 0
Portname: done_cal ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 376 Top: 208
Name: s1
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 376 Top: 240
Name: s2
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 184 Top: 144
Name: s3
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 584 Top: 208
Name: s4
LibraryName: (NoLibraryName)
IpName: suber32bit
SymbolParameters
End
End
Texts
End
Links
End
