// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.513750,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=370,HLS_SYN_LUT=2483,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error,
        pc
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;
output  [31:0] pc;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
wire   [31:0] grp_fu_1164_p2;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state16;
reg   [2:0] funct3_reg_2691;
wire   [0:0] grp_fu_1105_p2;
wire   [0:0] grp_fu_1111_p2;
wire   [0:0] grp_fu_1168_p2;
reg   [31:0] p_pc_load_reg_2674;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_1203_p1;
reg   [6:0] op_code_reg_2687;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1207_p4;
wire   [6:0] funct7_fu_1217_p4;
reg   [6:0] funct7_reg_2695;
wire   [4:0] rs1_fu_1237_p4;
reg   [4:0] rs1_reg_2699;
wire   [4:0] rs2_fu_1247_p4;
reg   [4:0] rs2_reg_2704;
wire   [4:0] rd_fu_1257_p4;
reg   [4:0] rd_reg_2715;
wire  signed [31:0] sext_ln42_fu_1317_p1;
reg  signed [31:0] sext_ln42_reg_2751;
wire  signed [11:0] imm_I_fu_1321_p4;
reg  signed [11:0] imm_I_reg_2756;
wire  signed [31:0] sext_ln43_fu_1331_p1;
reg  signed [31:0] sext_ln43_reg_2762;
reg   [4:0] imm_I2_reg_2772;
wire  signed [11:0] tmp_4_fu_1411_p3;
reg  signed [11:0] tmp_4_reg_2779;
wire   [0:0] icmp_ln224_fu_1438_p2;
reg   [0:0] icmp_ln224_reg_2785;
wire   [31:0] add_ln61_fu_1753_p2;
wire   [16:0] pos_1_fu_2341_p3;
reg   [16:0] pos_1_reg_3012;
wire    ap_CS_fsm_state15;
wire   [2:0] select_ln165_fu_2377_p3;
reg   [2:0] select_ln165_reg_3017;
reg   [16:0] memory_addr_20_reg_3031;
reg   [16:0] memory_addr_19_reg_3041;
reg   [16:0] memory_addr_18_reg_3051;
reg   [16:0] memory_addr_17_reg_3061;
reg   [16:0] memory_addr_16_reg_3071;
reg   [16:0] memory_addr_15_reg_3081;
wire   [2:0] select_ln115_fu_2555_p3;
reg   [2:0] select_ln115_reg_3086;
reg   [0:0] icmp_ln102_reg_3155;
reg   [0:0] icmp_ln96_reg_3159;
reg   [0:0] icmp_ln90_reg_3163;
reg   [0:0] icmp_ln84_reg_3167;
reg   [0:0] icmp_ln78_reg_3171;
reg   [0:0] icmp_ln72_reg_3175;
wire    ap_CS_fsm_state17;
reg   [31:0] ap_phi_mux_p_0_0_02598_phi_fu_1077_p18;
reg   [31:0] p_0_0_02598_reg_1074;
wire   [31:0] grp_fu_1157_p2;
wire    ap_CS_fsm_state11;
wire   [31:0] grp_fu_1098_p2;
wire   [63:0] zext_ln33_fu_1198_p1;
wire   [63:0] zext_ln325_fu_1468_p1;
wire   [63:0] zext_ln325_1_fu_1473_p1;
wire   [63:0] zext_ln315_fu_1478_p1;
wire   [63:0] zext_ln315_1_fu_1483_p1;
wire   [63:0] zext_ln312_1_fu_1493_p1;
wire   [63:0] zext_ln312_fu_1488_p1;
wire   [63:0] zext_ln303_fu_1510_p1;
wire   [63:0] zext_ln303_1_fu_1515_p1;
wire   [63:0] zext_ln291_fu_1526_p1;
wire   [63:0] zext_ln291_1_fu_1531_p1;
wire   [63:0] zext_ln279_fu_1542_p1;
wire   [63:0] zext_ln279_1_fu_1547_p1;
wire   [63:0] zext_ln271_1_fu_1563_p1;
wire   [63:0] zext_ln271_fu_1558_p1;
wire   [63:0] zext_ln261_fu_1568_p1;
wire   [63:0] zext_ln261_1_fu_1573_p1;
wire   [63:0] zext_ln257_fu_1578_p1;
wire   [63:0] zext_ln257_1_fu_1583_p1;
wire   [63:0] zext_ln333_fu_1600_p1;
wire   [63:0] zext_ln333_1_fu_1605_p1;
wire   [63:0] zext_ln225_fu_1616_p1;
wire   [63:0] zext_ln221_fu_1621_p1;
wire   [63:0] zext_ln218_fu_1626_p1;
wire   [63:0] zext_ln215_fu_1631_p1;
wire   [63:0] zext_ln208_fu_1636_p1;
wire   [63:0] zext_ln201_fu_1641_p1;
wire   [63:0] zext_ln198_fu_1646_p1;
wire   [63:0] zext_ln237_fu_1651_p1;
wire   [63:0] zext_ln234_fu_1656_p1;
wire   [63:0] zext_ln164_fu_1667_p1;
wire   [63:0] zext_ln114_fu_1672_p1;
wire   [63:0] zext_ln102_fu_1677_p1;
wire   [63:0] zext_ln102_1_fu_1682_p1;
wire   [63:0] zext_ln96_fu_1687_p1;
wire   [63:0] zext_ln96_1_fu_1692_p1;
wire   [63:0] zext_ln90_fu_1697_p1;
wire   [63:0] zext_ln90_1_fu_1702_p1;
wire   [63:0] zext_ln84_fu_1707_p1;
wire   [63:0] zext_ln84_1_fu_1712_p1;
wire   [63:0] zext_ln78_fu_1717_p1;
wire   [63:0] zext_ln78_1_fu_1722_p1;
wire   [63:0] zext_ln72_fu_1727_p1;
wire   [63:0] zext_ln72_1_fu_1732_p1;
wire   [63:0] zext_ln65_fu_1743_p1;
wire   [63:0] zext_ln60_fu_1748_p1;
wire   [63:0] zext_ln57_fu_1770_p1;
wire   [63:0] zext_ln54_fu_1775_p1;
wire   [63:0] zext_ln325_2_fu_1793_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln315_3_fu_1812_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln312_3_fu_1831_p1;
wire   [63:0] zext_ln303_2_fu_1842_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln292_fu_1846_p1;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln280_fu_1855_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln271_3_fu_1879_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln261_2_fu_1890_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln257_2_fu_1901_p1;
wire   [63:0] zext_ln333_2_fu_1912_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln186_1_fu_1916_p1;
wire   [63:0] zext_ln153_2_fu_2027_p1;
wire   [63:0] zext_ln151_2_fu_2040_p1;
wire   [63:0] zext_ln146_2_fu_2049_p1;
wire   [63:0] zext_ln144_2_fu_2058_p1;
wire   [63:0] zext_ln142_2_fu_2067_p1;
wire   [63:0] zext_ln140_2_fu_2080_p1;
wire   [63:0] zext_ln136_1_fu_2084_p1;
wire   [63:0] zext_ln132_1_fu_2093_p1;
wire   [63:0] zext_ln130_1_fu_2106_p1;
wire   [63:0] zext_ln125_1_fu_2115_p1;
wire   [63:0] zext_ln123_1_fu_2124_p1;
wire   [63:0] zext_ln121_1_fu_2133_p1;
wire   [63:0] zext_ln119_1_fu_2146_p1;
wire   [63:0] zext_ln225_2_fu_2177_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln221_1_fu_2187_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln218_1_fu_2197_p1;
wire   [63:0] zext_ln215_1_fu_2207_p1;
wire   [63:0] zext_ln209_fu_2216_p1;
wire   [63:0] zext_ln202_fu_2230_p1;
wire   [63:0] zext_ln198_1_fu_2239_p1;
wire   [63:0] zext_ln237_2_fu_2253_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln234_2_fu_2267_p1;
wire   [63:0] zext_ln186_fu_2385_p1;
wire   [63:0] zext_ln182_fu_2389_p1;
wire   [63:0] zext_ln182_1_fu_2393_p1;
wire   [63:0] zext_ln180_fu_2398_p1;
wire   [63:0] zext_ln180_1_fu_2402_p1;
wire   [63:0] zext_ln175_fu_2407_p1;
wire   [63:0] zext_ln175_1_fu_2411_p1;
wire   [63:0] zext_ln173_fu_2416_p1;
wire   [63:0] zext_ln173_1_fu_2420_p1;
wire   [63:0] zext_ln171_fu_2425_p1;
wire   [63:0] zext_ln171_1_fu_2429_p1;
wire   [63:0] zext_ln169_fu_2434_p1;
wire   [63:0] zext_ln169_1_fu_2438_p1;
wire   [63:0] zext_ln153_fu_2563_p1;
wire   [63:0] zext_ln151_fu_2568_p1;
wire   [63:0] zext_ln146_fu_2573_p1;
wire   [63:0] zext_ln144_fu_2578_p1;
wire   [63:0] zext_ln142_fu_2583_p1;
wire   [63:0] zext_ln140_fu_2588_p1;
wire   [63:0] zext_ln136_fu_2593_p1;
wire   [63:0] zext_ln132_fu_2598_p1;
wire   [63:0] zext_ln130_fu_2603_p1;
wire   [63:0] zext_ln125_fu_2608_p1;
wire   [63:0] zext_ln123_fu_2613_p1;
wire   [63:0] zext_ln121_fu_2618_p1;
wire   [63:0] zext_ln119_fu_2623_p1;
wire   [63:0] zext_ln66_fu_2670_p1;
wire   [0:0] icmp_ln350_fu_1444_p2;
wire   [31:0] tmp_27_fu_1924_p5;
wire   [31:0] tmp_26_fu_1941_p5;
wire   [31:0] tmp_25_fu_1958_p5;
wire   [31:0] tmp_24_fu_1975_p5;
wire   [31:0] tmp_23_fu_1992_p5;
wire   [31:0] tmp_22_fu_2009_p5;
wire   [31:0] add_ln57_fu_1764_p2;
wire   [31:0] imm_U_fu_1429_p3;
wire   [31:0] or_ln325_fu_1786_p2;
wire   [31:0] ashr_ln315_fu_1805_p2;
wire   [31:0] lshr_ln312_fu_1824_p2;
wire   [31:0] xor_ln303_fu_1835_p2;
wire   [31:0] zext_ln291_2_fu_1850_p1;
wire   [31:0] zext_ln279_2_fu_1859_p1;
wire   [31:0] shl_ln271_fu_1872_p2;
wire   [31:0] sub_ln261_fu_1883_p2;
wire   [31:0] add_ln257_fu_1894_p2;
wire   [31:0] and_ln333_fu_1905_p2;
wire   [31:0] zext_ln153_1_fu_2022_p1;
wire   [31:0] zext_ln151_1_fu_2035_p1;
wire   [31:0] zext_ln146_1_fu_2044_p1;
wire   [31:0] zext_ln144_1_fu_2053_p1;
wire   [31:0] zext_ln142_1_fu_2062_p1;
wire   [31:0] zext_ln140_1_fu_2075_p1;
wire  signed [31:0] sext_ln132_fu_2088_p1;
wire  signed [31:0] sext_ln130_fu_2101_p1;
wire  signed [31:0] sext_ln125_fu_2110_p1;
wire  signed [31:0] sext_ln123_fu_2119_p1;
wire  signed [31:0] sext_ln121_fu_2128_p1;
wire  signed [31:0] sext_ln119_fu_2141_p1;
wire   [31:0] shl_ln225_fu_2170_p2;
wire   [31:0] and_ln221_fu_2181_p2;
wire   [31:0] or_ln218_fu_2191_p2;
wire   [31:0] xor_ln215_fu_2201_p2;
wire   [31:0] zext_ln208_1_fu_2220_p1;
wire   [31:0] zext_ln201_1_fu_2234_p1;
wire   [31:0] ashr_ln237_fu_2246_p2;
wire   [31:0] lshr_ln234_fu_2260_p2;
wire   [16:0] lshr_ln_fu_1188_p4;
wire   [0:0] tmp_2_fu_1295_p3;
wire   [0:0] tmp_1_fu_1287_p3;
wire   [5:0] tmp_s_fu_1277_p4;
wire   [3:0] tmp_fu_1267_p4;
wire   [12:0] imm_B_fu_1303_p6;
wire   [7:0] tmp_6_fu_1363_p4;
wire   [0:0] tmp_5_fu_1355_p3;
wire   [9:0] tmp_3_fu_1345_p4;
wire   [20:0] imm_J_fu_1373_p6;
wire   [6:0] tmp_8_fu_1401_p4;
wire   [4:0] tmp_7_fu_1391_p4;
wire   [19:0] tmp_9_fu_1419_p4;
wire   [11:0] funct12_fu_1227_p4;
wire  signed [31:0] sext_ln45_fu_1387_p1;
wire   [4:0] trunc_ln315_fu_1797_p1;
wire   [31:0] zext_ln315_2_fu_1801_p1;
wire   [4:0] trunc_ln312_fu_1816_p1;
wire   [31:0] zext_ln312_2_fu_1820_p1;
wire   [4:0] trunc_ln271_fu_1864_p1;
wire   [31:0] zext_ln271_2_fu_1868_p1;
wire   [15:0] trunc_ln182_fu_1920_p1;
wire   [15:0] trunc_ln180_fu_1937_p1;
wire   [7:0] trunc_ln175_fu_1954_p1;
wire   [7:0] trunc_ln173_fu_1971_p1;
wire   [7:0] trunc_ln171_fu_1988_p1;
wire   [7:0] trunc_ln169_fu_2005_p1;
wire   [15:0] grp_fu_1117_p4;
wire   [15:0] trunc_ln151_fu_2031_p1;
wire   [7:0] grp_fu_1127_p4;
wire   [7:0] grp_fu_1137_p4;
wire   [7:0] grp_fu_1147_p4;
wire   [7:0] trunc_ln140_fu_2071_p1;
wire   [15:0] trunc_ln130_fu_2097_p1;
wire   [7:0] trunc_ln119_fu_2137_p1;
wire   [31:0] zext_ln225_1_fu_2167_p1;
wire   [0:0] icmp_ln208_fu_2211_p2;
wire   [0:0] icmp_ln201_fu_2225_p2;
wire   [31:0] zext_ln237_1_fu_2243_p1;
wire   [31:0] zext_ln234_1_fu_2257_p1;
wire   [33:0] zext_ln164_1_fu_2271_p1;
wire  signed [33:0] sext_ln164_fu_2275_p1;
wire   [33:0] add_ln164_fu_2285_p2;
wire   [18:0] trunc_ln164_fu_2281_p1;
wire  signed [18:0] sext_ln164_1_fu_2278_p1;
wire   [18:0] add_ln164_1_fu_2295_p2;
wire   [18:0] sub_ln164_fu_2309_p2;
wire   [16:0] trunc_ln164_1_fu_2315_p4;
wire   [0:0] tmp_12_fu_2301_p3;
wire   [16:0] sub_ln164_1_fu_2325_p2;
wire   [16:0] trunc_ln164_2_fu_2331_p4;
wire   [1:0] trunc_ln164_3_fu_2291_p1;
wire   [1:0] sub_ln165_fu_2349_p2;
wire   [2:0] p_and_t3_fu_2355_p3;
wire   [2:0] sub_ln165_1_fu_2363_p2;
wire   [2:0] tmp_13_fu_2369_p3;
wire   [33:0] zext_ln114_1_fu_2449_p1;
wire  signed [33:0] sext_ln114_fu_2453_p1;
wire   [33:0] add_ln114_fu_2463_p2;
wire   [18:0] trunc_ln114_fu_2459_p1;
wire  signed [18:0] sext_ln114_1_fu_2456_p1;
wire   [18:0] add_ln114_1_fu_2473_p2;
wire   [18:0] sub_ln114_fu_2487_p2;
wire   [16:0] trunc_ln114_1_fu_2493_p4;
wire   [0:0] tmp_10_fu_2479_p3;
wire   [16:0] sub_ln114_1_fu_2503_p2;
wire   [16:0] trunc_ln114_2_fu_2509_p4;
wire   [1:0] trunc_ln114_3_fu_2469_p1;
wire   [1:0] sub_ln115_fu_2527_p2;
wire   [2:0] p_and_t_fu_2533_p3;
wire   [2:0] sub_ln115_1_fu_2541_p2;
wire   [2:0] tmp_11_fu_2547_p3;
wire   [16:0] pos_fu_2519_p3;
reg   [16:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_condition_517;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 17'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111))) begin
            p_pc <= add_ln61_fu_1753_p2;
        end else if (((1'b1 == ap_CS_fsm_state11) & ((((((((((funct3_reg_2691 == 3'd6) & (icmp_ln96_reg_3159 == 1'd0) & (op_code_reg_2687 == 7'd99)) | ((funct3_reg_2691 == 3'd7) & (icmp_ln102_reg_3155 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd5) & (icmp_ln90_reg_3163 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd4) & (icmp_ln84_reg_3167 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd3) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd2) & (op_code_reg_2687 == 7'd99))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln72_reg_3175 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd1) & (icmp_ln78_reg_3171 == 1'd1) & (op_code_reg_2687 == 7'd99))) | (~(op_code_reg_2687 == 7'd111) & ~(op_code_reg_2687 == 7'd99) & ~(op_code_reg_2687 == 7'd103))))) begin
            p_pc <= grp_fu_1098_p2;
        end else if (((1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd103))) begin
            p_pc <= grp_fu_1157_p2;
        end else if ((((grp_fu_1168_p2 == 1'd1) & (funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1168_p2 == 1'd0) & (funct3_reg_2691 == 3'd1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1111_p2 == 1'd1) & (funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1111_p2 == 1'd0) & (funct3_reg_2691 == 3'd5) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1105_p2 == 1'd1) & (funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1105_p2 == 1'd0) & (funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state16)))) begin
            p_pc <= grp_fu_1164_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((((((((((funct3_reg_2691 == 3'd6) & (icmp_ln96_reg_3159 == 1'd0) & (op_code_reg_2687 == 7'd99)) | ((funct3_reg_2691 == 3'd7) & (icmp_ln102_reg_3155 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd5) & (icmp_ln90_reg_3163 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd4) & (icmp_ln84_reg_3167 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd3) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd2) & (op_code_reg_2687 == 7'd99))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln72_reg_3175 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd1) & (icmp_ln78_reg_3171 == 1'd1) & (op_code_reg_2687 == 7'd99))) | (~(op_code_reg_2687 == 7'd111) & ~(op_code_reg_2687 == 7'd99) & ~(op_code_reg_2687 == 7'd103))))) begin
        p_0_0_02598_reg_1074 <= grp_fu_1098_p2;
    end else if ((((grp_fu_1168_p2 == 1'd1) & (funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1168_p2 == 1'd0) & (funct3_reg_2691 == 3'd1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1111_p2 == 1'd1) & (funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1111_p2 == 1'd0) & (funct3_reg_2691 == 3'd5) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1105_p2 == 1'd1) & (funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_1105_p2 == 1'd0) & (funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state16)))) begin
        p_0_0_02598_reg_1074 <= grp_fu_1164_p2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd103))) begin
        p_0_0_02598_reg_1074 <= grp_fu_1157_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111))) begin
        p_0_0_02598_reg_1074 <= add_ln61_fu_1753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2691 <= {{memory_q0[14:12]}};
        funct7_reg_2695 <= {{memory_q0[31:25]}};
        icmp_ln224_reg_2785 <= icmp_ln224_fu_1438_p2;
        imm_I2_reg_2772 <= {{memory_q0[24:20]}};
        imm_I_reg_2756 <= {{memory_q0[31:20]}};
        op_code_reg_2687 <= op_code_fu_1203_p1;
        rd_reg_2715 <= {{memory_q0[11:7]}};
        rs1_reg_2699 <= {{memory_q0[19:15]}};
        rs2_reg_2704 <= {{memory_q0[24:20]}};
        sext_ln42_reg_2751[31 : 1] <= sext_ln42_fu_1317_p1[31 : 1];
        sext_ln43_reg_2762 <= sext_ln43_fu_1331_p1;
        tmp_4_reg_2779 <= tmp_4_fu_1411_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln102_reg_3155 <= grp_fu_1105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln72_reg_3175 <= grp_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln78_reg_3171 <= grp_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln84_reg_3167 <= grp_fu_1111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd5) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln90_reg_3163 <= grp_fu_1111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln96_reg_3159 <= grp_fu_1105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_15_reg_3081 <= zext_ln169_1_fu_2438_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_16_reg_3071 <= zext_ln171_1_fu_2429_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_17_reg_3061 <= zext_ln173_1_fu_2420_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_18_reg_3051 <= zext_ln175_1_fu_2411_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_19_reg_3041 <= zext_ln180_1_fu_2402_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_addr_20_reg_3031 <= zext_ln182_1_fu_2393_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(op_code_fu_1203_p1 == 7'd15) & ~(op_code_fu_1203_p1 == 7'd115) & ~(op_code_fu_1203_p1 == 7'd55) & ~(op_code_fu_1203_p1 == 7'd23) & ~(op_code_fu_1203_p1 == 7'd103) & ~(op_code_fu_1203_p1 == 7'd111) & ~(op_code_fu_1203_p1 == 7'd99) & ~(op_code_fu_1203_p1 == 7'd3) & ~(op_code_fu_1203_p1 == 7'd35) & ~(op_code_fu_1203_p1 == 7'd19) & ~(op_code_fu_1203_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1217_p4 == 7'd0) & ~(funct7_fu_1217_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51)) | (~(funct7_fu_1217_p4 == 7'd0) & ~(funct7_fu_1217_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19)) | (~(funct7_fu_1217_p4 == 7'd0) & ~(funct7_fu_1217_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51)) | ((icmp_ln350_fu_1444_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd115)) | (~(funct3_reg_2691 == 3'd0) & ~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 
    == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | (~(funct3_reg_2691 == 3'd0) & ~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd99)) | ((funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd99)))) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 
    == 3'd3) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd0) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd15)))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2674 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        pos_1_reg_3012 <= pos_1_fu_2341_p3;
        select_ln165_reg_3017 <= select_ln165_fu_2377_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        select_ln115_reg_3086 <= select_ln115_fu_2555_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((1'b1 == ap_condition_517)) begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = grp_fu_1098_p2;
        end else if ((op_code_reg_2687 == 7'd103)) begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = grp_fu_1157_p2;
        end else begin
            ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = p_0_0_02598_reg_1074;
        end
    end else begin
        ap_phi_mux_p_0_0_02598_phi_fu_1077_p18 = p_0_0_02598_reg_1074;
    end
end

always @ (*) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln119_fu_2623_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln121_fu_2618_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln123_fu_2613_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln125_fu_2608_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln130_fu_2603_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln132_fu_2598_p1;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln136_fu_2593_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln140_fu_2588_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln142_fu_2583_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln144_fu_2578_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln146_fu_2573_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln151_fu_2568_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3))) begin
        memory_address0 = zext_ln153_fu_2563_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln169_1_fu_2438_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln171_1_fu_2429_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln173_1_fu_2420_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln175_1_fu_2411_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln180_1_fu_2402_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln182_1_fu_2393_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_15_reg_3081;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_16_reg_3071;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_17_reg_3061;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_18_reg_3051;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_19_reg_3041;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = memory_addr_20_reg_3031;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        memory_address0 = zext_ln186_1_fu_1916_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln33_fu_1198_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | 
    ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) 
    & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_fu_2555_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_fu_2555_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) 
    & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd3)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35))) begin
        if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd0))) begin
            memory_d0 = tmp_22_fu_2009_p5;
        end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd1))) begin
            memory_d0 = tmp_23_fu_1992_p5;
        end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd2))) begin
            memory_d0 = tmp_24_fu_1975_p5;
        end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd3))) begin
            memory_d0 = tmp_25_fu_1958_p5;
        end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd0))) begin
            memory_d0 = tmp_26_fu_1941_p5;
        end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd2))) begin
            memory_d0 = tmp_27_fu_1924_p5;
        end else if ((funct3_reg_2691 == 3'd2)) begin
            memory_d0 = xreg_q1;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_reg_3017 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd35)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address0 = zext_ln66_fu_2670_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd0))) begin
        xreg_address0 = zext_ln234_2_fu_2267_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd32))) begin
        xreg_address0 = zext_ln237_2_fu_2253_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln198_1_fu_2239_p1;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln202_fu_2230_p1;
    end else if (((funct3_reg_2691 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln209_fu_2216_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln215_1_fu_2207_p1;
    end else if (((funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln218_1_fu_2197_p1;
    end else if (((funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln221_1_fu_2187_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address0 = zext_ln225_2_fu_2177_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd55))) begin
        xreg_address0 = zext_ln54_fu_1775_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd23))) begin
        xreg_address0 = zext_ln57_fu_1770_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111))) begin
        xreg_address0 = zext_ln60_fu_1748_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd103))) begin
        xreg_address0 = zext_ln65_fu_1743_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln72_1_fu_1732_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln78_1_fu_1722_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln84_1_fu_1712_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln90_1_fu_1702_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln96_1_fu_1692_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address0 = zext_ln102_1_fu_1682_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd3))) begin
        xreg_address0 = zext_ln114_fu_1672_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd35))) begin
        xreg_address0 = zext_ln164_fu_1667_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln234_fu_1656_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln237_fu_1651_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln198_fu_1646_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln201_fu_1641_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln208_fu_1636_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln215_fu_1631_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln218_fu_1626_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln221_fu_1621_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd19))) begin
        xreg_address0 = zext_ln225_fu_1616_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln333_1_fu_1605_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln257_1_fu_1583_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln261_1_fu_1573_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln271_fu_1558_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln279_1_fu_1547_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln291_1_fu_1531_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln303_1_fu_1515_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln312_fu_1488_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln315_1_fu_1483_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address0 = zext_ln325_1_fu_1473_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln169_fu_2434_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln171_fu_2425_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln173_fu_2416_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln175_fu_2407_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln180_fu_2398_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln182_fu_2389_p1;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35))) begin
        xreg_address1 = zext_ln186_fu_2385_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln119_1_fu_2146_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln121_1_fu_2133_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln123_1_fu_2124_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln125_1_fu_2115_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln130_1_fu_2106_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln132_1_fu_2093_p1;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln136_1_fu_2084_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln140_2_fu_2080_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln142_2_fu_2067_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln144_2_fu_2058_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln146_2_fu_2049_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln151_2_fu_2040_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_address1 = zext_ln153_2_fu_2027_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln333_2_fu_1912_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd0))) begin
        xreg_address1 = zext_ln257_2_fu_1901_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd32))) begin
        xreg_address1 = zext_ln261_2_fu_1890_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln271_3_fu_1879_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln280_fu_1855_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln292_fu_1846_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln303_2_fu_1842_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd0))) begin
        xreg_address1 = zext_ln312_3_fu_1831_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd32))) begin
        xreg_address1 = zext_ln315_3_fu_1812_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address1 = zext_ln325_2_fu_1793_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln72_fu_1727_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln78_fu_1717_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln84_fu_1707_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln90_fu_1697_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln96_fu_1687_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd99))) begin
        xreg_address1 = zext_ln102_fu_1677_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln333_fu_1600_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln257_fu_1578_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln261_fu_1568_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln271_1_fu_1563_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln279_fu_1542_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln291_fu_1526_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln303_fu_1510_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln312_1_fu_1493_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln315_fu_1478_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51))) begin
        xreg_address1 = zext_ln325_fu_1468_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd32)) | ((funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd55)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd23)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd103)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 
    == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 
    3'd2) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd19)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 
    == 7'd35)) | ((funct3_reg_2691 == 3'd0) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd1) & (select_ln165_fu_2377_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 
    3'd4) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd32)) | ((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd32)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state15) & (op_code_reg_2687 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 
    == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd0) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct7_fu_1217_p4 == 7'd32) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 
    == 3'd2) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln224_fu_1438_p2 == 1'd1) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd99)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd0))) begin
        xreg_d0 = lshr_ln234_fu_2260_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd32))) begin
        xreg_d0 = ashr_ln237_fu_2246_p2;
    end else if (((funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = grp_fu_1157_p2;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = zext_ln201_1_fu_2234_p1;
    end else if (((funct3_reg_2691 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = zext_ln208_1_fu_2220_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = xor_ln215_fu_2201_p2;
    end else if (((funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = or_ln218_fu_2191_p2;
    end else if (((funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = and_ln221_fu_2181_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d0 = shl_ln225_fu_2170_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd55))) begin
        xreg_d0 = imm_U_fu_1429_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd23))) begin
        xreg_d0 = add_ln57_fu_1764_p2;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd103)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111)))) begin
        xreg_d0 = grp_fu_1098_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln119_fu_2141_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln121_fu_2128_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln123_fu_2119_p1;
    end else if (((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln125_fu_2110_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln130_fu_2101_p1;
    end else if (((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = sext_ln132_fu_2088_p1;
    end else if (((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = memory_q0;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln140_1_fu_2075_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln142_1_fu_2062_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln144_1_fu_2053_p1;
    end else if (((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln146_1_fu_2044_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln151_1_fu_2035_p1;
    end else if (((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3))) begin
        xreg_d1 = zext_ln153_1_fu_2022_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = and_ln333_fu_1905_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd0))) begin
        xreg_d1 = add_ln257_fu_1894_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd32))) begin
        xreg_d1 = sub_ln261_fu_1883_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = shl_ln271_fu_1872_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = zext_ln279_2_fu_1859_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = zext_ln291_2_fu_1850_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = xor_ln303_fu_1835_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd0))) begin
        xreg_d1 = lshr_ln312_fu_1824_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd32))) begin
        xreg_d1 = ashr_ln315_fu_1805_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_d1 = or_ln325_fu_1786_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2691 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state14) & (funct7_reg_2695 == 7'd32)) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln224_reg_2785 == 1'd1)) | ((funct3_reg_2691 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd55)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd23)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd103)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd111)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd0) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd1) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd1) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd3) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 
    == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd4) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd0) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((funct3_reg_2691 == 3'd5) & (select_ln115_reg_3086 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln224_reg_2785 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state9) & (funct7_reg_2695 == 7'd32)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln224_reg_2785 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln224_reg_2785 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln224_reg_2785 == 1'd1)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln224_reg_2785 == 1'd1)) | ((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd0)) | ((1'b1 == ap_CS_fsm_state4) & (funct7_reg_2695 == 7'd32)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln224_reg_2785 
    == 1'd1)) | ((funct3_reg_2691 == 3'd2) & (1'b1 == ap_CS_fsm_state11) & (op_code_reg_2687 == 7'd3)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1207_p4 == 3'd2) & ~(funct3_fu_1207_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~(funct3_fu_1207_p4 == 3'd1) & ~(funct3_fu_1207_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd7) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd0) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd1) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd4) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd5) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1207_p4 == 3'd6) & (op_code_fu_1203_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((funct3_fu_1207_p4 == 3'd2) & (op_code_fu_1203_p1 == 7'd99)) | ((funct3_fu_1207_p4 == 3'd3) & (op_code_fu_1203_p1 == 7'd99))) | (~(op_code_fu_1203_p1 == 7'd103) & ~(op_code_fu_1203_p1 == 7'd99) & ~(op_code_fu_1203_p1 == 7'd3) & ~(op_code_fu_1203_p1 == 7'd35) & ~(op_code_fu_1203_p1 == 7'd19) & ~(op_code_fu_1203_p1 == 7'd51))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1203_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_1_fu_2473_p2 = ($signed(trunc_ln114_fu_2459_p1) + $signed(sext_ln114_1_fu_2456_p1));

assign add_ln114_fu_2463_p2 = ($signed(zext_ln114_1_fu_2449_p1) + $signed(sext_ln114_fu_2453_p1));

assign add_ln164_1_fu_2295_p2 = ($signed(trunc_ln164_fu_2281_p1) + $signed(sext_ln164_1_fu_2278_p1));

assign add_ln164_fu_2285_p2 = ($signed(zext_ln164_1_fu_2271_p1) + $signed(sext_ln164_fu_2275_p1));

assign add_ln257_fu_1894_p2 = (xreg_q0 + xreg_q1);

assign add_ln57_fu_1764_p2 = (p_pc_load_reg_2674 + imm_U_fu_1429_p3);

assign add_ln61_fu_1753_p2 = ($signed(p_pc_load_reg_2674) + $signed(sext_ln45_fu_1387_p1));

assign and_ln221_fu_2181_p2 = (xreg_q0 & sext_ln43_reg_2762);

assign and_ln333_fu_1905_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_517 = ((((((((((funct3_reg_2691 == 3'd6) & (icmp_ln96_reg_3159 == 1'd0) & (op_code_reg_2687 == 7'd99)) | ((funct3_reg_2691 == 3'd7) & (icmp_ln102_reg_3155 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd5) & (icmp_ln90_reg_3163 == 1'd1) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd4) & (icmp_ln84_reg_3167 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd3) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd2) & (op_code_reg_2687 == 7'd99))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln72_reg_3175 == 1'd0) & (op_code_reg_2687 == 7'd99))) | ((funct3_reg_2691 == 3'd1) & (icmp_ln78_reg_3171 == 1'd1) & (op_code_reg_2687 == 7'd99))) | (~(op_code_reg_2687 == 7'd111) & ~(op_code_reg_2687 == 7'd99) & ~(op_code_reg_2687 == 7'd103)));
end

assign ashr_ln237_fu_2246_p2 = $signed(xreg_q0) >>> zext_ln237_1_fu_2243_p1;

assign ashr_ln315_fu_1805_p2 = $signed(xreg_q1) >>> zext_ln315_2_fu_1801_p1;

assign error = p_error;

assign funct12_fu_1227_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1207_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1217_p4 = {{memory_q0[31:25]}};

assign grp_fu_1098_p2 = (p_pc_load_reg_2674 + 32'd4);

assign grp_fu_1105_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1111_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1117_p4 = {{memory_q0[31:16]}};

assign grp_fu_1127_p4 = {{memory_q0[31:24]}};

assign grp_fu_1137_p4 = {{memory_q0[23:16]}};

assign grp_fu_1147_p4 = {{memory_q0[15:8]}};

assign grp_fu_1157_p2 = ($signed(xreg_q0) + $signed(sext_ln43_reg_2762));

assign grp_fu_1164_p2 = ($signed(p_pc_load_reg_2674) + $signed(sext_ln42_reg_2751));

assign grp_fu_1168_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln201_fu_2225_p2 = (($signed(xreg_q0) < $signed(sext_ln43_reg_2762)) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_2211_p2 = ((xreg_q0 < sext_ln43_reg_2762) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_1438_p2 = ((funct7_fu_1217_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_1444_p2 = ((funct12_fu_1227_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1303_p6 = {{{{{tmp_2_fu_1295_p3}, {tmp_1_fu_1287_p3}}, {tmp_s_fu_1277_p4}}, {tmp_fu_1267_p4}}, {1'd0}};

assign imm_I_fu_1321_p4 = {{memory_q0[31:20]}};

assign imm_J_fu_1373_p6 = {{{{{tmp_2_fu_1295_p3}, {tmp_6_fu_1363_p4}}, {tmp_5_fu_1355_p3}}, {tmp_3_fu_1345_p4}}, {1'd0}};

assign imm_U_fu_1429_p3 = {{tmp_9_fu_1419_p4}, {12'd0}};

assign lshr_ln234_fu_2260_p2 = xreg_q0 >> zext_ln234_1_fu_2257_p1;

assign lshr_ln312_fu_1824_p2 = xreg_q0 >> zext_ln312_2_fu_1820_p1;

assign lshr_ln_fu_1188_p4 = {{p_pc[18:2]}};

assign op_code_fu_1203_p1 = memory_q0[6:0];

assign or_ln218_fu_2191_p2 = (xreg_q0 | sext_ln43_reg_2762);

assign or_ln325_fu_1786_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2355_p3 = {{1'd0}, {sub_ln165_fu_2349_p2}};

assign p_and_t_fu_2533_p3 = {{1'd0}, {sub_ln115_fu_2527_p2}};

assign pc = ap_phi_mux_p_0_0_02598_phi_fu_1077_p18;

assign pos_1_fu_2341_p3 = ((tmp_12_fu_2301_p3[0:0] == 1'b1) ? sub_ln164_1_fu_2325_p2 : trunc_ln164_2_fu_2331_p4);

assign pos_fu_2519_p3 = ((tmp_10_fu_2479_p3[0:0] == 1'b1) ? sub_ln114_1_fu_2503_p2 : trunc_ln114_2_fu_2509_p4);

assign rd_fu_1257_p4 = {{memory_q0[11:7]}};

assign rs1_fu_1237_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1247_p4 = {{memory_q0[24:20]}};

assign select_ln115_fu_2555_p3 = ((tmp_10_fu_2479_p3[0:0] == 1'b1) ? sub_ln115_1_fu_2541_p2 : tmp_11_fu_2547_p3);

assign select_ln165_fu_2377_p3 = ((tmp_12_fu_2301_p3[0:0] == 1'b1) ? sub_ln165_1_fu_2363_p2 : tmp_13_fu_2369_p3);

assign sext_ln114_1_fu_2456_p1 = imm_I_reg_2756;

assign sext_ln114_fu_2453_p1 = imm_I_reg_2756;

assign sext_ln119_fu_2141_p1 = $signed(trunc_ln119_fu_2137_p1);

assign sext_ln121_fu_2128_p1 = $signed(grp_fu_1147_p4);

assign sext_ln123_fu_2119_p1 = $signed(grp_fu_1137_p4);

assign sext_ln125_fu_2110_p1 = $signed(grp_fu_1127_p4);

assign sext_ln130_fu_2101_p1 = $signed(trunc_ln130_fu_2097_p1);

assign sext_ln132_fu_2088_p1 = $signed(grp_fu_1117_p4);

assign sext_ln164_1_fu_2278_p1 = tmp_4_reg_2779;

assign sext_ln164_fu_2275_p1 = tmp_4_reg_2779;

assign sext_ln42_fu_1317_p1 = $signed(imm_B_fu_1303_p6);

assign sext_ln43_fu_1331_p1 = imm_I_fu_1321_p4;

assign sext_ln45_fu_1387_p1 = $signed(imm_J_fu_1373_p6);

assign shl_ln225_fu_2170_p2 = xreg_q0 << zext_ln225_1_fu_2167_p1;

assign shl_ln271_fu_1872_p2 = xreg_q0 << zext_ln271_2_fu_1868_p1;

assign sub_ln114_1_fu_2503_p2 = (17'd0 - trunc_ln114_1_fu_2493_p4);

assign sub_ln114_fu_2487_p2 = (19'd0 - add_ln114_1_fu_2473_p2);

assign sub_ln115_1_fu_2541_p2 = (3'd0 - p_and_t_fu_2533_p3);

assign sub_ln115_fu_2527_p2 = (2'd0 - trunc_ln114_3_fu_2469_p1);

assign sub_ln164_1_fu_2325_p2 = (17'd0 - trunc_ln164_1_fu_2315_p4);

assign sub_ln164_fu_2309_p2 = (19'd0 - add_ln164_1_fu_2295_p2);

assign sub_ln165_1_fu_2363_p2 = (3'd0 - p_and_t3_fu_2355_p3);

assign sub_ln165_fu_2349_p2 = (2'd0 - trunc_ln164_3_fu_2291_p1);

assign sub_ln261_fu_1883_p2 = (xreg_q1 - xreg_q0);

assign tmp_10_fu_2479_p3 = add_ln114_fu_2463_p2[32'd33];

assign tmp_11_fu_2547_p3 = {{1'd0}, {trunc_ln114_3_fu_2469_p1}};

assign tmp_12_fu_2301_p3 = add_ln164_fu_2285_p2[32'd33];

assign tmp_13_fu_2369_p3 = {{1'd0}, {trunc_ln164_3_fu_2291_p1}};

assign tmp_1_fu_1287_p3 = memory_q0[32'd7];

assign tmp_22_fu_2009_p5 = {{memory_q0[31:8]}, {trunc_ln169_fu_2005_p1}};

assign tmp_23_fu_1992_p5 = {{memory_q0[31:16]}, {trunc_ln171_fu_1988_p1}, {memory_q0[7:0]}};

assign tmp_24_fu_1975_p5 = {{memory_q0[31:24]}, {trunc_ln173_fu_1971_p1}, {memory_q0[15:0]}};

assign tmp_25_fu_1958_p5 = {{trunc_ln175_fu_1954_p1}, {memory_q0[23:0]}};

assign tmp_26_fu_1941_p5 = {{memory_q0[31:16]}, {trunc_ln180_fu_1937_p1}};

assign tmp_27_fu_1924_p5 = {{trunc_ln182_fu_1920_p1}, {memory_q0[15:0]}};

assign tmp_2_fu_1295_p3 = memory_q0[32'd31];

assign tmp_3_fu_1345_p4 = {{memory_q0[30:21]}};

assign tmp_4_fu_1411_p3 = {{tmp_8_fu_1401_p4}, {tmp_7_fu_1391_p4}};

assign tmp_5_fu_1355_p3 = memory_q0[32'd20];

assign tmp_6_fu_1363_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_1391_p4 = {{memory_q0[11:7]}};

assign tmp_8_fu_1401_p4 = {{memory_q0[31:25]}};

assign tmp_9_fu_1419_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1267_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_1277_p4 = {{memory_q0[30:25]}};

assign trunc_ln114_1_fu_2493_p4 = {{sub_ln114_fu_2487_p2[18:2]}};

assign trunc_ln114_2_fu_2509_p4 = {{add_ln114_1_fu_2473_p2[18:2]}};

assign trunc_ln114_3_fu_2469_p1 = add_ln114_fu_2463_p2[1:0];

assign trunc_ln114_fu_2459_p1 = xreg_q0[18:0];

assign trunc_ln119_fu_2137_p1 = memory_q0[7:0];

assign trunc_ln130_fu_2097_p1 = memory_q0[15:0];

assign trunc_ln140_fu_2071_p1 = memory_q0[7:0];

assign trunc_ln151_fu_2031_p1 = memory_q0[15:0];

assign trunc_ln164_1_fu_2315_p4 = {{sub_ln164_fu_2309_p2[18:2]}};

assign trunc_ln164_2_fu_2331_p4 = {{add_ln164_1_fu_2295_p2[18:2]}};

assign trunc_ln164_3_fu_2291_p1 = add_ln164_fu_2285_p2[1:0];

assign trunc_ln164_fu_2281_p1 = xreg_q0[18:0];

assign trunc_ln169_fu_2005_p1 = xreg_q1[7:0];

assign trunc_ln171_fu_1988_p1 = xreg_q1[7:0];

assign trunc_ln173_fu_1971_p1 = xreg_q1[7:0];

assign trunc_ln175_fu_1954_p1 = xreg_q1[7:0];

assign trunc_ln180_fu_1937_p1 = xreg_q1[15:0];

assign trunc_ln182_fu_1920_p1 = xreg_q1[15:0];

assign trunc_ln271_fu_1864_p1 = xreg_q1[4:0];

assign trunc_ln312_fu_1816_p1 = xreg_q1[4:0];

assign trunc_ln315_fu_1797_p1 = xreg_q0[4:0];

assign xor_ln215_fu_2201_p2 = (xreg_q0 ^ sext_ln43_reg_2762);

assign xor_ln303_fu_1835_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln102_1_fu_1682_p1 = rs2_fu_1247_p4;

assign zext_ln102_fu_1677_p1 = rs1_fu_1237_p4;

assign zext_ln114_1_fu_2449_p1 = xreg_q0;

assign zext_ln114_fu_1672_p1 = rs1_fu_1237_p4;

assign zext_ln119_1_fu_2146_p1 = rd_reg_2715;

assign zext_ln119_fu_2623_p1 = pos_fu_2519_p3;

assign zext_ln121_1_fu_2133_p1 = rd_reg_2715;

assign zext_ln121_fu_2618_p1 = pos_fu_2519_p3;

assign zext_ln123_1_fu_2124_p1 = rd_reg_2715;

assign zext_ln123_fu_2613_p1 = pos_fu_2519_p3;

assign zext_ln125_1_fu_2115_p1 = rd_reg_2715;

assign zext_ln125_fu_2608_p1 = pos_fu_2519_p3;

assign zext_ln130_1_fu_2106_p1 = rd_reg_2715;

assign zext_ln130_fu_2603_p1 = pos_fu_2519_p3;

assign zext_ln132_1_fu_2093_p1 = rd_reg_2715;

assign zext_ln132_fu_2598_p1 = pos_fu_2519_p3;

assign zext_ln136_1_fu_2084_p1 = rd_reg_2715;

assign zext_ln136_fu_2593_p1 = pos_fu_2519_p3;

assign zext_ln140_1_fu_2075_p1 = trunc_ln140_fu_2071_p1;

assign zext_ln140_2_fu_2080_p1 = rd_reg_2715;

assign zext_ln140_fu_2588_p1 = pos_fu_2519_p3;

assign zext_ln142_1_fu_2062_p1 = grp_fu_1147_p4;

assign zext_ln142_2_fu_2067_p1 = rd_reg_2715;

assign zext_ln142_fu_2583_p1 = pos_fu_2519_p3;

assign zext_ln144_1_fu_2053_p1 = grp_fu_1137_p4;

assign zext_ln144_2_fu_2058_p1 = rd_reg_2715;

assign zext_ln144_fu_2578_p1 = pos_fu_2519_p3;

assign zext_ln146_1_fu_2044_p1 = grp_fu_1127_p4;

assign zext_ln146_2_fu_2049_p1 = rd_reg_2715;

assign zext_ln146_fu_2573_p1 = pos_fu_2519_p3;

assign zext_ln151_1_fu_2035_p1 = trunc_ln151_fu_2031_p1;

assign zext_ln151_2_fu_2040_p1 = rd_reg_2715;

assign zext_ln151_fu_2568_p1 = pos_fu_2519_p3;

assign zext_ln153_1_fu_2022_p1 = grp_fu_1117_p4;

assign zext_ln153_2_fu_2027_p1 = rd_reg_2715;

assign zext_ln153_fu_2563_p1 = pos_fu_2519_p3;

assign zext_ln164_1_fu_2271_p1 = xreg_q0;

assign zext_ln164_fu_1667_p1 = rs1_fu_1237_p4;

assign zext_ln169_1_fu_2438_p1 = pos_1_fu_2341_p3;

assign zext_ln169_fu_2434_p1 = rs2_reg_2704;

assign zext_ln171_1_fu_2429_p1 = pos_1_fu_2341_p3;

assign zext_ln171_fu_2425_p1 = rs2_reg_2704;

assign zext_ln173_1_fu_2420_p1 = pos_1_fu_2341_p3;

assign zext_ln173_fu_2416_p1 = rs2_reg_2704;

assign zext_ln175_1_fu_2411_p1 = pos_1_fu_2341_p3;

assign zext_ln175_fu_2407_p1 = rs2_reg_2704;

assign zext_ln180_1_fu_2402_p1 = pos_1_fu_2341_p3;

assign zext_ln180_fu_2398_p1 = rs2_reg_2704;

assign zext_ln182_1_fu_2393_p1 = pos_1_fu_2341_p3;

assign zext_ln182_fu_2389_p1 = rs2_reg_2704;

assign zext_ln186_1_fu_1916_p1 = pos_1_reg_3012;

assign zext_ln186_fu_2385_p1 = rs2_reg_2704;

assign zext_ln198_1_fu_2239_p1 = rd_reg_2715;

assign zext_ln198_fu_1646_p1 = rs1_fu_1237_p4;

assign zext_ln201_1_fu_2234_p1 = icmp_ln201_fu_2225_p2;

assign zext_ln201_fu_1641_p1 = rs1_fu_1237_p4;

assign zext_ln202_fu_2230_p1 = rd_reg_2715;

assign zext_ln208_1_fu_2220_p1 = icmp_ln208_fu_2211_p2;

assign zext_ln208_fu_1636_p1 = rs1_fu_1237_p4;

assign zext_ln209_fu_2216_p1 = rd_reg_2715;

assign zext_ln215_1_fu_2207_p1 = rd_reg_2715;

assign zext_ln215_fu_1631_p1 = rs1_fu_1237_p4;

assign zext_ln218_1_fu_2197_p1 = rd_reg_2715;

assign zext_ln218_fu_1626_p1 = rs1_fu_1237_p4;

assign zext_ln221_1_fu_2187_p1 = rd_reg_2715;

assign zext_ln221_fu_1621_p1 = rs1_fu_1237_p4;

assign zext_ln225_1_fu_2167_p1 = imm_I2_reg_2772;

assign zext_ln225_2_fu_2177_p1 = rd_reg_2715;

assign zext_ln225_fu_1616_p1 = rs1_fu_1237_p4;

assign zext_ln234_1_fu_2257_p1 = imm_I2_reg_2772;

assign zext_ln234_2_fu_2267_p1 = rd_reg_2715;

assign zext_ln234_fu_1656_p1 = rs1_fu_1237_p4;

assign zext_ln237_1_fu_2243_p1 = imm_I2_reg_2772;

assign zext_ln237_2_fu_2253_p1 = rd_reg_2715;

assign zext_ln237_fu_1651_p1 = rs1_fu_1237_p4;

assign zext_ln257_1_fu_1583_p1 = rs2_fu_1247_p4;

assign zext_ln257_2_fu_1901_p1 = rd_reg_2715;

assign zext_ln257_fu_1578_p1 = rs1_fu_1237_p4;

assign zext_ln261_1_fu_1573_p1 = rs2_fu_1247_p4;

assign zext_ln261_2_fu_1890_p1 = rd_reg_2715;

assign zext_ln261_fu_1568_p1 = rs1_fu_1237_p4;

assign zext_ln271_1_fu_1563_p1 = rs2_fu_1247_p4;

assign zext_ln271_2_fu_1868_p1 = trunc_ln271_fu_1864_p1;

assign zext_ln271_3_fu_1879_p1 = rd_reg_2715;

assign zext_ln271_fu_1558_p1 = rs1_fu_1237_p4;

assign zext_ln279_1_fu_1547_p1 = rs2_fu_1247_p4;

assign zext_ln279_2_fu_1859_p1 = grp_fu_1111_p2;

assign zext_ln279_fu_1542_p1 = rs1_fu_1237_p4;

assign zext_ln280_fu_1855_p1 = rd_reg_2715;

assign zext_ln291_1_fu_1531_p1 = rs2_fu_1247_p4;

assign zext_ln291_2_fu_1850_p1 = grp_fu_1105_p2;

assign zext_ln291_fu_1526_p1 = rs1_fu_1237_p4;

assign zext_ln292_fu_1846_p1 = rd_reg_2715;

assign zext_ln303_1_fu_1515_p1 = rs2_fu_1247_p4;

assign zext_ln303_2_fu_1842_p1 = rd_reg_2715;

assign zext_ln303_fu_1510_p1 = rs1_fu_1237_p4;

assign zext_ln312_1_fu_1493_p1 = rs2_fu_1247_p4;

assign zext_ln312_2_fu_1820_p1 = trunc_ln312_fu_1816_p1;

assign zext_ln312_3_fu_1831_p1 = rd_reg_2715;

assign zext_ln312_fu_1488_p1 = rs1_fu_1237_p4;

assign zext_ln315_1_fu_1483_p1 = rs2_fu_1247_p4;

assign zext_ln315_2_fu_1801_p1 = trunc_ln315_fu_1797_p1;

assign zext_ln315_3_fu_1812_p1 = rd_reg_2715;

assign zext_ln315_fu_1478_p1 = rs1_fu_1237_p4;

assign zext_ln325_1_fu_1473_p1 = rs2_fu_1247_p4;

assign zext_ln325_2_fu_1793_p1 = rd_reg_2715;

assign zext_ln325_fu_1468_p1 = rs1_fu_1237_p4;

assign zext_ln333_1_fu_1605_p1 = rs2_fu_1247_p4;

assign zext_ln333_2_fu_1912_p1 = rd_reg_2715;

assign zext_ln333_fu_1600_p1 = rs1_fu_1237_p4;

assign zext_ln33_fu_1198_p1 = lshr_ln_fu_1188_p4;

assign zext_ln54_fu_1775_p1 = rd_fu_1257_p4;

assign zext_ln57_fu_1770_p1 = rd_fu_1257_p4;

assign zext_ln60_fu_1748_p1 = rd_fu_1257_p4;

assign zext_ln65_fu_1743_p1 = rd_fu_1257_p4;

assign zext_ln66_fu_2670_p1 = rs1_reg_2699;

assign zext_ln72_1_fu_1732_p1 = rs2_fu_1247_p4;

assign zext_ln72_fu_1727_p1 = rs1_fu_1237_p4;

assign zext_ln78_1_fu_1722_p1 = rs2_fu_1247_p4;

assign zext_ln78_fu_1717_p1 = rs1_fu_1237_p4;

assign zext_ln84_1_fu_1712_p1 = rs2_fu_1247_p4;

assign zext_ln84_fu_1707_p1 = rs1_fu_1237_p4;

assign zext_ln90_1_fu_1702_p1 = rs2_fu_1247_p4;

assign zext_ln90_fu_1697_p1 = rs1_fu_1237_p4;

assign zext_ln96_1_fu_1692_p1 = rs2_fu_1247_p4;

assign zext_ln96_fu_1687_p1 = rs1_fu_1237_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2751[0] <= 1'b0;
end

endmodule //processor
