module delay_step ( 
    input clk,  // clock
    input rst,  // reset
    output out
  ) {
  
  dff counter[25](#INIT(8554432), .clk(clk), .rst(rst)); // 0.5s Delay
  dff flip(.clk(clk), .rst(rst));
  
  always {
    out = 0;
    if (counter.q[24]){
      out = 1;
      flip.d = 1;
    }
    if (flip.q){
      out = 1;
    }
    counter.d = counter.q + 1;
  }
}
