#ifndef _df_1_7_SH_MASK_HEADER
#define _df_1_7_SH_MASK_HEADER
#define FabricConfigAccessControl__CfgRegInstAccEn__SHIFT						0x0
#define FabricConfigAccessControl__CfgRegInstAccRegLock__SHIFT						0x1
#define FabricConfigAccessControl__CfgRegInstID__SHIFT							0x10
#define FabricConfigAccessControl__CfgRegInstAccEn_MASK							0x00000001L
#define FabricConfigAccessControl__CfgRegInstAccRegLock_MASK						0x00000002L
#define FabricConfigAccessControl__CfgRegInstID_MASK							0x00FF0000L
#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode__SHIFT							0x0
#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK							0x0000000FL
#define DF_CS_AON0_DramBaseAddress0__AddrRngVal__SHIFT							0x0
#define DF_CS_AON0_DramBaseAddress0__LgcyMmioHoleEn__SHIFT						0x1
#define DF_CS_AON0_DramBaseAddress0__IntLvNumChan__SHIFT						0x4
#define DF_CS_AON0_DramBaseAddress0__IntLvAddrSel__SHIFT						0x8
#define DF_CS_AON0_DramBaseAddress0__DramBaseAddr__SHIFT						0xc
#define DF_CS_AON0_DramBaseAddress0__AddrRngVal_MASK							0x00000001L
#define DF_CS_AON0_DramBaseAddress0__LgcyMmioHoleEn_MASK						0x00000002L
#define DF_CS_AON0_DramBaseAddress0__IntLvNumChan_MASK							0x000000F0L
#define DF_CS_AON0_DramBaseAddress0__IntLvAddrSel_MASK							0x00000700L
#define DF_CS_AON0_DramBaseAddress0__DramBaseAddr_MASK							0xFFFFF000L
#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW__SHIFT					0x3
#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW_MASK						0x00000008L
#endif
