Analysis & Synthesis report for MI-CircuitosDigitais-Problema-2
Sat Sep 23 22:20:29 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Sep 23 22:20:29 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; MI-CircuitosDigitais-Problema-2             ;
; Top-level Entity Name       ; modulo_ff_d                                 ;
; Family                      ; MAX II                                      ;
+-----------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+------------------------------------------------------------------+--------------------+---------------------------------+
; Option                                                           ; Setting            ; Default Value                   ;
+------------------------------------------------------------------+--------------------+---------------------------------+
; Device                                                           ; EPM240T100C5       ;                                 ;
; Top-level entity name                                            ; modulo_ff_d        ; MI-CircuitosDigitais-Problema-2 ;
; Family name                                                      ; MAX II             ; Cyclone V                       ;
; Use smart compilation                                            ; Off                ; Off                             ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                              ;
; Enable compact report table                                      ; Off                ; Off                             ;
; Restructure Multiplexers                                         ; Auto               ; Auto                            ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                             ;
; Preserve fewer node names                                        ; On                 ; On                              ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                          ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001                    ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                       ;
; State Machine Processing                                         ; Auto               ; Auto                            ;
; Safe State Machine                                               ; Off                ; Off                             ;
; Extract Verilog State Machines                                   ; On                 ; On                              ;
; Extract VHDL State Machines                                      ; On                 ; On                              ;
; Ignore Verilog initial constructs                                ; Off                ; Off                             ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                            ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                              ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                              ;
; Parallel Synthesis                                               ; On                 ; On                              ;
; NOT Gate Push-Back                                               ; On                 ; On                              ;
; Power-Up Don't Care                                              ; On                 ; On                              ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                             ;
; Remove Duplicate Registers                                       ; On                 ; On                              ;
; Ignore CARRY Buffers                                             ; Off                ; Off                             ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                             ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                             ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                             ;
; Ignore LCELL Buffers                                             ; Off                ; Off                             ;
; Ignore SOFT Buffers                                              ; On                 ; On                              ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                             ;
; Optimization Technique                                           ; Balanced           ; Balanced                        ;
; Carry Chain Length                                               ; 70                 ; 70                              ;
; Auto Carry Chains                                                ; On                 ; On                              ;
; Auto Open-Drain Pins                                             ; On                 ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                             ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                            ;
; Auto Clock Enable Replacement                                    ; On                 ; On                              ;
; Allow Synchronous Control Signals                                ; On                 ; On                              ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                             ;
; Auto Resource Sharing                                            ; Off                ; Off                             ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                              ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                             ;
; Report Parameter Settings                                        ; On                 ; On                              ;
; Report Source Assignments                                        ; On                 ; On                              ;
; Report Connectivity Checks                                       ; On                 ; On                              ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                             ;
; Synchronization Register Chain Length                            ; 2                  ; 2                               ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation              ;
; HDL message level                                                ; Level2             ; Level2                          ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                             ;
; Clock MUX Protection                                             ; On                 ; On                              ;
; Block Design Naming                                              ; Auto               ; Auto                            ;
; Synthesis Effort                                                 ; Auto               ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                              ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                          ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                            ;
+------------------------------------------------------------------+--------------------+---------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Sep 23 22:20:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulo_status_dig_2.v
    Info (12023): Found entity 1: modulo_status_dig_2 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status_dig_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_status_dig_1.v
    Info (12023): Found entity 1: modulo_status_dig_1 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status_dig_1.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(15): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 15
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(17): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 17
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(19): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 19
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(21): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 21
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(23): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 23
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(25): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 25
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(27): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 27
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(29): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(31): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 31
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(33): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 33
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(35): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 35
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(37): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 37
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(39): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(41): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 41
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(43): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 43
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(45): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 45
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(47): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 47
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(49): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 49
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(51): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 51
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(53): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 53
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux16_1.v(55): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file modulo_mux16_1.v
    Info (12023): Found entity 1: modulo_mux16_1 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux4_1.v(14): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 14
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux4_1.v(16): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux4_1.v(18): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 18
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux4_1.v(20): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 20
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux4_1.v(22): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file modulo_mux4_1.v
    Info (12023): Found entity 1: modulo_mux4_1 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_d.v
    Info (12023): Found entity 1: modulo_ff_d File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_demux1_16.v
    Info (12023): Found entity 1: modulo_demux1_16 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_demux1_4.v
    Info (12023): Found entity 1: modulo_demux1_4 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg_ac.v
    Info (12023): Found entity 1: modulo_decodificador_bcd_ex_7seg_ac File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg.v
    Info (12023): Found entity 1: modulo_decodificador_bcd_ex_7Seg File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_coord_linha.v
    Info (12023): Found entity 1: modulo_coord_linha File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_coord_coluna.v
    Info (12023): Found entity 1: modulo_coord_coluna File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(8): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(12): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 12
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(16): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(20): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 20
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(24): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 24
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(28): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(32): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 32
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(36): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 36
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(40): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(44): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 44
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(48): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 48
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(52): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 52
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(56): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 56
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(60): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 60
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(64): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 64
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(68): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 68
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(72): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 72
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(76): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 76
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(80): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 80
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(84): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v
    Info (12023): Found entity 1: modulo_divisor_frequencia File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(7): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 7
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(9): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 9
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(11): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(13): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 13
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(15): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 15
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(17): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 17
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(19): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 19
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(21): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 21
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(23): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 23
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(25): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 25
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(27): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 27
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(29): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(31): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 31
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(33): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 33
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(35): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 35
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(37): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 37
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(39): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(41): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 41
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(43): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 43
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(45): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 45
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(47): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 47
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(49): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 49
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(51): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 51
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(53): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 53
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(55): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 55
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(57): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 57
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(59): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 59
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(61): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 61
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(63): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 63
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(65): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 65
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(67): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 67
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(69): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 69
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(71): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 71
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(73): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 73
Warning (10275): Verilog HDL Module Instantiation warning at modulo_matriz_reg.v(75): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file modulo_matriz_reg.v
    Info (12023): Found entity 1: modulo_matriz_reg File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_contador_2bits.v(6): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_2bits.v Line: 6
Warning (10275): Verilog HDL Module Instantiation warning at modulo_contador_2bits.v(8): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_2bits.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file modulo_contador_2bits.v
    Info (12023): Found entity 1: modulo_contador_2bits File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_2bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pbl.v
    Info (12023): Found entity 1: pbl File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_seletor_reg.v
    Info (12023): Found entity 1: modulo_seletor_reg File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_t.v
    Info (12023): Found entity 1: modulo_ff_t File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file module_gates.v
    Info (12023): Found entity 1: and_gate_3_inputs File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v Line: 1
    Info (12023): Found entity 2: and_gate_4_inputs File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v Line: 10
    Info (12023): Found entity 3: or_gate_4_inputs File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v Line: 19
    Info (12023): Found entity 4: and_gate_2_inputs File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v Line: 29
    Info (12023): Found entity 5: and_gate_5_inputs File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file modulo_contador_mod_6.v
    Info (12023): Found entity 1: modulo_contador_mod_6 File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_mod_6.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at module modulo_contador_mod_4.v(6): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module modulo_contador_mod_4.v Line: 6
Warning (10275): Verilog HDL Module Instantiation warning at module modulo_contador_mod_4.v(8): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module modulo_contador_mod_4.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at module modulo_contador_mod_4.v(13): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module modulo_contador_mod_4.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file module modulo_contador_mod_4.v
    Info (12023): Found entity 1: modulo_contador_3bits File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module modulo_contador_mod_4.v Line: 1
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(22) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 22
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(24) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 24
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(26) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 26
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(26): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 26
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(28) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(28): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 28
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(30) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 30
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(30): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 30
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(32) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 32
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(32): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 32
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(34) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(34): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 34
Error (10170): Verilog HDL syntax error at modulo_mux8_1.v(36) near text: ",";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 36
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(36): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 36
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(40): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(42): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 42
Warning (10275): Verilog HDL Module Instantiation warning at modulo_mux8_1.v(44): ignored dangling comma in List of Port Connections File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 44
Error (10112): Ignored design unit "modulo_mux8_1" at modulo_mux8_1.v(1) due to previous errors File: C:/Users/alexd/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file modulo_mux8_1.v
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 96 warnings
    Error: Peak virtual memory: 4681 megabytes
    Error: Processing ended: Sat Sep 23 22:20:29 2023
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:41


