5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd null_stmt2.1.vcd -o null_stmt2.1.cdd -v null_stmt2.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt2.1.v 10 30 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 870004 1 0 0 0 1 17 0 1 1 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" null_stmt2.1.v 0 19 1
2 2 15 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 3 15 60009 1 0 21004 0 0 1 16 0 0
2 4 15 20002 0 1 1410 0 0 1 1 a
2 5 15 20009 1 37 16 3 4
2 6 15 b000b 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 7 16 20002 1 0 1008 0 0 32 48 5 0
2 8 16 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 17 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 10 18 50008 1 0 21008 0 0 1 16 1 0
2 11 18 10001 0 1 1410 0 0 1 1 a
2 12 18 10008 1 37 1a 10 11
2 13 18 a000a 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 14 18 b000b 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 15 18 c000c 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 15 0 0 0
4 14 0 15 15
4 13 0 14 14
4 12 0 13 13
4 9 0 12 12
4 8 0 9 0
4 6 0 8 8
4 5 0 6 6
4 2 11 5 5
3 1 main.$u1 "main.$u1" null_stmt2.1.v 0 28 1
