$date
	Wed Dec 28 15:58:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#10
0#
#20
1#
#30
0#
1"
#40
1#
0"
#50
0#
#55
1"
#60
1!
1#
#70
0#
#80
1#
