ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\CompileCluster\AppData\Roaming/Xilinx/Vivado/2020.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2016.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2023.2/strategies/VDI2016.psg'
source axi_adxcvr_ip.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2023.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "23.2.0"
## }
## set required_lattice_version "2023.2"
## if {[info exists ::env(REQUIRED_LATTICE_VERSION)]} {
##   set required_lattice_version $::env(REQUIRED_LATTICE_VERSION)
## } elseif {[info exists REQUIRED_LATTICE_VERSION]} {
##   set required_lattice_version $REQUIRED_LATTICE_VERSION
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/library/scripts/adi_ip_xilinx.tcl
## source $ad_hdl_dir/library/scripts/adi_xilinx_device_info_enc.tcl
### variable auto_set_param_list
### variable auto_set_param_list_overwritable
### variable fpga_series_list
### variable fpga_family_list
### variable speed_grade_list
### variable dev_package_list
### variable xcvr_type_list
### variable fpga_voltage_list
### set auto_set_param_list { \
###           DEV_PACKAGE \
###           SPEED_GRADE \
###           FPGA_FAMILY \
###           FPGA_TECHNOLOGY }
### set auto_set_param_list_overwritable { \
###           FPGA_VOLTAGE \
###           XCVR_TYPE }
### set fpga_technology_list { \
###         { Unknown     0 } \
###         { 7series     1 } \
###         { ultrascale  2 } \
###         { ultrascale+ 3 } \
###         { versal      4 }}
### set fpga_family_list { \
###         { Unknown       0 } \
###         { artix         1 } \
###         { kintex        2 } \
###         { virtex        3 } \
###         { zynq          4 } \
###         { versalprime   5 } \
###         { versalaicore  6 } \
###         { versalpremium 7 }}
### set speed_grade_list { \
###         { Unknown 0  } \
###         { -1      10 } \
###         { -1L     11 } \
###         { -1H     12 } \
###         { -1HV    13 } \
###         { -1LV    14 } \
###         { -2      20 } \
###         { -2L     21 } \
###         { -2LV    22 } \
###         { -2MP    23 } \
###         { -2LVC   24 } \
###         { -2LVI   25 } \
###         { -3      30 }}
### set dev_package_list { \
###         { Unknown 0  } \
###         { rf      1  } \
###         { fl      2  } \
###         { ff      3  } \
###         { fb      4  } \
###         { hc      5  } \
###         { fh      6  } \
###         { cs      7  } \
###         { cp      8  } \
###         { ft      9  } \
###         { fg      10 } \
###         { sb      11 } \
###         { rb      12 } \
###         { rs      13 } \
###         { cl      14 } \
###         { sf      15 } \
###         { ba      16 } \
###         { fa      17 } \
###         { fs      18 } \
###         { fi      19 } \
###         { vs      20 } \
###         { ls      21 }}
### set xcvr_type_list { \
###         { Unknown             0 } \
###         { GTPE2_NOT_SUPPORTED 1 } \
###         { GTXE2               2 } \
###         { GTHE2_NOT_SUPPORTED 3 } \
###         { GTZE2_NOT_SUPPORTED 4 } \
###         { GTHE3               5 } \
###         { GTYE3_NOT_SUPPORTED 6 } \
###         { GTRE4_NOT_SUPPORTED 7 } \
###         { GTHE4               8 } \
###         { GTYE4               9 } \
###         { GTME4_NOT_SUPPORTED 10}}
### set fpga_voltage_list {0 5000} ;
### proc adi_device_spec {cellpath param} {
### 
###   set list_pointer [string tolower $param]
###   set list_pointer [append list_pointer "_list"]
### 
###   upvar 1 $list_pointer $list_pointer
### 
###   set ip [get_bd_cells $cellpath]
###   set part [get_property PART [current_project]]
### 
###   switch -regexp -- $param {
###       FPGA_TECHNOLOGY {
###           switch  -regexp -- $part {
###              ^xc7          {set series_name 7series}
###              ^xczu         {set series_name ultrascale+}
###              ^x.zu..?p     {set series_name ultrascale+}
###              ^xck26        {set series_name ultrascale+}
###              ^xc.u         {set series_name ultrascale }
###              ^xcv[ecmph]   {set series_name versal}
###              default {
###                  puts "Undefined fpga technology for \"$part\"!"
###                  exit -1
###              }
###           }
###           return "$series_name"
###       }
###       FPGA_FAMILY {
###           set fpga_family [get_property FAMILY $part]
###           foreach i $fpga_family_list {
###               regexp ^[lindex $i 0] $fpga_family matched
###           }
###           return "$matched"
###       }
###       SPEED_GRADE {
###           set speed_grade [get_property SPEED $part]
###           return "$speed_grade"
###       }
###       DEV_PACKAGE {
###           set dev_package [get_property PACKAGE $part]
###           foreach i $dev_package_list {
###               regexp ^[lindex $i 0] $dev_package matched
###           }
###           return "$matched"
###       }
###       XCVR_TYPE {
###           set matched ""
###           set dev_transcivers "none"
###           foreach x [list_property $part] {
###               regexp ^GT..._TRANSCEIVERS $x dev_transcivers
###           }
###           foreach i $xcvr_type_list {
###               regexp ^[lindex $i 0] $dev_transcivers matched
###           }
###           if { $matched eq "" } {
###                puts "CRITICAL WARNING: \"$dev_transcivers\" TYPE IS NOT SUPPORTED BY ADI!"
###           }
###           return "$matched"
###       }
###       FPGA_VOLTAGE {
###           set fpga_voltage [get_property REF_OPERATING_VOLTAGE $part]
### 	  set fpga_voltage [expr int([expr $fpga_voltage * 1000])] ;# // V to mV conversion(integer val)
### 
###           return "$fpga_voltage"
###       }
###       default {
###           puts "WARNING: UNDEFINED PARAMETER \"$param\" (adi_device_spec)!"
###       }
###   }
### }
## if {[info exists ::env(ADI_VIVADO_IP_LIBRARY)]} {
##   set VIVADO_IP_LIBRARY $::env(ADI_VIVADO_IP_LIBRARY)
## } else {
##   set VIVADO_IP_LIBRARY user
## }
## proc adi_ip_ttcl {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   set f [ipx::add_file $ip_constr_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_constr_files $proj_filegroup
## }
## proc adi_ip_sim_ttcl {ip_name ip_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *simulation*}]
##   set f [ipx::add_file $ip_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_files $proj_filegroup
## }
## proc adi_ip_bd {ip_name ip_bd_files} {
##   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
##   if {$proj_filegroup == {}} {
##     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
##   }
## 
##   foreach file $ip_bd_files {
##     set f [ipx::add_file $file $proj_filegroup]
##     set_property -dict [list \
##       type tclSource \
##     ] $f
##   }
## }
## proc adi_ip_infer_streaming_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_infer_mm_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_set_ports_dependency {port_prefix dependency {driver_value {}}} {
##   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
##     set_property ENABLEMENT_DEPENDENCY $dependency $port
##     if {$driver_value != {}} {
##       set_property DRIVER_VALUE $driver_value $port
##     }
##   }
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
##   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
##   adi_set_ports_dependency $prefix $dependency 0
## }
## proc adi_add_port_map {bus phys logic} {
##   set map [ipx::add_port_map $phys $bus]
##   set_property "PHYSICAL_NAME" $phys $map
##   set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
##   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##   set_property "BUS_TYPE_VLNV" $bus_type $bus
##   set_property "INTERFACE_MODE" $mode $bus
## 
##   foreach port_map $port_maps {
##     adi_add_port_map $bus {*}$port_map
##   }
## }
## proc adi_add_multi_bus {num bus_name_prefix mode abs_type bus_type port_maps dependency} {
##   for {set i 0} {$i < $num} {incr i} {
##     set bus_name [format "%s%d" $bus_name_prefix $i]
##     set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##     set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##     set_property "BUS_TYPE_VLNV" $bus_type $bus
##     set_property "INTERFACE_MODE" $mode $bus
## 
##     if {$dependency ne ""} {
##       set bus_dependency [string map [list "{i}" $i] $dependency]
##       set_property ENABLEMENT_DEPENDENCY $bus_dependency $bus
##     }
## 
##     foreach port_map $port_maps {
##       lassign $port_map phys logic width width_dep
##       set map [ipx::add_port_map $phys $bus]
##       set_property "PHYSICAL_NAME" $phys $map
##       set_property "LOGICAL_NAME" $logic $map
##       set_property "PHYSICAL_RIGHT" [expr $i*$width] $map
##       set_property "PHYSICAL_LEFT" [expr ($i+1)*$width-1] $map
##       if {$width_dep ne ""} {
##         set_property "PHYSICAL_RIGHT_RESOLVE_TYPE" "dependent" $map
##         set_property "PHYSICAL_LEFT_RESOLVE_TYPE" "dependent" $map
##         set width_dep_r "(($width_dep) * $i)"
##         set width_dep_l "(($width_dep) * ($i + 1)-1)"
##         set_property "PHYSICAL_RIGHT_DEPENDENCY" $width_dep_r $map
##         set_property "PHYSICAL_LEFT_DEPENDENCY" $width_dep_l $map
##       }
##     }
##   }
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
##   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
##   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
##   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
##   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
##   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
##   set_property display_name $clock_inf_name $clock_inf
##   set clock_map [ipx::add_port_map "CLK" $clock_inf]
##   set_property physical_name $clock_signal_name $clock_map
## 
##   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
##   set_property value $bus_inf_name $assoc_busif
## 
##   if { $reset_signal_name != "" } {
##     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
##     set_property value $reset_signal_name $assoc_reset
## 
##     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
##     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
##     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
##     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
##     set_property display_name $reset_inf_name $reset_inf
##     set_property interface_mode $reset_signal_mode $reset_inf
##     set reset_map [ipx::add_port_map "RST" $reset_inf]
##     set_property physical_name $reset_signal_name $reset_map
## 
##     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
##     if {[string match {*[Nn]} $reset_signal_name] == 1} {
##       set_property value "ACTIVE_LOW" $reset_polarity
##     } else {
##       set_property value "ACTIVE_HIGH" $reset_polarity
##     }
##   }
## }
## proc adi_ip_add_core_dependencies {vlnvs} {
##   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
##     foreach vlnv $vlnvs {
##       ipx::add_subcore $vlnv $file_group
##     }
##   }
## }
## proc adi_ip_create {ip_name} {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   create_project $ip_name . -force
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   } else {
##     # puts -nonew-line "INFO: ADI_GHDL_DIR not defined.\n"
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## }
## proc adi_ip_files {ip_name ip_files} {
##   set proj_fileset [get_filesets sources_1]
##   foreach m_file $ip_files {
##     if {[file extension $m_file] eq ".xdc"} {
##       add_files -norecurse -fileset constrs_1 $m_file
##     } else {
##       add_files -norecurse -scan_for_includes -fileset $proj_fileset $m_file
##     }
##   }
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   global ad_hdl_dir
##   global VIVADO_IP_LIBRARY
## 
##   ipx::package_project -root_dir . -vendor analog.com -library $VIVADO_IP_LIBRARY -taxonomy /Analog_Devices
## 
##   set_property name $ip_name [ipx::current_core]
## 
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {http://www.analog.com} [ipx::current_core]
## 
##   set_property AUTO_FAMILY_SUPPORT_LEVEL level_2 [ipx::current_core]
## 
##   ipx::save_core [ipx::current_core]
## 
##   ipx::remove_all_bus_interface [ipx::current_core]
##   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
##   foreach map $memory_maps {
##     ipx::remove_memory_map [lindex $map 2] [ipx::current_core]
##   }
## 
##   ipx::update_checksums [ipx::current_core]
##   ipx::save_core [ipx::current_core]
## }
## proc adi_ip_properties {ip_name} {
## 
##   adi_ip_properties_lite $ip_name
## 
##   ipx::infer_bus_interface {\
##     s_axi_awvalid \
##     s_axi_awaddr \
##     s_axi_awprot \
##     s_axi_awready \
##     s_axi_wvalid \
##     s_axi_wdata \
##     s_axi_wstrb \
##     s_axi_wready \
##     s_axi_bvalid \
##     s_axi_bresp \
## 
##     s_axi_bready \
##     s_axi_arvalid \
##     s_axi_araddr \
##     s_axi_arprot \
##     s_axi_arready \
##     s_axi_rvalid \
##     s_axi_rdata \
##     s_axi_rresp \
##     s_axi_rready} \
##   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
##   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
##   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
## 
##   set raddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_araddr -of_objects [ipx::current_core]]] + 1]
##   set waddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_awaddr -of_objects [ipx::current_core]]] + 1]
## 
##   if {$raddr_width != $waddr_width} {
##     puts [format "WARNING: AXI address width mismatch for %s (r=%d, w=%d)" $ip_name $raddr_width, $waddr_width]
##     set range 65536
##   } else {
##     if {$raddr_width >= 16} {
##       set range 65536
##     } else {
##       set range [expr 1 << $raddr_width]
##     }
##   }
## 
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
##   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
##   set_property range $range [ipx::get_address_blocks axi_lite \
##     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
##   ipx::associate_bus_interfaces -clock s_axi_aclk -reset s_axi_aresetn [ipx::current_core]
##   ipx::save_core
## }
## proc adi_init_bd_tcl {} {
## 
##   global auto_set_param_list
##   global auto_set_param_list_overwritable
##   set cc [ipx::current_core]
## 
##   if { [file exists bd] } {
##     file delete -force bd
##   }
##   file mkdir bd
## 
##   set bd_tcl [open "bd/bd.tcl" w]
## 
##   puts $bd_tcl "# SCRIPT AUTO-GENERATED AT BUILD, DO NOT MODIFY!"
##   puts $bd_tcl "proc init {cellpath otherInfo} {"
##   puts $bd_tcl "  set ip \[get_bd_cells \$cellpath\]"
##   puts $bd_tcl ""
##   set auto_set_param ""
##   foreach i $auto_set_param_list {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne "" } {
##       append auto_set_param "    $i \\\n"
##     }
##   }
##   if { $auto_set_param ne "" } {
##     puts $bd_tcl "  bd::mark_propagate_only \$ip \" \\"
##     regsub "${i} \\\\" $auto_set_param "$i\"" auto_set_param
##     puts $bd_tcl $auto_set_param
##   }
## 
##   set auto_set_overwritable_param ""
##   foreach i $auto_set_param_list_overwritable {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne "" } {
##       append auto_set_overwritable_param "    $i \\\n"
##     }
##   }
##   if { $auto_set_overwritable_param ne "" } {
##     puts $bd_tcl "  bd::mark_propagate_override \$ip \" \\"
##     regsub "${i} \\\\" $auto_set_overwritable_param "$i\"" auto_set_overwritable_param
##     puts $bd_tcl $auto_set_overwritable_param
##   }
##   puts $bd_tcl "  adi_auto_assign_device_spec \$cellpath"
##   puts $bd_tcl "}"
##   puts $bd_tcl ""
##   puts $bd_tcl "# auto set parameters defined in auto_set_param_list (adi_xilinx_device_info_enc.tcl)"
##   puts $bd_tcl "proc adi_auto_assign_device_spec {cellpath} {"
##   puts $bd_tcl ""
##   puts $bd_tcl "  set ip \[get_bd_cells \$cellpath\]"
##   puts $bd_tcl "  set ip_param_list \[list_property \$ip\]"
##   puts $bd_tcl "  set ip_path \[bd::get_vlnv_dir \[get_property VLNV \$ip\]\]"
##   puts $bd_tcl ""
##   puts $bd_tcl "  set parent_dir \"../\""
##   puts $bd_tcl "  for {set x 1} {\$x<=4} {incr x} {"
##   puts $bd_tcl "    set linkname \${ip_path}\${parent_dir}scripts/adi_xilinx_device_info_enc.tcl"
##   puts $bd_tcl "    if { \[file exists \$linkname\] } {"
##   puts $bd_tcl "      source \${ip_path}\${parent_dir}/scripts/adi_xilinx_device_info_enc.tcl"
##   puts $bd_tcl "      break"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "    append parent_dir \"../\""
##   puts $bd_tcl "  }"
##   puts $bd_tcl ""
##   puts $bd_tcl "  # Find predefindes auto assignable parameters"
##   puts $bd_tcl "  foreach i \$auto_set_param_list {"
##   puts $bd_tcl "    if { \[lsearch \$ip_param_list \"CONFIG.\$i\"\] > 0 } {"
##   puts $bd_tcl "      set val \[adi_device_spec \$cellpath \$i\]"
##   puts $bd_tcl "      set_property CONFIG.\$i \$val \$ip"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "  }"
##   puts $bd_tcl ""
##   puts $bd_tcl "  # Find predefindes auto assignable/overwritable parameters"
##   puts $bd_tcl "  foreach i \$auto_set_param_list_overwritable {"
##   puts $bd_tcl "    if { \[lsearch \$ip_param_list \"CONFIG.\$i\"\] > 0 } {"
##   puts $bd_tcl "      set val \[adi_device_spec \$cellpath \$i\]"
##   puts $bd_tcl "      set_property CONFIG.\$i \$val \$ip"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "  }"
##   puts $bd_tcl "}"
##   puts $bd_tcl ""
##   close $bd_tcl
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset "bd/bd.tcl"
## 
##   set local_mk [open "temporary_case_dependencies.mk" w]
##   seek $local_mk 0 start
##   puts $local_mk "CLEAN_TARGET += bd"
##   puts $local_mk "CLEAN_TARGET += temporary_case_dependencies.mk"
##   close $local_mk
## }
## proc adi_add_auto_fpga_spec_params {} {
## 
##   global auto_set_param_list
##   global auto_set_param_list_overwritable
##   set cc [ipx::current_core]
## 
##   foreach i $auto_set_param_list {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne ""} {
##       adi_add_device_spec_param $i
##     }
##   }
##   foreach i $auto_set_param_list_overwritable {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne ""} {
##       adi_add_device_spec_param $i
##     }
##   }
## }
## proc adi_add_device_spec_param {ip_param} {
## 
##   set cc [ipx::current_core]
## 
##   set list_pointer [string tolower $ip_param]
##   set list_pointer [append list_pointer "_list"]
## 
##   global $list_pointer
## 
##   # set j 1D list from the original list
##   foreach i [subst $$list_pointer] {lappend j [lindex $i 0] [lindex $i 1]}
## 
##   # set ranges or validation pairs (show x in GUI assign the corresponding y to HDL)
##   if { [llength [subst $$list_pointer]] == 2 && [llength $j] == 4} {
##     set_property -dict [list \
##       "value_validation_type" "range_long" \
##       "value_validation_range_minimum" [lindex [subst $$list_pointer] 0] \
##       "value_validation_range_maximum" [lindex [subst $$list_pointer] 1] ] \
##     [ipx::get_user_parameters $ip_param -of_objects $cc]
##   } else {
##     set_property -dict [list \
##       "value_validation_type" "pairs" \
##       "value_validation_pairs" $j ] \
##     [ipx::get_user_parameters $ip_param -of_objects $cc]
##   }
## 
##   # FPGA info grup
##   set info_group_name "FPGA info"
##   set info_group [ipgui::get_groupspec -name $info_group_name -component $cc -quiet]
##   if { [string trim $info_group] eq "" } {
##     set page0 [ipgui::get_pagespec -name "Page 0" -component $cc]
##     set info_group [ipgui::add_group -name $info_group_name -component $cc \
##         -parent $page0 -display_name $info_group_name]
##   }
## 
##   set p [ipgui::get_guiparamspec -name $ip_param -component $cc]
##   set_property -dict [list "widget" "comboBox" ] $p
##   ipgui::move_param -component $cc -order 0 $p -parent $info_group
## }
## proc adi_if_define {name} {
## 
##   ipx::create_abstraction_definition analog.com interface ${name}_rtl 1.0
##   ipx::create_bus_definition analog.com interface $name 1.0
## 
##   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
##   set_property xml_file_name ${name}.xml [ipx::current_busdef]
##   set_property bus_type_vlnv analog.com:interface:${name}:1.0 [ipx::current_busabs]
## 
##   ipx::save_abstraction_definition [ipx::current_busabs]
##   ipx::save_bus_definition [ipx::current_busdef]
## }
## proc adi_if_ports {dir width name {type none}} {
## 
##   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
##   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
##   set_property master_presence required $m_intf
##   set_property slave_presence  required $m_intf
##   set_property master_width $width $m_intf
##   set_property slave_width  $width $m_intf
## 
##   set m_dir "in"
##   set s_dir "out"
##   if {$dir eq "output"} {
##     set m_dir "out"
##     set s_dir "in"
##   }
## 
##   set_property master_direction $m_dir $m_intf
##   set_property slave_direction  $s_dir $m_intf
## 
##   if {$type ne "none"} {
##     set_property is_${type} true $m_intf
##   }
## 
##   ipx::save_bus_definition [ipx::current_busdef]
##   ipx::save_abstraction_definition [ipx::current_busabs]
## }
## proc adi_if_infer_bus {if_name mode name maps} {
## 
##   ipx::add_bus_interface $name [ipx::current_core]
##   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
##   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
##   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
##   set_property interface_mode $mode $m_bus_if
## 
##   foreach map $maps  {
##     set m_maps [regexp -all -inline {\S+} $map]
##     lassign $m_maps p_name p_map
##     ipx::add_port_map $p_name $m_bus_if
##     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
##   }
## }
# adi_ip_create axi_adxcvr
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 478.992 ; gain = 177.211
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reilly/proj/floodlight/hdl-main/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/reilly/proj/floodlight/hdl-main/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/reilly/proj/floodlight/hdl-main/library/xilinx/axi_adxcvr'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
# adi_ip_files axi_adxcvr [list \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "$ad_hdl_dir/library/scripts/adi_xilinx_device_info_enc.tcl" \
#   "axi_adxcvr_es.v" \
#   "axi_adxcvr_up.v" \
#   "axi_adxcvr_mdrp.v" \
#   "axi_adxcvr_mstatus.v" \
#   "axi_adxcvr.v" ]
# adi_ip_properties axi_adxcvr
INFO: [IP_Flow 19-459] IP file 'c:/reilly/proj/floodlight/hdl-main/library/common/up_axi.v' appears to be outside of the project area 'c:/reilly/proj/floodlight/hdl-main/library/xilinx/axi_adxcvr'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'c:/reilly/proj/floodlight/hdl-main/library/scripts/adi_xilinx_device_info_enc.tcl' appears to be outside of the project area 'c:/reilly/proj/floodlight/hdl-main/library/xilinx/axi_adxcvr'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'c:/reilly/proj/floodlight/hdl-main/library/common/up_axi.v' appears to be outside of the project area 'c:/reilly/proj/floodlight/hdl-main/library/xilinx/axi_adxcvr'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'c:/reilly/proj/floodlight/hdl-main/library/scripts/adi_xilinx_device_info_enc.tcl' appears to be outside of the project area 'c:/reilly/proj/floodlight/hdl-main/library/xilinx/axi_adxcvr'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'm_axi'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 's_axi'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_0' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_1' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_10' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_11' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_12' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_13' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_14' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_15' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_16' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_17' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_18' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_19' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_2' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_20' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_21' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_22' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_23' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_24' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_25' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_26' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_27' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_28' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_29' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_3' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_30' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_31' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_4' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_5' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_6' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_7' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_8' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_ch_9' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rate on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sys_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port out_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_diffctrl on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_postcursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_precursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus_rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_0' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rate on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sys_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port out_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_diffctrl on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_postcursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_precursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus_rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_12' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rate on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sys_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port out_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_diffctrl on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_postcursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_precursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus_rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_16' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rate on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sys_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port out_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_diffctrl on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_postcursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_precursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus_rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_20' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rate on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sys_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port out_clk_sel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_diffctrl on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_postcursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port tx_precursor on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port bufstatus_rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_24' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port pll_locked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port user_ready on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port rst_done on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbssel on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbsforceerr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbscntreset on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbserr on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port prbslocked on bus interface abstraction if_xcvr_ch_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port lpm_dfe_n on bus interface abstraction if_xcvr_ch_rtl for interface type master.
INFO: [Common 17-14] Message 'IP_Flow 19-5463' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_28' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_4' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_cm_8' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_0' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_1' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_10' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_11' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_12' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_13' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_14' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_15' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_16' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_17' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_18' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_19' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_2' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_20' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_21' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_22' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_23' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_24' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_25' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_26' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_27' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_28' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_29' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_3' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_30' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_31' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_4' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_5' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_6' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_7' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_8' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_es_9' of definition 'analog.com:interface:if_xcvr_ch:1.0' (from User Repositories).
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'm_axi'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 's_axi'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_0' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_1' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_10' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_11' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_12' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_13' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_14' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_15' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_16' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_17' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_18' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_19' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_2' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_20' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_21' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_22' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_23' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_24' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_25' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_26' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_27' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_28' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_29' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_3' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_30' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_31' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_4' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_5' of definition 'analog.com:interface:if_xcvr_cm:1.0' (from User Repositories).
INFO: [Common 17-14] Message 'IP_Flow 19-5107' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5464] No port map found for required logical port enb on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port addr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wr on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ready on bus interface abstraction if_xcvr_cm_rtl for interface type slave.
INFO: [Common 17-14] Message 'IP_Flow 19-5464' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [Common 17-14] Message 'IP_Flow 19-5462' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_16'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_17'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_18'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_19'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_20'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_21'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_22'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_23'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_24'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_25'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_26'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_27'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_28'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_29'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_30'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_31'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_16'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_20'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_24'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_28'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_cm_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_16'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_17'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_18'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_19'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_20'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_21'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_22'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_23'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_24'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_25'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_26'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_27'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_28'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_29'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_30'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_31'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_4'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_5'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_6'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_7'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_8'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_es_9'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_0'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_1'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_10'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_11'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_12'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_13'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_14'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_15'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_16'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_17'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_18'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_19'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_2'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_20'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_21'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_22'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_23'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_24'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_25'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_26'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_27'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_28'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_29'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '11:0' is present in all ports of the interface 'up_ch_3'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [Common 17-14] Message 'IP_Flow 19-5151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_0' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_1' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_10' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_11' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_12' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_13' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_14' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_15' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_16' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_17' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_18' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_19' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_2' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_20' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_21' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_22' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_23' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_24' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_25' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_26' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_27' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_28' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_29' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_3' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_30' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_31' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_4' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_5' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_6' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_7' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_8' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'up_ch_bufstatus_9' and definition port 'bufstatus'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_0' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_0' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_0' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_0' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_0' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_12' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_12' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_12' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_12' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_12' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_16' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_16' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_16' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_16' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_16' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_20' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_20' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_20' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_20' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_20' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_24' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_24' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_24' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_24' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_24' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_28' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_28' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_28' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_28' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_28' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_4' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_4' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_4' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_4' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_4' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_enb_8' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wr_8' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_wdata_8' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_rdata_8' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_ready_8' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_0' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_0' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_0' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_0' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_0' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_1' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_1' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_1' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_1' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_1' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_10' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_10' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_10' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_10' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_10' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_11' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_11' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_11' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_11' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_11' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_12' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_12' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_12' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_12' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_12' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_13' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_13' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_13' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_13' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_13' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_14' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_14' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_14' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_14' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_14' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_15' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_15' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_15' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_15' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_15' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_16' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_16' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_16' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_16' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_16' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_17' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_17' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_17' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_17' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_17' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_18' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_18' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_18' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_18' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_18' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_19' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_19' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_19' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_19' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_19' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_2' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_2' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_2' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_2' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_2' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_20' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_20' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_20' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_20' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_20' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_21' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_21' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_21' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_21' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_21' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_22' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_22' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_22' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_22' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_22' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_23' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_23' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_23' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_23' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_23' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_24' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_24' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_24' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_24' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_24' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_25' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_25' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_25' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_25' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_25' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_26' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_26' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_26' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_26' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_26' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_27' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_27' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_27' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_27' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_27' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_28' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_28' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_28' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_28' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_28' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_29' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_29' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_29' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_29' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_29' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_3' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_3' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_3' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_3' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_3' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_30' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_30' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_30' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_30' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_30' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_31' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_31' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_31' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_31' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_31' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_4' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_4' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_4' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_4' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_4' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_5' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_5' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_5' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_5' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_5' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_6' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_6' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_6' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_6' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_6' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_7' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_7' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_7' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_7' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_7' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_8' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_8' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_8' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_8' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_8' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_enb_9' and definition port 'enb'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wr_9' and definition port 'wr'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_wdata_9' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_rdata_9' and definition port 'rdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_ready_9' and definition port 'ready'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "pll_locked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "user_ready" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rst_done" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "prbssel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "prbsforceerr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "prbscntreset" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "prbserr" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "prbslocked" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "lpm_dfe_n" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "rate" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "sys_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "out_clk_sel" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_diffctrl" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_postcursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "tx_precursor" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "bufstatus" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9': A port map to the required logical port "bufstatus_rst" of the bus abstraction "analog.com:interface:if_xcvr_ch_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_0': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_0': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_0': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_0': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_1': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_1': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_1': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_1': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_10': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_10': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_10': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_10': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_11': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_11': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_11': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_11': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_12': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_12': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_12': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_12': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_13': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_13': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_13': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_13': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_14': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_14': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_14': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_14': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_15': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_15': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_15': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_15': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_16': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_16': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_16': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_16': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_17': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_17': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_17': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_17': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_18': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_18': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_18': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_18': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_19': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_19': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_19': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_19': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_2': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_2': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_2': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_2': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_20': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_20': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_20': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_20': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_21': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_21': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_21': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_21': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_22': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_22': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_22': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_22': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_23': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_23': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_23': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_23': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_24': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_24': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_24': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_24': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_25': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_25': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_25': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_25': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_26': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_26': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_26': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_26': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_27': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_27': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_27': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_27': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_28': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_28': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_28': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_28': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_29': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_29': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_29': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_29': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_3': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_3': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_3': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_3': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_30': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_30': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_30': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_30': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_31': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_31': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_31': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_31': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_4': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_4': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_4': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_4': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_5': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_5': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_5': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_5': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_6': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_6': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_6': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_6': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_7': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_7': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_7': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_7': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_8': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_8': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_8': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_8': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_wdata' and definition port 'wdata'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'm_axi_rdata' and definition port 'rdata'.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_9': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_9': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_9': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'm_axi_9': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_0': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_0': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_0': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_0': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_1': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_1': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_1': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_1': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_10': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_10': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_10': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_10': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_11': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_11': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_11': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_11': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_12': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_12': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_12': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_12': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_13': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_13': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_13': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_13': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_14': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_14': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_14': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_14': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_15': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_15': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_15': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_15': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_16': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_16': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_16': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_16': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_17': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_17': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_17': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_17': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_18': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_18': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_18': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_18': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_19': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_19': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_19': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_19': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_2': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_2': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_2': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_2': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_20': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_20': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_20': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_20': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_21': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_21': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_21': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_21': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_22': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_22': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_22': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_22': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_23': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_23': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_23': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_23': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_24': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_24': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_24': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_24': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_25': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_25': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_25': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_25': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_26': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_26': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_26': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_26': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_27': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_27': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_27': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_27': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_28': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_28': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_28': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_28': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_29': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_29': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_29': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_29': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_3': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_3': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_3': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_3': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_30': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_30': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_30': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_30': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_31': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_31': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_31': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_31': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_4': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_4': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_4': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_4': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_5': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_5': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_5': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_5': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_6': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_6': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_6': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_6': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_7': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_7': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_7': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_7': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_8': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_8': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_8': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_8': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_9': A port map to the required logical port "enb" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_9': A port map to the required logical port "addr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_9': A port map to the required logical port "wr" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 's_axi_9': A port map to the required logical port "ready" of the bus abstraction "analog.com:interface:if_xcvr_cm_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_10_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_11_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_13_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_14_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_15_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_16_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_17_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_18_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_19_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_1_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_20_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_21_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_22_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_23_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_24_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_25_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_26_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_27_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_28_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_29_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_2_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_30_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_31_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_3_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_5_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_6_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_7_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_ch_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_ch_9_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_16_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_20_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_24_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_28_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_cm_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_cm_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_0' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_0_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_10' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_10_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_11' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_11_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_12' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_12_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_13' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_13_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_14' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_14_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_15' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_15_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_16' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_16_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_17' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_17_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_18' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_18_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_19' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_19_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_1' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_1_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_20' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_20_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_21' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_21_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_22' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_22_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_23' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_23_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_24' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_24_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_25' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_25_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_26' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_26_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_27' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_27_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_28' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_28_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_29' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_29_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_2' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_2_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_30' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_30_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_31' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_31_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_3' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_3_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_4' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_4_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_5' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_5_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_6' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_6_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_7' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_7_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_8' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_8_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_0': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_0': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_1': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_1': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_10': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_10': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_11': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_11': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_2': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_2': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_3': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_3': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_4': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_4': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_5': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_5': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_6': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_6': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_7': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_7': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_8': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_8': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'up_es_addr_9' and definition port 'addr'.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_9': A port map to the required logical port "valid" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'up_es_9_9': A port map to the required logical port "data" of the bus abstraction "analog.com:interface:jesd204_rx_ilas_config_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-11770] Clock interface 's_axi_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file '../../scripts/adi_xilinx_device_info_enc.tcl' found in file group 'Synthesis'.
Resolution: Remove the file from the specified file group.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file '../../scripts/adi_xilinx_device_info_enc.tcl' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
# adi_ip_infer_mm_interfaces axi_adxcvr
INFO: [IP_Flow 19-3166] Bus Interface 's_axi': References existing memory map 's_axi'.
INFO: [IP_Flow 19-3164] Bus Interface 'm_axi': References existing address space 'm_axi'.
# adi_init_bd_tcl
# adi_ip_bd axi_adxcvr "bd/bd.tcl"
# set_property company_url {https://wiki.analog.com/resources/fpga/docs/axi_adxcvr} [ipx::current_core]
# set cc [ipx::current_core]
# set page0 [ipgui::get_pagespec -name "Page 0" -component $cc]
# set p [ipgui::get_guiparamspec -name "LINK_MODE" -component $cc]
# ipgui::move_param -component $cc -order 0 $p -parent $page0
# set_property -dict [list \
#  "display_name" "Link Layer mode" \
#  "tooltip" "Link Layer mode" \
#  "widget" "comboBox" \
# ] $p
# set_property -dict [list \
#   value_validation_type pairs \
#   value_validation_pairs {64B66B 2 8B10B 1} \
# ] [ipx::get_user_parameters $p -of_objects $cc]
# set_property driver_value 0 [ipx::get_ports -filter "direction==in" -of_objects [ipx::current_core]]
# set_property master_address_space_ref m_axi \
#     [ipx::get_bus_interfaces m_axi \
#     -of_objects [ipx::current_core]]
# for {set n 0} {$n < 32} {incr n} {
# 
#   if {($n%4) == 0} {
#   adi_if_infer_bus analog.com:interface:if_xcvr_cm master up_cm_${n} [list \
#     "enb                 up_cm_enb_${n}         "\
#     "addr                up_cm_addr_${n}        "\
#     "wr                  up_cm_wr_${n}          "\
#     "wdata               up_cm_wdata_${n}       "\
#     "rdata               up_cm_rdata_${n}       "\
#     "ready               up_cm_ready_${n}       "]
#   }
# 
#   adi_if_infer_bus analog.com:interface:if_xcvr_cm master up_es_${n} [list \
#     "enb                 up_es_enb_${n}         "\
#     "addr                up_es_addr_${n}        "\
#     "wr                  up_es_wr_${n}          "\
#     "reset               up_es_reset_${n}       "\
#     "wdata               up_es_wdata_${n}       "\
#     "rdata               up_es_rdata_${n}       "\
#     "ready               up_es_ready_${n}       "]
# 
#   adi_if_infer_bus analog.com:interface:if_xcvr_ch master up_ch_${n} [list \
#     "pll_locked          up_ch_pll_locked_${n}  "\
#     "rst                 up_ch_rst_${n}         "\
#     "user_ready          up_ch_user_ready_${n}  "\
#     "rst_done            up_ch_rst_done_${n}    "\
#     "prbsforceerr        up_ch_prbsforceerr_${n}"\
#     "prbssel             up_ch_prbssel_${n}     "\
#     "prbscntreset        up_ch_prbscntreset_${n}"\
#     "prbserr             up_ch_prbserr_${n}     "\
#     "prbslocked          up_ch_prbslocked_${n}  "\
#     "bufstatus           up_ch_bufstatus_${n}   "\
#     "bufstatus_rst       up_ch_bufstatus_rst_${n}"\
#     "lpm_dfe_n           up_ch_lpm_dfe_n_${n}   "\
#     "rate                up_ch_rate_${n}        "\
#     "sys_clk_sel         up_ch_sys_clk_sel_${n} "\
#     "out_clk_sel         up_ch_out_clk_sel_${n} "\
#     "tx_diffctrl         up_ch_tx_diffctrl_${n}  "\
#     "tx_postcursor       up_ch_tx_postcursor_${n} "\
#     "tx_precursor        up_ch_tx_precursor_${n} "\
#     "enb                 up_ch_enb_${n}         "\
#     "addr                up_ch_addr_${n}        "\
#     "wr                  up_ch_wr_${n}          "\
#     "wdata               up_ch_wdata_${n}       "\
#     "rdata               up_ch_rdata_${n}       "\
#     "ready               up_ch_ready_${n}       "]
# 
# }
# ipx::infer_bus_interface up_pll_rst xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_pll_rst' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
# ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces up_pll_rst -of_objects [ipx::current_core]]
# set_property VALUE ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of [ipx::get_bus_interfaces up_pll_rst]]
# ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
# ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
# ipx::associate_bus_interfaces -clock s_axi_aclk -reset up_pll_rst -remove [ipx::current_core]
# set_property value s_axi:m_axi [ipx::get_bus_parameters ASSOCIATED_BUSIF \
#   -of_objects [ipx::get_bus_interfaces s_axi_aclk -of_objects [ipx::current_core]]]
# set_property enablement_dependency \
#   {spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0} \
#   [ipx::get_bus_interfaces m_axi -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 0))} \
#   [ipx::get_bus_interfaces up_es_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 0} \
#   [ipx::get_bus_interfaces up_ch_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 0))} \
#   [ipx::get_bus_interfaces up_cm_0 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 1))} \
#   [ipx::get_bus_interfaces up_es_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 1} \
#   [ipx::get_bus_interfaces up_ch_1 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 2))} \
#   [ipx::get_bus_interfaces up_es_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 2} \
#   [ipx::get_bus_interfaces up_ch_2 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 3))} \
#   [ipx::get_bus_interfaces up_es_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 3} \
#   [ipx::get_bus_interfaces up_ch_3 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 4))} \
#   [ipx::get_bus_interfaces up_es_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 4} \
#   [ipx::get_bus_interfaces up_ch_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 4))} \
#   [ipx::get_bus_interfaces up_cm_4 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 5))} \
#   [ipx::get_bus_interfaces up_es_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 5} \
#   [ipx::get_bus_interfaces up_ch_5 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 6))} \
#   [ipx::get_bus_interfaces up_es_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 6} \
#   [ipx::get_bus_interfaces up_ch_6 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 7))} \
#   [ipx::get_bus_interfaces up_es_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 7} \
#   [ipx::get_bus_interfaces up_ch_7 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 8))} \
#   [ipx::get_bus_interfaces up_es_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 8} \
#   [ipx::get_bus_interfaces up_ch_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 8))} \
#   [ipx::get_bus_interfaces up_cm_8 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 9))} \
#   [ipx::get_bus_interfaces up_es_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 9} \
#   [ipx::get_bus_interfaces up_ch_9 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 10))} \
#   [ipx::get_bus_interfaces up_es_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 10} \
#   [ipx::get_bus_interfaces up_ch_10 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 11))} \
#   [ipx::get_bus_interfaces up_es_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 11} \
#   [ipx::get_bus_interfaces up_ch_11 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 12))} \
#   [ipx::get_bus_interfaces up_es_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 12} \
#   [ipx::get_bus_interfaces up_ch_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 12))} \
#   [ipx::get_bus_interfaces up_cm_12 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 13))} \
#   [ipx::get_bus_interfaces up_es_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 13} \
#   [ipx::get_bus_interfaces up_ch_13 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 14))} \
#   [ipx::get_bus_interfaces up_es_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 14} \
#   [ipx::get_bus_interfaces up_ch_14 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 15))} \
#   [ipx::get_bus_interfaces up_es_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 15} \
#   [ipx::get_bus_interfaces up_ch_15 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 16))} \
#   [ipx::get_bus_interfaces up_es_16 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 16} \
#   [ipx::get_bus_interfaces up_ch_16 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 16))} \
#   [ipx::get_bus_interfaces up_cm_16 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 17))} \
#   [ipx::get_bus_interfaces up_es_17 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 17} \
#   [ipx::get_bus_interfaces up_ch_17 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 18))} \
#   [ipx::get_bus_interfaces up_es_18 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 18} \
#   [ipx::get_bus_interfaces up_ch_18 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 19))} \
#   [ipx::get_bus_interfaces up_es_19 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 19} \
#   [ipx::get_bus_interfaces up_ch_19 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 20))} \
#   [ipx::get_bus_interfaces up_es_20 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 20} \
#   [ipx::get_bus_interfaces up_ch_20 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 20))} \
#   [ipx::get_bus_interfaces up_cm_20 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 21))} \
#   [ipx::get_bus_interfaces up_es_21 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 21} \
#   [ipx::get_bus_interfaces up_ch_21 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 22))} \
#   [ipx::get_bus_interfaces up_es_22 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 22} \
#   [ipx::get_bus_interfaces up_ch_22 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 23))} \
#   [ipx::get_bus_interfaces up_es_23 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 23} \
#   [ipx::get_bus_interfaces up_ch_23 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 24))} \
#   [ipx::get_bus_interfaces up_es_24 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 24} \
#   [ipx::get_bus_interfaces up_ch_24 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 24))} \
#   [ipx::get_bus_interfaces up_cm_24 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 25))} \
#   [ipx::get_bus_interfaces up_es_25 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 25} \
#   [ipx::get_bus_interfaces up_ch_25 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 26))} \
#   [ipx::get_bus_interfaces up_es_26 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 26} \
#   [ipx::get_bus_interfaces up_ch_26 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 27))} \
#   [ipx::get_bus_interfaces up_es_27 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 27} \
#   [ipx::get_bus_interfaces up_ch_27 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 28))} \
#   [ipx::get_bus_interfaces up_es_28 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 28} \
#   [ipx::get_bus_interfaces up_ch_28 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.QPLL_ENABLE')) = 1) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 28))} \
#   [ipx::get_bus_interfaces up_cm_28 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 29))} \
#   [ipx::get_bus_interfaces up_es_29 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 29} \
#   [ipx::get_bus_interfaces up_ch_29 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 30))} \
#   [ipx::get_bus_interfaces up_es_30 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 30} \
#   [ipx::get_bus_interfaces up_ch_30 -of_objects [ipx::current_core]]
# set_property enablement_dependency \
#   {((spirit:decode(id('MODELPARAM_VALUE.TX_OR_RX_N')) = 0) and \
#   (spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 31))} \
#   [ipx::get_bus_interfaces up_es_31 -of_objects [ipx::current_core]]
# set_property enablement_dependency {spirit:decode(id('MODELPARAM_VALUE.NUM_OF_LANES')) > 31} \
#   [ipx::get_bus_interfaces up_ch_31 -of_objects [ipx::current_core]]
# adi_add_auto_fpga_spec_params
# ipx::create_xgui_files [ipx::current_core]
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 22:36:43 2024...
