module DataMemory(clock, address, wdata, memwrite, memread, rdata);
	input clock, memwrite, memread;
	input [15:0] address;
	input [15:0] wdata;
	output [15:0] rdata;
	
	reg [15:0] rdata;
	reg [15:0] dataMem [15:0];
	
	always @(posedge clock) begin
		if(memwrite) begin
			dataMem[address] <= wdata;
		end
	end
	
	if(memread) begin
		assign rdata <= dataMem[address];
	end
	else begin
		assign rdata <= 16'd0;
	end
endmodule