                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:35 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _divulong
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divulong_PARM_2
                             25 	.globl __divulong_PARM_1
                             26 	.globl __divulong
                             27 ;--------------------------------------------------------
                             28 ; ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG    (PAG)
                             31 ;--------------------------------------------------------
                             32 ; overlayable items in ram 
                             33 ;--------------------------------------------------------
                             34 ;--------------------------------------------------------
                             35 ; absolute ram data
                             36 ;--------------------------------------------------------
                             37 	.area IABS    (ABS)
                             38 	.area IABS    (ABS)
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; external initialized ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 __divulong_PARM_1:
   0000                      52 	.ds 4
   0004                      53 __divulong_PARM_2:
   0004                      54 	.ds 4
   0008                      55 __divulong_reste_1_2:
   0008                      56 	.ds 4
   000C                      57 __divulong_c_1_2:
   000C                      58 	.ds 1
                             59 ;--------------------------------------------------------
                             60 ; global & static initialisations
                             61 ;--------------------------------------------------------
                             62 	.area HOME    (CODE)
                             63 	.area GSINIT  (CODE)
                             64 	.area GSFINAL (CODE)
                             65 	.area GSINIT  (CODE)
                             66 ;--------------------------------------------------------
                             67 ; Home
                             68 ;--------------------------------------------------------
                             69 	.area HOME    (CODE)
                             70 	.area HOME    (CODE)
                             71 ;--------------------------------------------------------
                             72 ; code
                             73 ;--------------------------------------------------------
                             74 	.area CSEG    (CODE)
                             75 ;------------------------------------------------------------
                             76 ;Allocation info for local variables in function '_divulong'
                             77 ;------------------------------------------------------------
                             78 ;a                         Allocated with name '__divulong_PARM_1'
                             79 ;b                         Allocated with name '__divulong_PARM_2'
                             80 ;reste                     Allocated with name '__divulong_reste_1_2'
                             81 ;count                     Allocated to registers h 
                             82 ;c                         Allocated with name '__divulong_c_1_2'
                             83 ;------------------------------------------------------------
                             84 ;_divulong.c:331: _divulong (unsigned long a, unsigned long b)
                             85 ;	-----------------------------------------
                             86 ;	 function _divulong
                             87 ;	-----------------------------------------
                             88 ;	Register assignment is optimal.
                             89 ;	Stack space usage: 0 bytes.
   0000                      90 __divulong:
                             91 ;_divulong.c:333: unsigned long reste = 0L;
   0000 8C            [ 1]   92 	clrh
   0001 5F            [ 1]   93 	clrx
   0002 96r00r08      [ 5]   94 	sthx	__divulong_reste_1_2
   0005 96r00r0A      [ 5]   95 	sthx	(__divulong_reste_1_2 + 2)
                             96 ;_divulong.c:334: unsigned char count = 32;
   0008 A6 20         [ 2]   97 	lda	#0x20
   000A 87            [ 2]   98 	psha
   000B 8A            [ 3]   99 	pulh
                            100 ;_divulong.c:337: do
   000C                     101 00105$:
                            102 ;_divulong.c:340: c = MSB_SET(a);
   000C C6r00r00      [ 4]  103 	lda	__divulong_PARM_1
   000F 49            [ 1]  104 	rola
   0010 4F            [ 1]  105 	clra
   0011 49            [ 1]  106 	rola
   0012 C7r00r0C      [ 4]  107 	sta	__divulong_c_1_2
                            108 ;_divulong.c:341: a <<= 1;
   0015 C6r00r03      [ 4]  109 	lda	(__divulong_PARM_1 + 3)
   0018 CEr00r02      [ 4]  110 	ldx	(__divulong_PARM_1 + 2)
   001B 48            [ 1]  111 	lsla
   001C 59            [ 1]  112 	rolx
   001D C7r00r03      [ 4]  113 	sta	(__divulong_PARM_1 + 3)
   0020 CFr00r02      [ 4]  114 	stx	(__divulong_PARM_1 + 2)
   0023 C6r00r01      [ 4]  115 	lda	(__divulong_PARM_1 + 1)
   0026 CEr00r00      [ 4]  116 	ldx	__divulong_PARM_1
   0029 49            [ 1]  117 	rola
   002A 59            [ 1]  118 	rolx
   002B C7r00r01      [ 4]  119 	sta	(__divulong_PARM_1 + 1)
   002E CFr00r00      [ 4]  120 	stx	__divulong_PARM_1
                            121 ;_divulong.c:342: reste <<= 1;
   0031 C6r00r0B      [ 4]  122 	lda	(__divulong_reste_1_2 + 3)
   0034 CEr00r0A      [ 4]  123 	ldx	(__divulong_reste_1_2 + 2)
   0037 48            [ 1]  124 	lsla
   0038 59            [ 1]  125 	rolx
   0039 C7r00r0B      [ 4]  126 	sta	(__divulong_reste_1_2 + 3)
   003C CFr00r0A      [ 4]  127 	stx	(__divulong_reste_1_2 + 2)
   003F C6r00r09      [ 4]  128 	lda	(__divulong_reste_1_2 + 1)
   0042 CEr00r08      [ 4]  129 	ldx	__divulong_reste_1_2
   0045 49            [ 1]  130 	rola
   0046 59            [ 1]  131 	rolx
   0047 C7r00r09      [ 4]  132 	sta	(__divulong_reste_1_2 + 1)
   004A CFr00r08      [ 4]  133 	stx	__divulong_reste_1_2
                            134 ;_divulong.c:343: if (c)
   004D C6r00r0C      [ 4]  135 	lda	__divulong_c_1_2
   0050 27 08         [ 3]  136 	beq	00102$
                            137 ;_divulong.c:344: reste |= 1L;
   0052 C6r00r0B      [ 4]  138 	lda	(__divulong_reste_1_2 + 3)
   0055 AA 01         [ 2]  139 	ora	#0x01
   0057 C7r00r0B      [ 4]  140 	sta	(__divulong_reste_1_2 + 3)
   005A                     141 00102$:
                            142 ;_divulong.c:346: if (reste >= b)
   005A C6r00r0B      [ 4]  143 	lda	(__divulong_reste_1_2 + 3)
   005D C0r00r07      [ 4]  144 	sub	(__divulong_PARM_2 + 3)
   0060 C6r00r0A      [ 4]  145 	lda	(__divulong_reste_1_2 + 2)
   0063 C2r00r06      [ 4]  146 	sbc	(__divulong_PARM_2 + 2)
   0066 C6r00r09      [ 4]  147 	lda	(__divulong_reste_1_2 + 1)
   0069 C2r00r05      [ 4]  148 	sbc	(__divulong_PARM_2 + 1)
   006C C6r00r08      [ 4]  149 	lda	__divulong_reste_1_2
   006F C2r00r04      [ 4]  150 	sbc	__divulong_PARM_2
   0072 25 2C         [ 3]  151 	bcs	00106$
                            152 ;_divulong.c:348: reste -= b;
   0074 C6r00r0B      [ 4]  153 	lda	(__divulong_reste_1_2 + 3)
   0077 C0r00r07      [ 4]  154 	sub	(__divulong_PARM_2 + 3)
   007A C7r00r0B      [ 4]  155 	sta	(__divulong_reste_1_2 + 3)
   007D C6r00r0A      [ 4]  156 	lda	(__divulong_reste_1_2 + 2)
   0080 C2r00r06      [ 4]  157 	sbc	(__divulong_PARM_2 + 2)
   0083 C7r00r0A      [ 4]  158 	sta	(__divulong_reste_1_2 + 2)
   0086 C6r00r09      [ 4]  159 	lda	(__divulong_reste_1_2 + 1)
   0089 C2r00r05      [ 4]  160 	sbc	(__divulong_PARM_2 + 1)
   008C C7r00r09      [ 4]  161 	sta	(__divulong_reste_1_2 + 1)
   008F C6r00r08      [ 4]  162 	lda	__divulong_reste_1_2
   0092 C2r00r04      [ 4]  163 	sbc	__divulong_PARM_2
   0095 C7r00r08      [ 4]  164 	sta	__divulong_reste_1_2
                            165 ;_divulong.c:350: a |= 1L;
   0098 C6r00r03      [ 4]  166 	lda	(__divulong_PARM_1 + 3)
   009B AA 01         [ 2]  167 	ora	#0x01
   009D C7r00r03      [ 4]  168 	sta	(__divulong_PARM_1 + 3)
   00A0                     169 00106$:
                            170 ;_divulong.c:353: while (--count);
   00A0 8B            [ 2]  171 	pshh
   00A1 86            [ 3]  172 	pula
   00A2 A0 01         [ 2]  173 	sub	#0x01
   00A4 87            [ 2]  174 	psha
   00A5 8A            [ 3]  175 	pulh
   00A6 4D            [ 1]  176 	tsta
   00A7 27 03         [ 3]  177 	beq	00128$
   00A9 CCr00r0C      [ 4]  178 	jmp	00105$
   00AC                     179 00128$:
                            180 ;_divulong.c:354: return a;
   00AC C6r00r00      [ 4]  181 	lda	__divulong_PARM_1
   00AF B7*00         [ 3]  182 	sta	*___SDCC_hc08_ret3
   00B1 C6r00r01      [ 4]  183 	lda	(__divulong_PARM_1 + 1)
   00B4 B7*00         [ 3]  184 	sta	*___SDCC_hc08_ret2
   00B6 CEr00r02      [ 4]  185 	ldx	(__divulong_PARM_1 + 2)
   00B9 C6r00r03      [ 4]  186 	lda	(__divulong_PARM_1 + 3)
   00BC 81            [ 6]  187 	rts
                            188 	.area CSEG    (CODE)
                            189 	.area CONST   (CODE)
                            190 	.area XINIT   (CODE)
                            191 	.area CABS    (ABS,CODE)
