// Seed: 1155779477
module module_0 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    output supply0 id_11,
    output wire id_12
);
  logic id_14;
endmodule
module module_1 #(
    parameter id_10 = 32'd59
) (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    output supply1 _id_10,
    input supply1 id_11,
    output supply1 id_12
);
  wire id_14;
  logic [id_10 : 1] id_15 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_9,
      id_12,
      id_12,
      id_8,
      id_4,
      id_3,
      id_11,
      id_3,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
