# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/979d/hdl/verilog" --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/sim/bd_7988.v" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7988_one_0.v" \

sv xil_defaultlib  --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/979d/hdl/verilog" --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7988_arinsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7988_rinsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7988_awinsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7988_winsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7988_binsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7988_aroutsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7988_routsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7988_awoutsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7988_woutsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7988_boutsw_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7988_arni_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7988_rni_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7988_awni_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7988_wni_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7988_bni_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7988_s00mmu_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7988_s00tr_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7988_s00sic_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7988_s00a2s_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7988_sarn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7988_srn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7988_sawn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7988_swn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7988_sbn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7988_m00s2a_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7988_m00arn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7988_m00rn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7988_m00awn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7988_m00wn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7988_m00bn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7988_m00e_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7988_m01s2a_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7988_m01arn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7988_m01rn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7988_m01awn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7988_m01wn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7988_m01bn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_7988_m01e_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_7988_m02s2a_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_7988_m02arn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_7988_m02rn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_7988_m02awn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_7988_m02wn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_7988_m02bn_0.sv" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_7988_m02e_0.sv" \

verilog xil_defaultlib  --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/979d/hdl/verilog" --include "../../../../decoderTest.srcs/sources_1/bd/decoderTest/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_blk_mem_gen_0_0/sim/decoderTest_blk_mem_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
