+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                              SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/sd_reg/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[2]/R|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/R|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[1]/R|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/R|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[3]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/PDEL_reg[0]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[3]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                            SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/DRDY_reg/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[0]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[1]/D|
|               clk_fpga_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                         SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ADEL_reg[2]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[30]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[26]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[22]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[31]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[18]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[27]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[14]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[23]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[10]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[19]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                       SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[6]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[15]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                      SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[11]/D|
| clk_out1_SCS_CT_OV_clk_wiz_0_0 |clk_out1_SCS_CT_OV_clk_wiz_0_0 |                                       SCS_CT_OV_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/ctrbuf_reg[7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
