
pnmainc -log pnmain "sincos_linear_Avant_map.tcl"
map:  version Radiant Software (64-bit) 2025.2.0.48.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc O:/src/Avant_lib/sincos_linear/project/sincos_linear.pdc -i sincos_linear_Avant_syn.udb -o sincos_linear_Avant_map.udb -mp sincos_linear_Avant.mrp -hierrpt -gui -msgset O:/src/Avant_lib/sincos_linear/project/promote.xml 

Loading device for application GENERIC from file 'ap6a160ce.nph' in environment: C:/lscc/radiant/2025.2/ispfpga.
Package Status:                     Preliminary    Version 14.



Design:  top_sin_linear
Family:  LAV-AT
Device:  LAV-AT-E30
Package: CBG484
Performance Grade:  1

CRITICAL <52351080> - SysConfig constraint CONFIGIO_VOLTAGE_BANK1 is not specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
CRITICAL <52351080> - SysConfig constraint CONFIGIO_VOLTAGE_BANK2 is not specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
CRITICAL <52351079> - There is no set_clock_uncertainty constraint on the PLL clock output 'CLKOP' of instance 'gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst'. Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for further details.
WARNING <51011071> - Remove invalid constraint 'set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg[1]/CD gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg_Z[0]/CD}]' because the object(s) is(are) either not found, or tied to a constant.



Design Summary:
   Number of registers:          83 out of 164262 (<1%)
      Number of SLICE         registers:   83 out of 163200 (<1%)
      Number of PIO Input     registers:    0 out of   354 (0%)
      Number of PIO Output    registers:    0 out of   354 (0%)
      Number of PIO Tri-State registers:    0 out of   354 (0%)
   Number of LUT4s:              218 out of 163200 (<1%)
      Number used as logic LUT4s:              122
      Number used as distributed RAM:           96 (6 per 16X4 or 32X2 RAM)
      Number used as ripple logic:               0 (2 per CCU2)
   Number of PIOs used/reserved:   71 out of   354 (20%)
      Number of wide range IOs used/reserved:    4 out of   99 (4%)
      Number of high performance IOs used/reserved:    0 out of  255 (0%)
      Number of generic IOs used:   67
                                 (either wide range or high performance)

      Number of wide range IOs reserved:    4 (per sysConfig/prohibit
                                                  constraint)
      Number of IOs used:   67
        Number used for single ended IO:   67
        Number of pairs used for differential IO:    0

        Number allocated to wide range IOs:    0 out of   99 (0%)
        Number allocated to high performance IOs:    0 out of  255 (0%)
        Number not allocated:   67
                              (either wide range or high performance)
   Number of IDDR/ODDR functions used:      0 out of   708 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Minimum Number of 32K Block RAMs:      6 out of 400 (2%)
   (PAR may use additional resources. Please refer to PAR report for final resource utilization numbers)
      Number of 32K-RAM:          6
   Minimum Number of DSP Blocks:          1 out of 700 (<1%)
   (PAR may use additional resources. Please refer to PAR report for final resource utilization numbers)
      Number of MULTADDSUB18X18:  1
   Number of PLLs:                1 out of 7 (14%)
   Number of DDRDLLs:             0 out of 9 (0%)
   Number of DLLDELs:             0 out of 28 (0%)
   Number of DCSs:                0 out of 4 (0%)
   Number of DCCs:                0 out of 216 (0%)
   Number of ECLKDIVs:            0 out of 25 (0%)
   Number of ECLKSYNCs:           0 out of 30 (0%)
   Number of DDRPHYs:             0 out of 1 (0%)
   Number of Oscillator:          0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of ATM:                 0 out of 1 (0%)
   Number of TSALL:               0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of LMMI Slave:          0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of Clocks:  4
      Net clk: 87 loads, 87 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP)
      Net gpll_i.lscc_pll_inst.clkout_testclk_o: 18 loads, 18 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES)
      Net gpll_i.lscc_pll_inst.lmmi_clk_w: 1 loads, 1 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMICLK_OUT_cZ/Z)
      Net clk50_c: 1 loads, 1 rising, 0 falling (Driver: Port clk50)
   Number of Clock Enables:  3
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs_0_a2: 1 loads, 1 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.N_78_i: 1 loads, 1 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs_RNO[4]: 1 loads, 1 SLICEs
   Number of LSRs:  4
      Net VCC: 16 loads, 16 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.rst_n_reg: 15 loads, 15 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.resetn: 69 loads, 63 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.rst_n_sync_i: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.resetn: 69 loads
      Net CO0: 50 loads
      Net tmp1[1]: 49 loads
      Net CO0_i: 33 loads
      Net G_3: 33 loads
      Net tmp2[1]: 33 loads
      Net dut.sin_linear_i.s1_quadrant[1]: 31 loads
      Net G_75: 31 loads
      Net phase_CR31_ram_29: 31 loads
      Net VCC: 21 loads
 


   Number of warnings:  1
   Number of criticals: 3
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 17
   Total number of constraints dropped: 1
   Dropped constraint is:
     set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg[1]/CD gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg_Z[0]/CD}]


Total CPU Time: 15 secs  
Total REAL Time: 16 secs  
Peak Memory Usage: 2385 MB

Checksum -- map: 73e78ab48aa8fd565c2cf9f9dda6fc10f259e32e
**** CMD map_run - CPU/Elapsed: 0 secs / 17 secs , MEM/Increased: 66.200 Mb/ 0.238 Mb, DATE: 09:50:54 01/06/26
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /17 secs 

pnmainc -log pnmain "sincos_linear_Avant_par.tcl"

PAR: Place And Route Radiant Software (64-bit) 2025.2.0.48.0.
PARed on: Tue Jan  6 09:51:25 2026

Command Line: par -w -t 1 -cores 1 -hsp m sincos_linear_Avant_map.udb \
	sincos_linear_Avant_par.dir/5_1.udb 

Loading sincos_linear_Avant_map.udb ...
Loading device for application GENERIC from file 'ap6a160ce.nph' in environment: C:/lscc/radiant/2025.2/ispfpga.
Package Status:                     Preliminary    Version 14.
Performance Hardware Data Status:   Advanced       Version 108.1.



Design:  top_sin_linear
Family:  LAV-AT
Device:  LAV-AT-E30
Package: CBG484
Performance Grade:   1

Constraint Summary
   Total number of constraints: 18
   Total number of constraints dropped: 0

Number of Signals: 392
Number of Connections: 986

+
Pin Constraint Summary:
   0 out of 67 pins locked (0% locked).

.

INFO: STA multithread mode is on


Starting Placer Phase 0. CPU time: 16 secs , REAL time: 18 secs 

Finished Placer Phase 0. CPU time: 16 secs , REAL time: 18 secs 

Starting Placer Phase 1. CPU time: 16 secs , REAL time: 18 secs 

Finished Placer Phase 1. CPU time: 16 secs , REAL time: 18 secs 

Placer score = 353399.
Starting Placer Phase 2. CPU time: 16 secs , REAL time: 18 secs 

Finished Placer Phase 2. CPU time: 18 secs , REAL time: 20 secs 

Placer score =  294240

Device utilization summary:

   HPIO                 67/260          26% used
                        67/255          26% bonded
   EBR                   6/400           2% used
   PLL                   1/7            14% used
   DSP                   1/700          <1% used
     MULTADDSUB18X18     1
   SLICE               127/81600        <1% used
     LUT               218/163200       <1% used
     REG                83/163200       <1% used



------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 14 (0%)
  PLL        : 1 out of 7 (14%)
  DCS        : 0 out of 4 (0%)
  DCC        : 0 out of 216 (0%)
  ECLKDIV    : 0 out of 25 (0%)
  OSC        : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk" from CLKOP on comp "gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst" on PLL site "PLL11", clk load = 59, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 24 (4%)

Edge Clocks:
  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   0 out of 95 (0.0%) WRIO sites used.
   0 out of 95 (0.0%) bonded WRIO sites used.
   Number of WRIO components: 0; differential: 0
   Number of Vref pins used: 0
   67 out of 260 (25.8%) HPIO sites used.
   67 out of 255 (26.3%) bonded HPIO sites used.
   Number of HPIO components: 67; differential: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 |
+----------+----------------+------------+------------+
| 0        | 0 / 16 (  0%)  | -          | -          |
| 1        | 0 / 15 (  0%)  | -          | -          |
| 2        | 0 / 12 (  0%)  | -          | -          |
| 3        | 0 / 51 (  0%)  | -          | -          |
| 8        | 0 / 51 (  0%)  | -          | -          |
| 9        | 23 / 51 ( 45%) | 1.8V       | -          |
| 10       | 43 / 51 ( 84%) | 1.8V       | -          |
| 11       | 1 / 51 (  1%)  | 1.8V       | -          |
| 12       | 0 / 16 (  0%)  | -          | -          |
| 13       | 0 / 16 (  0%)  | -          | -          |
| 14       | 0 / 20 (  0%)  | -          | -          |
+----------+----------------+------------+------------+

Total Placer CPU time: 18 secs , REAL time: 20 secs 


Checksum -- place: c18bab00f48cbb57e40f6532c7821a5c9ab6a276
Writing design to file sincos_linear_Avant_par.dir/5_1.udb ...


Start NBR router at 09:51:46 01/06/26

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment



Preassignment Summary:
--------------------------------------------------------------------------------
60 connections routed with dedicated routing resources
1 global clock signals routed
119 connections routed (of 920 total) (12.93%)
---------------------------------------------------------
Clock routing summary:
Global clocks (1 used out of 24 available):
    Signal "clk"
       Clock   loads: 59    out of    59 routed (100.00%)
Other clocks:
    Signal "gpll_i.lscc_pll_inst.clkout_testclk_o"
       Clock   loads: 0     out of    12 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
Mixed mode activated
--------------------------------------------------------------------------------
Info: STA Multithread Mode is SET
Number of threads = 4
--------------------------------------------------------------------------------
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 09:52:05 01/06/26
Level 4, iteration 1
31(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.052ns/0.000ns; real time: 20 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 09:52:07 01/06/26
Level 4, iteration 1
25(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.072ns/0.000ns; real time: 21 secs 
Level 4, iteration 2
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.072ns/0.000ns; real time: 21 secs 
Level 4, iteration 3
5(0.00%) conflicts; 0(0.00%) untouched conn; 161 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.054ns/-0.162ns; real time: 21 secs 
Level 4, iteration 4
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.073ns/0.000ns; real time: 21 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.073ns/0.000ns; real time: 22 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.013ns/0.000ns; real time: 22 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 09:52:08 01/06/26
Changing speed to m;   changing temperature to 0
Changing speed to 1;   changing temperature to 85

Start NBR section for post-routing at 09:52:16 01/06/26

End NBR router with 0 unrouted connection(s)

Checksum -- route: dd19e9c49a2c61ee52db303f1b13bacaf62ee492

Total Router CPU time 29 secs , REAL time: 30 secs 
Completely routed.
End of route.  920 routed (100.00%); 0 unrouted.

Writing design to file sincos_linear_Avant_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = 0.013
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = 0.089
PAR_SUMMARY::Timing score<hold/<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 54 secs 
Total REAL Time: 56 secs 
Peak Memory Usage: 3854.52 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.
**** CMD par_run - CPU/Elapsed: 0 secs / 58 secs , MEM/Increased: 66.179 Mb/ 0.307 Mb, DATE: 09:52:22 01/06/26
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /58 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m   -pwrprd -html -rpt "sincos_linear_Avant.twr" "sincos_linear_Avant.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset O:/src/Avant_lib/sincos_linear/project/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'ap6a160ce.nph' in environment: C:/lscc/radiant/2025.2/ispfpga.
Package Status:                     Preliminary    Version 14.
Performance Hardware Data Status:   Advanced       Version 108.1.
Loading udb::Database ...
Design:  top_sin_linear
Family:  LAV-AT
Device:  LAV-AT-E30
Package: CBG484
Performance Grade:   1



Successfully loading udb, 5.05 seconds

Initializing timer
Starting design annotation....
1

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 108.1.
Connections ignored  74  counted  948  covered  689
Changing speed to 1;   changing temperature to 0
Changing speed to m;   changing temperature to 0

STA Runtime and Peak Memory Usage :
Total CPU Time: 27 secs 
Total REAL Time: 28 secs 
Peak Memory Usage: 3044 MB

 27.826904s wall, 23.765625s user + 3.437500s system = 27.203125s CPU (97.8%)

