{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529991288996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529991289002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 13:34:48 2018 " "Processing started: Tue Jun 26 13:34:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529991289002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991289002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digtal_Calender -c Digtal_Calender " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digtal_Calender -c Digtal_Calender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991289002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529991289725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529991289725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digtal_calender.v 1 1 " "Found 1 design units, including 1 entities, in source file digtal_calender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digtal_Calender " "Found entity 1: Digtal_Calender" {  } { { "Digtal_Calender.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_ctrl " "Found entity 1: mode_ctrl" {  } { { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack DS1340Z_driver.v(54) " "Verilog HDL Declaration information at DS1340Z_driver.v(54): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529991298950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1340z_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1340z_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1340Z_driver " "Found entity 1: DS1340Z_driver" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_scan " "Found entity 1: Segment_scan" {  } { { "Segment_scan.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529991298952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digtal_Calender " "Elaborating entity \"Digtal_Calender\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529991298993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:u1 " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:u1\"" {  } { { "Digtal_Calender.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991298995 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state Encoder.v(59) " "Verilog HDL Always Construct warning at Encoder.v(59): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state Encoder.v(55) " "Verilog HDL Always Construct warning at Encoder.v(55): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state Encoder.v(77) " "Verilog HDL Always Construct warning at Encoder.v(77): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state Encoder.v(73) " "Verilog HDL Always Construct warning at Encoder.v(73): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state Encoder.v(73) " "Inferred latch for \"B_state\" at Encoder.v(73)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state Encoder.v(55) " "Inferred latch for \"A_state\" at Encoder.v(55)" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991298996 "|Digtal_Calender|Encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:u2 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:u2\"" {  } { { "Digtal_Calender.v" "u2" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991298997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_ctrl mode_ctrl:u3 " "Elaborating entity \"mode_ctrl\" for hierarchy \"mode_ctrl:u3\"" {  } { { "Digtal_Calender.v" "u3" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991298998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1340Z_driver DS1340Z_driver:u4 " "Elaborating entity \"DS1340Z_driver\" for hierarchy \"DS1340Z_driver:u4\"" {  } { { "Digtal_Calender.v" "u4" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991299001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_scan Segment_scan:u5 " "Elaborating entity \"Segment_scan\" for hierarchy \"Segment_scan:u5\"" {  } { { "Digtal_Calender.v" "u5" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Digtal_Calender.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991299003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|B_state " "Latch Encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_b_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529991299847 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529991299847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:u1\|A_state " "Latch Encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal Encoder:u1\|key_a_r1" {  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529991299848 ""}  } { { "Encoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Encoder.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529991299848 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 106 -1 0 } } { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 70 -1 0 } } { "mode_ctrl.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/mode_ctrl.v" 135 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 54 -1 0 } } { "Debounce.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/Debounce.v" 60 -1 0 } } { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529991299850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529991299850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529991300276 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DS1340Z_driver:u4\|sda_out_r~en High " "Register DS1340Z_driver:u4\|sda_out_r~en will power up to High" {  } { { "DS1340Z_driver.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/DS1340Z_driver.v" 82 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1529991300387 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1529991300387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529991301961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.map.smsg " "Generated suppressed messages file F:/Fpga_Project/BaseBoard3.0_Demo/LAB10_Digtal_Calender/output_files/Digtal_Calender.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991302012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529991302140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529991302140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "950 " "Implemented 950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529991302249 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529991302249 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1529991302249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "940 " "Implemented 940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529991302249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529991302249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529991302292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 13:35:02 2018 " "Processing ended: Tue Jun 26 13:35:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529991302292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529991302292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529991302292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529991302292 ""}
