[
  {
    "index": 0,
    "papers": [
      {
        "key": "huang2021machine",
        "author": "Huang, Guyue and Hu, Jingbo and He, Yifan and Liu, Jialong and Ma, Mingyuan and Shen, Zhaoyang and Wu, Juejian and Xu, Yuanfan and Zhang, Hengrui and Zhong, Kai and others",
        "title": "Machine learning for electronic design automation: A survey"
      },
      {
        "key": "chen2024dawn",
        "author": "Chen, Lei and Chen, Yiqi and Chu, Zhufei and Fang, Wenji and Ho, Tsung-Yi and Huang, Yu and Khan, Sadaf and Li, Min and Li, Xingquan and Liang, Yun and others",
        "title": "The dawn of ai-native eda: Promises and challenges of large circuit models"
      }
    ]
  },
  {
    "index": 1,
    "papers": [
      {
        "key": "ISCAS89",
        "author": "Brglez, Franc and Bryan, David and Kozminski, Krzysztof",
        "title": "Notes on the ISCAS'89 benchmark circuits"
      }
    ]
  },
  {
    "index": 2,
    "papers": [
      {
        "key": "ITC99",
        "author": "Davidson, Scott",
        "title": "Characteristics of the ITC\u201999 benchmark circuits"
      }
    ]
  },
  {
    "index": 3,
    "papers": [
      {
        "key": "IWLS05",
        "author": "Albrecht, Christoph",
        "title": "IWLS 2005 benchmarks"
      }
    ]
  },
  {
    "index": 4,
    "papers": [
      {
        "key": "EPFLBenchmarks",
        "author": "Amar{\\'u}, Luca and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni",
        "title": "The EPFL combinational benchmark suite"
      }
    ]
  },
  {
    "index": 5,
    "papers": [
      {
        "key": "shrestha2024edaschema",
        "author": "Shrestha, Pratik and Aversa, Alec and Phatharodom, Saran and Savidis, Ioannis",
        "title": "EDA-schema: A graph datamodel schema and open dataset for digital design automation"
      }
    ]
  },
  {
    "index": 6,
    "papers": [
      {
        "key": "ajayi2019openroad",
        "author": "Ajayi, Tutu and Blaauw, David",
        "title": "OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain"
      }
    ]
  },
  {
    "index": 7,
    "papers": [
      {
        "key": "thakur2023benchmarking",
        "author": "Thakur, Shailja and Ahmad, Baleegh and Fan, Zhenxing and Pearce, Hammond and Tan, Benjamin and Karri, Ramesh and Dolan-Gavitt, Brendan and Garg, Siddharth",
        "title": "Benchmarking large language models for automated verilog rtl code generation"
      }
    ]
  },
  {
    "index": 8,
    "papers": [
      {
        "key": "wu2024edacorpus",
        "author": "Bing-Yue Wu and Utsav Sharma and Sai Rahul Dhanvi Kankipati and Ajay Yadav and Bintu Kappil George and Sai Ritish Guntupalli and Austin Rovinski and Vidya A. Chhabria",
        "title": "EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD"
      }
    ]
  },
  {
    "index": 9,
    "papers": [
      {
        "key": "chai2022circuitnet",
        "author": "Chai, Zhuomin and Zhao, Yuxiang and Lin, Yibo and Liu, Wei and Wang, Runsheng and Huang, Ru",
        "title": "Circuitnet: An open-source dataset for machine learning applications in electronic design automation (eda)"
      },
      {
        "key": "jiang2024circuitnet2",
        "author": "Jiang, Xun and Zhao, Yuxiang and Lin, Yibo and Wang, Runsheng and Huang, Ru and others",
        "title": "CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment"
      }
    ]
  },
  {
    "index": 10,
    "papers": [
      {
        "key": "jiang2024circuitnet2",
        "author": "Jiang, Xun and Zhao, Yuxiang and Lin, Yibo and Wang, Runsheng and Huang, Ru and others",
        "title": "CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment"
      }
    ]
  },
  {
    "index": 11,
    "papers": [
      {
        "key": "zhong2023llm4eda",
        "author": "Zhong, Ruizhe and Du, Xingbo and Kai, Shixiong and Tang, Zhentao and Xu, Siyuan and Zhen, Hui-Ling and Hao, Jianye and Xu, Qiang and Yuan, Mingxuan and Yan, Junchi",
        "title": "Llm4eda: Emerging progress in large language models for electronic design automation"
      }
    ]
  },
  {
    "index": 12,
    "papers": [
      {
        "key": "wu2024edacorpus",
        "author": "Bing-Yue Wu and Utsav Sharma and Sai Rahul Dhanvi Kankipati and Ajay Yadav and Bintu Kappil George and Sai Ritish Guntupalli and Austin Rovinski and Vidya A. Chhabria",
        "title": "EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD"
      }
    ]
  },
  {
    "index": 13,
    "papers": [
      {
        "key": "chai2022circuitnet",
        "author": "Chai, Zhuomin and Zhao, Yuxiang and Lin, Yibo and Liu, Wei and Wang, Runsheng and Huang, Ru",
        "title": "Circuitnet: An open-source dataset for machine learning applications in electronic design automation (eda)"
      }
    ]
  },
  {
    "index": 14,
    "papers": [
      {
        "key": "jiang2024circuitnet2",
        "author": "Jiang, Xun and Zhao, Yuxiang and Lin, Yibo and Wang, Runsheng and Huang, Ru and others",
        "title": "CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment"
      }
    ]
  },
  {
    "index": 15,
    "papers": [
      {
        "key": "thakur2023benchmarking",
        "author": "Thakur, Shailja and Ahmad, Baleegh and Fan, Zhenxing and Pearce, Hammond and Tan, Benjamin and Karri, Ramesh and Dolan-Gavitt, Brendan and Garg, Siddharth",
        "title": "Benchmarking large language models for automated verilog rtl code generation"
      }
    ]
  },
  {
    "index": 16,
    "papers": [
      {
        "key": "liu2023verilogeval",
        "author": "Liu, Mingjie and Pinckney, Nathaniel and Khailany, Brucek and Ren, Haoxing",
        "title": "Verilogeval: Evaluating large language models for verilog code generation"
      }
    ]
  },
  {
    "index": 17,
    "papers": [
      {
        "key": "thakur2024verigen",
        "author": "Thakur, Shailja and Ahmad, Baleegh and Pearce, Hammond and Tan, Benjamin and Dolan-Gavitt, Brendan and Karri, Ramesh and Garg, Siddharth",
        "title": "Verigen: A large language model for verilog code generation"
      }
    ]
  },
  {
    "index": 18,
    "papers": [
      {
        "key": "chang2024dataisall",
        "author": "Chang, Kaiyan and Wang, Kun and Yang, Nan and Wang, Ying and Jin, Dantong and Zhu, Wenlong and Chen, Zhirong and Li, Cangyuan and Yan, Hao and Zhou, Yunhao and others",
        "title": "Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework"
      }
    ]
  },
  {
    "index": 19,
    "papers": [
      {
        "key": "zhang2024mg",
        "author": "Zhang, Yongan and Yu, Zhongzhi and Fu, Yonggan and Wan, Cheng and others",
        "title": "MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation"
      }
    ]
  }
]