// Seed: 816257870
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output wand id_13,
    output tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    output wand id_19,
    input wire id_20
);
  wire id_22;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    output uwire id_11
);
  assign id_7 = ~id_6;
  or (id_0, id_9, id_4, id_5);
  module_0(
      id_8,
      id_4,
      id_9,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1,
      id_1,
      id_9,
      id_1,
      id_3,
      id_7,
      id_3,
      id_0,
      id_5,
      id_5,
      id_2,
      id_3,
      id_2
  ); id_13 :
  assert property (@(posedge id_6) id_6)
  else;
  wire id_14, id_15, id_16, id_17;
endmodule
