module processor_test();

reg clock;

always begin
	#1
end

endmodule