/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [25:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z[2] & celloutsig_1_0z[8]);
  assign celloutsig_1_13z = ~(celloutsig_1_8z[1] & celloutsig_1_6z[6]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z & celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z & celloutsig_0_4z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_0z & celloutsig_0_5z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_2z) & celloutsig_1_5z);
  assign celloutsig_0_37z = celloutsig_0_18z[0] ^ celloutsig_0_35z[14];
  assign celloutsig_1_11z = celloutsig_1_7z ^ celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_7z[1] ^ celloutsig_0_6z[3];
  assign celloutsig_0_11z = _00_ ^ in_data[57];
  assign celloutsig_0_13z = celloutsig_0_7z[1] ^ in_data[18];
  assign celloutsig_0_2z = in_data[92] ^ celloutsig_0_1z[0];
  assign celloutsig_1_1z = celloutsig_1_0z + in_data[170:161];
  assign celloutsig_1_14z = { in_data[178:173], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z } + { celloutsig_1_6z[5:0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_12z = { _01_[3], _00_, _01_[1:0] } + { _02_[3:1], celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[28:25], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z } + { celloutsig_0_4z[0], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_7z };
  reg [7:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _01_[3], _00_, _01_[1:0], _02_[3:1], _03_[0] } = _20_;
  assign celloutsig_1_0z = in_data[121:112] & in_data[182:173];
  assign celloutsig_1_19z = { celloutsig_1_1z[9:6], celloutsig_1_8z } & { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:0], celloutsig_0_2z, celloutsig_0_0z } & { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_15z[8:0] & { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_33z = celloutsig_0_4z & celloutsig_0_6z;
  assign celloutsig_0_39z = { in_data[60:59], celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_28z } >= { celloutsig_0_30z[7:4], celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_25z = { in_data[61:52], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_20z } >= { celloutsig_0_16z[8:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_32z = { celloutsig_0_5z, _01_[3], _00_, _01_[1:0], _02_[3:1], _03_[0], celloutsig_0_4z } >= { celloutsig_0_16z[1:0], celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_40z = { celloutsig_0_7z[5:4], celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z } > { celloutsig_0_16z[6:4], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_4z = { celloutsig_1_1z[7:2], celloutsig_1_0z } > { in_data[120:106], celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_10z[20:1], _01_[3], _00_, _01_[1:0], _02_[3:1], _03_[0], celloutsig_0_5z } > { in_data[34:31], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_7z[5:2] > celloutsig_0_16z[3:0];
  assign celloutsig_0_19z = { _01_[3], _00_, _01_[1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } < { celloutsig_0_4z[4:2], celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_22z = { celloutsig_0_15z[10:0], celloutsig_0_5z, celloutsig_0_0z } < { in_data[18:17], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_12z[0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_20z } < { in_data[59:30], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_38z = celloutsig_0_31z[1] & ~(in_data[4]);
  assign celloutsig_1_2z = celloutsig_1_1z[3] & ~(celloutsig_1_0z[9]);
  assign celloutsig_0_17z = celloutsig_0_8z & ~(celloutsig_0_10z[18]);
  assign celloutsig_0_23z = celloutsig_0_14z & ~(celloutsig_0_17z);
  assign celloutsig_0_35z = { in_data[63:43], celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_15z[10:0], celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_36z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_13z } % { 1'h1, celloutsig_0_34z, celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[6:3], celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_14z[4:3], celloutsig_1_9z, celloutsig_1_13z } * { celloutsig_1_1z[1:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_4z = ~ { _00_, _01_[1:0], _02_[3], celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_0z[8:1] | { in_data[107:102], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_1z[9:5], celloutsig_1_2z, celloutsig_1_6z } | in_data[147:134];
  assign celloutsig_0_1z = { in_data[92:89], celloutsig_0_0z } | { in_data[52:49], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_15z[10:3], celloutsig_0_5z } | { celloutsig_0_15z[5], _01_[3], _00_, _01_[1:0], _02_[3:1], _03_[0] };
  assign celloutsig_0_18z = { _01_[1:0], _02_[3:2], celloutsig_0_8z } | in_data[55:51];
  assign celloutsig_0_31z = { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_30z } | { celloutsig_0_1z[3:0], _01_[3], _00_, _01_[1:0], _02_[3:1], _03_[0] };
  assign celloutsig_0_0z = ~^ in_data[64:58];
  assign celloutsig_1_10z = ~^ { celloutsig_1_3z[3:1], celloutsig_1_2z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_1_7z = ^ in_data[137:135];
  assign celloutsig_0_5z = ^ { _01_[0], _02_[3:1], _03_[0], celloutsig_0_2z };
  assign celloutsig_0_34z = { celloutsig_0_23z, celloutsig_0_16z } - { _01_[3], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_26z };
  assign celloutsig_0_6z = { _01_[0], _02_[3:1], _03_[0] } - { celloutsig_0_1z[3:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[4:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z } - { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[96]) celloutsig_1_3z = in_data[112:109];
  assign _01_[2] = _00_;
  assign _02_[0] = celloutsig_0_8z;
  assign _03_[7:1] = { _01_[3], _00_, _01_[1:0], _02_[3:1] };
  assign { out_data[131:128], out_data[113:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
