{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640333650641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640333650642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 11:14:10 2021 " "Processing started: Fri Dec 24 11:14:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640333650642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640333650642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB_BISS -c USB_BISS " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB_BISS -c USB_BISS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640333650642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640333650936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640333650936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll3m7.v 1 1 " "Found 1 design units, including 1 entities, in source file pll3m7.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll3m7 " "Found entity 1: pll3m7" {  } { { "pll3m7.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/pll3m7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640333657653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640333657653 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3M7 usb_biss.v(241) " "Verilog HDL Implicit Net warning at usb_biss.v(241): created implicit net for \"clk3M7\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk80M usb_biss.v(241) " "Verilog HDL Implicit Net warning at usb_biss.v(241): created implicit net for \"clk80M\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX usb_biss.v(245) " "Verilog HDL Implicit Net warning at usb_biss.v(245): created implicit net for \"TX\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "POWER_CTRL usb_biss.v(246) " "Verilog HDL Implicit Net warning at usb_biss.v(246): created implicit net for \"POWER_CTRL\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_MODE_EN usb_biss.v(247) " "Verilog HDL Implicit Net warning at usb_biss.v(247): created implicit net for \"UART_MODE_EN\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX_start usb_biss.v(248) " "Verilog HDL Implicit Net warning at usb_biss.v(248): created implicit net for \"TX_start\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BISS_start usb_biss.v(249) " "Verilog HDL Implicit Net warning at usb_biss.v(249): created implicit net for \"BISS_start\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RnW usb_biss.v(252) " "Verilog HDL Implicit Net warning at usb_biss.v(252): created implicit net for \"RnW\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_filt usb_biss.v(291) " "Verilog HDL Implicit Net warning at usb_biss.v(291): created implicit net for \"RX_filt\"" {  } { { "usb_biss.v" "" { Text "D:/work/altera/de10-lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/USB_BISS/usb_biss.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640333657692 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "USB_BISS " "Top-level design entity \"USB_BISS\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1640333657695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640333657753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 24 11:14:17 2021 " "Processing ended: Fri Dec 24 11:14:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640333657753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640333657753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640333657753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640333657753 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640333658407 ""}
