# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace --timing -Wall -Wno-fatal --top-module fpga_template_top_tb fpga_template_top_tb.sv fpga_template_test.sv i2s_capture_24_test.sv i2s_clock_gen_test.sv ram_logic_test.sv vu_meter_6led_test.sv sp_ram_stub.v"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      5095 27525379  1761913767   494958447  1761913767   494958447 "fpga_template_test.sv"
S     13079 27535506  1761909901   934032449  1761909901   928876896 "fpga_template_top_tb.sv"
S      4061 27429144  1761834265   925732730  1761834265   925732730 "i2s_capture_24_test.sv"
S      7025 27525923  1761560873   234929409  1761560873   229580525 "i2s_clock_gen_test.sv"
T      5804 27525331  1761915508   928088931  1761915508   928088931 "obj_dir/Vfpga_template_top_tb.cpp"
T      3405 27525329  1761915508   927977392  1761915508   927977392 "obj_dir/Vfpga_template_top_tb.h"
T      1830 27525348  1761915508   943093547  1761915508   943093547 "obj_dir/Vfpga_template_top_tb.mk"
T      1326 27525328  1761915508   927893104  1761915508   927893104 "obj_dir/Vfpga_template_top_tb__ConstPool_0.cpp"
T      1833 27525326  1761915508   927604034  1761915508   927604034 "obj_dir/Vfpga_template_top_tb__Syms.cpp"
T      1641 27525327  1761915508   927789581  1761915508   927789581 "obj_dir/Vfpga_template_top_tb__Syms.h"
T       341 27525344  1761915508   942780712  1761915508   942780712 "obj_dir/Vfpga_template_top_tb__TraceDecls__0__Slow.cpp"
T     10791 27525345  1761915508   942942655  1761915508   942942655 "obj_dir/Vfpga_template_top_tb__Trace__0.cpp"
T     43802 27525343  1761915508   942780712  1761915508   942780712 "obj_dir/Vfpga_template_top_tb__Trace__0__Slow.cpp"
T      8903 27525333  1761915508   928238410  1761915508   928238410 "obj_dir/Vfpga_template_top_tb___024root.h"
T     17311 27525341  1761915508   941553727  1761915508   941553727 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0.cpp"
T      3443 27525335  1761915508   928390845  1761915508   928390845 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0__Slow.cpp"
T     62561 27525342  1761915508   942227788  1761915508   942227788 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0.cpp"
T     23336 27525340  1761915508   940358675  1761915508   940358675 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0__Slow.cpp"
T       876 27525334  1761915508   928293203  1761915508   928293203 "obj_dir/Vfpga_template_top_tb___024root__Slow.cpp"
T      1042 27525346  1761915508   942999652  1761915508   942999652 "obj_dir/Vfpga_template_top_tb__main.cpp"
T       769 27525332  1761915508   928142210  1761915508   928142210 "obj_dir/Vfpga_template_top_tb__pch.h"
T      1133 27525349  1761915508   943093547  1761915508   943093547 "obj_dir/Vfpga_template_top_tb__ver.d"
T         0        0  1761915508   943093547  1761915508   943093547 "obj_dir/Vfpga_template_top_tb__verFiles.dat"
T      1987 27525347  1761915508   943043053  1761915508   943043053 "obj_dir/Vfpga_template_top_tb_classes.mk"
S     14746 27526167  1761913807   943538741  1761913807   943538741 "ram_logic_test.sv"
S      5630 27525523  1761487794     5385622  1761487794     1385706 "sp_ram_stub.v"
S      5181 27525522  1761915503   215054121  1761915503   215054121 "vu_meter_6led_test.sv"
