// Seed: 2674003389
`timescale 1ps / 1ps
module module_0 ();
  type_2(
      1, id_0 * id_0 * 1 & 1'b0, 1
  );
  reg id_1;
  always @(posedge 1 or negedge id_0) begin
    SystemTFIdentifier(id_0, id_0, id_0, id_1, 1, (1) - 1, 1, id_1, id_0, 1'h0, 1'h0, id_0, (id_1));
    if (1) if (1'b0) id_0 <= id_1;
  end
endmodule
