library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity SRAM_Controller is
    Port ( clk : in std_logic;
           rst : in std_logic;
	   RamCLK : in std_logic;
	   RamADVn : in std_logic;
	   RamCEn  : in std_logic;
	   RamCRE  : in std_logic;
	   RamOEn  : in std_logic;
	   RamWEn  : in std_logic;
	   RamLBn  : in std_logic;
           RamUBn  : in std_logic;
	   RamWait : in std_logic;
           MemDb   : in std_logic_vector(15 downto 0);
           MemAdr  : out std_logic_vector(22 downto 0));
end SRAM_Controller;

architecture Behavioral of SRAM_Controller is

begin


end Behavioral;
