; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_mul_sigmoid_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 7, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 1, !dbg !12
  %13 = and i32 %12, 63, !dbg !12
  %14 = or disjoint i32 %13, 64, !dbg !12
  %15 = and i32 %11, 1, !dbg !12
  %16 = shl nuw nsw i32 %15, 2, !dbg !12
  %17 = or disjoint i32 %10, %13, !dbg !13
  %18 = or disjoint i32 %10, %14, !dbg !13
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %20 = shl i32 %19, 3, !dbg !15
  %21 = or disjoint i32 %20, %16, !dbg !16
  %22 = icmp slt i32 %21, 8, !dbg !17
  %23 = shl i32 %17, 3, !dbg !18
  %24 = shl i32 %18, 3, !dbg !18
  %25 = add i32 %21, %23, !dbg !19
  %26 = add i32 %21, %24, !dbg !19
  %27 = sext i32 %25 to i64, !dbg !20
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !20
  %29 = sext i32 %26 to i64, !dbg !20
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !20
  %31 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %28, i1 %22) #4, !dbg !21
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %30, i1 %22) #4, !dbg !21
  %33 = sext i32 %21 to i64, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %1, i64 %33, !dbg !22
  %35 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %34, i1 %22) #4, !dbg !23
  %36 = getelementptr float, ptr addrspace(1) %2, i64 %33, !dbg !24
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %36, i1 %22) #4, !dbg !25
  %38 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !25
  %39 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !25
  %40 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !25
  %41 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !25
  %42 = bitcast i32 %38 to float, !dbg !25
  %43 = bitcast i32 %39 to float, !dbg !25
  %44 = bitcast i32 %40 to float, !dbg !25
  %45 = bitcast i32 %41 to float, !dbg !25
  %46 = getelementptr float, ptr addrspace(1) %3, i64 %33, !dbg !26
  %47 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %46, i1 %22) #4, !dbg !27
  %48 = getelementptr float, ptr addrspace(1) %4, i64 %33, !dbg !28
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %48, i1 %22) #4, !dbg !29
  %50 = fadd float %42, 0x3F50624DE0000000, !dbg !30
  %51 = fadd float %43, 0x3F50624DE0000000, !dbg !30
  %52 = fadd float %44, 0x3F50624DE0000000, !dbg !30
  %53 = fadd float %45, 0x3F50624DE0000000, !dbg !30
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i = icmp eq i32 %54, 0, !dbg !31
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i = icmp eq i32 %55, 0, !dbg !31
  br i1 %.not.i, label %61, label %56, !dbg !31

56:                                               ; preds = %8
  br i1 %.not1.i, label %59, label %57, !dbg !31

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %50) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %50) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

61:                                               ; preds = %8
  br i1 %.not1.i, label %64, label %62, !dbg !31

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.f(float %50) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.f(float %50) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %57, %59, %62, %64
  %.0.i = phi float [ %58, %57 ], [ %60, %59 ], [ %63, %62 ], [ %65, %64 ], !dbg !31
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i17 = icmp eq i32 %66, 0, !dbg !31
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i20 = icmp eq i32 %67, 0, !dbg !31
  br i1 %.not.i17, label %73, label %68, !dbg !31

68:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i20, label %71, label %69, !dbg !31

69:                                               ; preds = %68
  %70 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %51) #4, !dbg !31
  br label %__nv_sqrtf.exit21, !dbg !31

71:                                               ; preds = %68
  %72 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %51) #4, !dbg !31
  br label %__nv_sqrtf.exit21, !dbg !31

73:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i20, label %76, label %74, !dbg !31

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.f(float %51) #4, !dbg !31
  br label %__nv_sqrtf.exit21, !dbg !31

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.f(float %51) #4, !dbg !31
  br label %__nv_sqrtf.exit21, !dbg !31

__nv_sqrtf.exit21:                                ; preds = %69, %71, %74, %76
  %.0.i19 = phi float [ %70, %69 ], [ %72, %71 ], [ %75, %74 ], [ %77, %76 ], !dbg !31
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i22 = icmp eq i32 %78, 0, !dbg !31
  %79 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i25 = icmp eq i32 %79, 0, !dbg !31
  br i1 %.not.i22, label %85, label %80, !dbg !31

80:                                               ; preds = %__nv_sqrtf.exit21
  br i1 %.not1.i25, label %83, label %81, !dbg !31

81:                                               ; preds = %80
  %82 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %52) #4, !dbg !31
  br label %__nv_sqrtf.exit26, !dbg !31

83:                                               ; preds = %80
  %84 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %52) #4, !dbg !31
  br label %__nv_sqrtf.exit26, !dbg !31

85:                                               ; preds = %__nv_sqrtf.exit21
  br i1 %.not1.i25, label %88, label %86, !dbg !31

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.f(float %52) #4, !dbg !31
  br label %__nv_sqrtf.exit26, !dbg !31

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.f(float %52) #4, !dbg !31
  br label %__nv_sqrtf.exit26, !dbg !31

__nv_sqrtf.exit26:                                ; preds = %81, %83, %86, %88
  %.0.i24 = phi float [ %82, %81 ], [ %84, %83 ], [ %87, %86 ], [ %89, %88 ], !dbg !31
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i27 = icmp eq i32 %90, 0, !dbg !31
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i30 = icmp eq i32 %91, 0, !dbg !31
  br i1 %.not.i27, label %97, label %92, !dbg !31

92:                                               ; preds = %__nv_sqrtf.exit26
  br i1 %.not1.i30, label %95, label %93, !dbg !31

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %53) #4, !dbg !31
  br label %__nv_sqrtf.exit31, !dbg !31

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %53) #4, !dbg !31
  br label %__nv_sqrtf.exit31, !dbg !31

97:                                               ; preds = %__nv_sqrtf.exit26
  br i1 %.not1.i30, label %100, label %98, !dbg !31

98:                                               ; preds = %97
  %99 = tail call float @llvm.nvvm.sqrt.rn.f(float %53) #4, !dbg !31
  br label %__nv_sqrtf.exit31, !dbg !31

100:                                              ; preds = %97
  %101 = tail call float @llvm.nvvm.sqrt.approx.f(float %53) #4, !dbg !31
  br label %__nv_sqrtf.exit31, !dbg !31

__nv_sqrtf.exit31:                                ; preds = %93, %95, %98, %100
  %.0.i29 = phi float [ %94, %93 ], [ %96, %95 ], [ %99, %98 ], [ %101, %100 ], !dbg !31
  %102 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !21
  %103 = bitcast i32 %102 to float, !dbg !21
  %104 = extractvalue { i32, i32, i32, i32 } %35, 3, !dbg !23
  %105 = bitcast i32 %104 to float, !dbg !23
  %106 = fsub float %103, %105, !dbg !32
  %107 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !21
  %108 = bitcast i32 %107 to float, !dbg !21
  %109 = extractvalue { i32, i32, i32, i32 } %35, 2, !dbg !23
  %110 = bitcast i32 %109 to float, !dbg !23
  %111 = fsub float %108, %110, !dbg !32
  %112 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !21
  %113 = bitcast i32 %112 to float, !dbg !21
  %114 = extractvalue { i32, i32, i32, i32 } %35, 1, !dbg !23
  %115 = bitcast i32 %114 to float, !dbg !23
  %116 = fsub float %113, %115, !dbg !32
  %117 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !21
  %118 = bitcast i32 %117 to float, !dbg !21
  %119 = extractvalue { i32, i32, i32, i32 } %35, 0, !dbg !23
  %120 = bitcast i32 %119 to float, !dbg !23
  %121 = fsub float %118, %120, !dbg !32
  %122 = extractvalue { i32, i32, i32, i32 } %31, 3, !dbg !21
  %123 = bitcast i32 %122 to float, !dbg !21
  %124 = fsub float %123, %105, !dbg !32
  %125 = extractvalue { i32, i32, i32, i32 } %31, 2, !dbg !21
  %126 = bitcast i32 %125 to float, !dbg !21
  %127 = fsub float %126, %110, !dbg !32
  %128 = extractvalue { i32, i32, i32, i32 } %31, 1, !dbg !21
  %129 = bitcast i32 %128 to float, !dbg !21
  %130 = fsub float %129, %115, !dbg !32
  %131 = extractvalue { i32, i32, i32, i32 } %31, 0, !dbg !21
  %132 = bitcast i32 %131 to float, !dbg !21
  %133 = fsub float %132, %120, !dbg !32
  %134 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !29
  %135 = bitcast i32 %134 to float, !dbg !29
  %136 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !29
  %137 = bitcast i32 %136 to float, !dbg !29
  %138 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !29
  %139 = bitcast i32 %138 to float, !dbg !29
  %140 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !29
  %141 = bitcast i32 %140 to float, !dbg !29
  %142 = extractvalue { i32, i32, i32, i32 } %47, 3, !dbg !27
  %143 = bitcast i32 %142 to float, !dbg !27
  %144 = extractvalue { i32, i32, i32, i32 } %47, 2, !dbg !27
  %145 = bitcast i32 %144 to float, !dbg !27
  %146 = extractvalue { i32, i32, i32, i32 } %47, 1, !dbg !27
  %147 = bitcast i32 %146 to float, !dbg !27
  %148 = extractvalue { i32, i32, i32, i32 } %47, 0, !dbg !27
  %149 = bitcast i32 %148 to float, !dbg !27
  %150 = shl i32 %11, 2, !dbg !12
  %151 = and i32 %150, 124, !dbg !12
  %152 = or disjoint i32 %10, %151, !dbg !13
  %.frozen = freeze i32 %152, !dbg !33
  %153 = sdiv i32 %.frozen, 256, !dbg !33
  %154 = mul i32 %153, 256, !dbg !34
  %.decomposed = sub i32 %.frozen, %154, !dbg !34
  %.lobit12 = lshr i32 %11, 5, !dbg !35
  %155 = and i32 %.lobit12, 3, !dbg !35
  %156 = or disjoint i32 %155, %20, !dbg !16
  %157 = or disjoint i32 %156, 4, !dbg !16
  %158 = icmp slt i32 %157, 8, !dbg !17
  %159 = icmp slt i32 %156, 8, !dbg !17
  %160 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !36
  %161 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i19) #4, !dbg !36
  %162 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i24) #4, !dbg !36
  %163 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i29) #4, !dbg !36
  %164 = fmul float %133, %160, !dbg !37
  %165 = fmul float %130, %161, !dbg !37
  %166 = fmul float %127, %162, !dbg !37
  %167 = fmul float %124, %163, !dbg !37
  %168 = fmul float %121, %160, !dbg !37
  %169 = fmul float %116, %161, !dbg !37
  %170 = fmul float %111, %162, !dbg !37
  %171 = fmul float %106, %163, !dbg !37
  %172 = fmul float %164, %149, !dbg !38
  %173 = fmul float %165, %147, !dbg !38
  %174 = fmul float %166, %145, !dbg !38
  %175 = fmul float %167, %143, !dbg !38
  %176 = fmul float %168, %149, !dbg !38
  %177 = fmul float %169, %147, !dbg !38
  %178 = fmul float %170, %145, !dbg !38
  %179 = fmul float %171, %143, !dbg !38
  %180 = fadd float %172, %141, !dbg !39
  %181 = fadd float %173, %139, !dbg !39
  %182 = fadd float %174, %137, !dbg !39
  %183 = fadd float %175, %135, !dbg !39
  %184 = fadd float %176, %141, !dbg !39
  %185 = fadd float %177, %139, !dbg !39
  %186 = fadd float %178, %137, !dbg !39
  %187 = fadd float %179, %135, !dbg !39
  %188 = fsub float 0.000000e+00, %180, !dbg !40
  %189 = fsub float 0.000000e+00, %181, !dbg !40
  %190 = fsub float 0.000000e+00, %182, !dbg !40
  %191 = fsub float 0.000000e+00, %183, !dbg !40
  %192 = fsub float 0.000000e+00, %184, !dbg !40
  %193 = fsub float 0.000000e+00, %185, !dbg !40
  %194 = fsub float 0.000000e+00, %186, !dbg !40
  %195 = fsub float 0.000000e+00, %187, !dbg !40
  %196 = fmul float %188, 0x3FF7154760000000, !dbg !44
  %197 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %196) #4, !dbg !44
  %198 = fmul float %189, 0x3FF7154760000000, !dbg !44
  %199 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %198) #4, !dbg !44
  %200 = fmul float %190, 0x3FF7154760000000, !dbg !44
  %201 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %200) #4, !dbg !44
  %202 = fmul float %191, 0x3FF7154760000000, !dbg !44
  %203 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %202) #4, !dbg !44
  %204 = fmul float %192, 0x3FF7154760000000, !dbg !44
  %205 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %204) #4, !dbg !44
  %206 = fmul float %193, 0x3FF7154760000000, !dbg !44
  %207 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %206) #4, !dbg !44
  %208 = fmul float %194, 0x3FF7154760000000, !dbg !44
  %209 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %208) #4, !dbg !44
  %210 = fmul float %195, 0x3FF7154760000000, !dbg !44
  %211 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %210) #4, !dbg !44
  %212 = fadd float %197, 1.000000e+00, !dbg !45
  %213 = fadd float %199, 1.000000e+00, !dbg !45
  %214 = fadd float %201, 1.000000e+00, !dbg !45
  %215 = fadd float %203, 1.000000e+00, !dbg !45
  %216 = fadd float %205, 1.000000e+00, !dbg !45
  %217 = fadd float %207, 1.000000e+00, !dbg !45
  %218 = fadd float %209, 1.000000e+00, !dbg !45
  %219 = fadd float %211, 1.000000e+00, !dbg !45
  %220 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %212) #4, !dbg !46
  %221 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %213) #4, !dbg !46
  %222 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %214) #4, !dbg !46
  %223 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %215) #4, !dbg !46
  %224 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %216) #4, !dbg !46
  %225 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %217) #4, !dbg !46
  %226 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %218) #4, !dbg !46
  %227 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %219) #4, !dbg !46
  %228 = fmul float %180, %220, !dbg !47
  %229 = fmul float %181, %221, !dbg !47
  %230 = fmul float %182, %222, !dbg !47
  %231 = fmul float %183, %223, !dbg !47
  %232 = fmul float %184, %224, !dbg !47
  %233 = fmul float %185, %225, !dbg !47
  %234 = fmul float %186, %226, !dbg !47
  %235 = fmul float %187, %227, !dbg !47
  %236 = shl i32 %156, 8, !dbg !48
  %237 = shl i32 %157, 8, !dbg !48
  %238 = shl i32 %153, 11, !dbg !49
  %239 = add i32 %238, %.decomposed, !dbg !50
  %240 = add i32 %239, %236, !dbg !51
  %241 = add i32 %239, %237, !dbg !51
  %242 = sext i32 %240 to i64, !dbg !52
  %243 = getelementptr float, ptr addrspace(1) %5, i64 %242, !dbg !52
  %244 = sext i32 %241 to i64, !dbg !52
  %245 = getelementptr float, ptr addrspace(1) %5, i64 %244, !dbg !52
  %246 = shl nuw nsw i32 %15, 9, !dbg !53
  %247 = or disjoint i32 %246, %13, !dbg !53
  %248 = and i32 %150, 508, !dbg !53
  %249 = shl nuw nsw i32 %15, 4, !dbg !53
  %250 = add nuw nsw i32 %247, %249, !dbg !53
  %251 = zext nneg i32 %250 to i64, !dbg !53
  %252 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %251, !dbg !53
  %253 = bitcast float %228 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %252, <1 x i32> %253, i1 true) #4, !dbg !53
  %254 = or disjoint i32 %247, 128, !dbg !53
  %255 = lshr i32 %254, 5, !dbg !53
  %256 = and i32 %255, 20, !dbg !53
  %257 = add nuw nsw i32 %256, %254, !dbg !53
  %258 = zext nneg i32 %257 to i64, !dbg !53
  %259 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %258, !dbg !53
  %260 = bitcast float %229 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %259, <1 x i32> %260, i1 true) #4, !dbg !53
  %261 = or disjoint i32 %247, 256, !dbg !53
  %262 = lshr i32 %261, 5, !dbg !53
  %263 = and i32 %262, 24, !dbg !53
  %264 = add nuw nsw i32 %263, %261, !dbg !53
  %265 = zext nneg i32 %264 to i64, !dbg !53
  %266 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %265, !dbg !53
  %267 = bitcast float %230 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %266, <1 x i32> %267, i1 true) #4, !dbg !53
  %268 = or disjoint i32 %247, 384, !dbg !53
  %269 = lshr i32 %268, 5, !dbg !53
  %270 = and i32 %269, 28, !dbg !53
  %271 = add nuw nsw i32 %270, %268, !dbg !53
  %272 = zext nneg i32 %271 to i64, !dbg !53
  %273 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %272, !dbg !53
  %274 = bitcast float %231 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %273, <1 x i32> %274, i1 true) #4, !dbg !53
  %275 = or disjoint i32 %249, 64, !dbg !53
  %276 = add nuw nsw i32 %275, %247, !dbg !53
  %277 = zext nneg i32 %276 to i64, !dbg !53
  %278 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %277, !dbg !53
  %279 = bitcast float %232 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %278, <1 x i32> %279, i1 true) #4, !dbg !53
  %280 = or disjoint i32 %247, 192, !dbg !53
  %281 = lshr i32 %280, 5, !dbg !53
  %282 = and i32 %281, 20, !dbg !53
  %283 = add nuw nsw i32 %282, %280, !dbg !53
  %284 = zext nneg i32 %283 to i64, !dbg !53
  %285 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %284, !dbg !53
  %286 = bitcast float %233 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %285, <1 x i32> %286, i1 true) #4, !dbg !53
  %287 = or disjoint i32 %247, 320, !dbg !53
  %288 = lshr i32 %287, 5, !dbg !53
  %289 = and i32 %288, 24, !dbg !53
  %290 = add nuw nsw i32 %289, %287, !dbg !53
  %291 = zext nneg i32 %290 to i64, !dbg !53
  %292 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %291, !dbg !53
  %293 = bitcast float %234 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %292, <1 x i32> %293, i1 true) #4, !dbg !53
  %294 = or disjoint i32 %247, 448, !dbg !53
  %295 = lshr i32 %294, 5, !dbg !53
  %296 = and i32 %295, 28, !dbg !53
  %297 = add nuw nsw i32 %296, %294, !dbg !53
  %298 = zext nneg i32 %297 to i64, !dbg !53
  %299 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %298, !dbg !53
  %300 = bitcast float %235 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %299, <1 x i32> %300, i1 true) #4, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %301 = lshr i32 %150, 5, !dbg !53
  %302 = and i32 %301, 12, !dbg !53
  %303 = add nuw nsw i32 %302, %248, !dbg !53
  %304 = zext nneg i32 %303 to i64, !dbg !53
  %305 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %304, !dbg !53
  %306 = or disjoint i32 %248, 512, !dbg !53
  %307 = lshr i32 %306, 5, !dbg !53
  %308 = and i32 %307, 28, !dbg !53
  %309 = add nuw nsw i32 %308, %306, !dbg !53
  %310 = zext nneg i32 %309 to i64, !dbg !53
  %311 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %310, !dbg !53
  %312 = load <4 x i32>, ptr addrspace(3) %311, align 16, !dbg !53
  %.extract = load i32, ptr addrspace(3) %305, align 16, !dbg !53
  %313 = getelementptr inbounds i8, ptr addrspace(3) %305, i64 4, !dbg !53
  %.extract10 = load i32, ptr addrspace(3) %313, align 4, !dbg !53
  %314 = getelementptr inbounds i8, ptr addrspace(3) %305, i64 8, !dbg !53
  %.extract11 = load i32, ptr addrspace(3) %314, align 8, !dbg !53
  %315 = getelementptr inbounds i8, ptr addrspace(3) %305, i64 12, !dbg !53
  %.extract12 = load i32, ptr addrspace(3) %315, align 4, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract10, i32 %.extract11, i32 %.extract12, ptr addrspace(1) %243, i1 %159) #4, !dbg !53
  %.extract13 = extractelement <4 x i32> %312, i64 0, !dbg !53
  %.extract14 = extractelement <4 x i32> %312, i64 1, !dbg !53
  %.extract15 = extractelement <4 x i32> %312, i64 2, !dbg !53
  %.extract16 = extractelement <4 x i32> %312, i64 3, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract13, i32 %.extract14, i32 %.extract15, i32 %.extract16, ptr addrspace(1) %245, i1 %158) #4, !dbg !53
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cw2wzaosirh4o3ypmoe43gs5bqei4xcue6vmdhk7u5op5ezy7nfa.py", directory: "inductor_cache/w2")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_mul_sigmoid_12, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_mul_sigmoid_12, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_mul_sigmoid_12", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_mul_sigmoid_12", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 32, column: 37, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 30, scope: !7)
!21 = !DILocation(line: 32, column: 42, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 35, scope: !7)
!24 = !DILocation(line: 34, column: 30, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 35, column: 31, scope: !7)
!27 = !DILocation(line: 35, column: 36, scope: !7)
!28 = !DILocation(line: 36, column: 31, scope: !7)
!29 = !DILocation(line: 36, column: 36, scope: !7)
!30 = !DILocation(line: 39, column: 18, scope: !7)
!31 = !DILocation(line: 40, column: 26, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 31, column: 19, scope: !7)
!34 = !DILocation(line: 30, column: 19, scope: !7)
!35 = !DILocation(line: 26, column: 44, scope: !7)
!36 = !DILocation(line: 42, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 30, scope: !41, inlinedAt: !43)
!41 = distinct !DILexicalBlockFile(scope: !7, file: !42, discriminator: 0)
!42 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!43 = !DILocation(line: 48, column: 23, scope: !7)
!44 = !DILocation(line: 47, column: 29, scope: !41, inlinedAt: !43)
!45 = !DILocation(line: 47, column: 20, scope: !41, inlinedAt: !43)
!46 = !DILocation(line: 47, column: 16, scope: !41, inlinedAt: !43)
!47 = !DILocation(line: 49, column: 20, scope: !7)
!48 = !DILocation(line: 50, column: 34, scope: !7)
!49 = !DILocation(line: 50, column: 44, scope: !7)
!50 = !DILocation(line: 50, column: 30, scope: !7)
!51 = !DILocation(line: 50, column: 39, scope: !7)
!52 = !DILocation(line: 50, column: 25, scope: !7)
!53 = !DILocation(line: 50, column: 56, scope: !7)
!54 = !DILocation(line: 50, column: 4, scope: !7)
