// Seed: 3724506052
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4
    , id_9,
    output uwire id_5,
    input supply0 id_6,
    output uwire id_7
);
  integer id_10 (
      id_3,
      id_5,
      id_1
  );
  assign id_7 = 1'h0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    output tri id_8,
    output uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri id_14,
    output supply1 id_15,
    input tri1 id_16,
    output tri id_17,
    output tri0 id_18,
    output tri0 id_19,
    input tri1 id_20,
    input tri1 id_21,
    output tri1 id_22
);
  assign id_22 = 1'b0 - 1'd0;
  wire id_24;
  module_0(
      id_2, id_18, id_13, id_13, id_16, id_8, id_20, id_14
  );
  wire id_25;
  wire id_26;
endmodule
