{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619461233618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619461233618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 15:20:33 2021 " "Processing started: Mon Apr 26 15:20:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619461233618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461233618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461233618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619461234052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619461234052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619461242470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242470 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contador.v " "Can't analyze file -- file contador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619461242475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Projeto2.v " "Can't analyze file -- file Projeto2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1619461242480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cronometro " "Elaborating entity \"Cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619461242512 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Cronometro.v(31) " "Verilog HDL Case Statement information at Cronometro.v(31): all case item expressions in this case statement are onehot" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1619461242513 "|Cronometro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prox_estado Cronometro.v(151) " "Verilog HDL Always Construct warning at Cronometro.v(151): variable \"prox_estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619461242514 "|Cronometro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado Cronometro.v(158) " "Verilog HDL Always Construct warning at Cronometro.v(158): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619461242514 "|Cronometro"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado Cronometro.v(169) " "Verilog HDL Always Construct warning at Cronometro.v(169): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1619461242514 "|Cronometro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado Cronometro.v(147) " "Verilog HDL Always Construct warning at Cronometro.v(147): inferring latch(es) for variable \"estado\", which holds its previous value in one or more paths through the always construct" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619461242515 "|Cronometro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prox_estado Cronometro.v(147) " "Verilog HDL Always Construct warning at Cronometro.v(147): inferring latch(es) for variable \"prox_estado\", which holds its previous value in one or more paths through the always construct" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619461242515 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.parar Cronometro.v(147) " "Inferred latch for \"prox_estado.parar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242516 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.resetar Cronometro.v(147) " "Inferred latch for \"prox_estado.resetar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242516 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.pausar Cronometro.v(147) " "Inferred latch for \"prox_estado.pausar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242516 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.contar Cronometro.v(147) " "Inferred latch for \"prox_estado.contar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242516 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.parar Cronometro.v(147) " "Inferred latch for \"estado.parar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242516 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.resetar Cronometro.v(147) " "Inferred latch for \"estado.resetar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242517 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.pausar Cronometro.v(147) " "Inferred latch for \"estado.pausar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242517 "|Cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.contar Cronometro.v(147) " "Inferred latch for \"estado.contar\" at Cronometro.v(147)" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461242517 "|Cronometro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.resetar_448 " "Latch prox_estado.resetar_448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA botao\[0\] " "Ports D and ENA on the latch are fed by the same signal botao\[0\]" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619461243818 ""}  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619461243818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.pausar_455 " "Latch prox_estado.pausar_455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA botao\[3\] " "Ports D and ENA on the latch are fed by the same signal botao\[3\]" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619461243818 ""}  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619461243818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.contar_462 " "Latch prox_estado.contar_462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA botao\[3\] " "Ports D and ENA on the latch are fed by the same signal botao\[3\]" {  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619461243818 ""}  } { { "Cronometro.v" "" { Text "C:/Users/isabe/Documents/Cronometro/Cronometro.v" 147 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619461243818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619461244068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619461246828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619461246828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619461248093 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619461248093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619461248093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619461248093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619461248128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 15:20:48 2021 " "Processing ended: Mon Apr 26 15:20:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619461248128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619461248128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619461248128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619461248128 ""}
