##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_UI_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
		5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_MIC_theACLK            | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_MIC_theACLK(routed)    | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_UI_IntClock            | Frequency: 22.84 MHz  | Target: 1.00 MHz   | 
Clock: ADC_UI_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 57.59 MHz  | Target: 0.25 MHz   | 
Clock: Clock_2                    | Frequency: 46.14 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 63.07 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_UI_IntClock  ADC_UI_IntClock  1e+006           956223      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_UI_IntClock  CyBUS_CLK        16666.7          9279        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          4e+006           3982635     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          4e+006           3978325     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_UI_IntClock  16666.7          10756       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          811         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD  31987         Clock_2:R                    
SCL(0)_PAD:out   25456         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out   24952         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_UI_IntClock
*********************************************
Clock: ADC_UI_IntClock
Frequency: 22.84 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 956223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41320
-------------------------------------   ----- 
End-of-path arrival time (ps)           41320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell80  19076  41320  956223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 57.59 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3982635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14935
-------------------------------------   ----- 
End-of-path arrival time (ps)           14935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3982635  RISE       1
Net_86/main_0                                 macrocell2      5491   6366  3982635  RISE       1
Net_86/q                                      macrocell2      2345   8711  3982635  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6224  14935  3982635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 46.14 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3978325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17345
-------------------------------------   ----- 
End-of-path arrival time (ps)           17345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q                      macrocell131      875    875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_3           macrocell23      8000   8875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11220  3978325  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6125  17345  3978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 63.07 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10756  RISE       1
Net_1072/main_0                      macrocell123   2578   3453  10756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1


5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   9279  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   4055   4930   9279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1


5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 956223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41320
-------------------------------------   ----- 
End-of-path arrival time (ps)           41320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell80  19076  41320  956223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3978325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17345
-------------------------------------   ----- 
End-of-path arrival time (ps)           17345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q                      macrocell131      875    875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_3           macrocell23      8000   8875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11220  3978325  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6125  17345  3978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3982635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14935
-------------------------------------   ----- 
End-of-path arrival time (ps)           14935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3982635  RISE       1
Net_86/main_0                                 macrocell2      5491   6366  3982635  RISE       1
Net_86/q                                      macrocell2      2345   8711  3982635  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6224  14935  3982635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12895    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12895    811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12644
-------------------------------------   ----- 
End-of-path arrival time (ps)           12644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3444   6744   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10334   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10334   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12644   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12644   1062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10585    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10585   3121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10334
-------------------------------------   ----- 
End-of-path arrival time (ps)           10334
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3444   6744   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10334   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10334   3372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_UI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12323
-------------------------------------   ----- 
End-of-path arrival time (ps)           12323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:status_tc\/main_1         macrocell21      4354   7654   3994  RISE       1
\TIMER_UI:TimerUDB:status_tc\/q              macrocell21      2345   9999   3994  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2324  12323   3994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12299
-------------------------------------   ----- 
End-of-path arrival time (ps)           12299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/main_1         macrocell18     3712   7012   4018  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/q              macrocell18     2345   9357   4018  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2942  12299   4018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3695   6995   5431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6744
-------------------------------------   ---- 
End-of-path arrival time (ps)           6744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3444   6744   5682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   2788   6088   6338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    811  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2778   6078   6348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   2538   5838   6588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1062  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2537   5837   6589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4301  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3579   4426   8001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8044p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4306  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3536   4383   8044  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4301  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3427   4274   8153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4306  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3392   4239   8188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4301  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2659   3506   8921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4306  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2654   3501   8926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   9279  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   4055   4930   9279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:Sync:genblk1[0]:INST\/out
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:Sync:genblk1[0]:INST\/out         synccell        710    710  10658  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   2841   3551  10658  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3454
-------------------------------------   ---- 
End-of-path arrival time (ps)           3454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124    875    875  10755  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2579   3454  10755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10756  RISE       1
Net_1072/main_0                      macrocell123   2578   3453  10756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10756  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2578   3453  10756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 956223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41320
-------------------------------------   ----- 
End-of-path arrival time (ps)           41320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell80  19076  41320  956223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 956223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41320
-------------------------------------   ----- 
End-of-path arrival time (ps)           41320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell109  19076  41320  956223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 957128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40415
-------------------------------------   ----- 
End-of-path arrival time (ps)           40415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell70  18171  40415  957128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 957128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40415
-------------------------------------   ----- 
End-of-path arrival time (ps)           40415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell102  18171  40415  957128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 957128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40415
-------------------------------------   ----- 
End-of-path arrival time (ps)           40415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell118  18171  40415  957128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 957697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39846
-------------------------------------   ----- 
End-of-path arrival time (ps)           39846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell92  17602  39846  957697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 957697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39846
-------------------------------------   ----- 
End-of-path arrival time (ps)           39846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell101  17602  39846  957697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 957697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39846
-------------------------------------   ----- 
End-of-path arrival time (ps)           39846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell113  17602  39846  957697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 957697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39846
-------------------------------------   ----- 
End-of-path arrival time (ps)           39846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell120  17602  39846  957697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 959113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38430
-------------------------------------   ----- 
End-of-path arrival time (ps)           38430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell77  16186  38430  959113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 959113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38430
-------------------------------------   ----- 
End-of-path arrival time (ps)           38430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell81  16186  38430  959113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 959113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38430
-------------------------------------   ----- 
End-of-path arrival time (ps)           38430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell107  16186  38430  959113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 959113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38430
-------------------------------------   ----- 
End-of-path arrival time (ps)           38430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell122  16186  38430  959113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 959490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38053
-------------------------------------   ----- 
End-of-path arrival time (ps)           38053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell93  15808  38053  959490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 959490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38053
-------------------------------------   ----- 
End-of-path arrival time (ps)           38053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell94  15808  38053  959490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 959490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38053
-------------------------------------   ----- 
End-of-path arrival time (ps)           38053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell98  15808  38053  959490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 959642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37901
-------------------------------------   ----- 
End-of-path arrival time (ps)           37901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell67  15657  37901  959642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 959642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37901
-------------------------------------   ----- 
End-of-path arrival time (ps)           37901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell75  15657  37901  959642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 959642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37901
-------------------------------------   ----- 
End-of-path arrival time (ps)           37901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell116  15657  37901  959642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 960406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37137
-------------------------------------   ----- 
End-of-path arrival time (ps)           37137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell85  14892  37137  960406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 960406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37137
-------------------------------------   ----- 
End-of-path arrival time (ps)           37137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell87  14892  37137  960406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 960426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37117
-------------------------------------   ----- 
End-of-path arrival time (ps)           37117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell64  14873  37117  960426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 960426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37117
-------------------------------------   ----- 
End-of-path arrival time (ps)           37117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell68  14873  37117  960426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 960426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37117
-------------------------------------   ----- 
End-of-path arrival time (ps)           37117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell112  14873  37117  960426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 961366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36177
-------------------------------------   ----- 
End-of-path arrival time (ps)           36177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell76  13932  36177  961366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 961366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36177
-------------------------------------   ----- 
End-of-path arrival time (ps)           36177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell79  13932  36177  961366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 961366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36177
-------------------------------------   ----- 
End-of-path arrival time (ps)           36177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell108  13932  36177  961366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 961390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36153
-------------------------------------   ----- 
End-of-path arrival time (ps)           36153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell90  13909  36153  961390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 961390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36153
-------------------------------------   ----- 
End-of-path arrival time (ps)           36153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell97  13909  36153  961390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 961495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36048
-------------------------------------   ----- 
End-of-path arrival time (ps)           36048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell88  13803  36048  961495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 961495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36048
-------------------------------------   ----- 
End-of-path arrival time (ps)           36048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell115  13803  36048  961495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 961495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36048
-------------------------------------   ----- 
End-of-path arrival time (ps)           36048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell119  13803  36048  961495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 963479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34064
-------------------------------------   ----- 
End-of-path arrival time (ps)           34064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell100  11820  34064  963479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 963483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34060
-------------------------------------   ----- 
End-of-path arrival time (ps)           34060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell65  11815  34060  963483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 963483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34060
-------------------------------------   ----- 
End-of-path arrival time (ps)           34060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell78  11815  34060  963483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 963491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34052
-------------------------------------   ----- 
End-of-path arrival time (ps)           34052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell69  11808  34052  963491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 963495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34048
-------------------------------------   ----- 
End-of-path arrival time (ps)           34048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell95  11804  34048  963495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 964916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32627
-------------------------------------   ----- 
End-of-path arrival time (ps)           32627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell66  10383  32627  964916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 964916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32627
-------------------------------------   ----- 
End-of-path arrival time (ps)           32627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell84  10383  32627  964916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 964916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32627
-------------------------------------   ----- 
End-of-path arrival time (ps)           32627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell121  10383  32627  964916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 964951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32592
-------------------------------------   ----- 
End-of-path arrival time (ps)           32592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell86  10348  32592  964951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 964951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32592
-------------------------------------   ----- 
End-of-path arrival time (ps)           32592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell99  10348  32592  964951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 966916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30627
-------------------------------------   ----- 
End-of-path arrival time (ps)           30627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell91   8383  30627  966916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 966916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30627
-------------------------------------   ----- 
End-of-path arrival time (ps)           30627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell96   8383  30627  966916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 966916p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30627
-------------------------------------   ----- 
End-of-path arrival time (ps)           30627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell104   8383  30627  966916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 966920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30623
-------------------------------------   ----- 
End-of-path arrival time (ps)           30623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell73   8378  30623  966920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 966920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30623
-------------------------------------   ----- 
End-of-path arrival time (ps)           30623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell117   8378  30623  966920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 966934p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30609
-------------------------------------   ----- 
End-of-path arrival time (ps)           30609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell105   8365  30609  966934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 968625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28918
-------------------------------------   ----- 
End-of-path arrival time (ps)           28918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell111   6673  28918  968625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 969219p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28324
-------------------------------------   ----- 
End-of-path arrival time (ps)           28324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell62   6079  28324  969219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 969781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27762
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell59   5518  27762  969781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 969781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27762
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell61   5518  27762  969781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 969781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27762
-------------------------------------   ----- 
End-of-path arrival time (ps)           27762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell63   5518  27762  969781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 970192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27351
-------------------------------------   ----- 
End-of-path arrival time (ps)           27351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell82   5107  27351  970192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 970192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27351
-------------------------------------   ----- 
End-of-path arrival time (ps)           27351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell89   5107  27351  970192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27321
-------------------------------------   ----- 
End-of-path arrival time (ps)           27321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell72   5077  27321  970222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 970222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27321
-------------------------------------   ----- 
End-of-path arrival time (ps)           27321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell106   5077  27321  970222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 972008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25535
-------------------------------------   ----- 
End-of-path arrival time (ps)           25535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell74   3291  25535  972008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 972008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25535
-------------------------------------   ----- 
End-of-path arrival time (ps)           25535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell114   3291  25535  972008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 972016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25527
-------------------------------------   ----- 
End-of-path arrival time (ps)           25527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell83   3283  25527  972016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 972016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25527
-------------------------------------   ----- 
End-of-path arrival time (ps)           25527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell103   3283  25527  972016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 972046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25497
-------------------------------------   ----- 
End-of-path arrival time (ps)           25497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell60   3252  25497  972046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25497
-------------------------------------   ----- 
End-of-path arrival time (ps)           25497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1   14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell71   3252  25497  972046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 972046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25497
-------------------------------------   ----- 
End-of-path arrival time (ps)           25497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    14389  15264  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  17609  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2290  19899  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  22244  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell110   3252  25497  972046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 973447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24096
-------------------------------------   ----- 
End-of-path arrival time (ps)           24096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77  23221  24096  973447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 973447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24096
-------------------------------------   ----- 
End-of-path arrival time (ps)           24096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81  23221  24096  973447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 973447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24096
-------------------------------------   ----- 
End-of-path arrival time (ps)           24096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107  23221  24096  973447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 973447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24096
-------------------------------------   ----- 
End-of-path arrival time (ps)           24096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122  23221  24096  973447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 973458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24085
-------------------------------------   ----- 
End-of-path arrival time (ps)           24085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67  23210  24085  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 973458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24085
-------------------------------------   ----- 
End-of-path arrival time (ps)           24085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  23210  24085  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 973458p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24085
-------------------------------------   ----- 
End-of-path arrival time (ps)           24085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116  23210  24085  973458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 973592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23951
-------------------------------------   ----- 
End-of-path arrival time (ps)           23951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  23076  23951  973592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 973592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23951
-------------------------------------   ----- 
End-of-path arrival time (ps)           23951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  23076  23951  973592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 973592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23951
-------------------------------------   ----- 
End-of-path arrival time (ps)           23951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98  23076  23951  973592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 974505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23038
-------------------------------------   ----- 
End-of-path arrival time (ps)           23038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85  22163  23038  974505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 974505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23038
-------------------------------------   ----- 
End-of-path arrival time (ps)           23038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87  22163  23038  974505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 974933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22610
-------------------------------------   ----- 
End-of-path arrival time (ps)           22610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90  21735  22610  974933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 974933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22610
-------------------------------------   ----- 
End-of-path arrival time (ps)           22610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97  21735  22610  974933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 975203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22340
-------------------------------------   ----- 
End-of-path arrival time (ps)           22340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88  21465  22340  975203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 975203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22340
-------------------------------------   ----- 
End-of-path arrival time (ps)           22340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115  21465  22340  975203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 975203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22340
-------------------------------------   ----- 
End-of-path arrival time (ps)           22340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119  21465  22340  975203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 975230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22313
-------------------------------------   ----- 
End-of-path arrival time (ps)           22313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76  21438  22313  975230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 975230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22313
-------------------------------------   ----- 
End-of-path arrival time (ps)           22313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79  21438  22313  975230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 975230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22313
-------------------------------------   ----- 
End-of-path arrival time (ps)           22313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108  21438  22313  975230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 975419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22124
-------------------------------------   ----- 
End-of-path arrival time (ps)           22124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  21249  22124  975419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 975419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22124
-------------------------------------   ----- 
End-of-path arrival time (ps)           22124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79  21249  22124  975419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 975419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22124
-------------------------------------   ----- 
End-of-path arrival time (ps)           22124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108  21249  22124  975419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 975487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22056
-------------------------------------   ----- 
End-of-path arrival time (ps)           22056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  21181  22056  975487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22056
-------------------------------------   ----- 
End-of-path arrival time (ps)           22056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  21181  22056  975487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 975487p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22056
-------------------------------------   ----- 
End-of-path arrival time (ps)           22056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  21181  22056  975487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 975989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21554
-------------------------------------   ----- 
End-of-path arrival time (ps)           21554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90  20679  21554  975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 975989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21554
-------------------------------------   ----- 
End-of-path arrival time (ps)           21554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97  20679  21554  975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 976071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21472
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  20597  21472  976071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 976071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21472
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101  20597  21472  976071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 976071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21472
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113  20597  21472  976071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 976071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21472
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120  20597  21472  976071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 976395p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21148
-------------------------------------   ----- 
End-of-path arrival time (ps)           21148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88  20273  21148  976395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 976395p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21148
-------------------------------------   ----- 
End-of-path arrival time (ps)           21148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115  20273  21148  976395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 976395p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21148
-------------------------------------   ----- 
End-of-path arrival time (ps)           21148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119  20273  21148  976395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 976845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64  19823  20698  976845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 976845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  19823  20698  976845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 976845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20698
-------------------------------------   ----- 
End-of-path arrival time (ps)           20698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112  19823  20698  976845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 976853p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20690
-------------------------------------   ----- 
End-of-path arrival time (ps)           20690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85  19815  20690  976853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 976853p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20690
-------------------------------------   ----- 
End-of-path arrival time (ps)           20690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87  19815  20690  976853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 976973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20570
-------------------------------------   ----- 
End-of-path arrival time (ps)           20570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93  19695  20570  976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 976973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20570
-------------------------------------   ----- 
End-of-path arrival time (ps)           20570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94  19695  20570  976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 976973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20570
-------------------------------------   ----- 
End-of-path arrival time (ps)           20570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98  19695  20570  976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85  18779  19654  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 977889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87  18779  19654  977889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 977909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19634
-------------------------------------   ----- 
End-of-path arrival time (ps)           19634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64  18759  19634  977909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19634
-------------------------------------   ----- 
End-of-path arrival time (ps)           19634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  18759  19634  977909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 977909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19634
-------------------------------------   ----- 
End-of-path arrival time (ps)           19634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  18759  19634  977909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 977948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19595
-------------------------------------   ----- 
End-of-path arrival time (ps)           19595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93  18720  19595  977948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 977948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19595
-------------------------------------   ----- 
End-of-path arrival time (ps)           19595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94  18720  19595  977948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 977948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19595
-------------------------------------   ----- 
End-of-path arrival time (ps)           19595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98  18720  19595  977948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19527
-------------------------------------   ----- 
End-of-path arrival time (ps)           19527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90  18652  19527  978016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 978016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19527
-------------------------------------   ----- 
End-of-path arrival time (ps)           19527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97  18652  19527  978016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 978346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19197
-------------------------------------   ----- 
End-of-path arrival time (ps)           19197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77  18322  19197  978346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 978346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19197
-------------------------------------   ----- 
End-of-path arrival time (ps)           19197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81  18322  19197  978346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 978346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19197
-------------------------------------   ----- 
End-of-path arrival time (ps)           19197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107  18322  19197  978346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 978346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19197
-------------------------------------   ----- 
End-of-path arrival time (ps)           19197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122  18322  19197  978346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 978537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19006
-------------------------------------   ----- 
End-of-path arrival time (ps)           19006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77  18131  19006  978537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 978537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19006
-------------------------------------   ----- 
End-of-path arrival time (ps)           19006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81  18131  19006  978537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 978537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19006
-------------------------------------   ----- 
End-of-path arrival time (ps)           19006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107  18131  19006  978537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 978537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19006
-------------------------------------   ----- 
End-of-path arrival time (ps)           19006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122  18131  19006  978537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 978544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18999
-------------------------------------   ----- 
End-of-path arrival time (ps)           18999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67  18124  18999  978544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 978544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18999
-------------------------------------   ----- 
End-of-path arrival time (ps)           18999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75  18124  18999  978544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 978544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18999
-------------------------------------   ----- 
End-of-path arrival time (ps)           18999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116  18124  18999  978544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18966
-------------------------------------   ----- 
End-of-path arrival time (ps)           18966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88  18091  18966  978577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 978577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18966
-------------------------------------   ----- 
End-of-path arrival time (ps)           18966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115  18091  18966  978577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 978577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18966
-------------------------------------   ----- 
End-of-path arrival time (ps)           18966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119  18091  18966  978577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 978613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18930
-------------------------------------   ----- 
End-of-path arrival time (ps)           18930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67  18055  18930  978613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 978613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18930
-------------------------------------   ----- 
End-of-path arrival time (ps)           18930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  18055  18930  978613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 978613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18930
-------------------------------------   ----- 
End-of-path arrival time (ps)           18930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116  18055  18930  978613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18918
-------------------------------------   ----- 
End-of-path arrival time (ps)           18918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90  18043  18918  978625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 978625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18918
-------------------------------------   ----- 
End-of-path arrival time (ps)           18918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97  18043  18918  978625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 978865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  17803  18678  978865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 978865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101  17803  18678  978865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 978865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113  17803  18678  978865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 978865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120  17803  18678  978865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 978876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18667
-------------------------------------   ----- 
End-of-path arrival time (ps)           18667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70  17792  18667  978876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18667
-------------------------------------   ----- 
End-of-path arrival time (ps)           18667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102  17792  18667  978876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 978876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18667
-------------------------------------   ----- 
End-of-path arrival time (ps)           18667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118  17792  18667  978876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 978965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18578
-------------------------------------   ----- 
End-of-path arrival time (ps)           18578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76  17703  18578  978965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 978965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18578
-------------------------------------   ----- 
End-of-path arrival time (ps)           18578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79  17703  18578  978965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 978965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18578
-------------------------------------   ----- 
End-of-path arrival time (ps)           18578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108  17703  18578  978965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17987
-------------------------------------   ----- 
End-of-path arrival time (ps)           17987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93  17112  17987  979556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17987
-------------------------------------   ----- 
End-of-path arrival time (ps)           17987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  17112  17987  979556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 979556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17987
-------------------------------------   ----- 
End-of-path arrival time (ps)           17987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98  17112  17987  979556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 979601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88  17067  17942  979601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 979601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115  17067  17942  979601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 979601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119  17067  17942  979601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 979633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17910
-------------------------------------   ----- 
End-of-path arrival time (ps)           17910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  17035  17910  979633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 979633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17910
-------------------------------------   ----- 
End-of-path arrival time (ps)           17910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79  17035  17910  979633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17910
-------------------------------------   ----- 
End-of-path arrival time (ps)           17910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108  17035  17910  979633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 979967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17576
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80  16701  17576  979967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 979967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17576
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109  16701  17576  979967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17336
-------------------------------------   ----- 
End-of-path arrival time (ps)           17336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  16461  17336  980207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17336
-------------------------------------   ----- 
End-of-path arrival time (ps)           17336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81  16461  17336  980207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17336
-------------------------------------   ----- 
End-of-path arrival time (ps)           17336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  16461  17336  980207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 980207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17336
-------------------------------------   ----- 
End-of-path arrival time (ps)           17336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122  16461  17336  980207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980220p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17323
-------------------------------------   ----- 
End-of-path arrival time (ps)           17323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67  16448  17323  980220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 980220p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17323
-------------------------------------   ----- 
End-of-path arrival time (ps)           17323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75  16448  17323  980220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 980220p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17323
-------------------------------------   ----- 
End-of-path arrival time (ps)           17323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116  16448  17323  980220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 980417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17126
-------------------------------------   ----- 
End-of-path arrival time (ps)           17126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100  16251  17126  980417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 980419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17124
-------------------------------------   ----- 
End-of-path arrival time (ps)           17124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65  16249  17124  980419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 980419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17124
-------------------------------------   ----- 
End-of-path arrival time (ps)           17124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  16249  17124  980419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17113
-------------------------------------   ----- 
End-of-path arrival time (ps)           17113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95  16238  17113  980430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980433p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17110
-------------------------------------   ----- 
End-of-path arrival time (ps)           17110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  16235  17110  980433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 980474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17069
-------------------------------------   ----- 
End-of-path arrival time (ps)           17069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92  16194  17069  980474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 980474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17069
-------------------------------------   ----- 
End-of-path arrival time (ps)           17069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101  16194  17069  980474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 980474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17069
-------------------------------------   ----- 
End-of-path arrival time (ps)           17069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113  16194  17069  980474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17069
-------------------------------------   ----- 
End-of-path arrival time (ps)           17069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120  16194  17069  980474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 980489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17054
-------------------------------------   ----- 
End-of-path arrival time (ps)           17054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70  16179  17054  980489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 980489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17054
-------------------------------------   ----- 
End-of-path arrival time (ps)           17054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  16179  17054  980489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980489p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17054
-------------------------------------   ----- 
End-of-path arrival time (ps)           17054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118  16179  17054  980489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73  15699  16574  980969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 980969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117  15699  16574  980969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64  15249  16124  981419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 981419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68  15249  16124  981419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112  15249  16124  981419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 981430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16113
-------------------------------------   ----- 
End-of-path arrival time (ps)           16113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85  15238  16113  981430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 981430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16113
-------------------------------------   ----- 
End-of-path arrival time (ps)           16113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87  15238  16113  981430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15999
-------------------------------------   ----- 
End-of-path arrival time (ps)           15999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66  15124  15999  981544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 981544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15999
-------------------------------------   ----- 
End-of-path arrival time (ps)           15999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84  15124  15999  981544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 981544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15999
-------------------------------------   ----- 
End-of-path arrival time (ps)           15999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  15124  15999  981544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 981556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86  15112  15987  981556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 981556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  15112  15987  981556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 981575p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15968
-------------------------------------   ----- 
End-of-path arrival time (ps)           15968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83  15093  15968  981575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 981575p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15968
-------------------------------------   ----- 
End-of-path arrival time (ps)           15968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103  15093  15968  981575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15965
-------------------------------------   ----- 
End-of-path arrival time (ps)           15965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80  15090  15965  981578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15965
-------------------------------------   ----- 
End-of-path arrival time (ps)           15965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109  15090  15965  981578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 981581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15962
-------------------------------------   ----- 
End-of-path arrival time (ps)           15962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74  15087  15962  981581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 981581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15962
-------------------------------------   ----- 
End-of-path arrival time (ps)           15962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114  15087  15962  981581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 981805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15738
-------------------------------------   ----- 
End-of-path arrival time (ps)           15738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60  14863  15738  981805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15738
-------------------------------------   ----- 
End-of-path arrival time (ps)           15738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71  14863  15738  981805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 981805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15738
-------------------------------------   ----- 
End-of-path arrival time (ps)           15738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110  14863  15738  981805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 982066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15477
-------------------------------------   ----- 
End-of-path arrival time (ps)           15477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59  14602  15477  982066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15477
-------------------------------------   ----- 
End-of-path arrival time (ps)           15477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61  14602  15477  982066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15477
-------------------------------------   ----- 
End-of-path arrival time (ps)           15477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63  14602  15477  982066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15464
-------------------------------------   ----- 
End-of-path arrival time (ps)           15464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72  14589  15464  982079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 982079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15464
-------------------------------------   ----- 
End-of-path arrival time (ps)           15464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106  14589  15464  982079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100  14538  15413  982130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65  14535  15410  982133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 982133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  14535  15410  982133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 982142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15401
-------------------------------------   ----- 
End-of-path arrival time (ps)           15401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  14526  15401  982142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15041
-------------------------------------   ----- 
End-of-path arrival time (ps)           15041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  14166  15041  982502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 982523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122  14145  15020  982523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 982991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60  13677  14552  982991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 982991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71  13677  14552  982991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110  13677  14552  982991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 982996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14547
-------------------------------------   ----- 
End-of-path arrival time (ps)           14547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74  13672  14547  982996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14547
-------------------------------------   ----- 
End-of-path arrival time (ps)           14547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  13672  14547  982996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14515
-------------------------------------   ----- 
End-of-path arrival time (ps)           14515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95  13640  14515  983028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14493
-------------------------------------   ----- 
End-of-path arrival time (ps)           14493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67  13618  14493  983050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14493
-------------------------------------   ----- 
End-of-path arrival time (ps)           14493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  13618  14493  983050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14493
-------------------------------------   ----- 
End-of-path arrival time (ps)           14493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116  13618  14493  983050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 983420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14123
-------------------------------------   ----- 
End-of-path arrival time (ps)           14123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100  13248  14123  983420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 983421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14122
-------------------------------------   ----- 
End-of-path arrival time (ps)           14122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65  13247  14122  983421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14122
-------------------------------------   ----- 
End-of-path arrival time (ps)           14122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78  13247  14122  983421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  13230  14105  983438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101  13230  14105  983438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113  13230  14105  983438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 983438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14105
-------------------------------------   ----- 
End-of-path arrival time (ps)           14105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120  13230  14105  983438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70  13218  14093  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102  13218  14093  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118  13218  14093  983450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 983833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88  12835  13710  983833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 983833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115  12835  13710  983833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  12835  13710  983833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86  12491  13366  984177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984177p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  12491  13366  984177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984249p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69  12419  13294  984249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90  12282  13157  984386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 984386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13157
-------------------------------------   ----- 
End-of-path arrival time (ps)           13157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97  12282  13157  984386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 984469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83  12199  13074  984469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13074
-------------------------------------   ----- 
End-of-path arrival time (ps)           13074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103  12199  13074  984469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984543p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80  12125  13000  984543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984543p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109  12125  13000  984543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 984840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12703
-------------------------------------   ----- 
End-of-path arrival time (ps)           12703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  11828  12703  984840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12703
-------------------------------------   ----- 
End-of-path arrival time (ps)           12703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  11828  12703  984840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 984840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12703
-------------------------------------   ----- 
End-of-path arrival time (ps)           12703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108  11828  12703  984840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  11712  12587  984956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106  11712  12587  984956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12453
-------------------------------------   ----- 
End-of-path arrival time (ps)           12453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91  11578  12453  985090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12453
-------------------------------------   ----- 
End-of-path arrival time (ps)           12453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96  11578  12453  985090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12453
-------------------------------------   ----- 
End-of-path arrival time (ps)           12453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  11578  12453  985090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66  11537  12412  985131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84  11537  12412  985131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121  11537  12412  985131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985510p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82  11158  12033  985510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985510p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12033
-------------------------------------   ----- 
End-of-path arrival time (ps)           12033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89  11158  12033  985510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73  11030  11905  985638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117  11030  11905  985638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62  10743  11618  985925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59  10725  11600  985943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61  10725  11600  985943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63  10725  11600  985943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11587
-------------------------------------   ----- 
End-of-path arrival time (ps)           11587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  10712  11587  985956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11587
-------------------------------------   ----- 
End-of-path arrival time (ps)           11587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84  10712  11587  985956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11587
-------------------------------------   ----- 
End-of-path arrival time (ps)           11587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121  10712  11587  985956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985962p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86  10706  11581  985962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985962p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  10706  11581  985962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105  10576  11451  986092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  10558  11433  986110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101  10558  11433  986110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  10558  11433  986110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 986110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120  10558  11433  986110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64  10407  11282  986261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  10407  11282  986261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986261p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112  10407  11282  986261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77  10253  11128  986415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81  10253  11128  986415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107  10253  11128  986415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122  10253  11128  986415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67  10246  11121  986422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75  10246  11121  986422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11121
-------------------------------------   ----- 
End-of-path arrival time (ps)           11121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116  10246  11121  986422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85  10189  11064  986479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87  10189  11064  986479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64  10171  11046  986497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68  10171  11046  986497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112  10171  11046  986497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  986620  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/main_1      macrocell20    5026   5873  986620  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/q           macrocell20    2345   8218  986620  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/enable  count7cell     2321  10540  986620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111  10017  10892  986651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70  10002  10877  986666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  10002  10877  986666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118  10002  10877  986666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60   9935  10810  986733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71   9935  10810  986733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110   9935  10810  986733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111   9926  10801  986742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85   9838  10713  986830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10713
-------------------------------------   ----- 
End-of-path arrival time (ps)           10713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87   9838  10713  986830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   9817  10692  986851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114   9817  10692  986851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91   9615  10490  987053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96   9615  10490  987053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104   9615  10490  987053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73   9612  10487  987056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117   9612  10487  987056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105   9598  10473  987070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80   9544  10419  987124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10419
-------------------------------------   ----- 
End-of-path arrival time (ps)           10419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109   9544  10419  987124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62   9327  10202  987341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82   9309  10184  987359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89   9309  10184  987359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83   9254  10129  987414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10129
-------------------------------------   ----- 
End-of-path arrival time (ps)           10129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   9254  10129  987414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90   9188  10063  987480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10063
-------------------------------------   ----- 
End-of-path arrival time (ps)           10063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97   9188  10063  987480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88   9187  10062  987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115   9187  10062  987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119   9187  10062  987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76   9166  10041  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79   9166  10041  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10041
-------------------------------------   ----- 
End-of-path arrival time (ps)           10041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   9166  10041  987502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   9055   9930  987613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987613p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89   9055   9930  987613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59   9052   9927  987616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61   9052   9927  987616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63   9052   9927  987616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9774
-------------------------------------   ---- 
End-of-path arrival time (ps)           9774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72   8899   9774  987769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9774
-------------------------------------   ---- 
End-of-path arrival time (ps)           9774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106   8899   9774  987769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70   8796   9671  987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102   8796   9671  987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118   8796   9671  987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91   8726   9601  987942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96   8726   9601  987942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104   8726   9601  987942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73   8716   9591  987952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117   8716   9591  987952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83   8521   9396  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103   8521   9396  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   8520   9395  988148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71   8520   9395  988148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110   8520   9395  988148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74   8513   9388  988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114   8513   9388  988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 988230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72   8438   9313  988230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106   8438   9313  988230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9213
-------------------------------------   ---- 
End-of-path arrival time (ps)           9213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62   8338   9213  988330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80   8289   9164  988379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109   8289   9164  988379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9115
-------------------------------------   ---- 
End-of-path arrival time (ps)           9115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111   8240   9115  988428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105   8163   9038  988505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93   7992   8867  988676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94   7992   8867  988676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98   7992   8867  988676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80   7991   8866  988677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109   7991   8866  988677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111   7923   8798  988745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62   7888   8763  988780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82   7596   8471  989072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89   7596   8471  989072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59   7594   8469  989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61   7594   8469  989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63   7594   8469  989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   7534   8409  989134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 989141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91   7527   8402  989141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96   7527   8402  989141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104   7527   8402  989141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   7520   8395  989148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117   7520   8395  989148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59   7504   8379  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61   7504   8379  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63   7504   8379  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82   7502   8377  989166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89   7502   8377  989166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70   7371   8246  989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102   7371   8246  989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118   7371   8246  989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92   7352   8227  989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101   7352   8227  989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 989316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113   7352   8227  989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120   7352   8227  989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66   6968   7843  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84   6968   7843  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7843
-------------------------------------   ---- 
End-of-path arrival time (ps)           7843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121   6968   7843  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60   6489   7364  990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71   6489   7364  990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110   6489   7364  990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990354p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  986620  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/load  count7cell     5039   5886  990354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86   6294   7169  990374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99   6294   7169  990374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66   6281   7156  990387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84   6281   7156  990387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121   6281   7156  990387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 990414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  966579  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   5769   7129  990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95   6090   6965  990578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65   6085   6960  990583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 990583p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78   6085   6960  990583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82   5913   6788  990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89   5913   6788  990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91   5814   6689  990854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96   5814   6689  990854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104   5814   6689  990854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990868p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105   5800   6675  990868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  967219  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   5132   6492  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           6429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69   5554   6429  991114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74   5532   6407  991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991136p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114   5532   6407  991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83   5479   6354  991189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 991189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103   5479   6354  991189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62   5338   6213  991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 991374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86   5294   6169  991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 991374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99   5294   6169  991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60   5292   6167  991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71   5292   6167  991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110   5292   6167  991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73   5292   6167  991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117   5292   6167  991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111   5257   6132  991411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   5254   6129  991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61   5254   6129  991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63   5254   6129  991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991434p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95   5234   6109  991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69   5233   6108  991435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83   5023   5898  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 991645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103   5023   5898  991645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72   4933   5808  991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991735p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962925  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106   4933   5808  991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991766p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  967221  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   4417   5777  991766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   4806   5681  991862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91   4748   5623  991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96   4748   5623  991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104   4748   5623  991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111   4711   5586  991957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 992313p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105   4355   5230  992313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/tc
Path End       : \ADC_UI:soc_out\/main_5
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 992421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/tc  count7cell     1440   1440  992421  RISE       1
\ADC_UI:soc_out\/main_5              macrocell126   3682   5122  992421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q                macrocell126    875    875  992459  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_0  macrocell127   4209   5084  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 992483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74   4185   5060  992483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 992483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  966425  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114   4185   5060  992483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:soc_out\/main_0
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 992595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q       macrocell126    875    875  992459  RISE       1
\ADC_UI:soc_out\/main_0  macrocell126   4073   4948  992595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 992666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65   4002   4877  992666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78   4002   4877  992666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 992666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  956223  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100   4002   4877  992666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 992696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_1072/q                         macrocell123    875    875  992696  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/status_0  statuscell1    6079   6954  992696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  992781  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4902   5749  992781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 992889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72   3779   4654  992889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 992889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106   3779   4654  992889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  964675  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62   3774   4649  992894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  966881  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   3242   4602  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:soc_out\/main_4
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993280p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q  macrocell127    875    875  993280  RISE       1
\ADC_UI:soc_out\/main_4      macrocell126   3388   4263  993280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 993370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69   3298   4173  993370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 993371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95   3297   4172  993371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 993375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65   3293   4168  993375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 993375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78   3293   4168  993375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:soc_out\/main_2
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  986620  RISE       1
\ADC_UI:soc_out\/main_2              macrocell126   3193   4040  993503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 993518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  966738  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   2665   4025  993518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 993658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  957505  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100   3010   3885  993658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_2
Path End       : \ADC_UI:soc_out\/main_3
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_2  controlcell2    847    847  993782  RISE       1
\ADC_UI:soc_out\/main_3              macrocell126   2914   3761  993782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 993852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3691
-------------------------------------   ---- 
End-of-path arrival time (ps)           3691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  966750  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   2331   3691  993852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 993880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66   2788   3663  993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 993880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84   2788   3663  993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 993880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121   2788   3663  993880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 993887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86   2781   3656  993887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 993887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3656
-------------------------------------   ---- 
End-of-path arrival time (ps)           3656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  961294  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99   2781   3656  993887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_3
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q       macrocell127    875    875  993280  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_3  macrocell127   2627   3502  994041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1072/main_1
Capture Clock  : Net_1072/clock_0
Path slack     : 994368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:nrq_reg\/q  macrocell125    875    875  994368  RISE       1
Net_1072/main_1              macrocell123   2300   3175  994368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 994382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  986620  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_2     macrocell127   2314   3161  994382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:soc_out\/clk_en
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992781  RISE       1
\ADC_UI:soc_out\/clk_en              macrocell126   3229   4076  994454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 994514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992781  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3169   4016  994514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1072/clk_en
Capture Clock  : Net_1072/clock_0
Path slack     : 995381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3149
-------------------------------------   ---- 
End-of-path arrival time (ps)           3149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992781  RISE       1
Net_1072/clk_en                      macrocell123   2302   3149  995381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 995381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3149
-------------------------------------   ---- 
End-of-path arrival time (ps)           3149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992781  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   2302   3149  995381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 995381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3149
-------------------------------------   ---- 
End-of-path arrival time (ps)           3149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992781  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clk_en     macrocell127   2302   3149  995381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3978325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17345
-------------------------------------   ----- 
End-of-path arrival time (ps)           17345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q                      macrocell131      875    875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_3           macrocell23      8000   8875  3978325  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345  11220  3978325  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6125  17345  3978325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxSts\/clock
Path slack     : 3982378p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17272
-------------------------------------   ----- 
End-of-path arrival time (ps)           17272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q        macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:tx_status_0\/main_4  macrocell24   10381  11256  3982378  RISE       1
\UART_MIDITX:BUART:tx_status_0\/q       macrocell24    2345  13601  3982378  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/status_0  statusicell7   3672  17272  3982378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3982635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14935
-------------------------------------   ----- 
End-of-path arrival time (ps)           14935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3982635  RISE       1
Net_86/main_0                                 macrocell2      5491   6366  3982635  RISE       1
Net_86/q                                      macrocell2      2345   8711  3982635  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6224  14935  3982635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3983020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12650
-------------------------------------   ----- 
End-of-path arrival time (ps)           12650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q                       macrocell44      875    875  3983020  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_3           macrocell11     5063   5938  3983020  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell11     2345   8283  3983020  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4368  12650  3983020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3983497p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12293
-------------------------------------   ----- 
End-of-path arrival time (ps)           12293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3983497  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     4513   6273  3983497  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell12     2345   8618  3983497  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   3675  12293  3983497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3983994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell7    6153   7028  3983994  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell7    2345   9373  3983994  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2873  12246  3983994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3984470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                macrocell130      875    875  3978873  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13  10445  11320  3984470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3984763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11027
-------------------------------------   ----- 
End-of-path arrival time (ps)           11027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3984763  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      4614   6374  3984763  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345   8719  3984763  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2309  11027  3984763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985223p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3979147  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13  10437  10567  3985223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                macrocell129      875    875  3978496  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   9494  10369  3985421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3985684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q                      macrocell29      875    875  3985684  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_2           macrocell3      3093   3968  3985684  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345   6313  3985684  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3673   9986  3985684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3986408p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell15   4297   5172  3986408  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   2345   7517  3986408  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315   9832  3986408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3986503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11040
-------------------------------------   ----- 
End-of-path arrival time (ps)           11040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3986395  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_3                  macrocell130     8530  11040  3986503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MIDITX:BUART:txn\/main_3
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3987654p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3987654  RISE       1
\UART_MIDITX:BUART:txn\/main_3                macrocell128     6829   9889  3987654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3987712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11938
-------------------------------------   ----- 
End-of-path arrival time (ps)           11938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3987712  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell16     2911   5421  3987712  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell16     2345   7766  3987712  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4172  11938  3987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3987724p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987724  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell13     4140   6650  3987724  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell13     2345   8995  3987724  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2931  11926  3987724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3988046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9497
-------------------------------------   ---- 
End-of-path arrival time (ps)           9497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3982635  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell32   8622   9497  3988046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9497
-------------------------------------   ---- 
End-of-path arrival time (ps)           9497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3982635  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell35   8622   9497  3988046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 3988046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9497
-------------------------------------   ---- 
End-of-path arrival time (ps)           9497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q           macrocell26    875    875  3982635  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell39   8622   9497  3988046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3988057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q               macrocell26    875    875  3982635  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell38   8611   9486  3988057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3988200  RISE       1
Net_693/main_0                                macrocell10     3838   4713  3988200  RISE       1
Net_693/q                                     macrocell10     2345   7058  3988200  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2312   9370  3988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3988648p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11002
-------------------------------------   ----- 
End-of-path arrival time (ps)           11002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3988648  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_2                 macrocell5      3824   6334  3988648  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell5      2345   8679  3988648  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2323  11002  3988648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989212p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell41      875    875  3983875  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5703   6578  3989212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3989610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  3989610  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell8      2312   4822  3989610  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell8      2345   7167  3989610  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2873  10040  3989610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell42      875    875  3984690  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5252   6127  3989663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3989826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3983994  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5089   5964  3989826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989967p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987724  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell42     5066   7576  3989967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3983994  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4867   5742  3990048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:txn\/main_5
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3990157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell44    875    875  3983020  RISE       1
\MIDI2_UART:BUART:txn\/main_5   macrocell40   6511   7386  3990157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3983020  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell43   6511   7386  3990157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell32   6163   7038  3990505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell35   6163   7038  3990505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell33   6153   7028  3990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7028
-------------------------------------   ---- 
End-of-path arrival time (ps)           7028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell38   6153   7028  3990515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3983497  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell44     5070   6830  3990713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3983875  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell41   5847   6722  3990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3983875  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell42   5847   6722  3990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:txn\/main_2
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3990858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell42    875    875  3984690  RISE       1
\MIDI2_UART:BUART:txn\/main_2    macrocell40   5810   6685  3990858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984690  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell43   5810   6685  3990858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell27      875    875  3985854  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3977   4852  3990938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell36    875    875  3990947  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell33   5721   6596  3990947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3990947  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell38   5721   6596  3990947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell32   5696   6571  3990972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell35   5696   6571  3990972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:txn\/main_1
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3990991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell41    875    875  3983875  RISE       1
\MIDI2_UART:BUART:txn\/main_1    macrocell40   5677   6552  3990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3983875  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell43   5677   6552  3990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell28      875    875  3985873  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3809   4684  3991106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991129p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell32      875    875  3987453  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3786   4661  3991129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991209p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3988648  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell28     3824   6334  3991209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991480p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3990947  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell32   5188   6063  3991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991480p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3990947  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell35   5188   6063  3991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell33   5155   6030  3991513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell38   5155   6030  3991513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell33   4666   6026  3991517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991517p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell33   4666   6026  3991517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell36      875    875  3990947  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3395   4270  3991520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell37   5094   5969  3991574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI1_UART:BUART:txn\/main_3
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3991592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3991592  RISE       1
\MIDI1_UART:BUART:txn\/main_3                macrocell26     2891   5951  3991592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell45      875    875  3987640  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3070   3945  3991845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991879  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell32   4304   5664  3991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991879  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9         macrocell35   4304   5664  3991879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:txn\/main_1
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q  macrocell129    875    875  3978496  RISE       1
\UART_MIDITX:BUART:txn\/main_1    macrocell128   4786   5661  3991882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell49      875    875  3991935  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2980   3855  3991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell34   4694   5569  3991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell32   4134   5494  3992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell35   4134   5494  3992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell32   4134   5494  3992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell35   4134   5494  3992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992099p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3984763  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell30     3684   5444  3992099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell34   4550   5425  3992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI2_UART:BUART:txn\/main_3
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3992177  RISE       1
\MIDI2_UART:BUART:txn\/main_3                macrocell40     2306   5366  3992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell45   4469   5344  3992199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell46   4469   5344  3992199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell47   4469   5344  3992199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell48   4469   5344  3992199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3978873  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_1  macrocell131   4403   5278  3992265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3992265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q      macrocell130    875    875  3978873  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_1  macrocell132   4403   5278  3992265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3978873  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_1  macrocell129   4402   5277  3992266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3978873  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_1  macrocell130   4402   5277  3992266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:txn\/main_2
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992278p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q  macrocell130    875    875  3978873  RISE       1
\UART_MIDITX:BUART:txn\/main_2    macrocell128   4390   5265  3992278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_3  macrocell129   4368   5243  3992300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_4  macrocell130   4368   5243  3992300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_3  macrocell131   4366   5241  3992302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3992302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q      macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_3  macrocell132   4366   5241  3992302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:txn\/main_4
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q  macrocell131    875    875  3978325  RISE       1
\UART_MIDITX:BUART:txn\/main_4    macrocell128   4356   5231  3992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992333p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3984685  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell41   4335   5210  3992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992333p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3984685  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell42   4335   5210  3992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   4297   5172  3992371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell51   4297   5172  3992371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991879  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell33   3780   5140  3992403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3983020  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell41   4208   5083  3992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3983020  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell42   4208   5083  3992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3978496  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_0  macrocell131   4111   4986  3992557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3992557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q      macrocell129    875    875  3978496  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_0  macrocell132   4111   4986  3992557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992595p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3978496  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_0  macrocell129   4073   4948  3992595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3992595p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3978496  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_0  macrocell130   4073   4948  3992595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell33      875    875  3989792  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4330   5205  3992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell34   4004   4879  3992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3992700p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3992700  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_4               macrocell131     4713   4843  3992700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell45   3907   4782  3992761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell46   3907   4782  3992761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell47   3907   4782  3992761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3983994  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell48   3907   4782  3992761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992829p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3988200  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell45   3839   4714  3992829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992829p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3988200  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell48   3839   4714  3992829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q               macrocell40    875    875  3988200  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell51   3815   4690  3992853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:txn\/q
Path End       : \UART_MIDITX:BUART:txn\/main_0
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:txn\/q       macrocell128    875    875  3992878  RISE       1
\UART_MIDITX:BUART:txn\/main_0  macrocell128   3790   4665  3992878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992893p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   3775   4650  3992893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell34   3242   4602  3992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992955p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991517  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell34   3228   4588  3992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   3634   4509  3993034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   3508   4383  3993160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell47    875    875  3987197  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell51   3508   4383  3993160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4285
-------------------------------------   ---- 
End-of-path arrival time (ps)           4285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3992700  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_4               macrocell129     4155   4285  3993258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   3403   4278  3993265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993272p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991879  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell34   2911   4271  3993272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993278p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993278  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2905   4265  3993278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993290  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2893   4253  3993290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993308  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2875   4235  3993308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3993412  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_5  macrocell129   3256   4131  3993412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993412p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3993412  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_5  macrocell130   3256   4131  3993412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:txn\/main_6
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993417p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q  macrocell132    875    875  3993412  RISE       1
\UART_MIDITX:BUART:txn\/main_6   macrocell128   3251   4126  3993417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993425p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3993412  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_5  macrocell131   3243   4118  3993425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3979147  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_2               macrocell131     3968   4098  3993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3979147  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_2                macrocell132     3968   4098  3993445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3991935  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3   macrocell45   3115   3990  3993553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell49    875    875  3991935  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell46   3115   3990  3993553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3991935  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell47   3115   3990  3993553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3991935  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3   macrocell48   3115   3990  3993553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3991935  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell51   3107   3982  3993561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3985684  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell27   3093   3968  3993575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:txn\/main_4
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993577p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell29    875    875  3985684  RISE       1
\MIDI1_UART:BUART:txn\/main_4    macrocell26   3091   3966  3993577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:txn\/main_1
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993602p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell27    875    875  3985854  RISE       1
\MIDI1_UART:BUART:txn\/main_1    macrocell26   3066   3941  3993602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   3065   3940  3993603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell51   3065   3940  3993603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985854  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell28   3063   3938  3993605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985854  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell29   3063   3938  3993605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3985684  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell28   2973   3848  3993695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3985684  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell29   2973   3848  3993695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2  macrocell45   2948   3823  3993720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell46   2948   3823  3993720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell47   2948   3823  3993720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3987640  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2  macrocell48   2948   3823  3993720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985854  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell27   2923   3798  3993745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985873  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell28   2905   3780  3993763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985873  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell29   2905   3780  3993763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3985873  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell27   2904   3779  3993764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_10
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q           macrocell52    875    875  3993764  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_10  macrocell48   2904   3779  3993764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:txn\/main_2
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell28    875    875  3985873  RISE       1
\MIDI1_UART:BUART:txn\/main_2    macrocell26   2900   3775  3993768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985892  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell28   2887   3762  3993781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985892  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell29   2887   3762  3993781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:txn\/main_5
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell30    875    875  3985892  RISE       1
\MIDI1_UART:BUART:txn\/main_5   macrocell26   2887   3762  3993781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985892  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell27   2886   3761  3993782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993857  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2326   3686  3993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993857  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell45   2326   3686  3993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993857  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell46   2326   3686  3993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993857  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell47   2326   3686  3993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993857  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell48   2326   3686  3993857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_9         macrocell45   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_8       macrocell46   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_8         macrocell47   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9         macrocell48   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8         macrocell45   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell46   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell47   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8         macrocell48   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3674
-------------------------------------   ---- 
End-of-path arrival time (ps)           3674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993869  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell49   2314   3674  3993869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993871  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell49   2312   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993877  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell45   2306   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993877  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell46   2306   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993877  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell47   2306   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993877  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell48   2306   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5  macrocell45   2777   3652  3993891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell46   2777   3652  3993891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell47   2777   3652  3993891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5  macrocell48   2777   3652  3993891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3640
-------------------------------------   ---- 
End-of-path arrival time (ps)           3640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell48    875    875  3987940  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell51   2765   3640  3993903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3591
-------------------------------------   ---- 
End-of-path arrival time (ps)           3591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell33   2716   3591  3993952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3591
-------------------------------------   ---- 
End-of-path arrival time (ps)           3591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell38   2716   3591  3993952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell32   2710   3585  3993958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3987431  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell35   2710   3585  3993958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3979147  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_2               macrocell129     3442   3572  3993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3979147  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_2               macrocell130     3442   3572  3993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell32   2697   3572  3993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell35   2697   3572  3993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell33   2694   3569  3993974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993974p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell32    875    875  3987453  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell38   2694   3569  3993974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3984992  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell34   2639   3514  3994029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3990947  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell34   2618   3493  3994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:txn\/main_0
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3994057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q       macrocell26    875    875  3982635  RISE       1
\MIDI1_UART:BUART:txn\/main_0  macrocell26   2611   3486  3994057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 3994070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q           macrocell40    875    875  3988200  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell52   2598   3473  3994070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:txn\/main_0
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3994076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q       macrocell40    875    875  3988200  RISE       1
\MIDI2_UART:BUART:txn\/main_0  macrocell40   2592   3467  3994076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:txn\/main_5
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3994134p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3992700  RISE       1
\UART_MIDITX:BUART:txn\/main_5                      macrocell128     3279   3409  3994134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3994284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell46      875    875  3988864  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2651   3526  3994284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994347p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984690  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell41   2321   3196  3994347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994347p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984690  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell42   2321   3196  3994347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:txn\/main_4
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3994360p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell43    875    875  3984685  RISE       1
\MIDI2_UART:BUART:txn\/main_4    macrocell40   2308   3183  3994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994360p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3984685  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell43   2308   3183  3994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3134
-------------------------------------   ---- 
End-of-path arrival time (ps)           3134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell39    875    875  3994409  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6  macrocell35   2259   3134  3994409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995875p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell51     875    875  3995875  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2900   3775  3995875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3996519p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3131
-------------------------------------   ---- 
End-of-path arrival time (ps)           3131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell38     875    875  3996519  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   2256   3131  3996519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

