# 5-Stage-Pipelined-CPU
CPU programmed in Verilog, designed to run MIPS assembly instructions
