// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/19/2020 17:13:31"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TP2_E5 (
	Lo_Hi_Reg,
	Clock,
	Hold,
	Instruction,
	K_Reg,
	A_Addr_Reg,
	ALU_SH_Reg,
	B_Reg,
	C_Reg,
	Mem_Reg,
	Type_Reg);
output 	Lo_Hi_Reg;
input 	Clock;
input 	Hold;
input 	[13:0] Instruction;
output 	K_Reg;
output 	[9:0] A_Addr_Reg;
output 	[5:0] ALU_SH_Reg;
output 	[5:0] B_Reg;
output 	[5:0] C_Reg;
output 	[1:0] Mem_Reg;
output 	[6:0] Type_Reg;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Hold~input_o ;
wire \Lo_Hi_Reg~output_o ;
wire \K_Reg~output_o ;
wire \A_Addr_Reg[9]~output_o ;
wire \A_Addr_Reg[8]~output_o ;
wire \A_Addr_Reg[7]~output_o ;
wire \A_Addr_Reg[6]~output_o ;
wire \A_Addr_Reg[5]~output_o ;
wire \A_Addr_Reg[4]~output_o ;
wire \A_Addr_Reg[3]~output_o ;
wire \A_Addr_Reg[2]~output_o ;
wire \A_Addr_Reg[1]~output_o ;
wire \A_Addr_Reg[0]~output_o ;
wire \ALU_SH_Reg[5]~output_o ;
wire \ALU_SH_Reg[4]~output_o ;
wire \ALU_SH_Reg[3]~output_o ;
wire \ALU_SH_Reg[2]~output_o ;
wire \ALU_SH_Reg[1]~output_o ;
wire \ALU_SH_Reg[0]~output_o ;
wire \B_Reg[5]~output_o ;
wire \B_Reg[4]~output_o ;
wire \B_Reg[3]~output_o ;
wire \B_Reg[2]~output_o ;
wire \B_Reg[1]~output_o ;
wire \B_Reg[0]~output_o ;
wire \C_Reg[5]~output_o ;
wire \C_Reg[4]~output_o ;
wire \C_Reg[3]~output_o ;
wire \C_Reg[2]~output_o ;
wire \C_Reg[1]~output_o ;
wire \C_Reg[0]~output_o ;
wire \Mem_Reg[1]~output_o ;
wire \Mem_Reg[0]~output_o ;
wire \Type_Reg[6]~output_o ;
wire \Type_Reg[5]~output_o ;
wire \Type_Reg[4]~output_o ;
wire \Type_Reg[3]~output_o ;
wire \Type_Reg[2]~output_o ;
wire \Type_Reg[1]~output_o ;
wire \Type_Reg[0]~output_o ;
wire \Instruction[13]~input_o ;
wire \Clock~input_o ;
wire \Instruction[7]~input_o ;
wire \Instruction[8]~input_o ;
wire \Instruction[9]~input_o ;
wire \Instruction[10]~input_o ;
wire \Instruction[11]~input_o ;
wire \Instruction[12]~input_o ;
wire \Instruction[6]~input_o ;
wire \Instruction[5]~input_o ;
wire \Instruction[4]~input_o ;
wire \Instruction[3]~input_o ;
wire \Instruction[2]~input_o ;
wire \Instruction[1]~input_o ;
wire \Instruction[0]~input_o ;
wire \inst|inst5|$00000|auto_generated|result_node[5]~0_combout ;
wire \inst|inst2~0_combout ;
wire \inst|inst5|$00000|auto_generated|result_node[4]~1_combout ;
wire \inst|inst5|$00000|auto_generated|result_node[3]~2_combout ;
wire \inst|inst5|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst|inst5|$00000|auto_generated|result_node[1]~4_combout ;
wire \inst|inst5|$00000|auto_generated|result_node[0]~5_combout ;
wire [27:0] \inst|inst|altsyncram_component|auto_generated|q_a ;

wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;

assign \inst|inst|altsyncram_component|auto_generated|q_a [21] = \inst|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [27] = \inst|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [26] = \inst|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [25] = \inst|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [24] = \inst|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [23] = \inst|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [22] = \inst|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [18] = \inst|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [17] = \inst|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [16] = \inst|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [15] = \inst|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [14] = \inst|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [13] = \inst|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [5] = \inst|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [4] = \inst|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [3] = \inst|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [2] = \inst|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [1] = \inst|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [0] = \inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [20] = \inst|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [19] = \inst|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [12] = \inst|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [11] = \inst|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [10] = \inst|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [9] = \inst|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [8] = \inst|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [7] = \inst|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|inst|altsyncram_component|auto_generated|q_a [6] = \inst|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

cycloneive_io_obuf \Lo_Hi_Reg~output (
	.i(\Instruction[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Lo_Hi_Reg~output_o ),
	.obar());
// synopsys translate_off
defparam \Lo_Hi_Reg~output .bus_hold = "false";
defparam \Lo_Hi_Reg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \K_Reg~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\K_Reg~output_o ),
	.obar());
// synopsys translate_off
defparam \K_Reg~output .bus_hold = "false";
defparam \K_Reg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[9]~output (
	.i(\Instruction[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[9]~output .bus_hold = "false";
defparam \A_Addr_Reg[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[8]~output (
	.i(\Instruction[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[8]~output .bus_hold = "false";
defparam \A_Addr_Reg[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[7]~output (
	.i(\Instruction[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[7]~output .bus_hold = "false";
defparam \A_Addr_Reg[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[6]~output (
	.i(\Instruction[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[6]~output .bus_hold = "false";
defparam \A_Addr_Reg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[5]~output (
	.i(\Instruction[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[5]~output .bus_hold = "false";
defparam \A_Addr_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[4]~output (
	.i(\Instruction[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[4]~output .bus_hold = "false";
defparam \A_Addr_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[3]~output (
	.i(\Instruction[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[3]~output .bus_hold = "false";
defparam \A_Addr_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[2]~output (
	.i(\Instruction[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[2]~output .bus_hold = "false";
defparam \A_Addr_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[1]~output (
	.i(\Instruction[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[1]~output .bus_hold = "false";
defparam \A_Addr_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \A_Addr_Reg[0]~output (
	.i(\Instruction[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_Addr_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A_Addr_Reg[0]~output .bus_hold = "false";
defparam \A_Addr_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[5]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[5]~output .bus_hold = "false";
defparam \ALU_SH_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[4]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[4]~output .bus_hold = "false";
defparam \ALU_SH_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[3]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[3]~output .bus_hold = "false";
defparam \ALU_SH_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[2]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[2]~output .bus_hold = "false";
defparam \ALU_SH_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[1]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[1]~output .bus_hold = "false";
defparam \ALU_SH_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ALU_SH_Reg[0]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_SH_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_SH_Reg[0]~output .bus_hold = "false";
defparam \ALU_SH_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[5]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[5]~output .bus_hold = "false";
defparam \B_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[4]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[4]~output .bus_hold = "false";
defparam \B_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[3]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[3]~output .bus_hold = "false";
defparam \B_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[2]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[2]~output .bus_hold = "false";
defparam \B_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[1]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[1]~output .bus_hold = "false";
defparam \B_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \B_Reg[0]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B_Reg[0]~output .bus_hold = "false";
defparam \B_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[5]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[5]~output .bus_hold = "false";
defparam \C_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[4]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[4]~output .bus_hold = "false";
defparam \C_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[3]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[3]~output .bus_hold = "false";
defparam \C_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[2]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[2]~output .bus_hold = "false";
defparam \C_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[1]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[1]~output .bus_hold = "false";
defparam \C_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \C_Reg[0]~output (
	.i(\inst|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \C_Reg[0]~output .bus_hold = "false";
defparam \C_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Reg[1]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Reg[1]~output .bus_hold = "false";
defparam \Mem_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Reg[0]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Reg[0]~output .bus_hold = "false";
defparam \Mem_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[6]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[6]~output .bus_hold = "false";
defparam \Type_Reg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[5]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[5]~output .bus_hold = "false";
defparam \Type_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[4]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[4]~output .bus_hold = "false";
defparam \Type_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[3]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[3]~output .bus_hold = "false";
defparam \Type_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[2]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[2]~output .bus_hold = "false";
defparam \Type_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[1]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[1]~output .bus_hold = "false";
defparam \Type_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Type_Reg[0]~output (
	.i(\inst|inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Type_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Type_Reg[0]~output .bus_hold = "false";
defparam \Type_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[13]~input (
	.i(Instruction[13]),
	.ibar(gnd),
	.o(\Instruction[13]~input_o ));
// synopsys translate_off
defparam \Instruction[13]~input .bus_hold = "false";
defparam \Instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[7]~input (
	.i(Instruction[7]),
	.ibar(gnd),
	.o(\Instruction[7]~input_o ));
// synopsys translate_off
defparam \Instruction[7]~input .bus_hold = "false";
defparam \Instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[8]~input (
	.i(Instruction[8]),
	.ibar(gnd),
	.o(\Instruction[8]~input_o ));
// synopsys translate_off
defparam \Instruction[8]~input .bus_hold = "false";
defparam \Instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[9]~input (
	.i(Instruction[9]),
	.ibar(gnd),
	.o(\Instruction[9]~input_o ));
// synopsys translate_off
defparam \Instruction[9]~input .bus_hold = "false";
defparam \Instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[10]~input (
	.i(Instruction[10]),
	.ibar(gnd),
	.o(\Instruction[10]~input_o ));
// synopsys translate_off
defparam \Instruction[10]~input .bus_hold = "false";
defparam \Instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[11]~input (
	.i(Instruction[11]),
	.ibar(gnd),
	.o(\Instruction[11]~input_o ));
// synopsys translate_off
defparam \Instruction[11]~input .bus_hold = "false";
defparam \Instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[12]~input (
	.i(Instruction[12]),
	.ibar(gnd),
	.o(\Instruction[12]~input_o ));
// synopsys translate_off
defparam \Instruction[12]~input .bus_hold = "false";
defparam \Instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 128'h000000000000FF00000000000000FF00;
// synopsys translate_on

cycloneive_io_ibuf \Instruction[6]~input (
	.i(Instruction[6]),
	.ibar(gnd),
	.o(\Instruction[6]~input_o ));
// synopsys translate_off
defparam \Instruction[6]~input .bus_hold = "false";
defparam \Instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[5]~input (
	.i(Instruction[5]),
	.ibar(gnd),
	.o(\Instruction[5]~input_o ));
// synopsys translate_off
defparam \Instruction[5]~input .bus_hold = "false";
defparam \Instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[4]~input (
	.i(Instruction[4]),
	.ibar(gnd),
	.o(\Instruction[4]~input_o ));
// synopsys translate_off
defparam \Instruction[4]~input .bus_hold = "false";
defparam \Instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[3]~input (
	.i(Instruction[3]),
	.ibar(gnd),
	.o(\Instruction[3]~input_o ));
// synopsys translate_off
defparam \Instruction[3]~input .bus_hold = "false";
defparam \Instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[2]~input (
	.i(Instruction[2]),
	.ibar(gnd),
	.o(\Instruction[2]~input_o ));
// synopsys translate_off
defparam \Instruction[2]~input .bus_hold = "false";
defparam \Instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[1]~input (
	.i(Instruction[1]),
	.ibar(gnd),
	.o(\Instruction[1]~input_o ));
// synopsys translate_off
defparam \Instruction[1]~input .bus_hold = "false";
defparam \Instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Instruction[0]~input (
	.i(Instruction[0]),
	.ibar(gnd),
	.o(\Instruction[0]~input_o ));
// synopsys translate_off
defparam \Instruction[0]~input .bus_hold = "false";
defparam \Instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 128'h00000000000000000000000000000006;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 128'h000000000000FC00007F00000000FCE4;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 128'h0000000000003C000000000000003C63;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 128'h000000000000CC00007F0000FF00CCA3;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 128'h000000000000FC00007F0000FF00FCE1;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 128'h000000000000FC00007F0000FF00FCE1;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 128'h000100010001FF01FF00FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[5]~0 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[5]~0_combout  = (\inst|inst|altsyncram_component|auto_generated|q_a [5] & ((\Instruction[13]~input_o ) # ((\Instruction[12]~input_o ) # (!\Instruction[11]~input_o ))))

	.dataa(\inst|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Instruction[13]~input_o ),
	.datac(\Instruction[12]~input_o ),
	.datad(\Instruction[11]~input_o ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[5]~0 .lut_mask = 16'hA8AA;
defparam \inst|inst5|$00000|auto_generated|result_node[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2~0 (
// Equation(s):
// \inst|inst2~0_combout  = (\Instruction[11]~input_o  & (!\Instruction[13]~input_o  & !\Instruction[12]~input_o ))

	.dataa(\Instruction[11]~input_o ),
	.datab(gnd),
	.datac(\Instruction[13]~input_o ),
	.datad(\Instruction[12]~input_o ),
	.cin(gnd),
	.combout(\inst|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2~0 .lut_mask = 16'h000A;
defparam \inst|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[4]~1 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[4]~1_combout  = (\inst|inst2~0_combout  & (\Instruction[9]~input_o )) # (!\inst|inst2~0_combout  & ((\inst|inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\Instruction[9]~input_o ),
	.datab(\inst|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[4]~1 .lut_mask = 16'hAACC;
defparam \inst|inst5|$00000|auto_generated|result_node[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[3]~2_combout  = (\inst|inst2~0_combout  & (\Instruction[8]~input_o )) # (!\inst|inst2~0_combout  & ((\inst|inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\Instruction[8]~input_o ),
	.datab(\inst|inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[3]~2 .lut_mask = 16'hAACC;
defparam \inst|inst5|$00000|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[2]~3_combout  = (\inst|inst2~0_combout  & (\Instruction[7]~input_o )) # (!\inst|inst2~0_combout  & ((\inst|inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\Instruction[7]~input_o ),
	.datab(\inst|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'hAACC;
defparam \inst|inst5|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 128'h000100010001FF01FF00FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[1]~4 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[1]~4_combout  = (\inst|inst2~0_combout  & (\Instruction[6]~input_o )) # (!\inst|inst2~0_combout  & ((\inst|inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\Instruction[6]~input_o ),
	.datab(\inst|inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[1]~4 .lut_mask = 16'hAACC;
defparam \inst|inst5|$00000|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'h0001000100010001FF00FFFF0000000E;
// synopsys translate_on

cycloneive_lcell_comb \inst|inst5|$00000|auto_generated|result_node[0]~5 (
// Equation(s):
// \inst|inst5|$00000|auto_generated|result_node[0]~5_combout  = (\inst|inst2~0_combout  & (\Instruction[5]~input_o )) # (!\inst|inst2~0_combout  & ((\inst|inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\Instruction[5]~input_o ),
	.datab(\inst|inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|$00000|auto_generated|result_node[0]~5 .lut_mask = 16'hAACC;
defparam \inst|inst5|$00000|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 128'h00000000000000000000FF0000000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 128'h0000000000000000000000FF00000000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 128'h0001000100010001FF00000000000008;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 128'h000000000000C000007F00000000C086;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 128'h000100000000C000007F00000000C080;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 128'h0000000000000000007F0000FFFF0000;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 128'h0000000000000000007F000000FF00F0;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 128'h000000000000FF000000FF000000FFF1;
// synopsys translate_on

cycloneive_ram_block \inst|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Instruction[13]~input_o ,\Instruction[12]~input_o ,\Instruction[11]~input_o ,\Instruction[10]~input_o ,\Instruction[9]~input_o ,\Instruction[8]~input_o ,\Instruction[7]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MIR.mif";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Decode_Unit:inst|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ALTSYNCRAM";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 127;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 28;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 128'h000000010001FC00007F00FFFF00FCE1;
// synopsys translate_on

cycloneive_io_ibuf \Hold~input (
	.i(Hold),
	.ibar(gnd),
	.o(\Hold~input_o ));
// synopsys translate_off
defparam \Hold~input .bus_hold = "false";
defparam \Hold~input .simulate_z_as = "z";
// synopsys translate_on

assign Lo_Hi_Reg = \Lo_Hi_Reg~output_o ;

assign K_Reg = \K_Reg~output_o ;

assign A_Addr_Reg[9] = \A_Addr_Reg[9]~output_o ;

assign A_Addr_Reg[8] = \A_Addr_Reg[8]~output_o ;

assign A_Addr_Reg[7] = \A_Addr_Reg[7]~output_o ;

assign A_Addr_Reg[6] = \A_Addr_Reg[6]~output_o ;

assign A_Addr_Reg[5] = \A_Addr_Reg[5]~output_o ;

assign A_Addr_Reg[4] = \A_Addr_Reg[4]~output_o ;

assign A_Addr_Reg[3] = \A_Addr_Reg[3]~output_o ;

assign A_Addr_Reg[2] = \A_Addr_Reg[2]~output_o ;

assign A_Addr_Reg[1] = \A_Addr_Reg[1]~output_o ;

assign A_Addr_Reg[0] = \A_Addr_Reg[0]~output_o ;

assign ALU_SH_Reg[5] = \ALU_SH_Reg[5]~output_o ;

assign ALU_SH_Reg[4] = \ALU_SH_Reg[4]~output_o ;

assign ALU_SH_Reg[3] = \ALU_SH_Reg[3]~output_o ;

assign ALU_SH_Reg[2] = \ALU_SH_Reg[2]~output_o ;

assign ALU_SH_Reg[1] = \ALU_SH_Reg[1]~output_o ;

assign ALU_SH_Reg[0] = \ALU_SH_Reg[0]~output_o ;

assign B_Reg[5] = \B_Reg[5]~output_o ;

assign B_Reg[4] = \B_Reg[4]~output_o ;

assign B_Reg[3] = \B_Reg[3]~output_o ;

assign B_Reg[2] = \B_Reg[2]~output_o ;

assign B_Reg[1] = \B_Reg[1]~output_o ;

assign B_Reg[0] = \B_Reg[0]~output_o ;

assign C_Reg[5] = \C_Reg[5]~output_o ;

assign C_Reg[4] = \C_Reg[4]~output_o ;

assign C_Reg[3] = \C_Reg[3]~output_o ;

assign C_Reg[2] = \C_Reg[2]~output_o ;

assign C_Reg[1] = \C_Reg[1]~output_o ;

assign C_Reg[0] = \C_Reg[0]~output_o ;

assign Mem_Reg[1] = \Mem_Reg[1]~output_o ;

assign Mem_Reg[0] = \Mem_Reg[0]~output_o ;

assign Type_Reg[6] = \Type_Reg[6]~output_o ;

assign Type_Reg[5] = \Type_Reg[5]~output_o ;

assign Type_Reg[4] = \Type_Reg[4]~output_o ;

assign Type_Reg[3] = \Type_Reg[3]~output_o ;

assign Type_Reg[2] = \Type_Reg[2]~output_o ;

assign Type_Reg[1] = \Type_Reg[1]~output_o ;

assign Type_Reg[0] = \Type_Reg[0]~output_o ;

endmodule
