[p PRO_MODE GLOBOPT AUTOSTATIC LFSROK SPEEDOPT EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4550 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[s S23 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S25 . 1 `S23 1 . 1 0 ]
"60
[s S31 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S36 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S44 . 1 `S31 1 . 1 0 `S36 1 . 1 0 ]
"115
[s S62 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S68 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S73 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S76 . 1 `S62 1 . 1 0 `S68 1 . 1 0 `S73 1 . 1 0 ]
"169
[s S96 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S99 . 1 `S96 1 . 1 0 ]
"195
[s S107 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S109 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S118 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S120 . 1 `S107 1 . 1 0 `S109 1 . 1 0 `S118 1 . 1 0 ]
"251
[s S139 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S141 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S145 . 1 `S139 1 . 1 0 `S141 1 . 1 0 ]
"281
[s S156 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S164 . 1 `S156 1 . 1 0 ]
"321
[s S176 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S184 . 1 `S176 1 . 1 0 ]
"361
[s S196 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S204 . 1 `S196 1 . 1 0 ]
"398
[s S216 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S224 . 1 `S216 1 . 1 0 ]
"435
[s S236 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S241 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S247 . 1 `S236 1 . 1 0 `S241 1 . 1 0 ]
"479
[s S263 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S271 . 1 `S263 1 . 1 0 ]
"516
[s S283 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S285 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S293 . 1 `S283 1 . 1 0 `S285 1 . 1 0 ]
"562
[s S308 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S316 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S319 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S321 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S324 . 1 `S308 1 . 1 0 `S316 1 . 1 0 `S319 1 . 1 0 `S321 1 . 1 0 ]
"622
[s S347 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S353 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S356 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S359 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S362 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S365 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S367 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S370 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S379 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S381 . 1 `S347 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 `S365 1 . 1 0 `S367 1 . 1 0 `S370 1 . 1 0 `S373 1 . 1 0 `S376 1 . 1 0 `S379 1 . 1 0 ]
"722
[s S429 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S435 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S438 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S441 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S444 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S447 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S452 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S455 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S458 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S461 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S463 . 1 `S347 1 . 1 0 `S435 1 . 1 0 `S438 1 . 1 0 `S441 1 . 1 0 `S444 1 . 1 0 `S447 1 . 1 0 `S449 1 . 1 0 `S452 1 . 1 0 `S455 1 . 1 0 `S458 1 . 1 0 `S461 1 . 1 0 ]
"822
[s S511 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S517 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S520 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S523 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S526 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S529 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S531 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S534 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S537 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S540 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S543 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S545 . 1 `S347 1 . 1 0 `S517 1 . 1 0 `S520 1 . 1 0 `S523 1 . 1 0 `S526 1 . 1 0 `S529 1 . 1 0 `S531 1 . 1 0 `S534 1 . 1 0 `S537 1 . 1 0 `S540 1 . 1 0 `S543 1 . 1 0 ]
"922
[s S593 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S599 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S602 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S605 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S608 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S611 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S613 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S616 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S619 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S622 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S625 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S627 . 1 `S347 1 . 1 0 `S599 1 . 1 0 `S602 1 . 1 0 `S605 1 . 1 0 `S608 1 . 1 0 `S611 1 . 1 0 `S613 1 . 1 0 `S616 1 . 1 0 `S619 1 . 1 0 `S622 1 . 1 0 `S625 1 . 1 0 ]
"1022
[s S675 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S681 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S684 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S687 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S690 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S693 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S695 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S698 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S701 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S704 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S707 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S709 . 1 `S347 1 . 1 0 `S681 1 . 1 0 `S684 1 . 1 0 `S687 1 . 1 0 `S690 1 . 1 0 `S693 1 . 1 0 `S695 1 . 1 0 `S698 1 . 1 0 `S701 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 ]
"1122
[s S757 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S763 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S769 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S772 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S775 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S777 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S780 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S783 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S789 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S791 . 1 `S347 1 . 1 0 `S763 1 . 1 0 `S766 1 . 1 0 `S769 1 . 1 0 `S772 1 . 1 0 `S775 1 . 1 0 `S777 1 . 1 0 `S780 1 . 1 0 `S783 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 ]
"1222
[s S839 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S845 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S848 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S854 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S857 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S859 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S862 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S865 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S868 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S871 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S873 . 1 `S347 1 . 1 0 `S845 1 . 1 0 `S848 1 . 1 0 `S851 1 . 1 0 `S854 1 . 1 0 `S857 1 . 1 0 `S859 1 . 1 0 `S862 1 . 1 0 `S865 1 . 1 0 `S868 1 . 1 0 `S871 1 . 1 0 ]
"1322
[s S921 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S927 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S930 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S936 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S939 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S941 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S944 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S947 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S950 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S953 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S955 . 1 `S347 1 . 1 0 `S927 1 . 1 0 `S930 1 . 1 0 `S933 1 . 1 0 `S936 1 . 1 0 `S939 1 . 1 0 `S941 1 . 1 0 `S944 1 . 1 0 `S947 1 . 1 0 `S950 1 . 1 0 `S953 1 . 1 0 ]
"1422
[s S1003 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1009 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S1012 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1015 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1018 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1021 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1023 . 1 `S347 1 . 1 0 `S1009 1 . 1 0 `S1012 1 . 1 0 `S1015 1 . 1 0 `S1018 1 . 1 0 `S1021 1 . 1 0 ]
"1488
[s S1052 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1058 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S1061 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S1064 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S1067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S1070 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S1072 . 1 `S347 1 . 1 0 `S1058 1 . 1 0 `S1061 1 . 1 0 `S1064 1 . 1 0 `S1067 1 . 1 0 `S1070 1 . 1 0 ]
"1554
[s S1101 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1107 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S1110 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S1113 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S1116 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S1119 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S1121 . 1 `S347 1 . 1 0 `S1107 1 . 1 0 `S1110 1 . 1 0 `S1113 1 . 1 0 `S1116 1 . 1 0 `S1119 1 . 1 0 ]
"1620
[s S1150 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1156 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S1159 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S1162 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S1165 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S1168 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S1170 . 1 `S347 1 . 1 0 `S1156 1 . 1 0 `S1159 1 . 1 0 `S1162 1 . 1 0 `S1165 1 . 1 0 `S1168 1 . 1 0 ]
"1686
[s S1199 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1205 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S1208 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S1211 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S1214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S1217 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S1219 . 1 `S347 1 . 1 0 `S1205 1 . 1 0 `S1208 1 . 1 0 `S1211 1 . 1 0 `S1214 1 . 1 0 `S1217 1 . 1 0 ]
"1752
[s S1248 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1254 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S1257 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S1260 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S1263 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S1266 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S1268 . 1 `S347 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 `S1263 1 . 1 0 `S1266 1 . 1 0 ]
"1818
[s S1297 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1303 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S1306 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S1309 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S1312 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S1315 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S1317 . 1 `S347 1 . 1 0 `S1303 1 . 1 0 `S1306 1 . 1 0 `S1309 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"1884
[s S1346 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1352 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S1355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S1358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S1361 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S1364 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S1366 . 1 `S347 1 . 1 0 `S1352 1 . 1 0 `S1355 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 ]
"1950
[s S1395 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S1403 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1411 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1417 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1420 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1423 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1426 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1428 . 1 `S1395 1 . 1 0 `S1403 1 . 1 0 `S1411 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1426 1 . 1 0 ]
"2063
[s S1471 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S1480 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1488 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1491 . 1 `S1471 1 . 1 0 `S1480 1 . 1 0 `S1488 1 . 1 0 ]
"2141
[s S1517 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S1526 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1533 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1546 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1549 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1552 . 1 `S1517 1 . 1 0 `S1526 1 . 1 0 `S1533 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 ]
"2253
[s S1597 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S1606 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S1615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S1618 . 1 `S1597 1 . 1 0 `S1606 1 . 1 0 `S1615 1 . 1 0 ]
"2338
[s S1645 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S1652 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S1656 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1659 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1662 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1665 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1668 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1671 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1674 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1677 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1680 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1683 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1686 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1689 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1692 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1695 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1698 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1700 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1702 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1705 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1708 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1711 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1714 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1717 . 1 `S1645 1 . 1 0 `S1652 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 `S1671 1 . 1 0 `S1674 1 . 1 0 `S1677 1 . 1 0 `S1680 1 . 1 0 `S1683 1 . 1 0 `S1686 1 . 1 0 `S1689 1 . 1 0 `S1692 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1700 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1711 1 . 1 0 `S1714 1 . 1 0 ]
"2530
[s S1815 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S1823 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1825 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1828 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1831 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1834 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1837 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1840 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1843 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1846 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1849 . 1 `S1815 1 . 1 0 `S1823 1 . 1 0 `S1825 1 . 1 0 `S1828 1 . 1 0 `S1831 1 . 1 0 `S1834 1 . 1 0 `S1837 1 . 1 0 `S1840 1 . 1 0 `S1843 1 . 1 0 `S1846 1 . 1 0 ]
"2632
[s S1896 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S1905 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1907 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1910 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1913 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1916 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1919 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1922 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1925 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1928 . 1 `S1896 1 . 1 0 `S1905 1 . 1 0 `S1907 1 . 1 0 `S1910 1 . 1 0 `S1913 1 . 1 0 `S1916 1 . 1 0 `S1919 1 . 1 0 `S1922 1 . 1 0 `S1925 1 . 1 0 ]
"2731
[s S1972 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S1979 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1981 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1984 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1987 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1990 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1993 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1996 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1999 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2002 . 1 `S1972 1 . 1 0 `S1979 1 . 1 0 `S1981 1 . 1 0 `S1984 1 . 1 0 `S1987 1 . 1 0 `S1990 1 . 1 0 `S1993 1 . 1 0 `S1996 1 . 1 0 `S1999 1 . 1 0 ]
"2819
[s S2044 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S2053 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S2055 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S2058 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S2061 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S2064 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S2067 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S2070 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S2073 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S2076 . 1 `S2044 1 . 1 0 `S2053 1 . 1 0 `S2055 1 . 1 0 `S2058 1 . 1 0 `S2061 1 . 1 0 `S2064 1 . 1 0 `S2067 1 . 1 0 `S2070 1 . 1 0 `S2073 1 . 1 0 ]
"2918
[s S2120 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S2124 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2126 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2129 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2132 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2135 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2138 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2141 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2144 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2147 . 1 `S2120 1 . 1 0 `S2124 1 . 1 0 `S2126 1 . 1 0 `S2129 1 . 1 0 `S2132 1 . 1 0 `S2135 1 . 1 0 `S2138 1 . 1 0 `S2141 1 . 1 0 `S2144 1 . 1 0 ]
"3002
[s S2187 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2195 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2203 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3026
[s S2223 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S2231 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S2239 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3141
[s S2261 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2270 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2279 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3167
[s S2301 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2310 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2319 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3296
[s S2343 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2350 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2357 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2360 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3322
[s S2382 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2389 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2396 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2399 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3421
[s S2423 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S2432 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S2441 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3447
[s S2463 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S2472 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S2481 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3576
[s S2505 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2509 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2513 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3592
[s S2525 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S2529 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2533 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3646
[s S2546 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S2550 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2556 . 1 `S2546 1 . 1 0 `S2550 1 . 1 0 ]
"3689
[s S2571 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S2580 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2583 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2586 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2589 . 1 `S2571 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 ]
"3754
[s S2614 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S2623 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S2626 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S2629 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S2632 . 1 `S2614 1 . 1 0 `S2623 1 . 1 0 `S2626 1 . 1 0 `S2629 1 . 1 0 ]
"3819
[s S2657 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S2666 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S2669 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S2672 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S2675 . 1 `S2657 1 . 1 0 `S2666 1 . 1 0 `S2669 1 . 1 0 `S2672 1 . 1 0 ]
"3884
[s S2700 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S2709 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2712 . 1 `S2700 1 . 1 0 `S2709 1 . 1 0 ]
"3935
[s S2729 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S2738 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S2741 . 1 `S2729 1 . 1 0 `S2738 1 . 1 0 ]
"3986
[s S2758 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S2767 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S2770 . 1 `S2758 1 . 1 0 `S2767 1 . 1 0 ]
"4037
[s S2787 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S2796 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2799 . 1 `S2787 1 . 1 0 `S2796 1 . 1 0 ]
"4108
[s S2820 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2829 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2832 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2835 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4132
[s S2855 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2864 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2867 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2870 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4223
[s S2892 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2901 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2904 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2907 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2910 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2913 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2916 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2919 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2921 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2924 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4270
[s S2967 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2976 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2979 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2982 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2985 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2991 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2994 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2996 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2999 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4454
[s S3050 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S3053 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3061 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3070 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3073 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3076 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3079 . 1 `S3050 1 . 1 0 `S3053 1 . 1 0 `S3061 1 . 1 0 `S3067 1 . 1 0 `S3070 1 . 1 0 `S3073 1 . 1 0 `S3076 1 . 1 0 ]
"4563
[s S3121 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S3128 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3132 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3134 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3137 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3140 . 1 `S3121 1 . 1 0 `S3128 1 . 1 0 `S3132 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"4633
[s S3167 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S3173 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3179 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3182 . 1 `S3167 1 . 1 0 `S3173 1 . 1 0 `S3179 1 . 1 0 ]
"4699
[s S3204 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3209 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3217 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4720
[s S3234 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S3239 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3247 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4814
[s S3266 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3269 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3277 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4833
[s S3292 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S3295 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3303 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4913
[s S3320 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3329 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3340 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"4943
[s S3366 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3375 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3380 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3383 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3386 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"5041
[s S3413 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S3416 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3423 . 1 `S3413 1 . 1 0 `S3416 1 . 1 0 ]
"5110
[s S3442 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3446 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3455 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5131
[s S3472 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S3476 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3485 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5238
[s S3506 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S3511 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3518 . 1 `S3506 1 . 1 0 `S3511 1 . 1 0 ]
"5289
[s S3535 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S3538 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3545 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3548 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3551 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3554 . 1 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3545 1 . 1 0 `S3548 1 . 1 0 `S3551 1 . 1 0 ]
"5356
[s S3581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3584 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3588 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3591 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3598 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3601 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3613 . 1 `S3581 1 . 1 0 `S3584 1 . 1 0 `S3581 1 . 1 0 `S3591 1 . 1 0 `S3598 1 . 1 0 `S3601 1 . 1 0 `S3604 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 ]
"5467
[s S3660 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3669 . 1 `S3660 1 . 1 0 ]
"5511
[s S3682 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3688 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3693 . 1 `S3682 1 . 1 0 `S3688 1 . 1 0 ]
"5561
[s S3709 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3712 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3715 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3724 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3727 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3730 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3735 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3741 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3746 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3749 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3752 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3757 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3762 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3767 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3773 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3776 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3779 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3782 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3785 . 1 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3715 1 . 1 0 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3730 1 . 1 0 `S3735 1 . 1 0 `S3741 1 . 1 0 `S3746 1 . 1 0 `S3749 1 . 1 0 `S3752 1 . 1 0 `S3757 1 . 1 0 `S3762 1 . 1 0 `S3767 1 . 1 0 `S3770 1 . 1 0 `S3773 1 . 1 0 `S3776 1 . 1 0 `S3779 1 . 1 0 `S3782 1 . 1 0 ]
"5774
[s S3885 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S3889 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3897 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3903 . 1 `S3885 1 . 1 0 `S3889 1 . 1 0 `S3897 1 . 1 0 ]
"5861
[s S3930 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S3933 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3947 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3950 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3953 . 1 `S3930 1 . 1 0 `S3933 1 . 1 0 `S3941 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
"5956
[s S3987 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S3989 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3992 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3995 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3998 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S4001 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S4010 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S4013 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S4021 . 1 `S3987 1 . 1 0 `S3989 1 . 1 0 `S3992 1 . 1 0 `S3995 1 . 1 0 `S3998 1 . 1 0 `S4001 1 . 1 0 `S4010 1 . 1 0 `S4013 1 . 1 0 ]
"6065
[s S4066 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S4068 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4070 . 1 `S4066 1 . 1 0 `S4068 1 . 1 0 ]
"6092
[s S4080 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4086 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4091 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4098 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4105 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6127
[s S4136 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4142 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4147 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4154 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4161 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6278
[s S4193 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S4199 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4207 . 1 `S4193 1 . 1 0 `S4199 1 . 1 0 ]
"6337
[s S4226 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S4233 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4237 . 1 `S4226 1 . 1 0 `S4233 1 . 1 0 ]
"6405
[s S4256 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S4262 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4264 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4267 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4270 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4273 . 1 `S4256 1 . 1 0 `S4262 1 . 1 0 `S4264 1 . 1 0 `S4267 1 . 1 0 `S4270 1 . 1 0 ]
"6620
[s S4324 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S4333 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S4342 . 1 `S4324 1 . 1 0 `S4333 1 . 1 0 ]
"6686
[s S4365 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S4368 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S4377 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S4382 . 1 `S4365 1 . 1 0 `S4368 1 . 1 0 `S4377 1 . 1 0 ]
"6743
[s S4405 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S4414 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4423 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S4432 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4441 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S4445 . 1 `S4405 1 . 1 0 `S4414 1 . 1 0 `S4423 1 . 1 0 `S4432 1 . 1 0 `S4441 1 . 1 0 ]
"6923
[s S4506 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S4511 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4517 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4520 . 1 `S4506 1 . 1 0 `S4511 1 . 1 0 `S4517 1 . 1 0 ]
"8566
[s S5325 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S5328 capstatus 1 `S5325 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"120 /opt/microchip/xc8/v1.01/include/plib/capture.h
[s S5336 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S5342 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"126 /opt/microchip/xc8/v1.01/include/stdlib.h
[e E5 _BOOL `uc
FALSE 0
TRUE 1
]
"1044 usb_device.h
[u S5360 . 3 `*.Muc 1 bRam 3 0 `*.MCuc 1 bRom 3 0 `*.Mus 1 wRam 3 0 `*.MCus 1 wRom 3 0 ]
[s S5365 . 1 `uc 1 ctrl_trf_mem 1 0 :1:0 
`uc 1 reserved 1 0 :5:1 
`uc 1 includeZero 1 0 :1:6 
`uc 1 busy 1 0 :1:7 
]
[u S5370 . 1 `S5365 1 bits 1 0 `uc 1 Val 1 0 ]
[s S5373 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S5376 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S5393 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5373 1 byte 2 0 `S5376 1 bits 2 0 ]
[s S5398 . 6 `S5360 1 pSrc 3 0 `S5370 1 info 1 3 `S5393 1 wCount 2 4 ]
"1982
[e E5551 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"1984
[u S5415 . 3 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 ]
[s S5418 . 1 `uc 1 reserved 1 0 :7:0 
`uc 1 busy 1 0 :1:7 
]
[u S5421 . 1 `S5418 1 bits 1 0 `uc 1 Val 1 0 ]
"1970
[v F5690 `(v  1 t 0 ]
[s S5425 . 8 `S5415 1 pDst 3 0 `S5421 1 info 1 3 `S5393 1 wCount 2 4 `*.M(v 1 pFunc 2 6 ]
"594 usb_hal_pic18.h
[s S5431 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
[s S5440 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S5447 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S5451 _BD_STAT 1 `uc 1 Val 1 0 `S5431 1 . 1 0 `S5440 1 . 1 0 `S5447 1 . 1 0 ]
[s S5456 . 4 `S5451 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S5461 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`us 1 ADR 2 2 ]
[u S5465 __BDT 4 `S5456 1 . 4 0 `S5461 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
"1028 usb_function_cdc.h
[s S5475 . 2 `uc 1 bLow 1 0 `uc 1 bHigh 1 1 ]
[u S5478 _POINTER 3 `S5475 1 . 2 0 `us 1 _word 2 0 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 `*.MCuc 1 bRom 3 0 `*.MCus 1 wRom 3 0 ]
"1031
[s S5496 . 7 `[7]uc 1 _byte 7 0 ]
[s S5498 . 4 `us 1 LW 2 0 `us 1 HW 2 2 ]
[s S5501 . 4 `uc 1 LB 1 0 `uc 1 HB 1 1 `uc 1 UB 1 2 `uc 1 MB 1 3 ]
[s S5506 . 4 `S5393 1 low 2 0 `S5393 1 high 2 2 ]
[s S5509 . 4 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
`uc 1 b16 1 2 :1:0 
`uc 1 b17 1 2 :1:1 
`uc 1 b18 1 2 :1:2 
`uc 1 b19 1 2 :1:3 
`uc 1 b20 1 2 :1:4 
`uc 1 b21 1 2 :1:5 
`uc 1 b22 1 2 :1:6 
`uc 1 b23 1 2 :1:7 
`uc 1 b24 1 3 :1:0 
`uc 1 b25 1 3 :1:1 
`uc 1 b26 1 3 :1:2 
`uc 1 b27 1 3 :1:3 
`uc 1 b28 1 3 :1:4 
`uc 1 b29 1 3 :1:5 
`uc 1 b30 1 3 :1:6 
`uc 1 b31 1 3 :1:7 
]
[u S5542 . 4 `ul 1 Val 4 0 `[2]us 1 w 4 0 `[4]uc 1 v 4 0 `S5498 1 word 4 0 `S5501 1 byte 4 0 `S5506 1 wordUnion 4 0 `S5509 1 bits 4 0 ]
[s S5550 . 7 `S5542 1 dwDTERate 4 0 `uc 1 bCharFormat 1 4 `uc 1 bParityType 1 5 `uc 1 bDataBits 1 6 ]
[u S5555 _LINE_CODING 7 `S5496 1 . 7 0 `S5550 1 . 7 0 ]
[u S5558 _CDC_NOTICE 10 `S5555 1 GetLineCoding 7 0 `S5555 1 SetLineCoding 7 0 `[10]uc 1 packet 10 0 ]
"1035
[s S5861 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `us 1 wValue 2 2 `us 1 wIndex 2 4 `us 1 wLength 2 6 ]
[s S5867 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5393 1 W_Value 2 2 `S5393 1 W_Index 2 4 `S5393 1 W_Length 2 6 ]
[s S5873 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5884 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S5888 . 1 `uc 1 bmRequestType 1 0 `S5884 1 . 1 0 ]
[s S5891 . 1 `S5888 1 requestInfo 1 0 ]
[s S5893 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `us 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5901 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
[u S5910 . 1 `uc 1 Val 1 0 `S5901 1 bits 1 0 ]
[s S5913 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5910 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5922 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5931 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5940 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5949 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S5960 . 8 `S5861 1 . 8 0 `S5867 1 . 8 0 `S5873 1 . 8 0 `S5891 1 . 1 0 `S5893 1 . 8 0 `S5913 1 . 8 0 `S5922 1 . 8 0 `S5931 1 . 8 0 `S5940 1 . 8 0 `S5949 1 . 8 0 ]
"1040
[s S6135 . 1 `uc 1 BAN0 1 0 :1:0 
`uc 1 BAN1 1 0 :1:1 
`uc 1 BAN2 1 0 :1:2 
`uc 1 BAN3 1 0 :1:3 
`uc 1 BAN4 1 0 :1:4 
`uc 1 BAN5 1 0 :1:5 
`uc 1 BAN6 1 0 :1:6 
`uc 1 BAN7 1 0 :1:7 
]
"617
[e E5323 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
[e E5560 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[s S6382 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S6384 . 1 `S23 1 . 1 0 ]
"60
[s S6388 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S6393 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S6401 . 1 `S31 1 . 1 0 `S36 1 . 1 0 ]
"115
[s S6406 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S6412 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S6417 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S6420 . 1 `S62 1 . 1 0 `S68 1 . 1 0 `S73 1 . 1 0 ]
"169
[s S6426 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S6429 . 1 `S96 1 . 1 0 ]
"195
[s S6434 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S6436 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S6445 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S6447 . 1 `S107 1 . 1 0 `S109 1 . 1 0 `S118 1 . 1 0 ]
"251
[s S6453 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S6455 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S6459 . 1 `S139 1 . 1 0 `S141 1 . 1 0 ]
"281
[s S6464 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S6472 . 1 `S156 1 . 1 0 ]
"321
[s S6476 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S6484 . 1 `S176 1 . 1 0 ]
"361
[s S6488 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S6496 . 1 `S196 1 . 1 0 ]
"398
[s S6500 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S6508 . 1 `S216 1 . 1 0 ]
"435
[s S6512 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S6517 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S6523 . 1 `S236 1 . 1 0 `S241 1 . 1 0 ]
"479
[s S6528 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S6536 . 1 `S263 1 . 1 0 ]
"516
[s S6540 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S6542 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S6550 . 1 `S283 1 . 1 0 `S285 1 . 1 0 ]
"562
[s S6555 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S6563 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S6566 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S6568 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S6571 . 1 `S308 1 . 1 0 `S316 1 . 1 0 `S319 1 . 1 0 `S321 1 . 1 0 ]
"622
[s S6578 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6584 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S6587 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S6590 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S6593 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S6596 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S6598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S6601 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S6604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S6607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S6610 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S6612 . 1 `S347 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 `S365 1 . 1 0 `S367 1 . 1 0 `S370 1 . 1 0 `S373 1 . 1 0 `S376 1 . 1 0 `S379 1 . 1 0 ]
"722
[s S6626 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6632 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S6635 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S6638 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S6641 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S6644 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S6646 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S6649 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S6652 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S6655 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S6658 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S6660 . 1 `S347 1 . 1 0 `S435 1 . 1 0 `S438 1 . 1 0 `S441 1 . 1 0 `S444 1 . 1 0 `S447 1 . 1 0 `S449 1 . 1 0 `S452 1 . 1 0 `S455 1 . 1 0 `S458 1 . 1 0 `S461 1 . 1 0 ]
"822
[s S6674 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6680 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S6683 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S6686 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S6689 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S6692 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S6694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S6697 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S6700 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S6703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S6706 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S6708 . 1 `S347 1 . 1 0 `S517 1 . 1 0 `S520 1 . 1 0 `S523 1 . 1 0 `S526 1 . 1 0 `S529 1 . 1 0 `S531 1 . 1 0 `S534 1 . 1 0 `S537 1 . 1 0 `S540 1 . 1 0 `S543 1 . 1 0 ]
"922
[s S6722 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6728 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S6731 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S6734 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S6737 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S6740 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S6742 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S6745 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S6748 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S6751 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S6754 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S6756 . 1 `S347 1 . 1 0 `S599 1 . 1 0 `S602 1 . 1 0 `S605 1 . 1 0 `S608 1 . 1 0 `S611 1 . 1 0 `S613 1 . 1 0 `S616 1 . 1 0 `S619 1 . 1 0 `S622 1 . 1 0 `S625 1 . 1 0 ]
"1022
[s S6770 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6776 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S6779 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S6782 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S6785 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S6788 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S6790 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S6793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S6796 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S6799 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S6802 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S6804 . 1 `S347 1 . 1 0 `S681 1 . 1 0 `S684 1 . 1 0 `S687 1 . 1 0 `S690 1 . 1 0 `S693 1 . 1 0 `S695 1 . 1 0 `S698 1 . 1 0 `S701 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 ]
"1122
[s S6818 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6824 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S6827 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S6830 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S6833 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S6836 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S6838 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S6841 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S6844 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S6847 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S6850 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S6852 . 1 `S347 1 . 1 0 `S763 1 . 1 0 `S766 1 . 1 0 `S769 1 . 1 0 `S772 1 . 1 0 `S775 1 . 1 0 `S777 1 . 1 0 `S780 1 . 1 0 `S783 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 ]
"1222
[s S6866 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6872 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S6875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S6878 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S6881 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S6884 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S6886 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S6889 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S6892 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S6895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S6898 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S6900 . 1 `S347 1 . 1 0 `S845 1 . 1 0 `S848 1 . 1 0 `S851 1 . 1 0 `S854 1 . 1 0 `S857 1 . 1 0 `S859 1 . 1 0 `S862 1 . 1 0 `S865 1 . 1 0 `S868 1 . 1 0 `S871 1 . 1 0 ]
"1322
[s S6914 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6920 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S6923 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S6926 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S6929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S6932 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S6934 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S6937 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S6940 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S6943 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S6946 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S6948 . 1 `S347 1 . 1 0 `S927 1 . 1 0 `S930 1 . 1 0 `S933 1 . 1 0 `S936 1 . 1 0 `S939 1 . 1 0 `S941 1 . 1 0 `S944 1 . 1 0 `S947 1 . 1 0 `S950 1 . 1 0 `S953 1 . 1 0 ]
"1422
[s S6962 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6968 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S6971 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S6974 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S6977 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S6980 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S6982 . 1 `S347 1 . 1 0 `S1009 1 . 1 0 `S1012 1 . 1 0 `S1015 1 . 1 0 `S1018 1 . 1 0 `S1021 1 . 1 0 ]
"1488
[s S6991 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S6997 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S7000 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S7003 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S7006 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S7009 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S7011 . 1 `S347 1 . 1 0 `S1058 1 . 1 0 `S1061 1 . 1 0 `S1064 1 . 1 0 `S1067 1 . 1 0 `S1070 1 . 1 0 ]
"1554
[s S7020 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7026 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S7029 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S7032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S7035 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S7038 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S7040 . 1 `S347 1 . 1 0 `S1107 1 . 1 0 `S1110 1 . 1 0 `S1113 1 . 1 0 `S1116 1 . 1 0 `S1119 1 . 1 0 ]
"1620
[s S7049 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7055 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S7058 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S7061 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S7064 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S7067 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S7069 . 1 `S347 1 . 1 0 `S1156 1 . 1 0 `S1159 1 . 1 0 `S1162 1 . 1 0 `S1165 1 . 1 0 `S1168 1 . 1 0 ]
"1686
[s S7078 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7084 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S7087 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S7090 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S7093 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S7096 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S7098 . 1 `S347 1 . 1 0 `S1205 1 . 1 0 `S1208 1 . 1 0 `S1211 1 . 1 0 `S1214 1 . 1 0 `S1217 1 . 1 0 ]
"1752
[s S7107 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7113 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S7116 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S7119 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S7122 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S7125 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S7127 . 1 `S347 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 `S1263 1 . 1 0 `S1266 1 . 1 0 ]
"1818
[s S7136 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7142 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S7145 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S7148 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S7151 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S7154 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S7156 . 1 `S347 1 . 1 0 `S1303 1 . 1 0 `S1306 1 . 1 0 `S1309 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"1884
[s S7165 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S7171 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S7174 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S7177 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S7180 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S7183 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S7185 . 1 `S347 1 . 1 0 `S1352 1 . 1 0 `S1355 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 ]
"1950
[s S7194 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S7202 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S7210 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S7216 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S7219 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S7222 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S7225 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S7227 . 1 `S1395 1 . 1 0 `S1403 1 . 1 0 `S1411 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1426 1 . 1 0 ]
"2063
[s S7237 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S7246 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S7254 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S7257 . 1 `S1471 1 . 1 0 `S1480 1 . 1 0 `S1488 1 . 1 0 ]
"2141
[s S7263 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S7272 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S7279 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S7286 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S7289 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S7292 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S7295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S7298 . 1 `S1517 1 . 1 0 `S1526 1 . 1 0 `S1533 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 ]
"2253
[s S7308 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S7317 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S7326 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S7329 . 1 `S1597 1 . 1 0 `S1606 1 . 1 0 `S1615 1 . 1 0 ]
"2338
[s S7335 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S7342 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S7346 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S7349 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S7352 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S7355 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S7358 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S7361 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S7364 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S7367 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S7370 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S7373 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S7376 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S7379 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S7382 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S7385 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S7388 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S7390 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S7392 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S7395 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S7398 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S7401 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S7404 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S7407 . 1 `S1645 1 . 1 0 `S1652 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 `S1671 1 . 1 0 `S1674 1 . 1 0 `S1677 1 . 1 0 `S1680 1 . 1 0 `S1683 1 . 1 0 `S1686 1 . 1 0 `S1689 1 . 1 0 `S1692 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1700 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1711 1 . 1 0 `S1714 1 . 1 0 ]
"2530
[s S7433 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S7441 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S7443 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S7446 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S7449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S7452 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S7455 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S7458 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S7461 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S7464 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S7467 . 1 `S1815 1 . 1 0 `S1823 1 . 1 0 `S1825 1 . 1 0 `S1828 1 . 1 0 `S1831 1 . 1 0 `S1834 1 . 1 0 `S1837 1 . 1 0 `S1840 1 . 1 0 `S1843 1 . 1 0 `S1846 1 . 1 0 ]
"2632
[s S7480 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S7489 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S7491 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S7494 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S7497 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S7500 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S7503 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S7506 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S7509 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S7512 . 1 `S1896 1 . 1 0 `S1905 1 . 1 0 `S1907 1 . 1 0 `S1910 1 . 1 0 `S1913 1 . 1 0 `S1916 1 . 1 0 `S1919 1 . 1 0 `S1922 1 . 1 0 `S1925 1 . 1 0 ]
"2731
[s S7524 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S7531 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S7533 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S7536 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S7539 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S7542 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S7545 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S7548 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S7551 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S7554 . 1 `S1972 1 . 1 0 `S1979 1 . 1 0 `S1981 1 . 1 0 `S1984 1 . 1 0 `S1987 1 . 1 0 `S1990 1 . 1 0 `S1993 1 . 1 0 `S1996 1 . 1 0 `S1999 1 . 1 0 ]
"2819
[s S7566 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S7575 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S7577 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S7580 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S7583 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S7586 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S7589 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S7592 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S7595 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S7598 . 1 `S2044 1 . 1 0 `S2053 1 . 1 0 `S2055 1 . 1 0 `S2058 1 . 1 0 `S2061 1 . 1 0 `S2064 1 . 1 0 `S2067 1 . 1 0 `S2070 1 . 1 0 `S2073 1 . 1 0 ]
"2918
[s S7610 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S7614 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S7616 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S7619 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S7622 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S7625 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S7628 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S7631 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S7634 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S7637 . 1 `S2120 1 . 1 0 `S2124 1 . 1 0 `S2126 1 . 1 0 `S2129 1 . 1 0 `S2132 1 . 1 0 `S2135 1 . 1 0 `S2138 1 . 1 0 `S2141 1 . 1 0 `S2144 1 . 1 0 ]
"3002
[s S7650 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S7658 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S7666 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3026
[s S7670 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S7678 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S7686 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3141
[s S7692 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S7701 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7710 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3167
[s S7714 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S7723 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7732 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3296
[s S7738 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S7745 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S7752 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S7755 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3322
[s S7760 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S7767 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S7774 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S7777 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3421
[s S7784 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S7793 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S7802 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3447
[s S7806 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S7815 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S7824 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3576
[s S7830 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S7834 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S7838 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3592
[s S7842 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S7846 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S7850 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3646
[s S7855 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S7859 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S7865 . 1 `S2546 1 . 1 0 `S2550 1 . 1 0 ]
"3689
[s S7870 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S7879 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S7882 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S7885 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S7888 . 1 `S2571 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 ]
"3754
[s S7895 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S7904 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S7907 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S7910 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S7913 . 1 `S2614 1 . 1 0 `S2623 1 . 1 0 `S2626 1 . 1 0 `S2629 1 . 1 0 ]
"3819
[s S7920 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S7929 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S7932 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S7935 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S7938 . 1 `S2657 1 . 1 0 `S2666 1 . 1 0 `S2669 1 . 1 0 `S2672 1 . 1 0 ]
"3884
[s S7945 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S7954 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S7957 . 1 `S2700 1 . 1 0 `S2709 1 . 1 0 ]
"3935
[s S7962 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S7971 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S7974 . 1 `S2729 1 . 1 0 `S2738 1 . 1 0 ]
"3986
[s S7979 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S7988 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S7991 . 1 `S2758 1 . 1 0 `S2767 1 . 1 0 ]
"4037
[s S7996 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S8005 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S8008 . 1 `S2787 1 . 1 0 `S2796 1 . 1 0 ]
"4108
[s S8017 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S8026 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S8029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S8032 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4132
[s S8037 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S8046 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S8049 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S8052 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4223
[s S8059 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S8068 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S8071 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S8074 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S8077 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S8080 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S8083 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S8086 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S8088 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S8091 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4270
[s S8102 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S8111 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S8114 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S8117 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S8120 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S8123 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S8126 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S8129 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S8131 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S8134 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4454
[s S8153 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S8156 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S8164 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S8170 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S8173 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S8176 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S8179 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S8182 . 1 `S3050 1 . 1 0 `S3053 1 . 1 0 `S3061 1 . 1 0 `S3067 1 . 1 0 `S3070 1 . 1 0 `S3073 1 . 1 0 `S3076 1 . 1 0 ]
"4563
[s S8195 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S8202 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S8206 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S8208 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S8211 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S8214 . 1 `S3121 1 . 1 0 `S3128 1 . 1 0 `S3132 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"4633
[s S8222 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S8228 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S8234 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S8237 . 1 `S3167 1 . 1 0 `S3173 1 . 1 0 `S3179 1 . 1 0 ]
"4699
[s S8244 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S8249 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S8257 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4720
[s S8261 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S8266 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S8274 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4814
[s S8280 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S8283 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S8291 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4833
[s S8295 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S8298 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S8306 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4913
[s S8312 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S8321 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S8326 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S8329 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S8332 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"4943
[s S8338 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S8347 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S8352 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S8355 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S8358 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"5041
[s S8365 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S8368 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S8375 . 1 `S3413 1 . 1 0 `S3416 1 . 1 0 ]
"5110
[s S8384 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S8388 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S8397 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5131
[s S8401 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S8405 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S8414 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5238
[s S8422 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S8427 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S8434 . 1 `S3506 1 . 1 0 `S3511 1 . 1 0 ]
"5289
[s S8439 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S8442 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S8449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S8452 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S8455 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S8458 . 1 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3545 1 . 1 0 `S3548 1 . 1 0 `S3551 1 . 1 0 ]
"5356
[s S8466 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S8469 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S8473 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S8476 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S8483 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S8486 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S8489 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S8492 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S8495 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S8498 . 1 `S3581 1 . 1 0 `S3584 1 . 1 0 `S3581 1 . 1 0 `S3591 1 . 1 0 `S3598 1 . 1 0 `S3601 1 . 1 0 `S3604 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 ]
"5467
[s S8513 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S8522 . 1 `S3660 1 . 1 0 ]
"5511
[s S8526 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S8532 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S8537 . 1 `S3682 1 . 1 0 `S3688 1 . 1 0 ]
"5561
[s S8542 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S8545 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S8548 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S8557 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S8560 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S8563 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S8568 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S8574 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S8579 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S8582 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S8585 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S8590 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S8595 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S8600 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S8603 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S8606 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S8609 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S8612 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S8615 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S8618 . 1 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3715 1 . 1 0 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3730 1 . 1 0 `S3735 1 . 1 0 `S3741 1 . 1 0 `S3746 1 . 1 0 `S3749 1 . 1 0 `S3752 1 . 1 0 `S3757 1 . 1 0 `S3762 1 . 1 0 `S3767 1 . 1 0 `S3770 1 . 1 0 `S3773 1 . 1 0 `S3776 1 . 1 0 `S3779 1 . 1 0 `S3782 1 . 1 0 ]
"5774
[s S8642 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S8646 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S8654 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S8660 . 1 `S3885 1 . 1 0 `S3889 1 . 1 0 `S3897 1 . 1 0 ]
"5861
[s S8669 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S8672 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S8680 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S8686 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S8689 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S8692 . 1 `S3930 1 . 1 0 `S3933 1 . 1 0 `S3941 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
"5956
[s S8703 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S8705 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S8708 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S8711 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S8714 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S8717 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S8726 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S8729 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S8737 . 1 `S3987 1 . 1 0 `S3989 1 . 1 0 `S3992 1 . 1 0 `S3995 1 . 1 0 `S3998 1 . 1 0 `S4001 1 . 1 0 `S4010 1 . 1 0 `S4013 1 . 1 0 ]
"6065
[s S8748 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S8750 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S8752 . 1 `S4066 1 . 1 0 `S4068 1 . 1 0 ]
"6092
[s S8758 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S8764 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S8769 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S8776 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S8783 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6127
[s S8789 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S8795 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S8800 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S8807 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S8814 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6278
[s S8821 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S8827 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S8835 . 1 `S4193 1 . 1 0 `S4199 1 . 1 0 ]
"6337
[s S8840 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S8847 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S8851 . 1 `S4226 1 . 1 0 `S4233 1 . 1 0 ]
"6405
[s S8859 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S8865 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S8867 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S8870 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S8873 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S8876 . 1 `S4256 1 . 1 0 `S4262 1 . 1 0 `S4264 1 . 1 0 `S4267 1 . 1 0 `S4270 1 . 1 0 ]
"6620
[s S8910 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S8919 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S8928 . 1 `S4324 1 . 1 0 `S4333 1 . 1 0 ]
"6686
[s S8933 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S8936 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S8945 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S8950 . 1 `S4365 1 . 1 0 `S4368 1 . 1 0 `S4377 1 . 1 0 ]
"6743
[s S8956 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S8965 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8974 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S8983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8992 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S8996 . 1 `S4405 1 . 1 0 `S4414 1 . 1 0 `S4423 1 . 1 0 `S4432 1 . 1 0 `S4441 1 . 1 0 ]
"6923
[s S9017 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S9022 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S9028 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9031 . 1 `S4506 1 . 1 0 `S4511 1 . 1 0 `S4517 1 . 1 0 ]
"8566
[s S9822 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S9825 capstatus 1 `S5325 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"120 /opt/microchip/xc8/v1.01/include/plib/capture.h
[s S9829 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S9835 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"126 /opt/microchip/xc8/v1.01/include/stdlib.h
[e E5 _BOOL `uc
FALSE 0
TRUE 1
]
"1044 usb_device.h
[u S9846 . 3 `*.Muc 1 bRam 3 0 `*.MCuc 1 bRom 3 0 `*.Mus 1 wRam 3 0 `*.MCus 1 wRom 3 0 ]
[s S9851 . 1 `uc 1 ctrl_trf_mem 1 0 :1:0 
`uc 1 reserved 1 0 :5:1 
`uc 1 includeZero 1 0 :1:6 
`uc 1 busy 1 0 :1:7 
]
[u S9856 . 1 `S5365 1 bits 1 0 `uc 1 Val 1 0 ]
[s S9859 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S9862 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S9879 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5373 1 byte 2 0 `S5376 1 bits 2 0 ]
[s S9884 . 6 `S5360 1 pSrc 3 0 `S5370 1 info 1 3 `S5393 1 wCount 2 4 ]
"1982
[e E5551 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"1984
[u S9901 . 3 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 ]
[s S9904 . 1 `uc 1 reserved 1 0 :7:0 
`uc 1 busy 1 0 :1:7 
]
[u S9907 . 1 `S5418 1 bits 1 0 `uc 1 Val 1 0 ]
"1970
[v usb_device@F5690 `(v  1 t 0 ]
[s S9911 . 8 `S5415 1 pDst 3 0 `S5421 1 info 1 3 `S5393 1 wCount 2 4 `*.M(v 1 pFunc 2 6 ]
"594 usb_hal_pic18.h
[s S9917 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
[s S9926 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S9933 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S9937 _BD_STAT 1 `uc 1 Val 1 0 `S5431 1 . 1 0 `S5440 1 . 1 0 `S5447 1 . 1 0 ]
[s S9942 . 4 `S5451 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S9947 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`us 1 ADR 2 2 ]
[u S9951 __BDT 4 `S5456 1 . 4 0 `S5461 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
"1028 usb_function_cdc.h
[s S9961 . 2 `uc 1 bLow 1 0 `uc 1 bHigh 1 1 ]
[u S9964 _POINTER 3 `S5475 1 . 2 0 `us 1 _word 2 0 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 `*.MCuc 1 bRom 3 0 `*.MCus 1 wRom 3 0 ]
"1031
[s S9974 . 7 `[7]uc 1 _byte 7 0 ]
[s S9976 . 4 `us 1 LW 2 0 `us 1 HW 2 2 ]
[s S9979 . 4 `uc 1 LB 1 0 `uc 1 HB 1 1 `uc 1 UB 1 2 `uc 1 MB 1 3 ]
[s S9984 . 4 `S5393 1 low 2 0 `S5393 1 high 2 2 ]
[s S9987 . 4 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
`uc 1 b16 1 2 :1:0 
`uc 1 b17 1 2 :1:1 
`uc 1 b18 1 2 :1:2 
`uc 1 b19 1 2 :1:3 
`uc 1 b20 1 2 :1:4 
`uc 1 b21 1 2 :1:5 
`uc 1 b22 1 2 :1:6 
`uc 1 b23 1 2 :1:7 
`uc 1 b24 1 3 :1:0 
`uc 1 b25 1 3 :1:1 
`uc 1 b26 1 3 :1:2 
`uc 1 b27 1 3 :1:3 
`uc 1 b28 1 3 :1:4 
`uc 1 b29 1 3 :1:5 
`uc 1 b30 1 3 :1:6 
`uc 1 b31 1 3 :1:7 
]
[u S10020 . 4 `ul 1 Val 4 0 `[2]us 1 w 4 0 `[4]uc 1 v 4 0 `S5498 1 word 4 0 `S5501 1 byte 4 0 `S5506 1 wordUnion 4 0 `S5509 1 bits 4 0 ]
[s S10028 . 7 `S5542 1 dwDTERate 4 0 `uc 1 bCharFormat 1 4 `uc 1 bParityType 1 5 `uc 1 bDataBits 1 6 ]
[u S10033 _LINE_CODING 7 `S5496 1 . 7 0 `S5550 1 . 7 0 ]
[u S10036 _CDC_NOTICE 10 `S5555 1 GetLineCoding 7 0 `S5555 1 SetLineCoding 7 0 `[10]uc 1 packet 10 0 ]
"1035
[s S10042 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `us 1 wValue 2 2 `us 1 wIndex 2 4 `us 1 wLength 2 6 ]
[s S10048 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5393 1 W_Value 2 2 `S5393 1 W_Index 2 4 `S5393 1 W_Length 2 6 ]
[s S10054 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10065 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S10069 . 1 `uc 1 bmRequestType 1 0 `S5884 1 . 1 0 ]
[s S10072 . 1 `S5888 1 requestInfo 1 0 ]
[s S10074 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `us 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10082 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
[u S10091 . 1 `uc 1 Val 1 0 `S5901 1 bits 1 0 ]
[s S10094 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5910 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10103 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10112 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10121 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S10130 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S10141 . 8 `S5861 1 . 8 0 `S5867 1 . 8 0 `S5873 1 . 8 0 `S5891 1 . 1 0 `S5893 1 . 8 0 `S5913 1 . 8 0 `S5922 1 . 8 0 `S5931 1 . 8 0 `S5940 1 . 8 0 `S5949 1 . 8 0 ]
"1040
[s S10155 _USB_DEVICE_DESCRIPTOR 18 `uc 1 bLength 1 0 `uc 1 bDescriptorType 1 1 `us 1 bcdUSB 2 2 `uc 1 bDeviceClass 1 4 `uc 1 bDeviceSubClass 1 5 `uc 1 bDeviceProtocol 1 6 `uc 1 bMaxPacketSize0 1 7 `us 1 idVendor 2 8 `us 1 idProduct 2 10 `us 1 bcdDevice 2 12 `uc 1 iManufacturer 1 14 `uc 1 iProduct 1 15 `uc 1 iSerialNumber 1 16 `uc 1 bNumConfigurations 1 17 ]
[s S10170 _USB_CDC_HEADER_FN_DSC 5 `uc 1 bFNLength 1 0 `uc 1 bDscType 1 1 `uc 1 bDscSubType 1 2 `us 1 bcdCDC 2 3 ]
[s S10175 _USB_CDC_ACM_FN_DSC 4 `uc 1 bFNLength 1 0 `uc 1 bDscType 1 1 `uc 1 bDscSubType 1 2 `uc 1 bmCapabilities 1 3 ]
[s S10180 _USB_CDC_UNION_FN_DSC 5 `uc 1 bFNLength 1 0 `uc 1 bDscType 1 1 `uc 1 bDscSubType 1 2 `uc 1 bMasterIntf 1 3 `uc 1 bSaveIntf0 1 4 ]
[s S10186 _USB_CDC_CALL_MGT_FN_DSC 5 `uc 1 bFNLength 1 0 `uc 1 bDscType 1 1 `uc 1 bDscSubType 1 2 `uc 1 bmCapabilities 1 3 `uc 1 bDataInterface 1 4 ]
[s S10192 . 4 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[1]us 1 string 2 2 ]
[s S10196 . 52 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[25]us 1 string 50 2 ]
[s S10200 . 52 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[25]us 1 string 50 2 ]
"290 usb_descriptors.c
[v F5888 `*.MCuc  1 t 3 ]
"292
[v F5889 `*.MCuc  1 t 3 ]
"295
[v F5893 `*.MCuc  1 t 3 ]
"297
[v F5894 `*.MCuc  1 t 3 ]
"298
[v F5896 `*.MCuc  1 t 3 ]
"299
[v F5898 `*.MCuc  1 t 3 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[s S10242 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S10244 . 1 `S23 1 . 1 0 ]
"60
[s S10248 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S10253 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S10261 . 1 `S31 1 . 1 0 `S36 1 . 1 0 ]
"115
[s S10266 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S10272 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S10277 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S10280 . 1 `S62 1 . 1 0 `S68 1 . 1 0 `S73 1 . 1 0 ]
"169
[s S10286 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S10289 . 1 `S96 1 . 1 0 ]
"195
[s S10294 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S10296 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S10305 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S10307 . 1 `S107 1 . 1 0 `S109 1 . 1 0 `S118 1 . 1 0 ]
"251
[s S10313 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S10315 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S10319 . 1 `S139 1 . 1 0 `S141 1 . 1 0 ]
"281
[s S10324 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S10332 . 1 `S156 1 . 1 0 ]
"321
[s S10336 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S10344 . 1 `S176 1 . 1 0 ]
"361
[s S10348 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S10356 . 1 `S196 1 . 1 0 ]
"398
[s S10360 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S10368 . 1 `S216 1 . 1 0 ]
"435
[s S10372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S10377 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S10383 . 1 `S236 1 . 1 0 `S241 1 . 1 0 ]
"479
[s S10388 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S10396 . 1 `S263 1 . 1 0 ]
"516
[s S10400 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S10402 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S10410 . 1 `S283 1 . 1 0 `S285 1 . 1 0 ]
"562
[s S10415 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S10423 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S10426 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S10428 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S10431 . 1 `S308 1 . 1 0 `S316 1 . 1 0 `S319 1 . 1 0 `S321 1 . 1 0 ]
"622
[s S10438 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10444 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S10447 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S10450 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S10453 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S10456 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S10458 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S10461 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S10464 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S10467 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S10470 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S10472 . 1 `S347 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 `S365 1 . 1 0 `S367 1 . 1 0 `S370 1 . 1 0 `S373 1 . 1 0 `S376 1 . 1 0 `S379 1 . 1 0 ]
"722
[s S10486 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10492 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S10495 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S10498 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S10501 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S10504 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S10506 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S10509 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S10512 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S10515 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S10518 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S10520 . 1 `S347 1 . 1 0 `S435 1 . 1 0 `S438 1 . 1 0 `S441 1 . 1 0 `S444 1 . 1 0 `S447 1 . 1 0 `S449 1 . 1 0 `S452 1 . 1 0 `S455 1 . 1 0 `S458 1 . 1 0 `S461 1 . 1 0 ]
"822
[s S10534 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10540 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S10543 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S10546 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S10549 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S10552 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S10554 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S10557 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S10560 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S10563 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S10566 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S10568 . 1 `S347 1 . 1 0 `S517 1 . 1 0 `S520 1 . 1 0 `S523 1 . 1 0 `S526 1 . 1 0 `S529 1 . 1 0 `S531 1 . 1 0 `S534 1 . 1 0 `S537 1 . 1 0 `S540 1 . 1 0 `S543 1 . 1 0 ]
"922
[s S10582 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10588 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S10591 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S10594 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S10597 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S10600 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S10602 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S10605 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S10608 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S10611 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S10614 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S10616 . 1 `S347 1 . 1 0 `S599 1 . 1 0 `S602 1 . 1 0 `S605 1 . 1 0 `S608 1 . 1 0 `S611 1 . 1 0 `S613 1 . 1 0 `S616 1 . 1 0 `S619 1 . 1 0 `S622 1 . 1 0 `S625 1 . 1 0 ]
"1022
[s S10630 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10636 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S10639 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S10642 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S10645 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S10648 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S10650 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S10653 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S10656 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S10659 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S10662 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S10664 . 1 `S347 1 . 1 0 `S681 1 . 1 0 `S684 1 . 1 0 `S687 1 . 1 0 `S690 1 . 1 0 `S693 1 . 1 0 `S695 1 . 1 0 `S698 1 . 1 0 `S701 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 ]
"1122
[s S10678 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10684 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S10687 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S10690 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S10693 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S10696 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S10698 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S10701 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S10704 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S10707 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S10710 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S10712 . 1 `S347 1 . 1 0 `S763 1 . 1 0 `S766 1 . 1 0 `S769 1 . 1 0 `S772 1 . 1 0 `S775 1 . 1 0 `S777 1 . 1 0 `S780 1 . 1 0 `S783 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 ]
"1222
[s S10726 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10732 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S10735 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S10738 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S10741 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S10744 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S10746 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S10749 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S10752 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S10755 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S10758 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S10760 . 1 `S347 1 . 1 0 `S845 1 . 1 0 `S848 1 . 1 0 `S851 1 . 1 0 `S854 1 . 1 0 `S857 1 . 1 0 `S859 1 . 1 0 `S862 1 . 1 0 `S865 1 . 1 0 `S868 1 . 1 0 `S871 1 . 1 0 ]
"1322
[s S10774 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10780 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S10783 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S10786 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S10789 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S10792 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S10794 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S10797 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S10800 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S10803 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S10806 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S10808 . 1 `S347 1 . 1 0 `S927 1 . 1 0 `S930 1 . 1 0 `S933 1 . 1 0 `S936 1 . 1 0 `S939 1 . 1 0 `S941 1 . 1 0 `S944 1 . 1 0 `S947 1 . 1 0 `S950 1 . 1 0 `S953 1 . 1 0 ]
"1422
[s S10822 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10828 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S10831 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S10834 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S10837 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S10840 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S10842 . 1 `S347 1 . 1 0 `S1009 1 . 1 0 `S1012 1 . 1 0 `S1015 1 . 1 0 `S1018 1 . 1 0 `S1021 1 . 1 0 ]
"1488
[s S10851 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10857 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S10860 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S10863 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S10866 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S10869 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S10871 . 1 `S347 1 . 1 0 `S1058 1 . 1 0 `S1061 1 . 1 0 `S1064 1 . 1 0 `S1067 1 . 1 0 `S1070 1 . 1 0 ]
"1554
[s S10880 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10886 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S10889 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S10892 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S10895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S10898 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S10900 . 1 `S347 1 . 1 0 `S1107 1 . 1 0 `S1110 1 . 1 0 `S1113 1 . 1 0 `S1116 1 . 1 0 `S1119 1 . 1 0 ]
"1620
[s S10909 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10915 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S10918 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S10921 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S10924 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S10927 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S10929 . 1 `S347 1 . 1 0 `S1156 1 . 1 0 `S1159 1 . 1 0 `S1162 1 . 1 0 `S1165 1 . 1 0 `S1168 1 . 1 0 ]
"1686
[s S10938 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10944 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S10947 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S10950 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S10953 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S10956 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S10958 . 1 `S347 1 . 1 0 `S1205 1 . 1 0 `S1208 1 . 1 0 `S1211 1 . 1 0 `S1214 1 . 1 0 `S1217 1 . 1 0 ]
"1752
[s S10967 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S10973 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S10976 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S10979 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S10982 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S10985 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S10987 . 1 `S347 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 `S1263 1 . 1 0 `S1266 1 . 1 0 ]
"1818
[s S10996 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11002 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S11005 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S11008 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S11011 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S11014 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S11016 . 1 `S347 1 . 1 0 `S1303 1 . 1 0 `S1306 1 . 1 0 `S1309 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"1884
[s S11025 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11031 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S11034 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S11037 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S11040 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S11043 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S11045 . 1 `S347 1 . 1 0 `S1352 1 . 1 0 `S1355 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 ]
"1950
[s S11054 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S11062 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S11070 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S11076 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S11079 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S11082 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S11085 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S11087 . 1 `S1395 1 . 1 0 `S1403 1 . 1 0 `S1411 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1426 1 . 1 0 ]
"2063
[s S11097 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S11106 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S11114 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S11117 . 1 `S1471 1 . 1 0 `S1480 1 . 1 0 `S1488 1 . 1 0 ]
"2141
[s S11123 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S11132 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S11139 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S11146 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S11149 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S11152 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S11155 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S11158 . 1 `S1517 1 . 1 0 `S1526 1 . 1 0 `S1533 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 ]
"2253
[s S11168 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S11177 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S11186 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S11189 . 1 `S1597 1 . 1 0 `S1606 1 . 1 0 `S1615 1 . 1 0 ]
"2338
[s S11195 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S11202 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S11206 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S11209 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S11212 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S11215 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S11218 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S11221 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S11224 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S11227 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S11230 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S11233 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S11236 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S11239 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S11242 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S11245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S11248 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S11250 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S11252 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S11255 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S11258 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S11261 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S11264 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S11267 . 1 `S1645 1 . 1 0 `S1652 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 `S1671 1 . 1 0 `S1674 1 . 1 0 `S1677 1 . 1 0 `S1680 1 . 1 0 `S1683 1 . 1 0 `S1686 1 . 1 0 `S1689 1 . 1 0 `S1692 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1700 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1711 1 . 1 0 `S1714 1 . 1 0 ]
"2530
[s S11293 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S11301 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S11303 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S11306 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S11309 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S11312 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S11315 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S11318 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S11321 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S11324 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S11327 . 1 `S1815 1 . 1 0 `S1823 1 . 1 0 `S1825 1 . 1 0 `S1828 1 . 1 0 `S1831 1 . 1 0 `S1834 1 . 1 0 `S1837 1 . 1 0 `S1840 1 . 1 0 `S1843 1 . 1 0 `S1846 1 . 1 0 ]
"2632
[s S11340 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S11349 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S11351 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S11354 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S11357 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S11360 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S11363 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S11366 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S11369 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S11372 . 1 `S1896 1 . 1 0 `S1905 1 . 1 0 `S1907 1 . 1 0 `S1910 1 . 1 0 `S1913 1 . 1 0 `S1916 1 . 1 0 `S1919 1 . 1 0 `S1922 1 . 1 0 `S1925 1 . 1 0 ]
"2731
[s S11384 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S11391 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S11393 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S11396 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S11399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S11402 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S11405 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S11408 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S11411 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S11414 . 1 `S1972 1 . 1 0 `S1979 1 . 1 0 `S1981 1 . 1 0 `S1984 1 . 1 0 `S1987 1 . 1 0 `S1990 1 . 1 0 `S1993 1 . 1 0 `S1996 1 . 1 0 `S1999 1 . 1 0 ]
"2819
[s S11426 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S11435 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S11437 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S11440 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S11443 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S11446 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S11449 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S11452 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S11455 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S11458 . 1 `S2044 1 . 1 0 `S2053 1 . 1 0 `S2055 1 . 1 0 `S2058 1 . 1 0 `S2061 1 . 1 0 `S2064 1 . 1 0 `S2067 1 . 1 0 `S2070 1 . 1 0 `S2073 1 . 1 0 ]
"2918
[s S11470 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S11474 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S11476 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S11479 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S11482 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S11485 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S11488 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S11491 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S11494 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S11497 . 1 `S2120 1 . 1 0 `S2124 1 . 1 0 `S2126 1 . 1 0 `S2129 1 . 1 0 `S2132 1 . 1 0 `S2135 1 . 1 0 `S2138 1 . 1 0 `S2141 1 . 1 0 `S2144 1 . 1 0 ]
"3002
[s S11510 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S11518 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S11526 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3026
[s S11530 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S11538 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S11546 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3141
[s S11552 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S11561 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S11570 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3167
[s S11574 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S11583 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S11592 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3296
[s S11598 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S11605 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S11612 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S11615 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3322
[s S11620 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S11627 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S11634 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S11637 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3421
[s S11644 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S11653 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S11662 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3447
[s S11666 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S11675 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S11684 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3576
[s S11690 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S11694 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S11698 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3592
[s S11702 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S11706 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S11710 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3646
[s S11715 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S11719 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S11725 . 1 `S2546 1 . 1 0 `S2550 1 . 1 0 ]
"3689
[s S11730 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S11739 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S11742 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S11745 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S11748 . 1 `S2571 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 ]
"3754
[s S11755 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S11764 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S11767 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S11770 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S11773 . 1 `S2614 1 . 1 0 `S2623 1 . 1 0 `S2626 1 . 1 0 `S2629 1 . 1 0 ]
"3819
[s S11780 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S11789 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S11792 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S11795 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S11798 . 1 `S2657 1 . 1 0 `S2666 1 . 1 0 `S2669 1 . 1 0 `S2672 1 . 1 0 ]
"3884
[s S11805 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S11814 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S11817 . 1 `S2700 1 . 1 0 `S2709 1 . 1 0 ]
"3935
[s S11822 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S11831 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S11834 . 1 `S2729 1 . 1 0 `S2738 1 . 1 0 ]
"3986
[s S11839 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S11848 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S11851 . 1 `S2758 1 . 1 0 `S2767 1 . 1 0 ]
"4037
[s S11856 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S11865 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S11868 . 1 `S2787 1 . 1 0 `S2796 1 . 1 0 ]
"4108
[s S11877 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11886 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S11889 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S11892 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4132
[s S11897 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11906 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S11909 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S11912 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4223
[s S11919 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11928 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S11931 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S11934 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S11937 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S11940 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S11943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S11946 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S11948 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S11951 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4270
[s S11962 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11971 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S11974 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S11977 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S11980 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S11983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S11986 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S11989 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S11991 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S11994 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4454
[s S12013 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S12016 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S12024 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S12030 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S12033 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S12036 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S12039 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S12042 . 1 `S3050 1 . 1 0 `S3053 1 . 1 0 `S3061 1 . 1 0 `S3067 1 . 1 0 `S3070 1 . 1 0 `S3073 1 . 1 0 `S3076 1 . 1 0 ]
"4563
[s S12055 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S12062 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S12066 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S12068 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S12071 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S12074 . 1 `S3121 1 . 1 0 `S3128 1 . 1 0 `S3132 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"4633
[s S12082 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S12088 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S12094 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S12097 . 1 `S3167 1 . 1 0 `S3173 1 . 1 0 `S3179 1 . 1 0 ]
"4699
[s S12104 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S12109 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S12117 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4720
[s S12121 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S12126 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S12134 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4814
[s S12140 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S12143 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S12151 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4833
[s S12155 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S12158 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S12166 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4913
[s S12172 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S12181 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S12186 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S12189 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S12192 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"4943
[s S12198 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S12207 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S12212 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S12215 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S12218 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"5041
[s S12225 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S12228 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S12235 . 1 `S3413 1 . 1 0 `S3416 1 . 1 0 ]
"5110
[s S12244 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S12248 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S12257 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5131
[s S12261 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S12265 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S12274 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5238
[s S12282 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S12287 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S12294 . 1 `S3506 1 . 1 0 `S3511 1 . 1 0 ]
"5289
[s S12299 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S12302 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S12309 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S12312 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S12315 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S12318 . 1 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3545 1 . 1 0 `S3548 1 . 1 0 `S3551 1 . 1 0 ]
"5356
[s S12326 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S12329 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S12333 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S12336 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S12343 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S12346 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S12349 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S12352 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S12355 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S12358 . 1 `S3581 1 . 1 0 `S3584 1 . 1 0 `S3581 1 . 1 0 `S3591 1 . 1 0 `S3598 1 . 1 0 `S3601 1 . 1 0 `S3604 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 ]
"5467
[s S12373 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S12382 . 1 `S3660 1 . 1 0 ]
"5511
[s S12386 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12392 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S12397 . 1 `S3682 1 . 1 0 `S3688 1 . 1 0 ]
"5561
[s S12402 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S12405 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S12408 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S12417 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S12420 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S12423 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S12428 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S12434 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S12439 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S12442 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S12445 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S12450 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S12455 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S12460 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S12463 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S12466 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S12469 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S12472 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S12475 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S12478 . 1 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3715 1 . 1 0 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3730 1 . 1 0 `S3735 1 . 1 0 `S3741 1 . 1 0 `S3746 1 . 1 0 `S3749 1 . 1 0 `S3752 1 . 1 0 `S3757 1 . 1 0 `S3762 1 . 1 0 `S3767 1 . 1 0 `S3770 1 . 1 0 `S3773 1 . 1 0 `S3776 1 . 1 0 `S3779 1 . 1 0 `S3782 1 . 1 0 ]
"5774
[s S12502 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S12506 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S12514 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S12520 . 1 `S3885 1 . 1 0 `S3889 1 . 1 0 `S3897 1 . 1 0 ]
"5861
[s S12529 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S12532 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S12540 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S12546 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S12549 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S12552 . 1 `S3930 1 . 1 0 `S3933 1 . 1 0 `S3941 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
"5956
[s S12563 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S12565 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S12568 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S12571 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S12574 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S12577 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S12586 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S12589 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S12597 . 1 `S3987 1 . 1 0 `S3989 1 . 1 0 `S3992 1 . 1 0 `S3995 1 . 1 0 `S3998 1 . 1 0 `S4001 1 . 1 0 `S4010 1 . 1 0 `S4013 1 . 1 0 ]
"6065
[s S12608 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S12610 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S12612 . 1 `S4066 1 . 1 0 `S4068 1 . 1 0 ]
"6092
[s S12618 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S12624 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S12629 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S12636 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S12643 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6127
[s S12649 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S12655 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S12660 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S12667 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S12674 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6278
[s S12681 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S12687 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S12695 . 1 `S4193 1 . 1 0 `S4199 1 . 1 0 ]
"6337
[s S12700 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S12707 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S12711 . 1 `S4226 1 . 1 0 `S4233 1 . 1 0 ]
"6405
[s S12719 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S12725 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S12727 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S12730 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S12733 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S12736 . 1 `S4256 1 . 1 0 `S4262 1 . 1 0 `S4264 1 . 1 0 `S4267 1 . 1 0 `S4270 1 . 1 0 ]
"6620
[s S12770 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S12779 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S12788 . 1 `S4324 1 . 1 0 `S4333 1 . 1 0 ]
"6686
[s S12793 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S12796 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S12805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S12810 . 1 `S4365 1 . 1 0 `S4368 1 . 1 0 `S4377 1 . 1 0 ]
"6743
[s S12816 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S12825 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S12834 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S12843 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S12852 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S12856 . 1 `S4405 1 . 1 0 `S4414 1 . 1 0 `S4423 1 . 1 0 `S4432 1 . 1 0 `S4441 1 . 1 0 ]
"6923
[s S12877 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S12882 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S12888 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S12891 . 1 `S4506 1 . 1 0 `S4511 1 . 1 0 `S4517 1 . 1 0 ]
"8566
[s S13682 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S13685 capstatus 1 `S5325 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"120 /opt/microchip/xc8/v1.01/include/plib/capture.h
[s S13689 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S13695 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"126 /opt/microchip/xc8/v1.01/include/stdlib.h
[e E5 _BOOL `uc
FALSE 0
TRUE 1
]
"1044 usb_device.h
[u S13706 . 3 `*.Muc 1 bRam 3 0 `*.MCuc 1 bRom 3 0 `*.Mus 1 wRam 3 0 `*.MCus 1 wRom 3 0 ]
[s S13711 . 1 `uc 1 ctrl_trf_mem 1 0 :1:0 
`uc 1 reserved 1 0 :5:1 
`uc 1 includeZero 1 0 :1:6 
`uc 1 busy 1 0 :1:7 
]
[u S13716 . 1 `S5365 1 bits 1 0 `uc 1 Val 1 0 ]
[s S13719 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S13722 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S13739 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5373 1 byte 2 0 `S5376 1 bits 2 0 ]
[s S13744 . 6 `S5360 1 pSrc 3 0 `S5370 1 info 1 3 `S5393 1 wCount 2 4 ]
"1982
[e E5551 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"1984
[u S13761 . 3 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 ]
[s S13764 . 1 `uc 1 reserved 1 0 :7:0 
`uc 1 busy 1 0 :1:7 
]
[u S13767 . 1 `S5418 1 bits 1 0 `uc 1 Val 1 0 ]
"1970
[v usb_device@F5690 `(v  1 t 0 ]
[s S13771 . 8 `S5415 1 pDst 3 0 `S5421 1 info 1 3 `S5393 1 wCount 2 4 `*.M(v 1 pFunc 2 6 ]
"594 usb_hal_pic18.h
[s S13777 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
[s S13786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S13793 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S13797 _BD_STAT 1 `uc 1 Val 1 0 `S5431 1 . 1 0 `S5440 1 . 1 0 `S5447 1 . 1 0 ]
[s S13802 . 4 `S5451 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S13807 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`us 1 ADR 2 2 ]
[u S13811 __BDT 4 `S5456 1 . 4 0 `S5461 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
"598
[s S13818 . 1 `uc 1 filler1 1 0 :1:0 
`uc 1 ping_pong 1 0 :1:1 
`uc 1 direction 1 0 :1:2 
`uc 1 endpoint_number 1 0 :4:3 
]
[u S13823 __USTAT 1 `S13818 1 . 1 0 `uc 1 Val 1 0 ]
[s S13826 . 1 `uc 1 ping_pong_state 1 0 :1:0 
`uc 1 transfer_terminated 1 0 :1:1 
]
[u S13829 . 1 `S13826 1 bits 1 0 `uc 1 Val 1 0 ]
[s S13832 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `us 1 wValue 2 2 `us 1 wIndex 2 4 `us 1 wLength 2 6 ]
[s S13838 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5393 1 W_Value 2 2 `S5393 1 W_Index 2 4 `S5393 1 W_Length 2 6 ]
[s S13844 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13855 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S13859 . 1 `uc 1 bmRequestType 1 0 `S5884 1 . 1 0 ]
[s S13862 . 1 `S5888 1 requestInfo 1 0 ]
[s S13864 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `us 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13872 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
[u S13881 . 1 `uc 1 Val 1 0 `S5901 1 bits 1 0 ]
[s S13884 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5910 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13893 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13902 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13911 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S13920 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S13931 . 8 `S5861 1 . 8 0 `S5867 1 . 8 0 `S5873 1 . 8 0 `S5891 1 . 1 0 `S5893 1 . 8 0 `S5913 1 . 8 0 `S5922 1 . 8 0 `S5931 1 . 8 0 `S5940 1 . 8 0 `S5949 1 . 8 0 ]
[s S13942 _USB_DEVICE_DESCRIPTOR 18 `uc 1 bLength 1 0 `uc 1 bDescriptorType 1 1 `us 1 bcdUSB 2 2 `uc 1 bDeviceClass 1 4 `uc 1 bDeviceSubClass 1 5 `uc 1 bDeviceProtocol 1 6 `uc 1 bMaxPacketSize0 1 7 `us 1 idVendor 2 8 `us 1 idProduct 2 10 `us 1 bcdDevice 2 12 `uc 1 iManufacturer 1 14 `uc 1 iProduct 1 15 `uc 1 iSerialNumber 1 16 `uc 1 bNumConfigurations 1 17 ]
"361 usb_device.c
[v F5788 `*.MCuc  1 t 3 ]
"364
[v F5791 `*.MCuc  1 t 3 ]
"377
[e E5323 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
"732 usb_device.h
[e E5560 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"2077 usb_device.c
[v F5887 `*.M(v  1 t 2 ]
"2209
[v F5899 `*.MCuc  1 t 3 ]
"2324
[v F5910 `*.Muc  1 t 3 ]
"2798
[v F5935 `*.M(v  1 t 2 ]
"2847
[v usb_device@F5938 `*.Muc  1 t 3 ]
"2860
[v F5941 `*.Muc  1 t 3 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[s S14663 . 1 `uc 1 DATA 1 0 :8:0 
]
[u S14665 . 1 `S23 1 . 1 0 ]
"60
[s S14669 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
[s S14674 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S14682 . 1 `S31 1 . 1 0 `S36 1 . 1 0 ]
"115
[s S14687 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
[s S14693 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S14698 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S14701 . 1 `S62 1 . 1 0 `S68 1 . 1 0 `S73 1 . 1 0 ]
"169
[s S14707 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
[u S14710 . 1 `S96 1 . 1 0 ]
"195
[s S14715 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S14717 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S14726 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S14728 . 1 `S107 1 . 1 0 `S109 1 . 1 0 `S118 1 . 1 0 ]
"251
[s S14734 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S14736 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S14740 . 1 `S139 1 . 1 0 `S141 1 . 1 0 ]
"281
[s S14745 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S14753 . 1 `S156 1 . 1 0 ]
"321
[s S14757 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S14765 . 1 `S176 1 . 1 0 ]
"361
[s S14769 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S14777 . 1 `S196 1 . 1 0 ]
"398
[s S14781 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S14789 . 1 `S216 1 . 1 0 ]
"435
[s S14793 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S14798 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S14804 . 1 `S236 1 . 1 0 `S241 1 . 1 0 ]
"479
[s S14809 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S14817 . 1 `S263 1 . 1 0 ]
"516
[s S14821 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S14823 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S14831 . 1 `S283 1 . 1 0 `S285 1 . 1 0 ]
"562
[s S14836 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S14844 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S14847 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S14849 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S14852 . 1 `S308 1 . 1 0 `S316 1 . 1 0 `S319 1 . 1 0 `S321 1 . 1 0 ]
"622
[s S14859 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S14865 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S14868 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S14871 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S14874 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S14877 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S14879 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S14882 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S14885 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S14888 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S14891 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S14893 . 1 `S347 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 `S365 1 . 1 0 `S367 1 . 1 0 `S370 1 . 1 0 `S373 1 . 1 0 `S376 1 . 1 0 `S379 1 . 1 0 ]
"722
[s S14907 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S14913 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S14916 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S14919 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S14922 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S14925 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S14927 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S14930 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S14933 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S14936 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S14939 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S14941 . 1 `S347 1 . 1 0 `S435 1 . 1 0 `S438 1 . 1 0 `S441 1 . 1 0 `S444 1 . 1 0 `S447 1 . 1 0 `S449 1 . 1 0 `S452 1 . 1 0 `S455 1 . 1 0 `S458 1 . 1 0 `S461 1 . 1 0 ]
"822
[s S14955 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S14961 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S14964 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S14967 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S14970 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S14973 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S14975 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S14978 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S14981 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S14984 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S14987 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S14989 . 1 `S347 1 . 1 0 `S517 1 . 1 0 `S520 1 . 1 0 `S523 1 . 1 0 `S526 1 . 1 0 `S529 1 . 1 0 `S531 1 . 1 0 `S534 1 . 1 0 `S537 1 . 1 0 `S540 1 . 1 0 `S543 1 . 1 0 ]
"922
[s S15003 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15009 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S15012 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S15015 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S15018 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S15021 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S15023 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S15026 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S15029 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S15032 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S15035 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S15037 . 1 `S347 1 . 1 0 `S599 1 . 1 0 `S602 1 . 1 0 `S605 1 . 1 0 `S608 1 . 1 0 `S611 1 . 1 0 `S613 1 . 1 0 `S616 1 . 1 0 `S619 1 . 1 0 `S622 1 . 1 0 `S625 1 . 1 0 ]
"1022
[s S15051 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15057 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S15060 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S15063 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S15066 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S15069 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S15071 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S15074 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S15077 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S15080 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S15083 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S15085 . 1 `S347 1 . 1 0 `S681 1 . 1 0 `S684 1 . 1 0 `S687 1 . 1 0 `S690 1 . 1 0 `S693 1 . 1 0 `S695 1 . 1 0 `S698 1 . 1 0 `S701 1 . 1 0 `S704 1 . 1 0 `S707 1 . 1 0 ]
"1122
[s S15099 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15105 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S15108 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S15111 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S15114 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S15117 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S15119 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S15122 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S15125 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S15128 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S15131 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S15133 . 1 `S347 1 . 1 0 `S763 1 . 1 0 `S766 1 . 1 0 `S769 1 . 1 0 `S772 1 . 1 0 `S775 1 . 1 0 `S777 1 . 1 0 `S780 1 . 1 0 `S783 1 . 1 0 `S786 1 . 1 0 `S789 1 . 1 0 ]
"1222
[s S15147 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15153 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S15156 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S15159 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S15162 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S15165 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S15167 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S15170 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S15173 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S15176 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S15179 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S15181 . 1 `S347 1 . 1 0 `S845 1 . 1 0 `S848 1 . 1 0 `S851 1 . 1 0 `S854 1 . 1 0 `S857 1 . 1 0 `S859 1 . 1 0 `S862 1 . 1 0 `S865 1 . 1 0 `S868 1 . 1 0 `S871 1 . 1 0 ]
"1322
[s S15195 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15201 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S15204 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S15207 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S15210 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S15213 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S15215 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S15218 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S15221 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S15224 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S15227 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S15229 . 1 `S347 1 . 1 0 `S927 1 . 1 0 `S930 1 . 1 0 `S933 1 . 1 0 `S936 1 . 1 0 `S939 1 . 1 0 `S941 1 . 1 0 `S944 1 . 1 0 `S947 1 . 1 0 `S950 1 . 1 0 `S953 1 . 1 0 ]
"1422
[s S15243 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15249 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S15252 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S15255 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S15258 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S15261 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S15263 . 1 `S347 1 . 1 0 `S1009 1 . 1 0 `S1012 1 . 1 0 `S1015 1 . 1 0 `S1018 1 . 1 0 `S1021 1 . 1 0 ]
"1488
[s S15272 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15278 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S15281 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S15284 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S15287 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S15290 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S15292 . 1 `S347 1 . 1 0 `S1058 1 . 1 0 `S1061 1 . 1 0 `S1064 1 . 1 0 `S1067 1 . 1 0 `S1070 1 . 1 0 ]
"1554
[s S15301 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15307 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S15310 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S15313 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S15316 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S15319 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S15321 . 1 `S347 1 . 1 0 `S1107 1 . 1 0 `S1110 1 . 1 0 `S1113 1 . 1 0 `S1116 1 . 1 0 `S1119 1 . 1 0 ]
"1620
[s S15330 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15336 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S15339 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S15342 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S15345 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S15348 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S15350 . 1 `S347 1 . 1 0 `S1156 1 . 1 0 `S1159 1 . 1 0 `S1162 1 . 1 0 `S1165 1 . 1 0 `S1168 1 . 1 0 ]
"1686
[s S15359 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15365 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S15368 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S15371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S15374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S15377 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S15379 . 1 `S347 1 . 1 0 `S1205 1 . 1 0 `S1208 1 . 1 0 `S1211 1 . 1 0 `S1214 1 . 1 0 `S1217 1 . 1 0 ]
"1752
[s S15388 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15394 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S15397 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S15400 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S15403 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S15406 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S15408 . 1 `S347 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 `S1263 1 . 1 0 `S1266 1 . 1 0 ]
"1818
[s S15417 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15423 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S15426 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S15429 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S15432 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S15435 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S15437 . 1 `S347 1 . 1 0 `S1303 1 . 1 0 `S1306 1 . 1 0 `S1309 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"1884
[s S15446 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S15452 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S15455 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S15458 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S15461 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S15464 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S15466 . 1 `S347 1 . 1 0 `S1352 1 . 1 0 `S1355 1 . 1 0 `S1358 1 . 1 0 `S1361 1 . 1 0 `S1364 1 . 1 0 ]
"1950
[s S15475 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S15483 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S15491 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S15497 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S15500 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S15503 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S15506 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S15508 . 1 `S1395 1 . 1 0 `S1403 1 . 1 0 `S1411 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1426 1 . 1 0 ]
"2063
[s S15518 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S15527 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S15535 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S15538 . 1 `S1471 1 . 1 0 `S1480 1 . 1 0 `S1488 1 . 1 0 ]
"2141
[s S15544 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S15553 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S15560 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S15567 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S15570 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S15573 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S15576 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S15579 . 1 `S1517 1 . 1 0 `S1526 1 . 1 0 `S1533 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 ]
"2253
[s S15589 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[s S15598 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S15607 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S15610 . 1 `S1597 1 . 1 0 `S1606 1 . 1 0 `S1615 1 . 1 0 ]
"2338
[s S15616 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
[s S15623 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S15627 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S15630 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S15633 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S15636 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S15639 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S15642 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S15645 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S15648 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S15651 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S15654 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S15657 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S15660 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S15663 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S15666 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S15669 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S15671 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S15673 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S15676 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S15679 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S15682 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S15685 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S15688 . 1 `S1645 1 . 1 0 `S1652 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 `S1671 1 . 1 0 `S1674 1 . 1 0 `S1677 1 . 1 0 `S1680 1 . 1 0 `S1683 1 . 1 0 `S1686 1 . 1 0 `S1689 1 . 1 0 `S1692 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1700 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1711 1 . 1 0 `S1714 1 . 1 0 ]
"2530
[s S15714 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S15722 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S15724 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S15727 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S15730 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S15733 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S15736 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S15739 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S15742 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S15745 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S15748 . 1 `S1815 1 . 1 0 `S1823 1 . 1 0 `S1825 1 . 1 0 `S1828 1 . 1 0 `S1831 1 . 1 0 `S1834 1 . 1 0 `S1837 1 . 1 0 `S1840 1 . 1 0 `S1843 1 . 1 0 `S1846 1 . 1 0 ]
"2632
[s S15761 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S15770 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S15772 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S15775 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S15778 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S15781 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S15784 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S15787 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S15790 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S15793 . 1 `S1896 1 . 1 0 `S1905 1 . 1 0 `S1907 1 . 1 0 `S1910 1 . 1 0 `S1913 1 . 1 0 `S1916 1 . 1 0 `S1919 1 . 1 0 `S1922 1 . 1 0 `S1925 1 . 1 0 ]
"2731
[s S15805 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S15812 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S15814 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S15817 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S15820 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S15823 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S15826 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S15829 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S15832 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S15835 . 1 `S1972 1 . 1 0 `S1979 1 . 1 0 `S1981 1 . 1 0 `S1984 1 . 1 0 `S1987 1 . 1 0 `S1990 1 . 1 0 `S1993 1 . 1 0 `S1996 1 . 1 0 `S1999 1 . 1 0 ]
"2819
[s S15847 . 1 `uc 1 LATD0 1 0 :1:0 
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
[s S15856 . 1 `uc 1 LD0 1 0 :1:0 
]
[s S15858 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LD1 1 0 :1:1 
]
[s S15861 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LD2 1 0 :1:2 
]
[s S15864 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LD3 1 0 :1:3 
]
[s S15867 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LD4 1 0 :1:4 
]
[s S15870 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LD5 1 0 :1:5 
]
[s S15873 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LD6 1 0 :1:6 
]
[s S15876 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LD7 1 0 :1:7 
]
[u S15879 . 1 `S2044 1 . 1 0 `S2053 1 . 1 0 `S2055 1 . 1 0 `S2058 1 . 1 0 `S2061 1 . 1 0 `S2064 1 . 1 0 `S2067 1 . 1 0 `S2070 1 . 1 0 `S2073 1 . 1 0 ]
"2918
[s S15891 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
[s S15895 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S15897 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S15900 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S15903 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S15906 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S15909 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S15912 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S15915 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S15918 . 1 `S2120 1 . 1 0 `S2124 1 . 1 0 `S2126 1 . 1 0 `S2129 1 . 1 0 `S2132 1 . 1 0 `S2135 1 . 1 0 `S2138 1 . 1 0 `S2141 1 . 1 0 `S2144 1 . 1 0 ]
"3002
[s S15931 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S15939 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S15947 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3026
[s S15951 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S15959 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S15967 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
"3141
[s S15973 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S15982 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S15991 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3167
[s S15995 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S16004 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S16013 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
"3296
[s S16019 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S16026 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S16033 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S16036 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3322
[s S16041 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S16048 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S16055 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S16058 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
"3421
[s S16065 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S16074 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S16083 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3447
[s S16087 . 1 `uc 1 TRISD0 1 0 :1:0 
`uc 1 TRISD1 1 0 :1:1 
`uc 1 TRISD2 1 0 :1:2 
`uc 1 TRISD3 1 0 :1:3 
`uc 1 TRISD4 1 0 :1:4 
`uc 1 TRISD5 1 0 :1:5 
`uc 1 TRISD6 1 0 :1:6 
`uc 1 TRISD7 1 0 :1:7 
]
[s S16096 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
[u S16105 . 1 `S2423 1 . 1 0 `S1597 1 . 1 0 ]
"3576
[s S16111 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S16115 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S16119 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3592
[s S16123 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
[s S16127 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S16131 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
"3646
[s S16136 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S16140 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S16146 . 1 `S2546 1 . 1 0 `S2550 1 . 1 0 ]
"3689
[s S16151 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
[s S16160 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S16163 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S16166 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S16169 . 1 `S2571 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 ]
"3754
[s S16176 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 SPPIF 1 0 :1:7 
]
[s S16185 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[s S16188 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S16191 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S16194 . 1 `S2614 1 . 1 0 `S2623 1 . 1 0 `S2626 1 . 1 0 `S2629 1 . 1 0 ]
"3819
[s S16201 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
`uc 1 SPPIP 1 0 :1:7 
]
[s S16210 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIP 1 0 :1:7 
]
[s S16213 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S16216 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S16219 . 1 `S2657 1 . 1 0 `S2666 1 . 1 0 `S2669 1 . 1 0 `S2672 1 . 1 0 ]
"3884
[s S16226 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S16235 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S16238 . 1 `S2700 1 . 1 0 `S2709 1 . 1 0 ]
"3935
[s S16243 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S16252 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S16255 . 1 `S2729 1 . 1 0 `S2738 1 . 1 0 ]
"3986
[s S16260 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S16269 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S16272 . 1 `S2758 1 . 1 0 `S2767 1 . 1 0 ]
"4037
[s S16277 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S16286 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S16289 . 1 `S2787 1 . 1 0 `S2796 1 . 1 0 ]
"4108
[s S16298 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S16307 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S16310 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S16313 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4132
[s S16318 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S16327 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S16330 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S16333 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
"4223
[s S16340 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S16349 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S16352 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S16355 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S16358 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S16361 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S16364 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S16367 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S16369 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S16372 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4270
[s S16383 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S16392 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S16395 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S16398 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S16401 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S16404 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S16407 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S16410 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S16412 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S16415 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
"4454
[s S16434 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S16437 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S16445 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S16451 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S16454 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S16457 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S16460 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S16463 . 1 `S3050 1 . 1 0 `S3053 1 . 1 0 `S3061 1 . 1 0 `S3067 1 . 1 0 `S3070 1 . 1 0 `S3073 1 . 1 0 `S3076 1 . 1 0 ]
"4563
[s S16476 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S16483 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S16487 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S16489 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S16492 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S16495 . 1 `S3121 1 . 1 0 `S3128 1 . 1 0 `S3132 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
"4633
[s S16503 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S16509 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S16515 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S16518 . 1 `S3167 1 . 1 0 `S3173 1 . 1 0 `S3179 1 . 1 0 ]
"4699
[s S16525 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S16530 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S16538 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4720
[s S16542 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S16547 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S16555 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
"4814
[s S16561 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S16564 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S16572 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4833
[s S16576 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[s S16579 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S16587 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
"4913
[s S16593 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16602 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S16607 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S16610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S16613 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"4943
[s S16619 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S16628 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S16633 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S16636 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S16639 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
"5041
[s S16646 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S16649 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S16656 . 1 `S3413 1 . 1 0 `S3416 1 . 1 0 ]
"5110
[s S16665 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S16669 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S16678 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5131
[s S16682 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S16686 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S16695 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
"5238
[s S16703 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S16708 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S16715 . 1 `S3506 1 . 1 0 `S3511 1 . 1 0 ]
"5289
[s S16720 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S16723 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S16730 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S16733 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S16736 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S16739 . 1 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3545 1 . 1 0 `S3548 1 . 1 0 `S3551 1 . 1 0 ]
"5356
[s S16747 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S16750 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S16754 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S16757 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S16764 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S16767 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S16770 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S16773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S16776 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S16779 . 1 `S3581 1 . 1 0 `S3584 1 . 1 0 `S3581 1 . 1 0 `S3591 1 . 1 0 `S3598 1 . 1 0 `S3601 1 . 1 0 `S3604 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 ]
"5467
[s S16794 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S16803 . 1 `S3660 1 . 1 0 ]
"5511
[s S16807 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S16813 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S16818 . 1 `S3682 1 . 1 0 `S3688 1 . 1 0 ]
"5561
[s S16823 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S16826 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S16829 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S16838 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S16841 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S16844 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S16849 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S16855 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S16860 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S16863 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S16866 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S16871 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S16876 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S16881 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S16884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S16887 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S16890 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S16893 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S16896 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S16899 . 1 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3715 1 . 1 0 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3730 1 . 1 0 `S3735 1 . 1 0 `S3741 1 . 1 0 `S3746 1 . 1 0 `S3749 1 . 1 0 `S3752 1 . 1 0 `S3757 1 . 1 0 `S3762 1 . 1 0 `S3767 1 . 1 0 `S3770 1 . 1 0 `S3773 1 . 1 0 `S3776 1 . 1 0 `S3779 1 . 1 0 `S3782 1 . 1 0 ]
"5774
[s S16923 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S16927 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S16935 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S16941 . 1 `S3885 1 . 1 0 `S3889 1 . 1 0 `S3897 1 . 1 0 ]
"5861
[s S16950 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S16953 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S16961 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S16967 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S16970 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S16973 . 1 `S3930 1 . 1 0 `S3933 1 . 1 0 `S3941 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
"5956
[s S16984 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S16986 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S16989 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S16992 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S16995 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S16998 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S17007 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S17010 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S17018 . 1 `S3987 1 . 1 0 `S3989 1 . 1 0 `S3992 1 . 1 0 `S3995 1 . 1 0 `S3998 1 . 1 0 `S4001 1 . 1 0 `S4010 1 . 1 0 `S4013 1 . 1 0 ]
"6065
[s S17029 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S17031 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S17033 . 1 `S4066 1 . 1 0 `S4068 1 . 1 0 ]
"6092
[s S17039 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S17045 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S17050 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S17057 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S17064 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6127
[s S17070 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S17076 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S17081 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S17088 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S17095 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
"6278
[s S17102 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S17108 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S17116 . 1 `S4193 1 . 1 0 `S4199 1 . 1 0 ]
"6337
[s S17121 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S17128 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S17132 . 1 `S4226 1 . 1 0 `S4233 1 . 1 0 ]
"6405
[s S17140 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S17146 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S17148 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S17151 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S17154 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S17157 . 1 `S4256 1 . 1 0 `S4262 1 . 1 0 `S4264 1 . 1 0 `S4267 1 . 1 0 `S4270 1 . 1 0 ]
"6620
[s S17191 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S17200 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S17209 . 1 `S4324 1 . 1 0 `S4333 1 . 1 0 ]
"6686
[s S17214 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S17217 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S17226 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S17231 . 1 `S4365 1 . 1 0 `S4368 1 . 1 0 `S4377 1 . 1 0 ]
"6743
[s S17237 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S17246 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S17255 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S17264 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S17273 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S17277 . 1 `S4405 1 . 1 0 `S4414 1 . 1 0 `S4423 1 . 1 0 `S4432 1 . 1 0 `S4441 1 . 1 0 ]
"6923
[s S17298 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S17303 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S17309 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S17312 . 1 `S4506 1 . 1 0 `S4511 1 . 1 0 `S4517 1 . 1 0 ]
"8566
[s S18103 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S18106 capstatus 1 `S5325 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"120 /opt/microchip/xc8/v1.01/include/plib/capture.h
[s S18110 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S18116 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"126 /opt/microchip/xc8/v1.01/include/stdlib.h
[e E5 _BOOL `uc
FALSE 0
TRUE 1
]
"1044 usb_device.h
[u S18127 . 3 `*.Muc 1 bRam 3 0 `*.MCuc 1 bRom 3 0 `*.Mus 1 wRam 3 0 `*.MCus 1 wRom 3 0 ]
[s S18132 . 1 `uc 1 ctrl_trf_mem 1 0 :1:0 
`uc 1 reserved 1 0 :5:1 
`uc 1 includeZero 1 0 :1:6 
`uc 1 busy 1 0 :1:7 
]
[u S18137 . 1 `S5365 1 bits 1 0 `uc 1 Val 1 0 ]
[s S18140 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S18143 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S18160 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5373 1 byte 2 0 `S5376 1 bits 2 0 ]
[s S18165 . 6 `S5360 1 pSrc 3 0 `S5370 1 info 1 3 `S5393 1 wCount 2 4 ]
"1982
[e E5551 . `uc
DETACHED_STATE 0
ATTACHED_STATE 1
POWERED_STATE 2
DEFAULT_STATE 4
ADR_PENDING_STATE 8
ADDRESS_STATE 16
CONFIGURED_STATE 32
]
"1984
[u S18182 . 3 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 ]
[s S18185 . 1 `uc 1 reserved 1 0 :7:0 
`uc 1 busy 1 0 :1:7 
]
[u S18188 . 1 `S5418 1 bits 1 0 `uc 1 Val 1 0 ]
"1970
[v usb_device@F5690 `(v  1 t 0 ]
[s S18192 . 8 `S5415 1 pDst 3 0 `S5421 1 info 1 3 `S5393 1 wCount 2 4 `*.M(v 1 pFunc 2 6 ]
"594 usb_hal_pic18.h
[s S18198 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
[s S18207 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S18214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S18218 _BD_STAT 1 `uc 1 Val 1 0 `S5431 1 . 1 0 `S5440 1 . 1 0 `S5447 1 . 1 0 ]
[s S18223 . 4 `S5451 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S18228 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`us 1 ADR 2 2 ]
[u S18232 __BDT 4 `S5456 1 . 4 0 `S5461 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
"1028 usb_function_cdc.h
[s S18242 . 2 `uc 1 bLow 1 0 `uc 1 bHigh 1 1 ]
[u S18245 _POINTER 3 `S5475 1 . 2 0 `us 1 _word 2 0 `*.Muc 1 bRam 3 0 `*.Mus 1 wRam 3 0 `*.MCuc 1 bRom 3 0 `*.MCus 1 wRom 3 0 ]
"1031
[s S18255 . 7 `[7]uc 1 _byte 7 0 ]
[s S18257 . 4 `us 1 LW 2 0 `us 1 HW 2 2 ]
[s S18260 . 4 `uc 1 LB 1 0 `uc 1 HB 1 1 `uc 1 UB 1 2 `uc 1 MB 1 3 ]
[s S18265 . 4 `S5393 1 low 2 0 `S5393 1 high 2 2 ]
[s S18268 . 4 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
`uc 1 b16 1 2 :1:0 
`uc 1 b17 1 2 :1:1 
`uc 1 b18 1 2 :1:2 
`uc 1 b19 1 2 :1:3 
`uc 1 b20 1 2 :1:4 
`uc 1 b21 1 2 :1:5 
`uc 1 b22 1 2 :1:6 
`uc 1 b23 1 2 :1:7 
`uc 1 b24 1 3 :1:0 
`uc 1 b25 1 3 :1:1 
`uc 1 b26 1 3 :1:2 
`uc 1 b27 1 3 :1:3 
`uc 1 b28 1 3 :1:4 
`uc 1 b29 1 3 :1:5 
`uc 1 b30 1 3 :1:6 
`uc 1 b31 1 3 :1:7 
]
[u S18301 . 4 `ul 1 Val 4 0 `[2]us 1 w 4 0 `[4]uc 1 v 4 0 `S5498 1 word 4 0 `S5501 1 byte 4 0 `S5506 1 wordUnion 4 0 `S5509 1 bits 4 0 ]
[s S18309 . 7 `S5542 1 dwDTERate 4 0 `uc 1 bCharFormat 1 4 `uc 1 bParityType 1 5 `uc 1 bDataBits 1 6 ]
[u S18314 _LINE_CODING 7 `S5496 1 . 7 0 `S5550 1 . 7 0 ]
[u S18317 _CDC_NOTICE 10 `S5555 1 GetLineCoding 7 0 `S5555 1 SetLineCoding 7 0 `[10]uc 1 packet 10 0 ]
"1035
[s S18323 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `us 1 wValue 2 2 `us 1 wIndex 2 4 `us 1 wLength 2 6 ]
[s S18329 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5393 1 W_Value 2 2 `S5393 1 W_Index 2 4 `S5393 1 W_Length 2 6 ]
[s S18335 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18346 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S18350 . 1 `uc 1 bmRequestType 1 0 `S5884 1 . 1 0 ]
[s S18353 . 1 `S5888 1 requestInfo 1 0 ]
[s S18355 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `us 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18363 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
[u S18372 . 1 `uc 1 Val 1 0 `S5901 1 bits 1 0 ]
[s S18375 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5910 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18384 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18393 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18402 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S18411 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S18422 . 8 `S5861 1 . 8 0 `S5867 1 . 8 0 `S5873 1 . 8 0 `S5891 1 . 1 0 `S5893 1 . 8 0 `S5913 1 . 8 0 `S5922 1 . 8 0 `S5931 1 . 8 0 `S5940 1 . 8 0 `S5949 1 . 8 0 ]
"1040
[s S18436 . 1 `uc 1 DTE_PRESENT 1 0 :1:0 
`uc 1 CARRIER_CONTROL 1 0 :1:1 
]
[u S18439 _CONTROL_SIGNAL_BITMAP 1 `uc 1 _byte 1 0 `S18436 1 . 1 0 ]
"502 usb_device.h
[e E5323 . `ui
EVENT_NONE 0
EVENT_DEVICE_STACK_BASE 1
EVENT_HOST_STACK_BASE 100
EVENT_HUB_ATTACH 101
EVENT_STALL 102
EVENT_VBUS_SES_REQUEST 103
EVENT_VBUS_OVERCURRENT 104
EVENT_VBUS_REQUEST_POWER 105
EVENT_VBUS_RELEASE_POWER 106
EVENT_VBUS_POWER_AVAILABLE 107
EVENT_UNSUPPORTED_DEVICE 108
EVENT_CANNOT_ENUMERATE 109
EVENT_CLIENT_INIT_ERROR 110
EVENT_OUT_OF_MEMORY 111
EVENT_UNSPECIFIED_ERROR 112
EVENT_DETACH 113
EVENT_TRANSFER 114
EVENT_SOF 115
EVENT_RESUME 116
EVENT_SUSPEND 117
EVENT_RESET 118
EVENT_DATA_ISOC_READ 119
EVENT_DATA_ISOC_WRITE 120
EVENT_OVERRIDE_CLIENT_DRIVER_SELECTION 121
EVENT_1MS 122
EVENT_GENERIC_BASE 400
EVENT_MSD_BASE 500
EVENT_HID_BASE 600
EVENT_PRINTER_BASE 700
EVENT_CDC_BASE 800
EVENT_CHARGER_BASE 900
EVENT_AUDIO_BASE 1000
EVENT_USER_BASE 10000
EVENT_BUS_ERROR 32767
]
[e E5560 . `uc
EVENT_CONFIGURED 1
EVENT_SET_DESCRIPTOR 2
EVENT_EP0_REQUEST 3
EVENT_ATTACH 4
EVENT_TRANSFER_TERMINATED 5
]
"293 usb_function_cdc.c
[v F5877 `*.Muc  1 t 3 ]
"300
[v F5879 `*.Muc  1 t 3 ]
"308
[v F5881 `*.Muc  1 t 3 ]
"309
[v F5883 `*.M(v  1 t 2 ]
"314
[v F5884 `*.Muc  1 t 3 ]
"1054
[s S18773 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S18776 capstatus 1 `S5325 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"10 plib/CCP/cap18def.c
[s S18780 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S18786 USART 1 `uc 1 val 1 0 `S5336 1 . 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 /opt/microchip/xc8/v1.01/sources/abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 /opt/microchip/xc8/v1.01/sources/abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/almod.c
[v ___almod `(l  1 e 4 0 ]
"37 /opt/microchip/xc8/v1.01/sources/altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 /opt/microchip/xc8/v1.01/sources/altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 /opt/microchip/xc8/v1.01/sources/awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 /opt/microchip/xc8/v1.01/sources/awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 /opt/microchip/xc8/v1.01/sources/double.c
[v ___flpack `(d  1 e 3 0 ]
"89 /opt/microchip/xc8/v1.01/sources/fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/flge.c
[v ___flge `(b  1 e 0 0 ]
"51 /opt/microchip/xc8/v1.01/sources/flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 /opt/microchip/xc8/v1.01/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 /opt/microchip/xc8/v1.01/sources/fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 /opt/microchip/xc8/v1.01/sources/ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 /opt/microchip/xc8/v1.01/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 /opt/microchip/xc8/v1.01/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 /opt/microchip/xc8/v1.01/sources/lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/memset.c
[v _memset `(*.Mv  1 e 1 0 ]
"3 /opt/microchip/xc8/v1.01/sources/tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"122 main.c
[v _MainISR `(v  1 e 0 0 ]
"169
[v _main `(v  1 e 0 0 ]
"208
[v _InitializeSystem `(v  1 e 0 0 ]
"232
[v _ADCInit `(v  1 e 0 0 ]
"240
[v _EI0Init `(v  1 e 0 0 ]
"250
[v _T0Init `(v  1 e 0 0 ]
"268
[v _T1Init `(v  1 e 0 0 ]
"287
[v _UserInit `(v  1 e 0 0 ]
"318
[v _ProcessIO `(v  1 e 0 0 ]
"410
[v _USBCBSuspend `(v  1 e 0 0 ]
"455
[v _USBCBWakeFromSuspend `(v  1 e 0 0 ]
"487
[v _USBCB_SOF_Handler `(v  1 e 0 0 ]
"534
[v _USBCBErrorHandler `(v  1 e 0 0 ]
"585
[v _USBCBCheckOtherReq `(v  1 e 0 0 ]
"610
[v _USBCBStdSetDscHandler `(v  1 e 0 0 ]
"636
[v _USBCBInitEP `(v  1 e 0 0 ]
"729
[v _USBCBSendResume `(v  1 e 0 0 ]
"834
[v _USER_USB_CALLBACK_EVENT_HANDLER `(E5  1 e 1 0 ]
"466 usb_device.c
[v _USBDeviceInit `(v  1 e 0 0 ]
"668
[v _USBDeviceTasks `(v  1 e 0 0 ]
"1055
[v _USBEnableEndpoint `(v  1 e 0 0 ]
"1172
[v _USBTransferOnePacket `(*.Mv  1 e 1 0 ]
"1249
[v _USBStallEndpoint `(v  1 e 0 0 ]
"1302
[v _USBCancelIO `(v  1 e 0 0 ]
"1420
[v _USBDeviceDetach `(v  1 e 0 0 ]
"1525
[v _USBDeviceAttach `(v  1 e 0 0 ]
"1590
[v _USBCtrlEPAllowStatusStage `(v  1 e 0 0 ]
"1660
[v _USBCtrlEPAllowDataStage `(v  1 e 0 0 ]
"1713
[v _USBConfigureEndpoint `(v  1 s 0 USBConfigureEndpoint ]
"1786
[v _USBCtrlEPServiceComplete `(v  1 s 0 USBCtrlEPServiceComplete ]
"1938
[v _USBCtrlTrfTxService `(v  1 s 0 USBCtrlTrfTxService ]
"2019
[v _USBCtrlTrfRxService `(v  1 s 0 USBCtrlTrfRxService ]
"2123
[v _USBStdSetCfgHandler `(v  1 s 0 USBStdSetCfgHandler ]
"2198
[v _USBStdGetDscHandler `(v  1 s 0 USBStdGetDscHandler ]
"2274
[v _USBStdGetStatusHandler `(v  1 s 0 USBStdGetStatusHandler ]
"2347
[v _USBStallHandler `(v  1 s 0 USBStallHandler ]
"2390
[v _USBSuspend `(v  1 s 0 USBSuspend ]
"2447
[v _USBWakeFromSuspend `(v  1 s 0 USBWakeFromSuspend ]
"2514
[v _USBCtrlEPService `(v  1 s 0 USBCtrlEPService ]
"2614
[v _USBCtrlTrfSetupHandler `(v  1 s 0 USBCtrlTrfSetupHandler ]
"2686
[v _USBCtrlTrfOutHandler `(v  1 s 0 USBCtrlTrfOutHandler ]
"2739
[v _USBCtrlTrfInHandler `(v  1 s 0 USBCtrlTrfInHandler ]
"2830
[v _USBCheckStdRequest `(v  1 s 0 USBCheckStdRequest ]
"2898
[v _USBStdFeatureReqHandler `(v  1 s 0 USBStdFeatureReqHandler ]
"270 usb_function_cdc.c
[v _USBCheckCDCRequest `(v  1 e 0 0 ]
"417
[v _CDCInitEP `(v  1 e 0 0 ]
"547
[v _USBCDCEventHandler `(E5  1 e 1 0 ]
"608
[v _getsUSBUSART `(uc  1 e 1 0 ]
"679
[v _putUSBUSART `(v  1 e 0 0 ]
"752
[v _putsUSBUSART `(v  1 e 0 0 ]
"849
[v _putrsUSBUSART `(v  1 e 0 0 ]
"959
[v _CDCTxService `(v  1 e 0 0 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[v _SPPDATA `Vuc  1 e 1 @3938 ]
[s S23 . 1 `uc 1 DATA 1 0 :8:0 
]
"53
[u S25 . 1 `S23 1 . 1 0 ]
[v _SPPDATAbits `VS25  1 e 1 @3938 ]
"60
[v _SPPCFG `Vuc  1 e 1 @3939 ]
[s S31 . 1 `uc 1 WS 1 0 :4:0 
`uc 1 CLK1EN 1 0 :1:4 
`uc 1 CSEN 1 0 :1:5 
`uc 1 CLKCFG 1 0 :2:6 
]
"81
[s S36 . 1 `uc 1 WS0 1 0 :1:0 
`uc 1 WS1 1 0 :1:1 
`uc 1 WS2 1 0 :1:2 
`uc 1 WS3 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 CLKCFG0 1 0 :1:6 
`uc 1 CLKCFG1 1 0 :1:7 
]
[u S44 . 1 `S31 1 . 1 0 `S36 1 . 1 0 ]
[v _SPPCFGbits `VS44  1 e 1 @3939 ]
"115
[v _SPPEPS `Vuc  1 e 1 @3940 ]
[s S62 . 1 `uc 1 ADDR 1 0 :4:0 
`uc 1 SPPBUSY 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 WRSPP 1 0 :1:6 
`uc 1 RDSPP 1 0 :1:7 
]
"138
[s S68 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
]
[s S73 . 1 `uc 1 . 1 0 :4:0 
`uc 1 BUSY 1 0 :1:4 
]
[u S76 . 1 `S62 1 . 1 0 `S68 1 . 1 0 `S73 1 . 1 0 ]
[v _SPPEPSbits `VS76  1 e 1 @3940 ]
"169
[v _SPPCON `Vuc  1 e 1 @3941 ]
[s S96 . 1 `uc 1 SPPEN 1 0 :1:0 
`uc 1 SPPOWN 1 0 :1:1 
]
"179
[u S99 . 1 `S96 1 . 1 0 ]
[v _SPPCONbits `VS99  1 e 1 @3941 ]
"189
[v _UFRM `Vus  1 e 2 @3942 ]
"195
[v _UFRML `Vuc  1 e 1 @3942 ]
[s S107 . 1 `uc 1 FRM 1 0 :8:0 
]
"217
[s S109 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S118 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S120 . 1 `S107 1 . 1 0 `S109 1 . 1 0 `S118 1 . 1 0 ]
[v _UFRMLbits `VS120  1 e 1 @3942 ]
"251
[v _UFRMH `Vuc  1 e 1 @3943 ]
[s S139 . 1 `uc 1 FRM 1 0 :3:0 
]
"265
[s S141 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S145 . 1 `S139 1 . 1 0 `S141 1 . 1 0 ]
[v _UFRMHbits `VS145  1 e 1 @3943 ]
"281
[v _UIR `Vuc  1 e 1 @3944 ]
[s S156 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
"296
[u S164 . 1 `S156 1 . 1 0 ]
[v _UIRbits `VS164  1 e 1 @3944 ]
"321
[v _UIE `Vuc  1 e 1 @3945 ]
"336
[v _UIEbits `VS164  1 e 1 @3945 ]
"361
[v _UEIR `Vuc  1 e 1 @3946 ]
[s S196 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
"376
[u S204 . 1 `S196 1 . 1 0 ]
[v _UEIRbits `VS204  1 e 1 @3946 ]
"398
[v _UEIE `Vuc  1 e 1 @3947 ]
"413
[v _UEIEbits `VS204  1 e 1 @3947 ]
"435
[v _USTAT `Vuc  1 e 1 @3948 ]
[s S236 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"454
[s S241 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S247 . 1 `S236 1 . 1 0 `S241 1 . 1 0 ]
[v _USTATbits `VS247  1 e 1 @3948 ]
"479
[v _UCON `Vuc  1 e 1 @3949 ]
"494
[v _UCONbits `VS164  1 e 1 @3949 ]
"516
[v _UADDR `Vuc  1 e 1 @3950 ]
[s S283 . 1 `uc 1 ADDR 1 0 :7:0 
]
"534
[s S285 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S293 . 1 `S283 1 . 1 0 `S285 1 . 1 0 ]
[v _UADDRbits `VS293  1 e 1 @3950 ]
"562
[v _UCFG `Vuc  1 e 1 @3951 ]
[s S308 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"588
[s S316 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S319 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S321 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S324 . 1 `S308 1 . 1 0 `S316 1 . 1 0 `S319 1 . 1 0 `S321 1 . 1 0 ]
[v _UCFGbits `VS324  1 e 1 @3951 ]
"622
[v _UEP0 `Vuc  1 e 1 @3952 ]
[s S347 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"673
[s S353 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S356 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S359 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S362 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S365 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S367 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S370 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S379 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S381 . 1 `S347 1 . 1 0 `S353 1 . 1 0 `S356 1 . 1 0 `S359 1 . 1 0 `S362 1 . 1 0 `S365 1 . 1 0 `S367 1 . 1 0 `S370 1 . 1 0 `S373 1 . 1 0 `S376 1 . 1 0 `S379 1 . 1 0 ]
[v _UEP0bits `VS381  1 e 1 @3952 ]
"722
[v _UEP1 `Vuc  1 e 1 @3953 ]
"773
[v _UEP1bits `VS381  1 e 1 @3953 ]
"822
[v _UEP2 `Vuc  1 e 1 @3954 ]
"873
[v _UEP2bits `VS381  1 e 1 @3954 ]
"922
[v _UEP3 `Vuc  1 e 1 @3955 ]
"973
[v _UEP3bits `VS381  1 e 1 @3955 ]
"1022
[v _UEP4 `Vuc  1 e 1 @3956 ]
"1073
[v _UEP4bits `VS381  1 e 1 @3956 ]
"1122
[v _UEP5 `Vuc  1 e 1 @3957 ]
"1173
[v _UEP5bits `VS381  1 e 1 @3957 ]
"1222
[v _UEP6 `Vuc  1 e 1 @3958 ]
"1273
[v _UEP6bits `VS381  1 e 1 @3958 ]
"1322
[v _UEP7 `Vuc  1 e 1 @3959 ]
"1373
[v _UEP7bits `VS381  1 e 1 @3959 ]
"1422
[v _UEP8 `Vuc  1 e 1 @3960 ]
[s S1009 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"1454
[s S1012 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S1015 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S1018 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S1021 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S1023 . 1 `S347 1 . 1 0 `S1009 1 . 1 0 `S1012 1 . 1 0 `S1015 1 . 1 0 `S1018 1 . 1 0 `S1021 1 . 1 0 ]
[v _UEP8bits `VS1023  1 e 1 @3960 ]
"1488
[v _UEP9 `Vuc  1 e 1 @3961 ]
"1520
[v _UEP9bits `VS1023  1 e 1 @3961 ]
"1554
[v _UEP10 `Vuc  1 e 1 @3962 ]
"1586
[v _UEP10bits `VS1023  1 e 1 @3962 ]
"1620
[v _UEP11 `Vuc  1 e 1 @3963 ]
"1652
[v _UEP11bits `VS1023  1 e 1 @3963 ]
"1686
[v _UEP12 `Vuc  1 e 1 @3964 ]
"1718
[v _UEP12bits `VS1023  1 e 1 @3964 ]
"1752
[v _UEP13 `Vuc  1 e 1 @3965 ]
"1784
[v _UEP13bits `VS1023  1 e 1 @3965 ]
"1818
[v _UEP14 `Vuc  1 e 1 @3966 ]
"1850
[v _UEP14bits `VS1023  1 e 1 @3966 ]
"1884
[v _UEP15 `Vuc  1 e 1 @3967 ]
"1916
[v _UEP15bits `VS1023  1 e 1 @3967 ]
"1950
[v _PORTA `Vuc  1 e 1 @3968 ]
[s S1395 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"1996
[s S1403 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1411 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1417 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1420 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1423 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1426 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1428 . 1 `S1395 1 . 1 0 `S1403 1 . 1 0 `S1411 1 . 1 0 `S1417 1 . 1 0 `S1420 1 . 1 0 `S1423 1 . 1 0 `S1426 1 . 1 0 ]
[v _PORTAbits `VS1428  1 e 1 @3968 ]
"2063
[v _PORTB `Vuc  1 e 1 @3969 ]
[s S1471 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"2092
[s S1480 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1488 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1491 . 1 `S1471 1 . 1 0 `S1480 1 . 1 0 `S1488 1 . 1 0 ]
[v _PORTBbits `VS1491  1 e 1 @3969 ]
"2141
[v _PORTC `Vuc  1 e 1 @3970 ]
[s S1517 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"2189
[s S1526 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1533 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1546 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1549 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1552 . 1 `S1517 1 . 1 0 `S1526 1 . 1 0 `S1533 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 ]
[v _PORTCbits `VS1552  1 e 1 @3970 ]
"2253
[v _PORTD `Vuc  1 e 1 @3971 ]
[s S1597 . 1 `uc 1 RD0 1 0 :1:0 
`uc 1 RD1 1 0 :1:1 
`uc 1 RD2 1 0 :1:2 
`uc 1 RD3 1 0 :1:3 
`uc 1 RD4 1 0 :1:4 
`uc 1 RD5 1 0 :1:5 
`uc 1 RD6 1 0 :1:6 
`uc 1 RD7 1 0 :1:7 
]
"2283
[s S1606 . 1 `uc 1 SPP0 1 0 :1:0 
`uc 1 SPP1 1 0 :1:1 
`uc 1 SPP2 1 0 :1:2 
`uc 1 SPP3 1 0 :1:3 
`uc 1 SPP4 1 0 :1:4 
`uc 1 SPP5 1 0 :1:5 
`uc 1 SPP6 1 0 :1:6 
`uc 1 SPP7 1 0 :1:7 
]
[s S1615 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SS2 1 0 :1:7 
]
[u S1618 . 1 `S1597 1 . 1 0 `S1606 1 . 1 0 `S1615 1 . 1 0 ]
[v _PORTDbits `VS1618  1 e 1 @3971 ]
"2338
[v _PORTE `Vuc  1 e 1 @3972 ]
[s S1645 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
`uc 1 RE3 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 RDPU 1 0 :1:7 
]
"2439
[s S1652 . 1 `uc 1 CK1SPP 1 0 :1:0 
`uc 1 CK2SPP 1 0 :1:1 
`uc 1 OESPP 1 0 :1:2 
]
[s S1656 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1659 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1662 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1665 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1668 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1671 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1674 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1677 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1680 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1683 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1686 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1689 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1692 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1695 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1698 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1700 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1702 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1705 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1708 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1711 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1714 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1717 . 1 `S1645 1 . 1 0 `S1652 1 . 1 0 `S1656 1 . 1 0 `S1659 1 . 1 0 `S1662 1 . 1 0 `S1665 1 . 1 0 `S1668 1 . 1 0 `S1671 1 . 1 0 `S1674 1 . 1 0 `S1677 1 . 1 0 `S1680 1 . 1 0 `S1683 1 . 1 0 `S1686 1 . 1 0 `S1689 1 . 1 0 `S1692 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1700 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1711 1 . 1 0 `S1714 1 . 1 0 ]
[v _PORTEbits `VS1717  1 e 1 @3972 ]
"2530
[v _LATA `Vuc  1 e 1 @3977 ]
[s S1815 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
"2580
[s S1823 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1825 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1828 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1831 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1834 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1837 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1840 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1843 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1846 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1849 . 1 `S1815 1 . 1 0 `S1823 1 . 1 0 `S1825 1 . 1 0 `S1828 1 . 1 0 `S1831 1 . 1 0 `S1834 1 . 1 0 `S1837 1 . 1 0 `S1840 1 . 1 0 `S1843 1 . 1 0 `S1846 1 . 1 0 ]
[v _LATAbits `VS1849  1 e 1 @3977 ]
"2632
[v _LATB `Vuc  1 e 1 @3978 ]
[s S1896 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"2679
[s S1905 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1907 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1910 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1913 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1916 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1919 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1922 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1925 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1928 . 1 `S1896 1 . 1 0 `S1905 1 . 1 0 `S1907 1 . 1 0 `S1910 1 . 1 0 `S1913 1 . 1 0 `S1916 1 . 1 0 `S1919 1 . 1 0 `S1922 1 . 1 0 `S1925 1 . 1 0 ]
[v _LATBbits `VS1928  1 e 1 @3978 ]
"2731
[v _LATC `Vuc  1 e 1 @3979 ]
[s S1972 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"2776
[s S1979 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1981 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1984 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1987 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1990 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1993 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1996 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1999 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S2002 . 1 `S1972 1 . 1 0 `S1979 1 . 1 0 `S1981 1 . 1 0 `S1984 1 . 1 0 `S1987 1 . 1 0 `S1990 1 . 1 0 `S1993 1 . 1 0 `S1996 1 . 1 0 `S1999 1 . 1 0 ]
[v _LATCbits `VS2002  1 e 1 @3979 ]
"2819
[v _LATD `Vuc  1 e 1 @3980 ]
"2866
[v _LATDbits `VS1928  1 e 1 @3980 ]
"2918
[v _LATE `Vuc  1 e 1 @3981 ]
[s S2120 . 1 `uc 1 LATE0 1 0 :1:0 
`uc 1 LATE1 1 0 :1:1 
`uc 1 LATE2 1 0 :1:2 
]
"2960
[s S2124 . 1 `uc 1 LE0 1 0 :1:0 
]
[s S2126 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LE1 1 0 :1:1 
]
[s S2129 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LE2 1 0 :1:2 
]
[s S2132 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LE3 1 0 :1:3 
]
[s S2135 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LE4 1 0 :1:4 
]
[s S2138 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LE5 1 0 :1:5 
]
[s S2141 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LE6 1 0 :1:6 
]
[s S2144 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LE7 1 0 :1:7 
]
[u S2147 . 1 `S2120 1 . 1 0 `S2124 1 . 1 0 `S2126 1 . 1 0 `S2129 1 . 1 0 `S2132 1 . 1 0 `S2135 1 . 1 0 `S2138 1 . 1 0 `S2141 1 . 1 0 `S2144 1 . 1 0 ]
[v _LATEbits `VS2147  1 e 1 @3981 ]
"2997
[v _TRISA `Vuc  1 e 1 @3986 ]
"3002
[v _DDRA `Vuc  1 e 1 @3986 ]
[s S2187 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
"3026
[u S2203 . 1 `S2187 1 . 1 0 `S1395 1 . 1 0 ]
[v _TRISAbits `VS2203  1 e 1 @3986 ]
"3090
[v _DDRAbits `VS2203  1 e 1 @3986 ]
"3136
[v _TRISB `Vuc  1 e 1 @3987 ]
"3141
[v _DDRB `Vuc  1 e 1 @3987 ]
[s S2261 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"3167
[u S2279 . 1 `S2261 1 . 1 0 `S1471 1 . 1 0 ]
[v _TRISBbits `VS2279  1 e 1 @3987 ]
"3239
[v _DDRBbits `VS2279  1 e 1 @3987 ]
"3291
[v _TRISC `Vuc  1 e 1 @3988 ]
"3296
[v _DDRC `Vuc  1 e 1 @3988 ]
[s S2343 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"3322
[s S2350 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2357 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2360 . 1 `S2343 1 . 1 0 `S2350 1 . 1 0 `S2357 1 . 1 0 ]
[v _TRISCbits `VS2360  1 e 1 @3988 ]
"3379
[v _DDRCbits `VS2360  1 e 1 @3988 ]
"3416
[v _TRISD `Vuc  1 e 1 @3989 ]
"3421
[v _DDRD `Vuc  1 e 1 @3989 ]
"3447
[v _TRISDbits `VS2279  1 e 1 @3989 ]
"3519
[v _DDRDbits `VS2279  1 e 1 @3989 ]
"3571
[v _TRISE `Vuc  1 e 1 @3990 ]
"3576
[v _DDRE `Vuc  1 e 1 @3990 ]
[s S2505 . 1 `uc 1 TRISE0 1 0 :1:0 
`uc 1 TRISE1 1 0 :1:1 
`uc 1 TRISE2 1 0 :1:2 
]
"3592
[s S2509 . 1 `uc 1 RE0 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
`uc 1 RE2 1 0 :1:2 
]
[u S2513 . 1 `S2505 1 . 1 0 `S2509 1 . 1 0 ]
[v _TRISEbits `VS2513  1 e 1 @3990 ]
"3624
[v _DDREbits `VS2513  1 e 1 @3990 ]
"3646
[v _OSCTUNE `Vuc  1 e 1 @3995 ]
[s S2546 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
"3664
[s S2550 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2556 . 1 `S2546 1 . 1 0 `S2550 1 . 1 0 ]
[v _OSCTUNEbits `VS2556  1 e 1 @3995 ]
"3689
[v _PIE1 `Vuc  1 e 1 @3997 ]
[s S2571 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 SPPIE 1 0 :1:7 
]
"3717
[s S2580 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[s S2583 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2586 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2589 . 1 `S2571 1 . 1 0 `S2580 1 . 1 0 `S2583 1 . 1 0 `S2586 1 . 1 0 ]
[v _PIE1bits `VS2589  1 e 1 @3997 ]
"3754
[v _PIR1 `Vuc  1 e 1 @3998 ]
"3782
[v _PIR1bits `VS2589  1 e 1 @3998 ]
"3819
[v _IPR1 `Vuc  1 e 1 @3999 ]
"3847
[v _IPR1bits `VS2589  1 e 1 @3999 ]
"3884
[v _PIE2 `Vuc  1 e 1 @4000 ]
[s S2700 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"3904
[s S2709 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2712 . 1 `S2700 1 . 1 0 `S2709 1 . 1 0 ]
[v _PIE2bits `VS2712  1 e 1 @4000 ]
"3935
[v _PIR2 `Vuc  1 e 1 @4001 ]
"3955
[v _PIR2bits `VS2712  1 e 1 @4001 ]
"3986
[v _IPR2 `Vuc  1 e 1 @4002 ]
"4006
[v _IPR2bits `VS2712  1 e 1 @4002 ]
"4037
[v _EECON1 `Vuc  1 e 1 @4006 ]
[s S2787 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"4057
[s S2796 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2799 . 1 `S2787 1 . 1 0 `S2796 1 . 1 0 ]
[v _EECON1bits `VS2799  1 e 1 @4006 ]
"4085
[v _EECON2 `Vuc  1 e 1 @4007 ]
"4091
[v _EEDATA `Vuc  1 e 1 @4008 ]
"4097
[v _EEADR `Vuc  1 e 1 @4009 ]
"4103
[v _RCSTA `Vuc  1 e 1 @4011 ]
"4108
[v _RCSTA1 `Vuc  1 e 1 @4011 ]
[s S2820 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"4132
[s S2829 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2832 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2835 . 1 `S2820 1 . 1 0 `S2829 1 . 1 0 `S2832 1 . 1 0 ]
[v _RCSTAbits `VS2835  1 e 1 @4011 ]
"4184
[v _RCSTA1bits `VS2835  1 e 1 @4011 ]
"4218
[v _TXSTA `Vuc  1 e 1 @4012 ]
"4223
[v _TXSTA1 `Vuc  1 e 1 @4012 ]
[s S2892 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"4270
[s S2901 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2904 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2907 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2910 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2913 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2916 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2919 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2921 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2924 . 1 `S2892 1 . 1 0 `S2901 1 . 1 0 `S2904 1 . 1 0 `S2907 1 . 1 0 `S2910 1 . 1 0 `S2913 1 . 1 0 `S2916 1 . 1 0 `S2919 1 . 1 0 `S2921 1 . 1 0 ]
[v _TXSTAbits `VS2924  1 e 1 @4012 ]
"4363
[v _TXSTA1bits `VS2924  1 e 1 @4012 ]
"4415
[v _TXREG `Vuc  1 e 1 @4013 ]
"4420
[v _TXREG1 `Vuc  1 e 1 @4013 ]
"4426
[v _RCREG `Vuc  1 e 1 @4014 ]
"4431
[v _RCREG1 `Vuc  1 e 1 @4014 ]
"4437
[v _SPBRG `Vuc  1 e 1 @4015 ]
"4442
[v _SPBRG1 `Vuc  1 e 1 @4015 ]
"4448
[v _SPBRGH `Vuc  1 e 1 @4016 ]
"4454
[v _T3CON `Vuc  1 e 1 @4017 ]
[s S3050 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"4496
[s S3053 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3061 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S3067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S3070 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3073 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3076 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3079 . 1 `S3050 1 . 1 0 `S3053 1 . 1 0 `S3061 1 . 1 0 `S3067 1 . 1 0 `S3070 1 . 1 0 `S3073 1 . 1 0 `S3076 1 . 1 0 ]
[v _T3CONbits `VS3079  1 e 1 @4017 ]
"4545
[v _TMR3 `Vus  1 e 2 @4018 ]
"4551
[v _TMR3L `Vuc  1 e 1 @4018 ]
"4557
[v _TMR3H `Vuc  1 e 1 @4019 ]
"4563
[v _CMCON `Vuc  1 e 1 @4020 ]
[s S3121 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
"4593
[s S3128 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S3132 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S3134 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S3137 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S3140 . 1 `S3121 1 . 1 0 `S3128 1 . 1 0 `S3132 1 . 1 0 `S3134 1 . 1 0 `S3137 1 . 1 0 ]
[v _CMCONbits `VS3140  1 e 1 @4020 ]
"4633
[v _CVRCON `Vuc  1 e 1 @4021 ]
[s S3167 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"4657
[s S3173 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S3179 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3182 . 1 `S3167 1 . 1 0 `S3173 1 . 1 0 `S3179 1 . 1 0 ]
[v _CVRCONbits `VS3182  1 e 1 @4021 ]
"4694
[v _ECCP1AS `Vuc  1 e 1 @4022 ]
"4699
[v _CCP1AS `Vuc  1 e 1 @4022 ]
[s S3204 . 1 `uc 1 PSSBD 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
"4720
[s S3209 . 1 `uc 1 PSSBD0 1 0 :1:0 
`uc 1 PSSBD1 1 0 :1:1 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S3217 . 1 `S3204 1 . 1 0 `S3209 1 . 1 0 ]
[v _ECCP1ASbits `VS3217  1 e 1 @4022 ]
"4772
[v _CCP1ASbits `VS3217  1 e 1 @4022 ]
"4809
[v _ECCP1DEL `Vuc  1 e 1 @4023 ]
"4814
[v _CCP1DEL `Vuc  1 e 1 @4023 ]
[s S3266 . 1 `uc 1 PDC 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
"4833
[s S3269 . 1 `uc 1 PDC0 1 0 :1:0 
`uc 1 PDC1 1 0 :1:1 
`uc 1 PDC2 1 0 :1:2 
`uc 1 PDC3 1 0 :1:3 
`uc 1 PDC4 1 0 :1:4 
`uc 1 PDC5 1 0 :1:5 
`uc 1 PDC6 1 0 :1:6 
]
[u S3277 . 1 `S3266 1 . 1 0 `S3269 1 . 1 0 ]
[v _ECCP1DELbits `VS3277  1 e 1 @4023 ]
"4877
[v _CCP1DELbits `VS3277  1 e 1 @4023 ]
"4908
[v _BAUDCON `Vuc  1 e 1 @4024 ]
"4913
[v _BAUDCTL `Vuc  1 e 1 @4024 ]
[s S3320 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"4943
[s S3329 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S3334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S3337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S3340 . 1 `S3320 1 . 1 0 `S3329 1 . 1 0 `S3334 1 . 1 0 `S3337 1 . 1 0 ]
[v _BAUDCONbits `VS3340  1 e 1 @4024 ]
"5004
[v _BAUDCTLbits `VS3340  1 e 1 @4024 ]
"5041
[v _CCP2CON `Vuc  1 e 1 @4026 ]
[s S3413 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
"5059
[s S3416 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S3423 . 1 `S3413 1 . 1 0 `S3416 1 . 1 0 ]
[v _CCP2CONbits `VS3423  1 e 1 @4026 ]
"5087
[v _CCPR2 `Vus  1 e 2 @4027 ]
"5093
[v _CCPR2L `Vuc  1 e 1 @4027 ]
"5099
[v _CCPR2H `Vuc  1 e 1 @4028 ]
"5105
[v _CCP1CON `Vuc  1 e 1 @4029 ]
"5110
[v _ECCP1CON `Vuc  1 e 1 @4029 ]
[s S3442 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"5131
[s S3446 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[u S3455 . 1 `S3442 1 . 1 0 `S3446 1 . 1 0 ]
[v _CCP1CONbits `VS3455  1 e 1 @4029 ]
"5183
[v _ECCP1CONbits `VS3455  1 e 1 @4029 ]
"5220
[v _CCPR1 `Vus  1 e 2 @4030 ]
"5226
[v _CCPR1L `Vuc  1 e 1 @4030 ]
"5232
[v _CCPR1H `Vuc  1 e 1 @4031 ]
"5238
[v _ADCON2 `Vuc  1 e 1 @4032 ]
[s S3506 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"5258
[s S3511 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3518 . 1 `S3506 1 . 1 0 `S3511 1 . 1 0 ]
[v _ADCON2bits `VS3518  1 e 1 @4032 ]
"5289
[v _ADCON1 `Vuc  1 e 1 @4033 ]
[s S3535 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"5319
[s S3538 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3545 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3548 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3551 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3554 . 1 `S3535 1 . 1 0 `S3538 1 . 1 0 `S3545 1 . 1 0 `S3548 1 . 1 0 `S3551 1 . 1 0 ]
[v _ADCON1bits `VS3554  1 e 1 @4033 ]
"5356
[v _ADCON0 `Vuc  1 e 1 @4034 ]
[s S3581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"5403
[s S3584 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3591 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3598 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3601 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3613 . 1 `S3581 1 . 1 0 `S3584 1 . 1 0 `S3581 1 . 1 0 `S3591 1 . 1 0 `S3598 1 . 1 0 `S3601 1 . 1 0 `S3604 1 . 1 0 `S3607 1 . 1 0 `S3610 1 . 1 0 ]
[v _ADCON0bits `VS3613  1 e 1 @4034 ]
"5449
[v _ADRES `Vus  1 e 2 @4035 ]
"5455
[v _ADRESL `Vuc  1 e 1 @4035 ]
"5461
[v _ADRESH `Vuc  1 e 1 @4036 ]
"5467
[v _SSPCON2 `Vuc  1 e 1 @4037 ]
[s S3660 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"5483
[u S3669 . 1 `S3660 1 . 1 0 ]
[v _SSPCON2bits `VS3669  1 e 1 @4037 ]
"5511
[v _SSPCON1 `Vuc  1 e 1 @4038 ]
[s S3682 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"5530
[s S3688 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3693 . 1 `S3682 1 . 1 0 `S3688 1 . 1 0 ]
[v _SSPCON1bits `VS3693  1 e 1 @4038 ]
"5561
[v _SSPSTAT `Vuc  1 e 1 @4039 ]
[s S3709 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"5662
[s S3712 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3715 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3730 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3735 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3741 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3746 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3749 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3752 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3757 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3762 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3767 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3773 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3776 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3779 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3782 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3785 . 1 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3715 1 . 1 0 `S3709 1 . 1 0 `S3712 1 . 1 0 `S3730 1 . 1 0 `S3735 1 . 1 0 `S3741 1 . 1 0 `S3746 1 . 1 0 `S3749 1 . 1 0 `S3752 1 . 1 0 `S3757 1 . 1 0 `S3762 1 . 1 0 `S3767 1 . 1 0 `S3770 1 . 1 0 `S3773 1 . 1 0 `S3776 1 . 1 0 `S3779 1 . 1 0 `S3782 1 . 1 0 ]
[v _SSPSTATbits `VS3785  1 e 1 @4039 ]
"5762
[v _SSPADD `Vuc  1 e 1 @4040 ]
"5768
[v _SSPBUF `Vuc  1 e 1 @4041 ]
"5774
[v _T2CON `Vuc  1 e 1 @4042 ]
[s S3885 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"5801
[s S3889 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3897 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3903 . 1 `S3885 1 . 1 0 `S3889 1 . 1 0 `S3897 1 . 1 0 ]
[v _T2CONbits `VS3903  1 e 1 @4042 ]
"5844
[v _PR2 `Vuc  1 e 1 @4043 ]
"5849
[v _MEMCON `Vuc  1 e 1 @4043 ]
"5855
[v _TMR2 `Vuc  1 e 1 @4044 ]
"5861
[v _T1CON `Vuc  1 e 1 @4045 ]
[s S3930 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"5895
[s S3933 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3947 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3950 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3953 . 1 `S3930 1 . 1 0 `S3933 1 . 1 0 `S3941 1 . 1 0 `S3947 1 . 1 0 `S3950 1 . 1 0 ]
[v _T1CONbits `VS3953  1 e 1 @4045 ]
"5938
[v _TMR1 `Vus  1 e 2 @4046 ]
"5944
[v _TMR1L `Vuc  1 e 1 @4046 ]
"5950
[v _TMR1H `Vuc  1 e 1 @4047 ]
"5956
[v _RCON `Vuc  1 e 1 @4048 ]
[s S3987 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"6004
[s S3989 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3992 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3995 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3998 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S4001 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S4010 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S4013 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S4021 . 1 `S3987 1 . 1 0 `S3989 1 . 1 0 `S3992 1 . 1 0 `S3995 1 . 1 0 `S3998 1 . 1 0 `S4001 1 . 1 0 `S4010 1 . 1 0 `S4013 1 . 1 0 ]
[v _RCONbits `VS4021  1 e 1 @4048 ]
"6065
[v _WDTCON `Vuc  1 e 1 @4049 ]
[s S4066 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
"6077
[s S4068 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S4070 . 1 `S4066 1 . 1 0 `S4068 1 . 1 0 ]
[v _WDTCONbits `VS4070  1 e 1 @4049 ]
"6087
[v _HLVDCON `Vuc  1 e 1 @4050 ]
"6092
[v _LVDCON `Vuc  1 e 1 @4050 ]
[s S4080 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
"6127
[s S4086 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S4091 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S4098 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S4105 . 1 `S4080 1 . 1 0 `S4086 1 . 1 0 `S4091 1 . 1 0 `S4098 1 . 1 0 ]
[v _HLVDCONbits `VS4105  1 e 1 @4050 ]
"6217
[v _LVDCONbits `VS4105  1 e 1 @4050 ]
"6278
[v _OSCCON `Vuc  1 e 1 @4051 ]
[s S4193 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"6300
[s S4199 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S4207 . 1 `S4193 1 . 1 0 `S4199 1 . 1 0 ]
[v _OSCCONbits `VS4207  1 e 1 @4051 ]
"6337
[v _T0CON `Vuc  1 e 1 @4053 ]
[s S4226 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"6356
[s S4233 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S4237 . 1 `S4226 1 . 1 0 `S4233 1 . 1 0 ]
[v _T0CONbits `VS4237  1 e 1 @4053 ]
"6387
[v _TMR0 `Vus  1 e 2 @4054 ]
"6393
[v _TMR0L `Vuc  1 e 1 @4054 ]
"6399
[v _TMR0H `Vuc  1 e 1 @4055 ]
"6405
[v _STATUS `Vuc  1 e 1 @4056 ]
[s S4256 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"6433
[s S4262 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S4264 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S4267 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S4270 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S4273 . 1 `S4256 1 . 1 0 `S4262 1 . 1 0 `S4264 1 . 1 0 `S4267 1 . 1 0 `S4270 1 . 1 0 ]
[v _STATUSbits `VS4273  1 e 1 @4056 ]
"6464
[v _FSR2 `Vus  1 e 2 @4057 ]
"6470
[v _FSR2L `Vuc  1 e 1 @4057 ]
"6476
[v _FSR2H `Vuc  1 e 1 @4058 ]
"6482
[v _PLUSW2 `Vuc  1 e 1 @4059 ]
"6488
[v _PREINC2 `Vuc  1 e 1 @4060 ]
"6494
[v _POSTDEC2 `Vuc  1 e 1 @4061 ]
"6500
[v _POSTINC2 `Vuc  1 e 1 @4062 ]
"6506
[v _INDF2 `Vuc  1 e 1 @4063 ]
"6512
[v _BSR `Vuc  1 e 1 @4064 ]
"6518
[v _FSR1 `Vus  1 e 2 @4065 ]
"6524
[v _FSR1L `Vuc  1 e 1 @4065 ]
"6530
[v _FSR1H `Vuc  1 e 1 @4066 ]
"6536
[v _PLUSW1 `Vuc  1 e 1 @4067 ]
"6542
[v _PREINC1 `Vuc  1 e 1 @4068 ]
"6548
[v _POSTDEC1 `Vuc  1 e 1 @4069 ]
"6554
[v _POSTINC1 `Vuc  1 e 1 @4070 ]
"6560
[v _INDF1 `Vuc  1 e 1 @4071 ]
"6566
[v _WREG `Vuc  1 e 1 @4072 ]
"6572
[v _FSR0 `Vus  1 e 2 @4073 ]
"6578
[v _FSR0L `Vuc  1 e 1 @4073 ]
"6584
[v _FSR0H `Vuc  1 e 1 @4074 ]
"6590
[v _PLUSW0 `Vuc  1 e 1 @4075 ]
"6596
[v _PREINC0 `Vuc  1 e 1 @4076 ]
"6602
[v _POSTDEC0 `Vuc  1 e 1 @4077 ]
"6608
[v _POSTINC0 `Vuc  1 e 1 @4078 ]
"6614
[v _INDF0 `Vuc  1 e 1 @4079 ]
"6620
[v _INTCON3 `Vuc  1 e 1 @4080 ]
"6646
[v _INTCON3bits `VS2279  1 e 1 @4080 ]
"6686
[v _INTCON2 `Vuc  1 e 1 @4081 ]
[s S4365 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"6712
[s S4368 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S4377 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S4382 . 1 `S4365 1 . 1 0 `S4368 1 . 1 0 `S4377 1 . 1 0 ]
[v _INTCON2bits `VS4382  1 e 1 @4081 ]
"6743
[v _INTCON `Vuc  1 e 1 @4082 ]
[s S4405 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"6794
[s S4414 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4423 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S4432 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4441 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S4445 . 1 `S4405 1 . 1 0 `S4414 1 . 1 0 `S4423 1 . 1 0 `S4432 1 . 1 0 `S4441 1 . 1 0 ]
[v _INTCONbits `VS4445  1 e 1 @4082 ]
"6846
[v _PROD `Vus  1 e 2 @4083 ]
"6852
[v _PRODL `Vuc  1 e 1 @4083 ]
"6858
[v _PRODH `Vuc  1 e 1 @4084 ]
"6864
[v _TABLAT `Vuc  1 e 1 @4085 ]
"6870
[v _TBLPTR `Vum  1 e 3 @4086 ]
"6876
[v _TBLPTRL `Vuc  1 e 1 @4086 ]
"6882
[v _TBLPTRH `Vuc  1 e 1 @4087 ]
"6888
[v _TBLPTRU `Vuc  1 e 1 @4088 ]
"6894
[v _PCLAT `Vum  1 e 3 @4089 ]
"6899
[v _PC `Vum  1 e 3 @4089 ]
"6905
[v _PCL `Vuc  1 e 1 @4089 ]
"6911
[v _PCLATH `Vuc  1 e 1 @4090 ]
"6917
[v _PCLATU `Vuc  1 e 1 @4091 ]
"6923
[v _STKPTR `Vuc  1 e 1 @4092 ]
[s S4506 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"6946
[s S4511 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4517 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4520 . 1 `S4506 1 . 1 0 `S4511 1 . 1 0 `S4517 1 . 1 0 ]
[v _STKPTRbits `VS4520  1 e 1 @4092 ]
"6977
[v _TOS `Vum  1 e 3 @4093 ]
"6983
[v _TOSL `Vuc  1 e 1 @4093 ]
"6989
[v _TOSH `Vuc  1 e 1 @4094 ]
"6995
[v _TOSU `Vuc  1 e 1 @4095 ]
"7004
[v _ABDEN `Vb  1 e 0 @32192 ]
"7006
[v _ABDOVF `Vb  1 e 0 @32199 ]
"7008
[v _ACKDT `Vb  1 e 0 @32301 ]
"7010
[v _ACKEN `Vb  1 e 0 @32300 ]
"7012
[v _ACKSTAT `Vb  1 e 0 @32302 ]
"7014
[v _ACQT0 `Vb  1 e 0 @32259 ]
"7016
[v _ACQT1 `Vb  1 e 0 @32260 ]
"7018
[v _ACQT2 `Vb  1 e 0 @32261 ]
"7020
[v _ACTVIE `Vb  1 e 0 @31562 ]
"7022
[v _ACTVIF `Vb  1 e 0 @31554 ]
"7024
[v _ADCS0 `Vb  1 e 0 @32256 ]
"7026
[v _ADCS1 `Vb  1 e 0 @32257 ]
"7028
[v _ADCS2 `Vb  1 e 0 @32258 ]
"7030
[v _ADDEN `Vb  1 e 0 @32091 ]
"7032
[v _ADDR0 `Vb  1 e 0 @31520 ]
"7034
[v _ADDR1 `Vb  1 e 0 @31521 ]
"7036
[v _ADDR2 `Vb  1 e 0 @31522 ]
"7038
[v _ADDR3 `Vb  1 e 0 @31523 ]
"7040
[v _ADDR4 `Vb  1 e 0 @31604 ]
"7042
[v _ADDR5 `Vb  1 e 0 @31605 ]
"7044
[v _ADDR6 `Vb  1 e 0 @31606 ]
"7046
[v _ADEN `Vb  1 e 0 @32091 ]
"7048
[v _ADFM `Vb  1 e 0 @32263 ]
"7050
[v _ADIE `Vb  1 e 0 @31982 ]
"7052
[v _ADIF `Vb  1 e 0 @31990 ]
"7054
[v _ADIP `Vb  1 e 0 @31998 ]
"7056
[v _ADON `Vb  1 e 0 @32272 ]
"7058
[v _AN0 `Vb  1 e 0 @31744 ]
"7060
[v _AN1 `Vb  1 e 0 @31745 ]
"7062
[v _AN2 `Vb  1 e 0 @31746 ]
"7064
[v _AN3 `Vb  1 e 0 @31747 ]
"7066
[v _AN4 `Vb  1 e 0 @31749 ]
"7068
[v _BCLIE `Vb  1 e 0 @32003 ]
"7070
[v _BCLIF `Vb  1 e 0 @32011 ]
"7072
[v _BCLIP `Vb  1 e 0 @32019 ]
"7074
[v _BF `Vb  1 e 0 @32312 ]
"7076
[v _BGST `Vb  1 e 0 @32405 ]
"7078
[v _BOR `Vb  1 e 0 @32384 ]
"7080
[v _BRG16 `Vb  1 e 0 @32195 ]
"7082
[v _BRGH `Vb  1 e 0 @32098 ]
"7084
[v _BRGH1 `Vb  1 e 0 @32098 ]
"7086
[v _BTOEE `Vb  1 e 0 @31580 ]
"7088
[v _BTOEF `Vb  1 e 0 @31572 ]
"7090
[v _BTSEE `Vb  1 e 0 @31583 ]
"7092
[v _BTSEF `Vb  1 e 0 @31575 ]
"7094
[v _BUSY `Vb  1 e 0 @31524 ]
"7096
[v _C1INV `Vb  1 e 0 @32164 ]
"7098
[v _C1OUT `Vb  1 e 0 @32166 ]
"7100
[v _C2INV `Vb  1 e 0 @32165 ]
"7102
[v _C2OUT `Vb  1 e 0 @32167 ]
"7104
[v _CARRY `Vb  1 e 0 @32448 ]
"7106
[v _CCP1 `Vb  1 e 0 @31762 ]
"7108
[v _CCP10 `Vb  1 e 0 @31778 ]
"7110
[v _CCP1IE `Vb  1 e 0 @31978 ]
"7112
[v _CCP1IF `Vb  1 e 0 @31986 ]
"7114
[v _CCP1IP `Vb  1 e 0 @31994 ]
"7116
[v _CCP1M0 `Vb  1 e 0 @32232 ]
"7118
[v _CCP1M1 `Vb  1 e 0 @32233 ]
"7120
[v _CCP1M2 `Vb  1 e 0 @32234 ]
"7122
[v _CCP1M3 `Vb  1 e 0 @32235 ]
"7124
[v _CCP2 `Vb  1 e 0 @31761 ]
"7126
[v _CCP2E `Vb  1 e 0 @31783 ]
"7128
[v _CCP2IE `Vb  1 e 0 @32000 ]
"7130
[v _CCP2IF `Vb  1 e 0 @32008 ]
"7132
[v _CCP2IP `Vb  1 e 0 @32016 ]
"7134
[v _CCP2M0 `Vb  1 e 0 @32208 ]
"7136
[v _CCP2M1 `Vb  1 e 0 @32209 ]
"7138
[v _CCP2M2 `Vb  1 e 0 @32210 ]
"7140
[v _CCP2M3 `Vb  1 e 0 @32211 ]
"7142
[v _CCP2_PA2 `Vb  1 e 0 @31755 ]
"7144
[v _CCP6E `Vb  1 e 0 @31782 ]
"7146
[v _CCP7E `Vb  1 e 0 @31781 ]
"7148
[v _CCP8E `Vb  1 e 0 @31780 ]
"7150
[v _CCP9E `Vb  1 e 0 @31779 ]
"7152
[v _CFGS `Vb  1 e 0 @32054 ]
"7154
[v _CHS0 `Vb  1 e 0 @32274 ]
"7156
[v _CHS1 `Vb  1 e 0 @32275 ]
"7158
[v _CHS2 `Vb  1 e 0 @32276 ]
"7160
[v _CHS3 `Vb  1 e 0 @32277 ]
"7162
[v _CHSN3 `Vb  1 e 0 @32267 ]
"7164
[v _CIS `Vb  1 e 0 @32163 ]
"7166
[v _CK `Vb  1 e 0 @31766 ]
"7168
[v _CK1SPP `Vb  1 e 0 @31776 ]
"7170
[v _CK2SPP `Vb  1 e 0 @31777 ]
"7172
[v _CKE `Vb  1 e 0 @32318 ]
"7174
[v _CKP `Vb  1 e 0 @32308 ]
"7176
[v _CLK1EN `Vb  1 e 0 @31516 ]
"7178
[v _CLKCFG0 `Vb  1 e 0 @31518 ]
"7180
[v _CLKCFG1 `Vb  1 e 0 @31519 ]
"7182
[v _CM0 `Vb  1 e 0 @32160 ]
"7184
[v _CM1 `Vb  1 e 0 @32161 ]
"7186
[v _CM2 `Vb  1 e 0 @32162 ]
"7188
[v _CMEN0 `Vb  1 e 0 @32160 ]
"7190
[v _CMEN1 `Vb  1 e 0 @32161 ]
"7192
[v _CMEN2 `Vb  1 e 0 @32162 ]
"7194
[v _CMIE `Vb  1 e 0 @32006 ]
"7196
[v _CMIF `Vb  1 e 0 @32014 ]
"7198
[v _CMIP `Vb  1 e 0 @32022 ]
"7200
[v _CRC16EE `Vb  1 e 0 @31578 ]
"7202
[v _CRC16EF `Vb  1 e 0 @31570 ]
"7204
[v _CRC5EE `Vb  1 e 0 @31577 ]
"7206
[v _CRC5EF `Vb  1 e 0 @31569 ]
"7208
[v _CREN `Vb  1 e 0 @32092 ]
"7210
[v _CS `Vb  1 e 0 @31778 ]
"7212
[v _CSEN `Vb  1 e 0 @31517 ]
"7214
[v _CSRC `Vb  1 e 0 @32103 ]
"7216
[v _CSRC1 `Vb  1 e 0 @32103 ]
"7218
[v _CVR0 `Vb  1 e 0 @32168 ]
"7220
[v _CVR1 `Vb  1 e 0 @32169 ]
"7222
[v _CVR2 `Vb  1 e 0 @32170 ]
"7224
[v _CVR3 `Vb  1 e 0 @32171 ]
"7226
[v _CVREF `Vb  1 e 0 @32172 ]
"7228
[v _CVREN `Vb  1 e 0 @32175 ]
"7230
[v _CVROE `Vb  1 e 0 @32174 ]
"7232
[v _CVROEN `Vb  1 e 0 @32174 ]
"7234
[v _CVRR `Vb  1 e 0 @32173 ]
"7236
[v _CVRSS `Vb  1 e 0 @32172 ]
"7238
[v _DA `Vb  1 e 0 @32317 ]
"7240
[v _DATA_ADDRESS `Vb  1 e 0 @32317 ]
"7242
[v _DC `Vb  1 e 0 @32449 ]
"7244
[v _DC1B0 `Vb  1 e 0 @32236 ]
"7246
[v _DC1B1 `Vb  1 e 0 @32237 ]
"7248
[v _DC2B0 `Vb  1 e 0 @32212 ]
"7250
[v _DC2B1 `Vb  1 e 0 @32213 ]
"7252
[v _DFN8EE `Vb  1 e 0 @31579 ]
"7254
[v _DFN8EF `Vb  1 e 0 @31571 ]
"7256
[v _DIR `Vb  1 e 0 @31586 ]
"7258
[v _DONE `Vb  1 e 0 @32273 ]
"7260
[v _DT `Vb  1 e 0 @31767 ]
"7262
[v _D_A `Vb  1 e 0 @32317 ]
"7264
[v _D_NOT_A `Vb  1 e 0 @32317 ]
"7266
[v _D_nA `Vb  1 e 0 @32317 ]
"7268
[v _ECCPAS0 `Vb  1 e 0 @32180 ]
"7270
[v _ECCPAS1 `Vb  1 e 0 @32181 ]
"7272
[v _ECCPAS2 `Vb  1 e 0 @32182 ]
"7274
[v _ECCPASE `Vb  1 e 0 @32183 ]
"7276
[v _EEFS `Vb  1 e 0 @32054 ]
"7278
[v _EEIE `Vb  1 e 0 @32004 ]
"7280
[v _EEIF `Vb  1 e 0 @32012 ]
"7282
[v _EEIP `Vb  1 e 0 @32020 ]
"7284
[v _EEPGD `Vb  1 e 0 @32055 ]
"7286
[v _ENDP0 `Vb  1 e 0 @31587 ]
"7288
[v _ENDP1 `Vb  1 e 0 @31588 ]
"7290
[v _ENDP2 `Vb  1 e 0 @31589 ]
"7292
[v _ENDP3 `Vb  1 e 0 @31590 ]
"7294
[v _EP0CONDIS `Vb  1 e 0 @31619 ]
"7296
[v _EP0HSHK `Vb  1 e 0 @31620 ]
"7298
[v _EP0INEN `Vb  1 e 0 @31617 ]
"7300
[v _EP0OUTEN `Vb  1 e 0 @31618 ]
"7302
[v _EP0STALL `Vb  1 e 0 @31616 ]
"7304
[v _EP1CONDIS `Vb  1 e 0 @31627 ]
"7306
[v _EP1HSHK `Vb  1 e 0 @31628 ]
"7308
[v _EP1INEN `Vb  1 e 0 @31625 ]
"7310
[v _EP1OUTEN `Vb  1 e 0 @31626 ]
"7312
[v _EP1STALL `Vb  1 e 0 @31624 ]
"7314
[v _EP2CONDIS `Vb  1 e 0 @31635 ]
"7316
[v _EP2HSHK `Vb  1 e 0 @31636 ]
"7318
[v _EP2INEN `Vb  1 e 0 @31633 ]
"7320
[v _EP2OUTEN `Vb  1 e 0 @31634 ]
"7322
[v _EP2STALL `Vb  1 e 0 @31632 ]
"7324
[v _EP3CONDIS `Vb  1 e 0 @31643 ]
"7326
[v _EP3HSHK `Vb  1 e 0 @31644 ]
"7328
[v _EP3INEN `Vb  1 e 0 @31641 ]
"7330
[v _EP3OUTEN `Vb  1 e 0 @31642 ]
"7332
[v _EP3STALL `Vb  1 e 0 @31640 ]
"7334
[v _EP4CONDIS `Vb  1 e 0 @31651 ]
"7336
[v _EP4HSHK `Vb  1 e 0 @31652 ]
"7338
[v _EP4INEN `Vb  1 e 0 @31649 ]
"7340
[v _EP4OUTEN `Vb  1 e 0 @31650 ]
"7342
[v _EP4STALL `Vb  1 e 0 @31648 ]
"7344
[v _EP5CONDIS `Vb  1 e 0 @31659 ]
"7346
[v _EP5HSHK `Vb  1 e 0 @31660 ]
"7348
[v _EP5INEN `Vb  1 e 0 @31657 ]
"7350
[v _EP5OUTEN `Vb  1 e 0 @31658 ]
"7352
[v _EP5STALL `Vb  1 e 0 @31656 ]
"7354
[v _EP6CONDIS `Vb  1 e 0 @31667 ]
"7356
[v _EP6HSHK `Vb  1 e 0 @31668 ]
"7358
[v _EP6INEN `Vb  1 e 0 @31665 ]
"7360
[v _EP6OUTEN `Vb  1 e 0 @31666 ]
"7362
[v _EP6STALL `Vb  1 e 0 @31664 ]
"7364
[v _EP7CONDIS `Vb  1 e 0 @31675 ]
"7366
[v _EP7HSHK `Vb  1 e 0 @31676 ]
"7368
[v _EP7INEN `Vb  1 e 0 @31673 ]
"7370
[v _EP7OUTEN `Vb  1 e 0 @31674 ]
"7372
[v _EP7STALL `Vb  1 e 0 @31672 ]
"7374
[v _EPCONDIS0 `Vb  1 e 0 @31619 ]
"7376
[v _EPCONDIS1 `Vb  1 e 0 @31627 ]
"7378
[v _EPCONDIS10 `Vb  1 e 0 @31699 ]
"7380
[v _EPCONDIS11 `Vb  1 e 0 @31707 ]
"7382
[v _EPCONDIS12 `Vb  1 e 0 @31715 ]
"7384
[v _EPCONDIS13 `Vb  1 e 0 @31723 ]
"7386
[v _EPCONDIS14 `Vb  1 e 0 @31731 ]
"7388
[v _EPCONDIS15 `Vb  1 e 0 @31739 ]
"7390
[v _EPCONDIS2 `Vb  1 e 0 @31635 ]
"7392
[v _EPCONDIS3 `Vb  1 e 0 @31643 ]
"7394
[v _EPCONDIS4 `Vb  1 e 0 @31651 ]
"7396
[v _EPCONDIS5 `Vb  1 e 0 @31659 ]
"7398
[v _EPCONDIS6 `Vb  1 e 0 @31667 ]
"7400
[v _EPCONDIS7 `Vb  1 e 0 @31675 ]
"7402
[v _EPCONDIS8 `Vb  1 e 0 @31683 ]
"7404
[v _EPCONDIS9 `Vb  1 e 0 @31691 ]
"7406
[v _EPHSHK0 `Vb  1 e 0 @31620 ]
"7408
[v _EPHSHK1 `Vb  1 e 0 @31628 ]
"7410
[v _EPHSHK10 `Vb  1 e 0 @31700 ]
"7412
[v _EPHSHK11 `Vb  1 e 0 @31708 ]
"7414
[v _EPHSHK12 `Vb  1 e 0 @31716 ]
"7416
[v _EPHSHK13 `Vb  1 e 0 @31724 ]
"7418
[v _EPHSHK14 `Vb  1 e 0 @31732 ]
"7420
[v _EPHSHK15 `Vb  1 e 0 @31740 ]
"7422
[v _EPHSHK2 `Vb  1 e 0 @31636 ]
"7424
[v _EPHSHK3 `Vb  1 e 0 @31644 ]
"7426
[v _EPHSHK4 `Vb  1 e 0 @31652 ]
"7428
[v _EPHSHK5 `Vb  1 e 0 @31660 ]
"7430
[v _EPHSHK6 `Vb  1 e 0 @31668 ]
"7432
[v _EPHSHK7 `Vb  1 e 0 @31676 ]
"7434
[v _EPHSHK8 `Vb  1 e 0 @31684 ]
"7436
[v _EPHSHK9 `Vb  1 e 0 @31692 ]
"7438
[v _EPINEN0 `Vb  1 e 0 @31617 ]
"7440
[v _EPINEN1 `Vb  1 e 0 @31625 ]
"7442
[v _EPINEN10 `Vb  1 e 0 @31697 ]
"7444
[v _EPINEN11 `Vb  1 e 0 @31705 ]
"7446
[v _EPINEN12 `Vb  1 e 0 @31713 ]
"7448
[v _EPINEN13 `Vb  1 e 0 @31721 ]
"7450
[v _EPINEN14 `Vb  1 e 0 @31729 ]
"7452
[v _EPINEN15 `Vb  1 e 0 @31737 ]
"7454
[v _EPINEN2 `Vb  1 e 0 @31633 ]
"7456
[v _EPINEN3 `Vb  1 e 0 @31641 ]
"7458
[v _EPINEN4 `Vb  1 e 0 @31649 ]
"7460
[v _EPINEN5 `Vb  1 e 0 @31657 ]
"7462
[v _EPINEN6 `Vb  1 e 0 @31665 ]
"7464
[v _EPINEN7 `Vb  1 e 0 @31673 ]
"7466
[v _EPINEN8 `Vb  1 e 0 @31681 ]
"7468
[v _EPINEN9 `Vb  1 e 0 @31689 ]
"7470
[v _EPOUTEN0 `Vb  1 e 0 @31618 ]
"7472
[v _EPOUTEN1 `Vb  1 e 0 @31626 ]
"7474
[v _EPOUTEN10 `Vb  1 e 0 @31698 ]
"7476
[v _EPOUTEN11 `Vb  1 e 0 @31706 ]
"7478
[v _EPOUTEN12 `Vb  1 e 0 @31714 ]
"7480
[v _EPOUTEN13 `Vb  1 e 0 @31722 ]
"7482
[v _EPOUTEN14 `Vb  1 e 0 @31730 ]
"7484
[v _EPOUTEN15 `Vb  1 e 0 @31738 ]
"7486
[v _EPOUTEN2 `Vb  1 e 0 @31634 ]
"7488
[v _EPOUTEN3 `Vb  1 e 0 @31642 ]
"7490
[v _EPOUTEN4 `Vb  1 e 0 @31650 ]
"7492
[v _EPOUTEN5 `Vb  1 e 0 @31658 ]
"7494
[v _EPOUTEN6 `Vb  1 e 0 @31666 ]
"7496
[v _EPOUTEN7 `Vb  1 e 0 @31674 ]
"7498
[v _EPOUTEN8 `Vb  1 e 0 @31682 ]
"7500
[v _EPOUTEN9 `Vb  1 e 0 @31690 ]
"7502
[v _EPSTALL0 `Vb  1 e 0 @31616 ]
"7504
[v _EPSTALL1 `Vb  1 e 0 @31624 ]
"7506
[v _EPSTALL10 `Vb  1 e 0 @31696 ]
"7508
[v _EPSTALL11 `Vb  1 e 0 @31704 ]
"7510
[v _EPSTALL12 `Vb  1 e 0 @31712 ]
"7512
[v _EPSTALL13 `Vb  1 e 0 @31720 ]
"7514
[v _EPSTALL14 `Vb  1 e 0 @31728 ]
"7516
[v _EPSTALL15 `Vb  1 e 0 @31736 ]
"7518
[v _EPSTALL2 `Vb  1 e 0 @31632 ]
"7520
[v _EPSTALL3 `Vb  1 e 0 @31640 ]
"7522
[v _EPSTALL4 `Vb  1 e 0 @31648 ]
"7524
[v _EPSTALL5 `Vb  1 e 0 @31656 ]
"7526
[v _EPSTALL6 `Vb  1 e 0 @31664 ]
"7528
[v _EPSTALL7 `Vb  1 e 0 @31672 ]
"7530
[v _EPSTALL8 `Vb  1 e 0 @31680 ]
"7532
[v _EPSTALL9 `Vb  1 e 0 @31688 ]
"7534
[v _FERR `Vb  1 e 0 @32090 ]
"7536
[v _FLTS `Vb  1 e 0 @32410 ]
"7538
[v _FREE `Vb  1 e 0 @32052 ]
"7540
[v _FRM0 `Vb  1 e 0 @31536 ]
"7542
[v _FRM1 `Vb  1 e 0 @31537 ]
"7544
[v _FRM10 `Vb  1 e 0 @31546 ]
"7546
[v _FRM2 `Vb  1 e 0 @31538 ]
"7548
[v _FRM3 `Vb  1 e 0 @31539 ]
"7550
[v _FRM4 `Vb  1 e 0 @31540 ]
"7552
[v _FRM5 `Vb  1 e 0 @31541 ]
"7554
[v _FRM6 `Vb  1 e 0 @31542 ]
"7556
[v _FRM7 `Vb  1 e 0 @31543 ]
"7558
[v _FRM8 `Vb  1 e 0 @31544 ]
"7560
[v _FRM9 `Vb  1 e 0 @31545 ]
"7562
[v _FSEN `Vb  1 e 0 @31610 ]
"7564
[v _GCEN `Vb  1 e 0 @32303 ]
"7566
[v _GIE `Vb  1 e 0 @32663 ]
"7568
[v _GIEH `Vb  1 e 0 @32663 ]
"7570
[v _GIEL `Vb  1 e 0 @32662 ]
"7572
[v _GIE_GIEH `Vb  1 e 0 @32663 ]
"7574
[v _GO `Vb  1 e 0 @32273 ]
"7576
[v _GODONE `Vb  1 e 0 @32273 ]
"7578
[v _GO_DONE `Vb  1 e 0 @32273 ]
"7580
[v _GO_NOT_DONE `Vb  1 e 0 @32273 ]
"7582
[v _GO_nDONE `Vb  1 e 0 @32273 ]
"7584
[v _HLVDEN `Vb  1 e 0 @32404 ]
"7586
[v _HLVDIE `Vb  1 e 0 @32002 ]
"7588
[v _HLVDIF `Vb  1 e 0 @32010 ]
"7590
[v _HLVDIN `Vb  1 e 0 @31749 ]
"7592
[v _HLVDIP `Vb  1 e 0 @32018 ]
"7594
[v _HLVDL0 `Vb  1 e 0 @32400 ]
"7596
[v _HLVDL1 `Vb  1 e 0 @32401 ]
"7598
[v _HLVDL2 `Vb  1 e 0 @32402 ]
"7600
[v _HLVDL3 `Vb  1 e 0 @32403 ]
"7602
[v _I2C_DAT `Vb  1 e 0 @32317 ]
"7604
[v _I2C_READ `Vb  1 e 0 @32314 ]
"7606
[v _I2C_START `Vb  1 e 0 @32315 ]
"7608
[v _I2C_STOP `Vb  1 e 0 @32316 ]
"7610
[v _IDLEIE `Vb  1 e 0 @31564 ]
"7612
[v _IDLEIF `Vb  1 e 0 @31556 ]
"7614
[v _IDLEN `Vb  1 e 0 @32415 ]
"7616
[v _INT0 `Vb  1 e 0 @31752 ]
"7618
[v _INT0E `Vb  1 e 0 @32660 ]
"7620
[v _INT0F `Vb  1 e 0 @32657 ]
"7622
[v _INT0IE `Vb  1 e 0 @32660 ]
"7624
[v _INT0IF `Vb  1 e 0 @32657 ]
"7626
[v _INT1 `Vb  1 e 0 @31753 ]
"7628
[v _INT1E `Vb  1 e 0 @32643 ]
"7630
[v _INT1F `Vb  1 e 0 @32640 ]
"7632
[v _INT1IE `Vb  1 e 0 @32643 ]
"7634
[v _INT1IF `Vb  1 e 0 @32640 ]
"7636
[v _INT1IP `Vb  1 e 0 @32646 ]
"7638
[v _INT1P `Vb  1 e 0 @32646 ]
"7640
[v _INT2 `Vb  1 e 0 @31754 ]
"7642
[v _INT2E `Vb  1 e 0 @32644 ]
"7644
[v _INT2F `Vb  1 e 0 @32641 ]
"7646
[v _INT2IE `Vb  1 e 0 @32644 ]
"7648
[v _INT2IF `Vb  1 e 0 @32641 ]
"7650
[v _INT2IP `Vb  1 e 0 @32647 ]
"7652
[v _INT2P `Vb  1 e 0 @32647 ]
"7654
[v _INTEDG0 `Vb  1 e 0 @32654 ]
"7656
[v _INTEDG1 `Vb  1 e 0 @32653 ]
"7658
[v _INTEDG2 `Vb  1 e 0 @32652 ]
"7660
[v _INTSRC `Vb  1 e 0 @31967 ]
"7662
[v _IOFS `Vb  1 e 0 @32410 ]
"7664
[v _IPEN `Vb  1 e 0 @32391 ]
"7666
[v _IRCF0 `Vb  1 e 0 @32412 ]
"7668
[v _IRCF1 `Vb  1 e 0 @32413 ]
"7670
[v _IRCF2 `Vb  1 e 0 @32414 ]
"7672
[v _IRVST `Vb  1 e 0 @32405 ]
"7674
[v _IVRST `Vb  1 e 0 @32405 ]
"7676
[v _LA0 `Vb  1 e 0 @31816 ]
"7678
[v _LA1 `Vb  1 e 0 @31817 ]
"7680
[v _LA2 `Vb  1 e 0 @31818 ]
"7682
[v _LA3 `Vb  1 e 0 @31819 ]
"7684
[v _LA4 `Vb  1 e 0 @31820 ]
"7686
[v _LA5 `Vb  1 e 0 @31821 ]
"7688
[v _LA6 `Vb  1 e 0 @31822 ]
"7690
[v _LA7 `Vb  1 e 0 @31823 ]
"7692
[v _LATA0 `Vb  1 e 0 @31816 ]
"7694
[v _LATA1 `Vb  1 e 0 @31817 ]
"7696
[v _LATA2 `Vb  1 e 0 @31818 ]
"7698
[v _LATA3 `Vb  1 e 0 @31819 ]
"7700
[v _LATA4 `Vb  1 e 0 @31820 ]
"7702
[v _LATA5 `Vb  1 e 0 @31821 ]
"7704
[v _LATA6 `Vb  1 e 0 @31822 ]
"7706
[v _LATA7 `Vb  1 e 0 @31823 ]
"7708
[v _LATB0 `Vb  1 e 0 @31824 ]
"7710
[v _LATB1 `Vb  1 e 0 @31825 ]
"7712
[v _LATB2 `Vb  1 e 0 @31826 ]
"7714
[v _LATB3 `Vb  1 e 0 @31827 ]
"7716
[v _LATB4 `Vb  1 e 0 @31828 ]
"7718
[v _LATB5 `Vb  1 e 0 @31829 ]
"7720
[v _LATB6 `Vb  1 e 0 @31830 ]
"7722
[v _LATB7 `Vb  1 e 0 @31831 ]
"7724
[v _LATC0 `Vb  1 e 0 @31832 ]
"7726
[v _LATC1 `Vb  1 e 0 @31833 ]
"7728
[v _LATC2 `Vb  1 e 0 @31834 ]
"7730
[v _LATC6 `Vb  1 e 0 @31838 ]
"7732
[v _LATC7 `Vb  1 e 0 @31839 ]
"7734
[v _LATD0 `Vb  1 e 0 @31840 ]
"7736
[v _LATD1 `Vb  1 e 0 @31841 ]
"7738
[v _LATD2 `Vb  1 e 0 @31842 ]
"7740
[v _LATD3 `Vb  1 e 0 @31843 ]
"7742
[v _LATD4 `Vb  1 e 0 @31844 ]
"7744
[v _LATD5 `Vb  1 e 0 @31845 ]
"7746
[v _LATD6 `Vb  1 e 0 @31846 ]
"7748
[v _LATD7 `Vb  1 e 0 @31847 ]
"7750
[v _LATE0 `Vb  1 e 0 @31848 ]
"7752
[v _LATE1 `Vb  1 e 0 @31849 ]
"7754
[v _LATE2 `Vb  1 e 0 @31850 ]
"7756
[v _LB0 `Vb  1 e 0 @31824 ]
"7758
[v _LB1 `Vb  1 e 0 @31825 ]
"7760
[v _LB2 `Vb  1 e 0 @31826 ]
"7762
[v _LB3 `Vb  1 e 0 @31827 ]
"7764
[v _LB4 `Vb  1 e 0 @31828 ]
"7766
[v _LB5 `Vb  1 e 0 @31829 ]
"7768
[v _LB6 `Vb  1 e 0 @31830 ]
"7770
[v _LB7 `Vb  1 e 0 @31831 ]
"7772
[v _LC0 `Vb  1 e 0 @31832 ]
"7774
[v _LC1 `Vb  1 e 0 @31833 ]
"7776
[v _LC2 `Vb  1 e 0 @31834 ]
"7778
[v _LC3 `Vb  1 e 0 @31835 ]
"7780
[v _LC4 `Vb  1 e 0 @31836 ]
"7782
[v _LC5 `Vb  1 e 0 @31837 ]
"7784
[v _LC6 `Vb  1 e 0 @31838 ]
"7786
[v _LC7 `Vb  1 e 0 @31839 ]
"7788
[v _LD0 `Vb  1 e 0 @31840 ]
"7790
[v _LD1 `Vb  1 e 0 @31841 ]
"7792
[v _LD2 `Vb  1 e 0 @31842 ]
"7794
[v _LD3 `Vb  1 e 0 @31843 ]
"7796
[v _LD4 `Vb  1 e 0 @31844 ]
"7798
[v _LD5 `Vb  1 e 0 @31845 ]
"7800
[v _LD6 `Vb  1 e 0 @31846 ]
"7802
[v _LD7 `Vb  1 e 0 @31847 ]
"7804
[v _LE0 `Vb  1 e 0 @31848 ]
"7806
[v _LE1 `Vb  1 e 0 @31849 ]
"7808
[v _LE2 `Vb  1 e 0 @31850 ]
"7810
[v _LE3 `Vb  1 e 0 @31851 ]
"7812
[v _LE4 `Vb  1 e 0 @31852 ]
"7814
[v _LE5 `Vb  1 e 0 @31853 ]
"7816
[v _LE6 `Vb  1 e 0 @31854 ]
"7818
[v _LE7 `Vb  1 e 0 @31855 ]
"7820
[v _LVDEN `Vb  1 e 0 @32404 ]
"7822
[v _LVDIE `Vb  1 e 0 @32002 ]
"7824
[v _LVDIF `Vb  1 e 0 @32010 ]
"7826
[v _LVDIN `Vb  1 e 0 @31749 ]
"7828
[v _LVDIP `Vb  1 e 0 @32018 ]
"7830
[v _LVDL0 `Vb  1 e 0 @32400 ]
"7832
[v _LVDL1 `Vb  1 e 0 @32401 ]
"7834
[v _LVDL2 `Vb  1 e 0 @32402 ]
"7836
[v _LVDL3 `Vb  1 e 0 @32403 ]
"7838
[v _LVV0 `Vb  1 e 0 @32400 ]
"7840
[v _LVV1 `Vb  1 e 0 @32401 ]
"7842
[v _LVV2 `Vb  1 e 0 @32402 ]
"7844
[v _LVV3 `Vb  1 e 0 @32403 ]
"7846
[v _NEGATIVE `Vb  1 e 0 @32452 ]
"7848
[v _NOT_A `Vb  1 e 0 @32317 ]
"7850
[v _NOT_ADDRESS `Vb  1 e 0 @32317 ]
"7852
[v _NOT_BOR `Vb  1 e 0 @32384 ]
"7854
[v _NOT_DONE `Vb  1 e 0 @32273 ]
"7856
[v _NOT_IPEN `Vb  1 e 0 @32391 ]
"7858
[v _NOT_PD `Vb  1 e 0 @32386 ]
"7860
[v _NOT_POR `Vb  1 e 0 @32385 ]
"7862
[v _NOT_RBPU `Vb  1 e 0 @32655 ]
"7864
[v _NOT_RI `Vb  1 e 0 @32388 ]
"7866
[v _NOT_T1SYNC `Vb  1 e 0 @32362 ]
"7868
[v _NOT_T3SYNC `Vb  1 e 0 @32138 ]
"7870
[v _NOT_TO `Vb  1 e 0 @32387 ]
"7872
[v _NOT_W `Vb  1 e 0 @32314 ]
"7874
[v _NOT_WRITE `Vb  1 e 0 @32314 ]
"7876
[v _OERR `Vb  1 e 0 @32089 ]
"7878
[v _OESPP `Vb  1 e 0 @31778 ]
"7880
[v _OSC2 `Vb  1 e 0 @31750 ]
"7882
[v _OSCFIE `Vb  1 e 0 @32007 ]
"7884
[v _OSCFIF `Vb  1 e 0 @32015 ]
"7886
[v _OSCFIP `Vb  1 e 0 @32023 ]
"7888
[v _OSTS `Vb  1 e 0 @32411 ]
"7890
[v _OV `Vb  1 e 0 @32451 ]
"7892
[v _OVERFLOW `Vb  1 e 0 @32451 ]
"7894
[v _P1A `Vb  1 e 0 @31762 ]
"7896
[v _P1M0 `Vb  1 e 0 @32238 ]
"7898
[v _P1M1 `Vb  1 e 0 @32239 ]
"7900
[v _PA1 `Vb  1 e 0 @31762 ]
"7902
[v _PA2 `Vb  1 e 0 @31761 ]
"7904
[v _PA2E `Vb  1 e 0 @31783 ]
"7906
[v _PB1E `Vb  1 e 0 @31782 ]
"7908
[v _PB2 `Vb  1 e 0 @31778 ]
"7910
[v _PB3E `Vb  1 e 0 @31780 ]
"7912
[v _PC1E `Vb  1 e 0 @31781 ]
"7914
[v _PC2 `Vb  1 e 0 @31777 ]
"7916
[v _PC3E `Vb  1 e 0 @31779 ]
"7918
[v _PCFG0 `Vb  1 e 0 @32264 ]
"7920
[v _PCFG1 `Vb  1 e 0 @32265 ]
"7922
[v _PCFG2 `Vb  1 e 0 @32266 ]
"7924
[v _PCFG3 `Vb  1 e 0 @32267 ]
"7926
[v _PD `Vb  1 e 0 @32386 ]
"7928
[v _PD2 `Vb  1 e 0 @31776 ]
"7930
[v _PDC0 `Vb  1 e 0 @32184 ]
"7932
[v _PDC1 `Vb  1 e 0 @32185 ]
"7934
[v _PDC2 `Vb  1 e 0 @32186 ]
"7936
[v _PDC3 `Vb  1 e 0 @32187 ]
"7938
[v _PDC4 `Vb  1 e 0 @32188 ]
"7940
[v _PDC5 `Vb  1 e 0 @32189 ]
"7942
[v _PDC6 `Vb  1 e 0 @32190 ]
"7944
[v _PEIE `Vb  1 e 0 @32662 ]
"7946
[v _PEIE_GIEL `Vb  1 e 0 @32662 ]
"7948
[v _PEN `Vb  1 e 0 @32298 ]
"7950
[v _PGC `Vb  1 e 0 @31758 ]
"7952
[v _PGD `Vb  1 e 0 @31759 ]
"7954
[v _PGM `Vb  1 e 0 @31757 ]
"7956
[v _PIDEE `Vb  1 e 0 @31576 ]
"7958
[v _PIDEF `Vb  1 e 0 @31568 ]
"7960
[v _PKTDIS `Vb  1 e 0 @31596 ]
"7962
[v _POR `Vb  1 e 0 @32385 ]
"7964
[v _PPB0 `Vb  1 e 0 @31608 ]
"7966
[v _PPB1 `Vb  1 e 0 @31609 ]
"7968
[v _PPBI `Vb  1 e 0 @31585 ]
"7970
[v _PPBRST `Vb  1 e 0 @31598 ]
"7972
[v _PRSEN `Vb  1 e 0 @32191 ]
"7974
[v _PSA `Vb  1 e 0 @32427 ]
"7976
[v _PSPIE `Vb  1 e 0 @31983 ]
"7978
[v _PSPIF `Vb  1 e 0 @31991 ]
"7980
[v _PSPIP `Vb  1 e 0 @31999 ]
"7982
[v _PSSAC0 `Vb  1 e 0 @32178 ]
"7984
[v _PSSAC1 `Vb  1 e 0 @32179 ]
"7986
[v _PSSBD0 `Vb  1 e 0 @32176 ]
"7988
[v _PSSBD1 `Vb  1 e 0 @32177 ]
"7990
[v _RA0 `Vb  1 e 0 @31744 ]
"7992
[v _RA1 `Vb  1 e 0 @31745 ]
"7994
[v _RA2 `Vb  1 e 0 @31746 ]
"7996
[v _RA3 `Vb  1 e 0 @31747 ]
"7998
[v _RA4 `Vb  1 e 0 @31748 ]
"8000
[v _RA5 `Vb  1 e 0 @31749 ]
"8002
[v _RA6 `Vb  1 e 0 @31750 ]
"8004
[v _RA7 `Vb  1 e 0 @31751 ]
"8006
[v _RB0 `Vb  1 e 0 @31752 ]
"8008
[v _RB1 `Vb  1 e 0 @31753 ]
"8010
[v _RB2 `Vb  1 e 0 @31754 ]
"8012
[v _RB3 `Vb  1 e 0 @31755 ]
"8014
[v _RB4 `Vb  1 e 0 @31756 ]
"8016
[v _RB5 `Vb  1 e 0 @31757 ]
"8018
[v _RB6 `Vb  1 e 0 @31758 ]
"8020
[v _RB7 `Vb  1 e 0 @31759 ]
"8022
[v _RBIE `Vb  1 e 0 @32659 ]
"8024
[v _RBIF `Vb  1 e 0 @32656 ]
"8026
[v _RBIP `Vb  1 e 0 @32648 ]
"8028
[v _RBPU `Vb  1 e 0 @32655 ]
"8030
[v _RC0 `Vb  1 e 0 @31760 ]
"8032
[v _RC1 `Vb  1 e 0 @31761 ]
"8034
[v _RC1IE `Vb  1 e 0 @31981 ]
"8036
[v _RC1IF `Vb  1 e 0 @31989 ]
"8038
[v _RC1IP `Vb  1 e 0 @31997 ]
"8040
[v _RC2 `Vb  1 e 0 @31762 ]
"8042
[v _RC3 `Vb  1 e 0 @31763 ]
"8044
[v _RC4 `Vb  1 e 0 @31764 ]
"8046
[v _RC5 `Vb  1 e 0 @31765 ]
"8048
[v _RC6 `Vb  1 e 0 @31766 ]
"8050
[v _RC7 `Vb  1 e 0 @31767 ]
"8052
[v _RCEN `Vb  1 e 0 @32299 ]
"8054
[v _RCIDL `Vb  1 e 0 @32198 ]
"8056
[v _RCIE `Vb  1 e 0 @31981 ]
"8058
[v _RCIF `Vb  1 e 0 @31989 ]
"8060
[v _RCIP `Vb  1 e 0 @31997 ]
"8062
[v _RCMT `Vb  1 e 0 @32198 ]
"8064
[v _RD `Vb  1 e 0 @32048 ]
"8066
[v _RD0 `Vb  1 e 0 @31768 ]
"8068
[v _RD1 `Vb  1 e 0 @31769 ]
"8070
[v _RD163 `Vb  1 e 0 @32143 ]
"8072
[v _RD2 `Vb  1 e 0 @31770 ]
"8074
[v _RD3 `Vb  1 e 0 @31771 ]
"8076
[v _RD4 `Vb  1 e 0 @31772 ]
"8078
[v _RD5 `Vb  1 e 0 @31773 ]
"8080
[v _RD6 `Vb  1 e 0 @31774 ]
"8082
[v _RD7 `Vb  1 e 0 @31775 ]
"8084
[v _RDE `Vb  1 e 0 @31776 ]
"8086
[v _RDPU `Vb  1 e 0 @31783 ]
"8088
[v _RDSPP `Vb  1 e 0 @31527 ]
"8090
[v _RE0 `Vb  1 e 0 @31776 ]
"8092
[v _RE1 `Vb  1 e 0 @31777 ]
"8094
[v _RE2 `Vb  1 e 0 @31778 ]
"8096
[v _RE3 `Vb  1 e 0 @31779 ]
"8098
[v _RE4 `Vb  1 e 0 @31780 ]
"8100
[v _RE5 `Vb  1 e 0 @31781 ]
"8102
[v _RE6 `Vb  1 e 0 @31782 ]
"8104
[v _RE7 `Vb  1 e 0 @31783 ]
"8106
[v _READ_WRITE `Vb  1 e 0 @32314 ]
"8108
[v _RESUME `Vb  1 e 0 @31594 ]
"8110
[v _RI `Vb  1 e 0 @32388 ]
"8112
[v _RJPU `Vb  1 e 0 @31751 ]
"8114
[v _RSEN `Vb  1 e 0 @32297 ]
"8116
[v _RW `Vb  1 e 0 @32314 ]
"8118
[v _RX `Vb  1 e 0 @31767 ]
"8120
[v _RX9 `Vb  1 e 0 @32094 ]
"8122
[v _RX9D `Vb  1 e 0 @32088 ]
"8124
[v _RXCKP `Vb  1 e 0 @32197 ]
"8126
[v _RXDTP `Vb  1 e 0 @32197 ]
"8128
[v _R_NOT_W `Vb  1 e 0 @32314 ]
"8130
[v _R_W `Vb  1 e 0 @32314 ]
"8132
[v _R_nW `Vb  1 e 0 @32314 ]
"8134
[v _SBOREN `Vb  1 e 0 @32390 ]
"8136
[v _SCKP `Vb  1 e 0 @32196 ]
"8138
[v _SCS0 `Vb  1 e 0 @32408 ]
"8140
[v _SCS1 `Vb  1 e 0 @32409 ]
"8142
[v _SE0 `Vb  1 e 0 @31597 ]
"8144
[v _SEN `Vb  1 e 0 @32296 ]
"8146
[v _SENDB `Vb  1 e 0 @32099 ]
"8148
[v _SENDB1 `Vb  1 e 0 @32099 ]
"8150
[v _SMP `Vb  1 e 0 @32319 ]
"8152
[v _SOFIE `Vb  1 e 0 @31566 ]
"8154
[v _SOFIF `Vb  1 e 0 @31558 ]
"8156
[v _SOSCEN `Vb  1 e 0 @32363 ]
"8158
[v _SOSCEN3 `Vb  1 e 0 @32139 ]
"8160
[v _SPEN `Vb  1 e 0 @32095 ]
"8162
[v _SPP0 `Vb  1 e 0 @31768 ]
"8164
[v _SPP1 `Vb  1 e 0 @31769 ]
"8166
[v _SPP2 `Vb  1 e 0 @31770 ]
"8168
[v _SPP3 `Vb  1 e 0 @31771 ]
"8170
[v _SPP4 `Vb  1 e 0 @31772 ]
"8172
[v _SPP5 `Vb  1 e 0 @31773 ]
"8174
[v _SPP6 `Vb  1 e 0 @31774 ]
"8176
[v _SPP7 `Vb  1 e 0 @31775 ]
"8178
[v _SPPBUSY `Vb  1 e 0 @31524 ]
"8180
[v _SPPEN `Vb  1 e 0 @31528 ]
"8182
[v _SPPIE `Vb  1 e 0 @31983 ]
"8184
[v _SPPIF `Vb  1 e 0 @31991 ]
"8186
[v _SPPIP `Vb  1 e 0 @31999 ]
"8188
[v _SPPOWN `Vb  1 e 0 @31529 ]
"8190
[v _SREN `Vb  1 e 0 @32093 ]
"8192
[v _SRENA `Vb  1 e 0 @32093 ]
"8194
[v _SS2 `Vb  1 e 0 @31775 ]
"8196
[v _SSPEN `Vb  1 e 0 @32309 ]
"8198
[v _SSPIE `Vb  1 e 0 @31979 ]
"8200
[v _SSPIF `Vb  1 e 0 @31987 ]
"8202
[v _SSPIP `Vb  1 e 0 @31995 ]
"8204
[v _SSPM0 `Vb  1 e 0 @32304 ]
"8206
[v _SSPM1 `Vb  1 e 0 @32305 ]
"8208
[v _SSPM2 `Vb  1 e 0 @32306 ]
"8210
[v _SSPM3 `Vb  1 e 0 @32307 ]
"8212
[v _SSPOV `Vb  1 e 0 @32310 ]
"8214
[v _STALLIE `Vb  1 e 0 @31565 ]
"8216
[v _STALLIF `Vb  1 e 0 @31557 ]
"8218
[v _START `Vb  1 e 0 @32315 ]
"8220
[v _STKFUL `Vb  1 e 0 @32743 ]
"8222
[v _STKOVF `Vb  1 e 0 @32743 ]
"8224
[v _STKPTR0 `Vb  1 e 0 @32736 ]
"8226
[v _STKPTR1 `Vb  1 e 0 @32737 ]
"8228
[v _STKPTR2 `Vb  1 e 0 @32738 ]
"8230
[v _STKPTR3 `Vb  1 e 0 @32739 ]
"8232
[v _STKPTR4 `Vb  1 e 0 @32740 ]
"8234
[v _STKUNF `Vb  1 e 0 @32742 ]
"8236
[v _STOP `Vb  1 e 0 @32316 ]
"8238
[v _SUSPND `Vb  1 e 0 @31593 ]
"8240
[v _SWDTE `Vb  1 e 0 @32392 ]
"8242
[v _SWDTEN `Vb  1 e 0 @32392 ]
"8244
[v _SYNC `Vb  1 e 0 @32100 ]
"8246
[v _SYNC1 `Vb  1 e 0 @32100 ]
"8248
[v _T08BIT `Vb  1 e 0 @32430 ]
"8250
[v _T0CKI `Vb  1 e 0 @31748 ]
"8252
[v _T0CS `Vb  1 e 0 @32429 ]
"8254
[v _T0IE `Vb  1 e 0 @32661 ]
"8256
[v _T0IF `Vb  1 e 0 @32658 ]
"8258
[v _T0IP `Vb  1 e 0 @32650 ]
"8260
[v _T0PS0 `Vb  1 e 0 @32424 ]
"8262
[v _T0PS1 `Vb  1 e 0 @32425 ]
"8264
[v _T0PS2 `Vb  1 e 0 @32426 ]
"8266
[v _T0SE `Vb  1 e 0 @32428 ]
"8268
[v _T13CKI `Vb  1 e 0 @31760 ]
"8270
[v _T1CKPS0 `Vb  1 e 0 @32364 ]
"8272
[v _T1CKPS1 `Vb  1 e 0 @32365 ]
"8274
[v _T1OSCEN `Vb  1 e 0 @32363 ]
"8276
[v _T1OSI `Vb  1 e 0 @31761 ]
"8278
[v _T1OSO `Vb  1 e 0 @31760 ]
"8280
[v _T1RD16 `Vb  1 e 0 @32367 ]
"8282
[v _T1RUN `Vb  1 e 0 @32366 ]
"8284
[v _T1SYNC `Vb  1 e 0 @32362 ]
"8286
[v _T2CKPS0 `Vb  1 e 0 @32336 ]
"8288
[v _T2CKPS1 `Vb  1 e 0 @32337 ]
"8290
[v _T2OUTPS0 `Vb  1 e 0 @32339 ]
"8292
[v _T2OUTPS1 `Vb  1 e 0 @32340 ]
"8294
[v _T2OUTPS2 `Vb  1 e 0 @32341 ]
"8296
[v _T2OUTPS3 `Vb  1 e 0 @32342 ]
"8298
[v _T3CCP1 `Vb  1 e 0 @32139 ]
"8300
[v _T3CCP2 `Vb  1 e 0 @32142 ]
"8302
[v _T3CKPS0 `Vb  1 e 0 @32140 ]
"8304
[v _T3CKPS1 `Vb  1 e 0 @32141 ]
"8306
[v _T3NSYNC `Vb  1 e 0 @32138 ]
"8308
[v _T3RD16 `Vb  1 e 0 @32143 ]
"8310
[v _T3SYNC `Vb  1 e 0 @32138 ]
"8312
[v _TMR0IE `Vb  1 e 0 @32661 ]
"8314
[v _TMR0IF `Vb  1 e 0 @32658 ]
"8316
[v _TMR0IP `Vb  1 e 0 @32650 ]
"8318
[v _TMR0ON `Vb  1 e 0 @32431 ]
"8320
[v _TMR1CS `Vb  1 e 0 @32361 ]
"8322
[v _TMR1IE `Vb  1 e 0 @31976 ]
"8324
[v _TMR1IF `Vb  1 e 0 @31984 ]
"8326
[v _TMR1IP `Vb  1 e 0 @31992 ]
"8328
[v _TMR1ON `Vb  1 e 0 @32360 ]
"8330
[v _TMR2IE `Vb  1 e 0 @31977 ]
"8332
[v _TMR2IF `Vb  1 e 0 @31985 ]
"8334
[v _TMR2IP `Vb  1 e 0 @31993 ]
"8336
[v _TMR2ON `Vb  1 e 0 @32338 ]
"8338
[v _TMR3CS `Vb  1 e 0 @32137 ]
"8340
[v _TMR3IE `Vb  1 e 0 @32001 ]
"8342
[v _TMR3IF `Vb  1 e 0 @32009 ]
"8344
[v _TMR3IP `Vb  1 e 0 @32017 ]
"8346
[v _TMR3ON `Vb  1 e 0 @32136 ]
"8348
[v _TO `Vb  1 e 0 @32387 ]
"8350
[v _TOUTPS0 `Vb  1 e 0 @32339 ]
"8352
[v _TOUTPS1 `Vb  1 e 0 @32340 ]
"8354
[v _TOUTPS2 `Vb  1 e 0 @32341 ]
"8356
[v _TOUTPS3 `Vb  1 e 0 @32342 ]
"8358
[v _TRISA0 `Vb  1 e 0 @31888 ]
"8360
[v _TRISA1 `Vb  1 e 0 @31889 ]
"8362
[v _TRISA2 `Vb  1 e 0 @31890 ]
"8364
[v _TRISA3 `Vb  1 e 0 @31891 ]
"8366
[v _TRISA4 `Vb  1 e 0 @31892 ]
"8368
[v _TRISA5 `Vb  1 e 0 @31893 ]
"8370
[v _TRISA6 `Vb  1 e 0 @31894 ]
"8372
[v _TRISB0 `Vb  1 e 0 @31896 ]
"8374
[v _TRISB1 `Vb  1 e 0 @31897 ]
"8376
[v _TRISB2 `Vb  1 e 0 @31898 ]
"8378
[v _TRISB3 `Vb  1 e 0 @31899 ]
"8380
[v _TRISB4 `Vb  1 e 0 @31900 ]
"8382
[v _TRISB5 `Vb  1 e 0 @31901 ]
"8384
[v _TRISB6 `Vb  1 e 0 @31902 ]
"8386
[v _TRISB7 `Vb  1 e 0 @31903 ]
"8388
[v _TRISC0 `Vb  1 e 0 @31904 ]
"8390
[v _TRISC1 `Vb  1 e 0 @31905 ]
"8392
[v _TRISC2 `Vb  1 e 0 @31906 ]
"8394
[v _TRISC3 `Vb  1 e 0 @31907 ]
"8396
[v _TRISC6 `Vb  1 e 0 @31910 ]
"8398
[v _TRISC7 `Vb  1 e 0 @31911 ]
"8400
[v _TRISD0 `Vb  1 e 0 @31912 ]
"8402
[v _TRISD1 `Vb  1 e 0 @31913 ]
"8404
[v _TRISD2 `Vb  1 e 0 @31914 ]
"8406
[v _TRISD3 `Vb  1 e 0 @31915 ]
"8408
[v _TRISD4 `Vb  1 e 0 @31916 ]
"8410
[v _TRISD5 `Vb  1 e 0 @31917 ]
"8412
[v _TRISD6 `Vb  1 e 0 @31918 ]
"8414
[v _TRISD7 `Vb  1 e 0 @31919 ]
"8416
[v _TRISE0 `Vb  1 e 0 @31920 ]
"8418
[v _TRISE1 `Vb  1 e 0 @31921 ]
"8420
[v _TRISE2 `Vb  1 e 0 @31922 ]
"8422
[v _TRMT `Vb  1 e 0 @32097 ]
"8424
[v _TRMT1 `Vb  1 e 0 @32097 ]
"8426
[v _TRNIE `Vb  1 e 0 @31563 ]
"8428
[v _TRNIF `Vb  1 e 0 @31555 ]
"8430
[v _TUN0 `Vb  1 e 0 @31960 ]
"8432
[v _TUN1 `Vb  1 e 0 @31961 ]
"8434
[v _TUN2 `Vb  1 e 0 @31962 ]
"8436
[v _TUN3 `Vb  1 e 0 @31963 ]
"8438
[v _TUN4 `Vb  1 e 0 @31964 ]
"8440
[v _TX `Vb  1 e 0 @31766 ]
"8442
[v _TX1IE `Vb  1 e 0 @31980 ]
"8444
[v _TX1IF `Vb  1 e 0 @31988 ]
"8446
[v _TX1IP `Vb  1 e 0 @31996 ]
"8448
[v _TX9 `Vb  1 e 0 @32102 ]
"8450
[v _TX91 `Vb  1 e 0 @32102 ]
"8452
[v _TX9D `Vb  1 e 0 @32096 ]
"8454
[v _TX9D1 `Vb  1 e 0 @32096 ]
"8456
[v _TXCKP `Vb  1 e 0 @32196 ]
"8458
[v _TXEN `Vb  1 e 0 @32101 ]
"8460
[v _TXEN1 `Vb  1 e 0 @32101 ]
"8462
[v _TXIE `Vb  1 e 0 @31980 ]
"8464
[v _TXIF `Vb  1 e 0 @31988 ]
"8466
[v _TXIP `Vb  1 e 0 @31996 ]
"8468
[v _UA `Vb  1 e 0 @32313 ]
"8470
[v _UERRIE `Vb  1 e 0 @31561 ]
"8472
[v _UERRIF `Vb  1 e 0 @31553 ]
"8474
[v _ULPWUIN `Vb  1 e 0 @31744 ]
"8476
[v _UOEMON `Vb  1 e 0 @31614 ]
"8478
[v _UPP0 `Vb  1 e 0 @31608 ]
"8480
[v _UPP1 `Vb  1 e 0 @31609 ]
"8482
[v _UPUEN `Vb  1 e 0 @31612 ]
"8484
[v _URSTIE `Vb  1 e 0 @31560 ]
"8486
[v _URSTIF `Vb  1 e 0 @31552 ]
"8488
[v _USBEN `Vb  1 e 0 @31595 ]
"8490
[v _USBIE `Vb  1 e 0 @32005 ]
"8492
[v _USBIF `Vb  1 e 0 @32013 ]
"8494
[v _USBIP `Vb  1 e 0 @32021 ]
"8496
[v _UTEYE `Vb  1 e 0 @31615 ]
"8498
[v _UTRDIS `Vb  1 e 0 @31611 ]
"8500
[v _VCFG0 `Vb  1 e 0 @32268 ]
"8502
[v _VCFG01 `Vb  1 e 0 @32268 ]
"8504
[v _VCFG1 `Vb  1 e 0 @32269 ]
"8506
[v _VCFG11 `Vb  1 e 0 @32269 ]
"8508
[v _VDIRMAG `Vb  1 e 0 @32407 ]
"8510
[v _VREFM `Vb  1 e 0 @31746 ]
"8512
[v _VREFP `Vb  1 e 0 @31747 ]
"8514
[v _W4E `Vb  1 e 0 @32193 ]
"8516
[v _WCOL `Vb  1 e 0 @32311 ]
"8518
[v _WR `Vb  1 e 0 @32049 ]
"8520
[v _WRE `Vb  1 e 0 @31777 ]
"8522
[v _WREN `Vb  1 e 0 @32050 ]
"8524
[v _WRERR `Vb  1 e 0 @32051 ]
"8526
[v _WRSPP `Vb  1 e 0 @31526 ]
"8528
[v _WS0 `Vb  1 e 0 @31512 ]
"8530
[v _WS1 `Vb  1 e 0 @31513 ]
"8532
[v _WS2 `Vb  1 e 0 @31514 ]
"8534
[v _WS3 `Vb  1 e 0 @31515 ]
"8536
[v _WUE `Vb  1 e 0 @32193 ]
"8538
[v _ZERO `Vb  1 e 0 @32450 ]
"8540
[v _nA `Vb  1 e 0 @32317 ]
"8542
[v _nADDRESS `Vb  1 e 0 @32317 ]
"8544
[v _nBOR `Vb  1 e 0 @32384 ]
"8546
[v _nDONE `Vb  1 e 0 @32273 ]
"8548
[v _nIPEN `Vb  1 e 0 @32391 ]
"8550
[v _nPD `Vb  1 e 0 @32386 ]
"8552
[v _nPOR `Vb  1 e 0 @32385 ]
"8554
[v _nRBPU `Vb  1 e 0 @32655 ]
"8556
[v _nRI `Vb  1 e 0 @32388 ]
"8558
[v _nT1SYNC `Vb  1 e 0 @32362 ]
"8560
[v _nT3SYNC `Vb  1 e 0 @32138 ]
"8562
[v _nTO `Vb  1 e 0 @32387 ]
"8564
[v _nW `Vb  1 e 0 @32314 ]
"8566
[v _nWRITE `Vb  1 e 0 @32314 ]
"126 /opt/microchip/xc8/v1.01/include/stdlib.h
[v _environ `*.s*.Muc  1 e 1 0 ]
[s S6135 . 1 `uc 1 BAN0 1 0 :1:0 
`uc 1 BAN1 1 0 :1:1 
`uc 1 BAN2 1 0 :1:2 
`uc 1 BAN3 1 0 :1:3 
`uc 1 BAN4 1 0 :1:4 
`uc 1 BAN5 1 0 :1:5 
`uc 1 BAN6 1 0 :1:6 
`uc 1 BAN7 1 0 :1:7 
]
"21 BANDERA.h
[v _BANDERA `S6135  1 e 1 0 ]
"84 main.c
[v _USB_Out_Buffer `[64]uc  1 e 64 0 ]
"90
[v _stringPrinted `E5  1 e 1 0 ]
[s S10155 _USB_DEVICE_DESCRIPTOR 18 `uc 1 bLength 1 0 `uc 1 bDescriptorType 1 1 `us 1 bcdUSB 2 2 `uc 1 bDeviceClass 1 4 `uc 1 bDeviceSubClass 1 5 `uc 1 bDeviceProtocol 1 6 `uc 1 bMaxPacketSize0 1 7 `us 1 idVendor 2 8 `us 1 idProduct 2 10 `us 1 bcdDevice 2 12 `uc 1 iManufacturer 1 14 `uc 1 iProduct 1 15 `uc 1 iSerialNumber 1 16 `uc 1 bNumConfigurations 1 17 ]
"166 usb_descriptors.c
[v _device_dsc `CS10155  1 e 18 0 ]
"185
[v _configDescriptor1 `C[67]uc  1 e 67 0 ]
[s S10192 . 4 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[1]us 1 string 2 2 ]
"271
[v _sd000 `CS10192  1 e 4 0 ]
[s S10196 . 52 `uc 1 bLength 1 0 `uc 1 bDscType 1 1 `[25]us 1 string 50 2 ]
"275
[v _sd001 `CS10196  1 e 52 0 ]
"282
[v _sd002 `CS10196  1 e 52 0 ]
"279 usb_device.c
[v _USBDeviceState `VE5551  1 e 1 0 ]
"280
[v _USBActiveConfiguration `Vuc  1 e 1 0 ]
"281
[v _USBAlternateInterface `V[2]uc  1 e 2 0 ]
"284
[v _pBDTEntryOut `[3]*.MVS5465  1 e 3 0 ]
"285
[v _pBDTEntryIn `[3]*.sVS5465  1 e 3 0 ]
"286
[v _shortPacketStatus `Vuc  1 e 1 0 ]
"287
[v _controlTransferState `Vuc  1 e 1 0 ]
"288
[v _inPipes `V[1]S5398  1 e 6 0 ]
"289
[v _outPipes `V[1]S5425  1 e 8 0 ]
"291
[v _RemoteWakeup `VE5  1 e 1 0 ]
"292
[v _USBBusIsSuspended `VE5  1 e 1 0 ]
[s S13818 . 1 `uc 1 filler1 1 0 :1:0 
`uc 1 ping_pong 1 0 :1:1 
`uc 1 direction 1 0 :1:2 
`uc 1 endpoint_number 1 0 :4:3 
]
"293
[u S13823 __USTAT 1 `S13818 1 . 1 0 `uc 1 Val 1 0 ]
[v _USTATcopy `VS13823  1 e 1 0 ]
"294
[v _endpoint_number `Vuc  1 e 1 0 ]
"295
[v _BothEP0OutUOWNsSet `VE5  1 e 1 0 ]
"296
[v _ep_data_in `V[3]S13829  1 e 3 0 ]
"297
[v _ep_data_out `V[3]S13829  1 e 3 0 ]
"298
[v _USBStatusStageTimeoutCounter `Vuc  1 e 1 0 ]
"299
[v _USBDeferStatusStagePacket `VE5  1 e 1 0 ]
"300
[v _USBStatusStageEnabledFlag1 `VE5  1 e 1 0 ]
"301
[v _USBStatusStageEnabledFlag2 `VE5  1 e 1 0 ]
"302
[v _USBDeferINDataStagePackets `VE5  1 e 1 0 ]
"303
[v _USBDeferOUTDataStagePackets `VE5  1 e 1 0 ]
"324
[v _BDT `V[12]S5465  1 e 48 0 ]
[s S5861 . 8 `uc 1 bmRequestType 1 0 `uc 1 bRequest 1 1 `us 1 wValue 2 2 `us 1 wIndex 2 4 `us 1 wLength 2 6 ]
"329
[s S5373 . 2 `uc 1 LB 1 0 `uc 1 HB 1 1 ]
[s S5376 . 2 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
]
[u S5393 . 2 `us 1 Val 2 0 `[2]uc 1 v 2 0 `S5373 1 byte 2 0 `S5376 1 bits 2 0 ]
[s S5867 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5393 1 W_Value 2 2 `S5393 1 W_Index 2 4 `S5393 1 W_Length 2 6 ]
[s S5873 . 8 `uc 1 Recipient 1 0 :5:0 
`uc 1 RequestType 1 0 :2:5 
`uc 1 DataDir 1 0 :1:7 
`uc 1 . 1 1 :8:0 
`uc 1 bFeature 1 2 `uc 1 . 1 3 :8:0 
`uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5884 . 1 `uc 1 recipient 1 0 :5:0 
`uc 1 type 1 0 :2:5 
`uc 1 direction 1 0 :1:7 
]
[u S5888 . 1 `uc 1 bmRequestType 1 0 `S5884 1 . 1 0 ]
[s S5891 . 1 `S5888 1 requestInfo 1 0 ]
[s S5893 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bDscIndex 1 2 `uc 1 bDescriptorType 1 3 `us 1 wLangID 2 4 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5901 . 1 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
]
[u S5910 . 1 `uc 1 Val 1 0 `S5901 1 bits 1 0 ]
[s S5913 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`S5910 1 bDevADR 1 2 `uc 1 bDevADRH 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5922 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bConfigurationValue 1 2 `uc 1 bCfgRSD 1 3 `uc 1 . 1 4 :8:0 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5931 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 bAltID 1 2 `uc 1 bAltID_H 1 3 `uc 1 bIntfID 1 4 `uc 1 bIntfID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5940 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 bEPID 1 4 `uc 1 bEPID_H 1 5 `uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[s S5949 . 8 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`uc 1 . 1 2 :8:0 
`uc 1 . 1 3 :8:0 
`uc 1 EPNum 1 4 :4:0 
`uc 1 . 1 4 :3:4 
`uc 1 EPDir 1 4 :1:7 
`uc 1 . 1 5 :8:0 
`uc 1 . 1 6 :8:0 
`uc 1 . 1 7 :8:0 
]
[u S5960 . 8 `S5861 1 . 8 0 `S5867 1 . 8 0 `S5873 1 . 8 0 `S5891 1 . 1 0 `S5893 1 . 8 0 `S5913 1 . 8 0 `S5922 1 . 8 0 `S5931 1 . 8 0 `S5940 1 . 8 0 `S5949 1 . 8 0 ]
[v _SetupPkt `VS5960  1 e 8 0 ]
"330
[v _CtrlTrfData `V[8]uc  1 e 8 0 ]
"189 usb_function_cdc.c
[v _cdc_data_tx `V[64]uc  1 e 64 @1280 ]
"191
[v _cdc_data_rx `V[64]uc  1 e 64 @1344 ]
"204
[v _cdc_rx_len `uc  1 e 1 0 ]
"206
[v _cdc_trf_state `uc  1 e 1 0 ]
[s S5475 . 2 `uc 1 bLow 1 0 `uc 1 bHigh 1 1 ]
"207
[u S5478 _POINTER 3 `S5475 1 . 2 0 `us 1 _word 2 0 `*.suc 1 bRam 3 0 `*.sus 1 wRam 3 0 `*.sCuc 1 bRom 3 0 `*.sCus 1 wRom 3 0 ]
[v _pCDCSrc `S5478  1 e 3 0 ]
"208
[v _pCDCDst `S5478  1 e 3 0 ]
"209
[v _cdc_tx_len `uc  1 e 1 0 ]
"210
[v _cdc_mem_type `uc  1 e 1 0 ]
"212
[v _CDCDataOutHandle `*.0v  1 e 1 0 ]
"213
[v _CDCDataInHandle `*.0v  1 e 1 0 ]
"232
[v _dummy_encapsulated_cmd_response `[8]S5910  1 e 8 0 ]
"1026 usb_function_cdc.h
[v _lastTransmission `*.sv  1 e 2 0 ]
[s S5496 . 7 `[7]uc 1 _byte 7 0 ]
"1034
[s S5498 . 4 `us 1 LW 2 0 `us 1 HW 2 2 ]
[s S5501 . 4 `uc 1 LB 1 0 `uc 1 HB 1 1 `uc 1 UB 1 2 `uc 1 MB 1 3 ]
[s S5506 . 4 `S5393 1 low 2 0 `S5393 1 high 2 2 ]
[s S5509 . 4 `uc 1 b0 1 0 :1:0 
`uc 1 b1 1 0 :1:1 
`uc 1 b2 1 0 :1:2 
`uc 1 b3 1 0 :1:3 
`uc 1 b4 1 0 :1:4 
`uc 1 b5 1 0 :1:5 
`uc 1 b6 1 0 :1:6 
`uc 1 b7 1 0 :1:7 
`uc 1 b8 1 1 :1:0 
`uc 1 b9 1 1 :1:1 
`uc 1 b10 1 1 :1:2 
`uc 1 b11 1 1 :1:3 
`uc 1 b12 1 1 :1:4 
`uc 1 b13 1 1 :1:5 
`uc 1 b14 1 1 :1:6 
`uc 1 b15 1 1 :1:7 
`uc 1 b16 1 2 :1:0 
`uc 1 b17 1 2 :1:1 
`uc 1 b18 1 2 :1:2 
`uc 1 b19 1 2 :1:3 
`uc 1 b20 1 2 :1:4 
`uc 1 b21 1 2 :1:5 
`uc 1 b22 1 2 :1:6 
`uc 1 b23 1 2 :1:7 
`uc 1 b24 1 3 :1:0 
`uc 1 b25 1 3 :1:1 
`uc 1 b26 1 3 :1:2 
`uc 1 b27 1 3 :1:3 
`uc 1 b28 1 3 :1:4 
`uc 1 b29 1 3 :1:5 
`uc 1 b30 1 3 :1:6 
`uc 1 b31 1 3 :1:7 
]
[u S5542 . 4 `ul 1 Val 4 0 `[2]us 1 w 4 0 `[4]uc 1 v 4 0 `S5498 1 word 4 0 `S5501 1 byte 4 0 `S5506 1 wordUnion 4 0 `S5509 1 bits 4 0 ]
[s S5550 . 7 `S5542 1 dwDTERate 4 0 `uc 1 bCharFormat 1 4 `uc 1 bParityType 1 5 `uc 1 bDataBits 1 6 ]
[u S5555 _LINE_CODING 7 `S5496 1 . 7 0 `S5550 1 . 7 0 ]
[u S5558 _CDC_NOTICE 10 `S5555 1 GetLineCoding 7 0 `S5555 1 SetLineCoding 7 0 `[10]uc 1 packet 10 0 ]
[v _cdc_notice `VS5558  1 e 10 0 ]
"1035
[v _line_coding `S5555  1 e 7 0 ]
"1040
[v _dte_present `E5  1 e 1 0 ]
"169 main.c
[v _main `(v  1 e 0 0 ]
{
"204
} 0
"208
[v _InitializeSystem `(v  1 e 0 0 ]
{
"229
} 0
"1525 usb_device.c
[v _USBDeviceAttach `(v  1 e 0 0 ]
{
"1555
} 0
"9 ../common/d10ktcyx.c
[v _Delay10KTCYx `(v  1 e 0 0 ]
{
[v Delay10KTCYx@unit `uc  1 a 1 wreg ]
[v Delay10KTCYx@unit `uc  1 a 1 wreg ]
"13
} 0
"318 main.c
[v _ProcessIO `(v  1 e 0 0 ]
{
"346
[v ProcessIO@i `uc  1 a 1 12 ]
"319
[v ProcessIO@numBytesRead `uc  1 a 1 11 ]
"370
} 0
"287
[v _UserInit `(v  1 e 0 0 ]
{
"293
} 0
"466 usb_device.c
[v _USBDeviceInit `(v  1 e 0 0 ]
{
"467
[v USBDeviceInit@i `uc  1 a 1 8 ]
"551
} 0
"232 main.c
[v _ADCInit `(v  1 e 0 0 ]
{
"237
} 0
"250
[v _T0Init `(v  1 e 0 0 ]
{
"265
} 0
"240
[v _EI0Init `(v  1 e 0 0 ]
{
"248
} 0
"268
[v _T1Init `(v  1 e 0 0 ]
{
"283
} 0
"752 usb_function_cdc.c
[v _putsUSBUSART `(v  1 e 0 0 ]
{
"754
[v putsUSBUSART@pData `*.buc  1 a 2 2 ]
"753
[v putsUSBUSART@len `uc  1 a 1 4 ]
"752
[v putsUSBUSART@data `*.buc  1 p 2 0 ]
"806
} 0
"608
[v _getsUSBUSART `(uc  1 e 1 0 ]
{
[v getsUSBUSART@buffer `*.0uc  1 a 1 wreg ]
[v getsUSBUSART@buffer `*.0uc  1 a 1 wreg ]
[v getsUSBUSART@len `uc  1 p 1 6 ]
"636
} 0
"959
[v _CDCTxService `(v  1 e 0 0 ]
{
"960
[v CDCTxService@byte_to_send `uc  1 a 1 9 ]
"961
[v CDCTxService@i `uc  1 a 1 8 ]
"1054
} 0
"10 /opt/microchip/xc8/v1.01/sources/memset.c
[v _memset `(*.Mv  1 e 1 0 ]
{
"15
[v memset@p `*.buc  1 a 2 6 ]
"10
[v memset@p1 `*.bv  1 p 2 0 ]
[v memset@c `i  1 p 2 2 ]
[v memset@n `ui  1 p 2 4 ]
"22
} 0
"1172 usb_device.c
[v _USBTransferOnePacket `(*.Mv  1 e 1 0 ]
{
[v USBTransferOnePacket@ep `uc  1 a 1 wreg ]
[s S5431 . 1 `uc 1 BC8 1 0 :1:0 
`uc 1 BC9 1 0 :1:1 
`uc 1 BSTALL 1 0 :1:2 
`uc 1 DTSEN 1 0 :1:3 
`uc 1 INCDIS 1 0 :1:4 
`uc 1 KEN 1 0 :1:5 
`uc 1 DTS 1 0 :1:6 
`uc 1 UOWN 1 0 :1:7 
]
"1173
[s S5440 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID0 1 0 :1:2 
`uc 1 PID1 1 0 :1:3 
`uc 1 PID2 1 0 :1:4 
`uc 1 PID3 1 0 :1:5 
`uc 1 . 1 0 :1:6 
]
[s S5447 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PID 1 0 :4:2 
`uc 1 . 1 0 :2:6 
]
[u S5451 _BD_STAT 1 `uc 1 Val 1 0 `S5431 1 . 1 0 `S5440 1 . 1 0 `S5447 1 . 1 0 ]
[s S5456 . 4 `S5451 1 STAT 1 0 `uc 1 CNT 1 1 `uc 1 ADRL 1 2 `uc 1 ADRH 1 3 ]
[s S5461 . 4 `uc 1 . 1 0 :8:0 
`uc 1 . 1 1 :8:0 
`us 1 ADR 2 2 ]
[u S5465 __BDT 4 `S5456 1 . 4 0 `S5461 1 . 4 0 `ul 1 Val 4 0 `[4]uc 1 v 4 0 ]
[v USBTransferOnePacket@handle `*.0VS5465  1 a 1 5 ]
"1172
[v USBTransferOnePacket@ep `uc  1 a 1 wreg ]
[v USBTransferOnePacket@dir `uc  1 p 1 0 ]
[v USBTransferOnePacket@data `*.buc  1 p 2 1 ]
[v USBTransferOnePacket@len `uc  1 p 1 3 ]
"1222
} 0
