/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:42 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_H__
#define BCHP_XPT_WDMA_H__

/***************************************************************************
 *XPT_WDMA - WDMA Channel 0-31 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR        0x0002282000 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR         0x0002282008 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS 0x0002282010 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID    0x0002282018 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG     0x000228201c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS       0x0002282020 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT     0x0002282024 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL           0x0002282028 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR     0x0002282030 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR      0x0002282038 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR       0x0002282040 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR       0x0002282048 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR    0x0002282050 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD 0x0002282058 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD 0x0002282060 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL      0x0002282068 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0                0x0002282070 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1                0x0002282078 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE 0x000228207c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2                0x0002282080 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3                0x0002282088 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0                0x0002282090 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1                0x0002282098 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE 0x000228209c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2                0x00022820a0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3                0x00022820a8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0                0x00022820b0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1                0x00022820b8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE 0x00022820bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2                0x00022820c0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3                0x00022820c8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0                0x00022820d0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1                0x00022820d8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE 0x00022820dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2                0x00022820e0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3                0x00022820e8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR        0x00022820f0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR         0x00022820f8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS 0x0002282100 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID    0x0002282108 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG     0x000228210c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS       0x0002282110 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT     0x0002282114 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL           0x0002282118 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR     0x0002282120 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR      0x0002282128 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR       0x0002282130 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR       0x0002282138 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR    0x0002282140 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD 0x0002282148 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD 0x0002282150 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL      0x0002282158 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0                0x0002282160 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1                0x0002282168 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE 0x000228216c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2                0x0002282170 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3                0x0002282178 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0                0x0002282180 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1                0x0002282188 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE 0x000228218c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2                0x0002282190 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3                0x0002282198 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0                0x00022821a0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1                0x00022821a8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE 0x00022821ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2                0x00022821b0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3                0x00022821b8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0                0x00022821c0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1                0x00022821c8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE 0x00022821cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2                0x00022821d0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3                0x00022821d8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR        0x00022821e0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR         0x00022821e8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS 0x00022821f0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID    0x00022821f8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG     0x00022821fc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS       0x0002282200 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT     0x0002282204 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL           0x0002282208 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR     0x0002282210 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR      0x0002282218 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR       0x0002282220 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR       0x0002282228 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR    0x0002282230 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD 0x0002282238 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD 0x0002282240 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL      0x0002282248 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0                0x0002282250 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1                0x0002282258 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE 0x000228225c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2                0x0002282260 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3                0x0002282268 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0                0x0002282270 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1                0x0002282278 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE 0x000228227c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2                0x0002282280 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3                0x0002282288 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0                0x0002282290 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1                0x0002282298 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE 0x000228229c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2                0x00022822a0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3                0x00022822a8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0                0x00022822b0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1                0x00022822b8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE 0x00022822bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2                0x00022822c0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3                0x00022822c8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR        0x00022822d0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR         0x00022822d8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS 0x00022822e0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID    0x00022822e8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG     0x00022822ec /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS       0x00022822f0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT     0x00022822f4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL           0x00022822f8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR     0x0002282300 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR      0x0002282308 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR       0x0002282310 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR       0x0002282318 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR    0x0002282320 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD 0x0002282328 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD 0x0002282330 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL      0x0002282338 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0                0x0002282340 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1                0x0002282348 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE 0x000228234c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2                0x0002282350 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3                0x0002282358 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0                0x0002282360 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1                0x0002282368 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE 0x000228236c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2                0x0002282370 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3                0x0002282378 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0                0x0002282380 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1                0x0002282388 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE 0x000228238c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2                0x0002282390 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3                0x0002282398 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0                0x00022823a0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1                0x00022823a8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE 0x00022823ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2                0x00022823b0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3                0x00022823b8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR        0x00022823c0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR         0x00022823c8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS 0x00022823d0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID    0x00022823d8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG     0x00022823dc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS       0x00022823e0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT     0x00022823e4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL           0x00022823e8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR     0x00022823f0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR      0x00022823f8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR       0x0002282400 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR       0x0002282408 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR    0x0002282410 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD 0x0002282418 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD 0x0002282420 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL      0x0002282428 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0                0x0002282430 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1                0x0002282438 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE 0x000228243c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2                0x0002282440 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3                0x0002282448 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0                0x0002282450 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1                0x0002282458 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE 0x000228245c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2                0x0002282460 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3                0x0002282468 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0                0x0002282470 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1                0x0002282478 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE 0x000228247c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2                0x0002282480 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3                0x0002282488 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0                0x0002282490 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1                0x0002282498 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE 0x000228249c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2                0x00022824a0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3                0x00022824a8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR        0x00022824b0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR         0x00022824b8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS 0x00022824c0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID    0x00022824c8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG     0x00022824cc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS       0x00022824d0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT     0x00022824d4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL           0x00022824d8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR     0x00022824e0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR      0x00022824e8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR       0x00022824f0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR       0x00022824f8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR    0x0002282500 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD 0x0002282508 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD 0x0002282510 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL      0x0002282518 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0                0x0002282520 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1                0x0002282528 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE 0x000228252c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2                0x0002282530 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3                0x0002282538 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0                0x0002282540 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1                0x0002282548 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE 0x000228254c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2                0x0002282550 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3                0x0002282558 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0                0x0002282560 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1                0x0002282568 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE 0x000228256c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2                0x0002282570 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3                0x0002282578 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0                0x0002282580 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1                0x0002282588 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE 0x000228258c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2                0x0002282590 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3                0x0002282598 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR        0x00022825a0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR         0x00022825a8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS 0x00022825b0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID    0x00022825b8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG     0x00022825bc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS       0x00022825c0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT     0x00022825c4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL           0x00022825c8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR     0x00022825d0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR      0x00022825d8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR       0x00022825e0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR       0x00022825e8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR    0x00022825f0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD 0x00022825f8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD 0x0002282600 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL      0x0002282608 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0                0x0002282610 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1                0x0002282618 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE 0x000228261c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2                0x0002282620 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3                0x0002282628 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0                0x0002282630 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1                0x0002282638 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE 0x000228263c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2                0x0002282640 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3                0x0002282648 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0                0x0002282650 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1                0x0002282658 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE 0x000228265c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2                0x0002282660 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3                0x0002282668 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0                0x0002282670 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1                0x0002282678 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE 0x000228267c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2                0x0002282680 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3                0x0002282688 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR        0x0002282690 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR         0x0002282698 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS 0x00022826a0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID    0x00022826a8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG     0x00022826ac /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS       0x00022826b0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT     0x00022826b4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL           0x00022826b8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR     0x00022826c0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR      0x00022826c8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR       0x00022826d0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR       0x00022826d8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR    0x00022826e0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD 0x00022826e8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD 0x00022826f0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL      0x00022826f8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0                0x0002282700 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1                0x0002282708 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE 0x000228270c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2                0x0002282710 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3                0x0002282718 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0                0x0002282720 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1                0x0002282728 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE 0x000228272c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2                0x0002282730 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3                0x0002282738 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0                0x0002282740 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1                0x0002282748 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE 0x000228274c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2                0x0002282750 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3                0x0002282758 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0                0x0002282760 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1                0x0002282768 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE 0x000228276c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2                0x0002282770 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3                0x0002282778 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR        0x0002282780 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR         0x0002282788 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS 0x0002282790 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID    0x0002282798 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG     0x000228279c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS       0x00022827a0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT     0x00022827a4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL           0x00022827a8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR     0x00022827b0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR      0x00022827b8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR       0x00022827c0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR       0x00022827c8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR    0x00022827d0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD 0x00022827d8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD 0x00022827e0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL      0x00022827e8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0                0x00022827f0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1                0x00022827f8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE 0x00022827fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2                0x0002282800 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3                0x0002282808 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0                0x0002282810 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1                0x0002282818 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE 0x000228281c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2                0x0002282820 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3                0x0002282828 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0                0x0002282830 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1                0x0002282838 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE 0x000228283c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2                0x0002282840 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3                0x0002282848 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0                0x0002282850 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1                0x0002282858 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE 0x000228285c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2                0x0002282860 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3                0x0002282868 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR        0x0002282870 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR         0x0002282878 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS 0x0002282880 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID    0x0002282888 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG     0x000228288c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS       0x0002282890 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT     0x0002282894 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL           0x0002282898 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR     0x00022828a0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR      0x00022828a8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR       0x00022828b0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR       0x00022828b8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR    0x00022828c0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD 0x00022828c8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD 0x00022828d0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL      0x00022828d8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0                0x00022828e0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1                0x00022828e8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE 0x00022828ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2                0x00022828f0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3                0x00022828f8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0                0x0002282900 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1                0x0002282908 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE 0x000228290c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2                0x0002282910 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3                0x0002282918 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0                0x0002282920 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1                0x0002282928 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE 0x000228292c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2                0x0002282930 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3                0x0002282938 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0                0x0002282940 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1                0x0002282948 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE 0x000228294c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2                0x0002282950 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3                0x0002282958 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR       0x0002282960 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR        0x0002282968 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS 0x0002282970 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID   0x0002282978 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG    0x000228297c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS      0x0002282980 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT    0x0002282984 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL          0x0002282988 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR    0x0002282990 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR     0x0002282998 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR      0x00022829a0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR      0x00022829a8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR   0x00022829b0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD 0x00022829b8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD 0x00022829c0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL     0x00022829c8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0               0x00022829d0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1               0x00022829d8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE 0x00022829dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2               0x00022829e0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3               0x00022829e8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0               0x00022829f0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1               0x00022829f8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE 0x00022829fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2               0x0002282a00 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3               0x0002282a08 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0               0x0002282a10 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1               0x0002282a18 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282a1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2               0x0002282a20 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3               0x0002282a28 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0               0x0002282a30 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1               0x0002282a38 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282a3c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2               0x0002282a40 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3               0x0002282a48 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR       0x0002282a50 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR        0x0002282a58 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS 0x0002282a60 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID   0x0002282a68 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG    0x0002282a6c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS      0x0002282a70 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT    0x0002282a74 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL          0x0002282a78 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR    0x0002282a80 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR     0x0002282a88 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR      0x0002282a90 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR      0x0002282a98 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR   0x0002282aa0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD 0x0002282aa8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD 0x0002282ab0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL     0x0002282ab8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0               0x0002282ac0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1               0x0002282ac8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282acc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2               0x0002282ad0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3               0x0002282ad8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0               0x0002282ae0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1               0x0002282ae8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282aec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2               0x0002282af0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3               0x0002282af8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0               0x0002282b00 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1               0x0002282b08 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282b0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2               0x0002282b10 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3               0x0002282b18 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0               0x0002282b20 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1               0x0002282b28 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282b2c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2               0x0002282b30 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3               0x0002282b38 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR       0x0002282b40 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR        0x0002282b48 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS 0x0002282b50 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID   0x0002282b58 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG    0x0002282b5c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS      0x0002282b60 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT    0x0002282b64 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL          0x0002282b68 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR    0x0002282b70 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR     0x0002282b78 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR      0x0002282b80 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR      0x0002282b88 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR   0x0002282b90 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD 0x0002282b98 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD 0x0002282ba0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL     0x0002282ba8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0               0x0002282bb0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1               0x0002282bb8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282bbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2               0x0002282bc0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3               0x0002282bc8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0               0x0002282bd0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1               0x0002282bd8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282bdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2               0x0002282be0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3               0x0002282be8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0               0x0002282bf0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1               0x0002282bf8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282bfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2               0x0002282c00 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3               0x0002282c08 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0               0x0002282c10 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1               0x0002282c18 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282c1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2               0x0002282c20 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3               0x0002282c28 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR       0x0002282c30 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR        0x0002282c38 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS 0x0002282c40 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID   0x0002282c48 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG    0x0002282c4c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS      0x0002282c50 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT    0x0002282c54 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL          0x0002282c58 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR    0x0002282c60 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR     0x0002282c68 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR      0x0002282c70 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR      0x0002282c78 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR   0x0002282c80 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD 0x0002282c88 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD 0x0002282c90 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL     0x0002282c98 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0               0x0002282ca0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1               0x0002282ca8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282cac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2               0x0002282cb0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3               0x0002282cb8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0               0x0002282cc0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1               0x0002282cc8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282ccc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2               0x0002282cd0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3               0x0002282cd8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0               0x0002282ce0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1               0x0002282ce8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282cec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2               0x0002282cf0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3               0x0002282cf8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0               0x0002282d00 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1               0x0002282d08 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282d0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2               0x0002282d10 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3               0x0002282d18 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR       0x0002282d20 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR        0x0002282d28 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS 0x0002282d30 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID   0x0002282d38 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG    0x0002282d3c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS      0x0002282d40 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT    0x0002282d44 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL          0x0002282d48 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR    0x0002282d50 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR     0x0002282d58 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR      0x0002282d60 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR      0x0002282d68 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR   0x0002282d70 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD 0x0002282d78 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD 0x0002282d80 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL     0x0002282d88 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0               0x0002282d90 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1               0x0002282d98 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282d9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2               0x0002282da0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3               0x0002282da8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0               0x0002282db0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1               0x0002282db8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282dbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2               0x0002282dc0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3               0x0002282dc8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0               0x0002282dd0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1               0x0002282dd8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282ddc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2               0x0002282de0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3               0x0002282de8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0               0x0002282df0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1               0x0002282df8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282dfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2               0x0002282e00 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3               0x0002282e08 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR       0x0002282e10 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR        0x0002282e18 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS 0x0002282e20 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID   0x0002282e28 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG    0x0002282e2c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS      0x0002282e30 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT    0x0002282e34 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL          0x0002282e38 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR    0x0002282e40 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR     0x0002282e48 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR      0x0002282e50 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR      0x0002282e58 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR   0x0002282e60 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD 0x0002282e68 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD 0x0002282e70 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL     0x0002282e78 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0               0x0002282e80 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1               0x0002282e88 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282e8c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2               0x0002282e90 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3               0x0002282e98 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0               0x0002282ea0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1               0x0002282ea8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282eac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2               0x0002282eb0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3               0x0002282eb8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0               0x0002282ec0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1               0x0002282ec8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282ecc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2               0x0002282ed0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3               0x0002282ed8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0               0x0002282ee0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1               0x0002282ee8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282eec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2               0x0002282ef0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3               0x0002282ef8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR       0x0002282f00 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR        0x0002282f08 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS 0x0002282f10 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID   0x0002282f18 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG    0x0002282f1c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS      0x0002282f20 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT    0x0002282f24 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL          0x0002282f28 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR    0x0002282f30 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR     0x0002282f38 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR      0x0002282f40 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR      0x0002282f48 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR   0x0002282f50 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD 0x0002282f58 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD 0x0002282f60 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL     0x0002282f68 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0               0x0002282f70 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1               0x0002282f78 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE 0x0002282f7c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2               0x0002282f80 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3               0x0002282f88 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0               0x0002282f90 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1               0x0002282f98 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE 0x0002282f9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2               0x0002282fa0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3               0x0002282fa8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0               0x0002282fb0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1               0x0002282fb8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE 0x0002282fbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2               0x0002282fc0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3               0x0002282fc8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0               0x0002282fd0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1               0x0002282fd8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE 0x0002282fdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2               0x0002282fe0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3               0x0002282fe8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR       0x0002282ff0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR        0x0002282ff8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS 0x0002283000 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID   0x0002283008 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG    0x000228300c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS      0x0002283010 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT    0x0002283014 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL          0x0002283018 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR    0x0002283020 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR     0x0002283028 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR      0x0002283030 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR      0x0002283038 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR   0x0002283040 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD 0x0002283048 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD 0x0002283050 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL     0x0002283058 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0               0x0002283060 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1               0x0002283068 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE 0x000228306c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2               0x0002283070 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3               0x0002283078 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0               0x0002283080 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1               0x0002283088 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE 0x000228308c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2               0x0002283090 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3               0x0002283098 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0               0x00022830a0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1               0x00022830a8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE 0x00022830ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2               0x00022830b0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3               0x00022830b8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0               0x00022830c0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1               0x00022830c8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE 0x00022830cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2               0x00022830d0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3               0x00022830d8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR       0x00022830e0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR        0x00022830e8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS 0x00022830f0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID   0x00022830f8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG    0x00022830fc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS      0x0002283100 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT    0x0002283104 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL          0x0002283108 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR    0x0002283110 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR     0x0002283118 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR      0x0002283120 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR      0x0002283128 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR   0x0002283130 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD 0x0002283138 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD 0x0002283140 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL     0x0002283148 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0               0x0002283150 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1               0x0002283158 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE 0x000228315c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2               0x0002283160 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3               0x0002283168 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0               0x0002283170 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1               0x0002283178 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE 0x000228317c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2               0x0002283180 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3               0x0002283188 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0               0x0002283190 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1               0x0002283198 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE 0x000228319c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2               0x00022831a0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3               0x00022831a8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0               0x00022831b0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1               0x00022831b8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE 0x00022831bc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2               0x00022831c0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3               0x00022831c8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR       0x00022831d0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR        0x00022831d8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS 0x00022831e0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID   0x00022831e8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG    0x00022831ec /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS      0x00022831f0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT    0x00022831f4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL          0x00022831f8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR    0x0002283200 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR     0x0002283208 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR      0x0002283210 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR      0x0002283218 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR   0x0002283220 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD 0x0002283228 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD 0x0002283230 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL     0x0002283238 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0               0x0002283240 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1               0x0002283248 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE 0x000228324c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2               0x0002283250 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3               0x0002283258 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0               0x0002283260 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1               0x0002283268 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE 0x000228326c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2               0x0002283270 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3               0x0002283278 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0               0x0002283280 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1               0x0002283288 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE 0x000228328c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2               0x0002283290 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3               0x0002283298 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0               0x00022832a0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1               0x00022832a8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE 0x00022832ac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2               0x00022832b0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3               0x00022832b8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR       0x00022832c0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR        0x00022832c8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS 0x00022832d0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID   0x00022832d8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG    0x00022832dc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS      0x00022832e0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT    0x00022832e4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL          0x00022832e8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR    0x00022832f0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR     0x00022832f8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR      0x0002283300 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR      0x0002283308 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR   0x0002283310 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD 0x0002283318 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD 0x0002283320 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL     0x0002283328 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0               0x0002283330 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1               0x0002283338 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE 0x000228333c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2               0x0002283340 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3               0x0002283348 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0               0x0002283350 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1               0x0002283358 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE 0x000228335c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2               0x0002283360 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3               0x0002283368 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0               0x0002283370 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1               0x0002283378 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE 0x000228337c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2               0x0002283380 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3               0x0002283388 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0               0x0002283390 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1               0x0002283398 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE 0x000228339c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2               0x00022833a0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3               0x00022833a8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR       0x00022833b0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR        0x00022833b8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS 0x00022833c0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID   0x00022833c8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG    0x00022833cc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS      0x00022833d0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT    0x00022833d4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL          0x00022833d8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR    0x00022833e0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR     0x00022833e8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR      0x00022833f0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR      0x00022833f8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR   0x0002283400 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD 0x0002283408 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD 0x0002283410 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL     0x0002283418 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0               0x0002283420 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1               0x0002283428 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE 0x000228342c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2               0x0002283430 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3               0x0002283438 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0               0x0002283440 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1               0x0002283448 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE 0x000228344c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2               0x0002283450 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3               0x0002283458 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0               0x0002283460 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1               0x0002283468 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE 0x000228346c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2               0x0002283470 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3               0x0002283478 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0               0x0002283480 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1               0x0002283488 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE 0x000228348c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2               0x0002283490 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3               0x0002283498 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR       0x00022834a0 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR        0x00022834a8 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS 0x00022834b0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID   0x00022834b8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG    0x00022834bc /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS      0x00022834c0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT    0x00022834c4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL          0x00022834c8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR    0x00022834d0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR     0x00022834d8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR      0x00022834e0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR      0x00022834e8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR   0x00022834f0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD 0x00022834f8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD 0x0002283500 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL     0x0002283508 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0               0x0002283510 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1               0x0002283518 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE 0x000228351c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2               0x0002283520 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3               0x0002283528 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0               0x0002283530 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1               0x0002283538 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE 0x000228353c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2               0x0002283540 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3               0x0002283548 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0               0x0002283550 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1               0x0002283558 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE 0x000228355c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2               0x0002283560 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3               0x0002283568 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0               0x0002283570 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1               0x0002283578 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE 0x000228357c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2               0x0002283580 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3               0x0002283588 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR       0x0002283590 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR        0x0002283598 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS 0x00022835a0 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID   0x00022835a8 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG    0x00022835ac /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS      0x00022835b0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT    0x00022835b4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL          0x00022835b8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR    0x00022835c0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR     0x00022835c8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR      0x00022835d0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR      0x00022835d8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR   0x00022835e0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD 0x00022835e8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD 0x00022835f0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL     0x00022835f8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0               0x0002283600 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1               0x0002283608 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE 0x000228360c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2               0x0002283610 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3               0x0002283618 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0               0x0002283620 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1               0x0002283628 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE 0x000228362c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2               0x0002283630 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3               0x0002283638 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0               0x0002283640 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1               0x0002283648 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE 0x000228364c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2               0x0002283650 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3               0x0002283658 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0               0x0002283660 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1               0x0002283668 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE 0x000228366c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2               0x0002283670 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3               0x0002283678 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR       0x0002283680 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR        0x0002283688 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS 0x0002283690 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID   0x0002283698 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG    0x000228369c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS      0x00022836a0 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT    0x00022836a4 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL          0x00022836a8 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR    0x00022836b0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR     0x00022836b8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR      0x00022836c0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR      0x00022836c8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR   0x00022836d0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD 0x00022836d8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD 0x00022836e0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL     0x00022836e8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0               0x00022836f0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1               0x00022836f8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE 0x00022836fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2               0x0002283700 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3               0x0002283708 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0               0x0002283710 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1               0x0002283718 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE 0x000228371c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2               0x0002283720 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3               0x0002283728 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0               0x0002283730 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1               0x0002283738 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE 0x000228373c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2               0x0002283740 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3               0x0002283748 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0               0x0002283750 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1               0x0002283758 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE 0x000228375c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2               0x0002283760 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3               0x0002283768 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR       0x0002283770 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR        0x0002283778 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS 0x0002283780 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID   0x0002283788 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG    0x000228378c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS      0x0002283790 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT    0x0002283794 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL          0x0002283798 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR    0x00022837a0 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR     0x00022837a8 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR      0x00022837b0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR      0x00022837b8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR   0x00022837c0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD 0x00022837c8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD 0x00022837d0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL     0x00022837d8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0               0x00022837e0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1               0x00022837e8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE 0x00022837ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2               0x00022837f0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3               0x00022837f8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0               0x0002283800 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1               0x0002283808 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE 0x000228380c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2               0x0002283810 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3               0x0002283818 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0               0x0002283820 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1               0x0002283828 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE 0x000228382c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2               0x0002283830 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3               0x0002283838 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0               0x0002283840 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1               0x0002283848 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE 0x000228384c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2               0x0002283850 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3               0x0002283858 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR       0x0002283860 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR        0x0002283868 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS 0x0002283870 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID   0x0002283878 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG    0x000228387c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS      0x0002283880 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT    0x0002283884 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL          0x0002283888 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR    0x0002283890 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR     0x0002283898 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR      0x00022838a0 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR      0x00022838a8 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR   0x00022838b0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD 0x00022838b8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD 0x00022838c0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL     0x00022838c8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0               0x00022838d0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1               0x00022838d8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE 0x00022838dc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2               0x00022838e0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3               0x00022838e8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0               0x00022838f0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1               0x00022838f8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE 0x00022838fc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2               0x0002283900 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3               0x0002283908 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0               0x0002283910 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1               0x0002283918 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE 0x000228391c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2               0x0002283920 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3               0x0002283928 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0               0x0002283930 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1               0x0002283938 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE 0x000228393c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2               0x0002283940 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3               0x0002283948 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR       0x0002283950 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR        0x0002283958 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS 0x0002283960 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID   0x0002283968 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG    0x000228396c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS      0x0002283970 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    0x0002283974 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL          0x0002283978 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR    0x0002283980 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR     0x0002283988 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR      0x0002283990 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR      0x0002283998 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR   0x00022839a0 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD 0x00022839a8 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD 0x00022839b0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL     0x00022839b8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0               0x00022839c0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1               0x00022839c8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE 0x00022839cc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2               0x00022839d0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3               0x00022839d8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0               0x00022839e0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1               0x00022839e8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE 0x00022839ec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2               0x00022839f0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3               0x00022839f8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0               0x0002283a00 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1               0x0002283a08 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE 0x0002283a0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2               0x0002283a10 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3               0x0002283a18 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0               0x0002283a20 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1               0x0002283a28 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE 0x0002283a2c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2               0x0002283a30 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3               0x0002283a38 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR       0x0002283a40 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR        0x0002283a48 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS 0x0002283a50 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID   0x0002283a58 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG    0x0002283a5c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS      0x0002283a60 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT    0x0002283a64 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL          0x0002283a68 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR    0x0002283a70 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR     0x0002283a78 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR      0x0002283a80 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR      0x0002283a88 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR   0x0002283a90 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD 0x0002283a98 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD 0x0002283aa0 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL     0x0002283aa8 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0               0x0002283ab0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1               0x0002283ab8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE 0x0002283abc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2               0x0002283ac0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3               0x0002283ac8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0               0x0002283ad0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1               0x0002283ad8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE 0x0002283adc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2               0x0002283ae0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3               0x0002283ae8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0               0x0002283af0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1               0x0002283af8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE 0x0002283afc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2               0x0002283b00 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3               0x0002283b08 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0               0x0002283b10 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1               0x0002283b18 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE 0x0002283b1c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2               0x0002283b20 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3               0x0002283b28 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR       0x0002283b30 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR        0x0002283b38 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS 0x0002283b40 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID   0x0002283b48 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG    0x0002283b4c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS      0x0002283b50 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT    0x0002283b54 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL          0x0002283b58 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR    0x0002283b60 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR     0x0002283b68 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR      0x0002283b70 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR      0x0002283b78 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR   0x0002283b80 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD 0x0002283b88 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD 0x0002283b90 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL     0x0002283b98 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0               0x0002283ba0 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1               0x0002283ba8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE 0x0002283bac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2               0x0002283bb0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3               0x0002283bb8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0               0x0002283bc0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1               0x0002283bc8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE 0x0002283bcc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2               0x0002283bd0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3               0x0002283bd8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0               0x0002283be0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1               0x0002283be8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE 0x0002283bec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2               0x0002283bf0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3               0x0002283bf8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0               0x0002283c00 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1               0x0002283c08 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE 0x0002283c0c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2               0x0002283c10 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3               0x0002283c18 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR       0x0002283c20 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR        0x0002283c28 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS 0x0002283c30 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID   0x0002283c38 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG    0x0002283c3c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS      0x0002283c40 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT    0x0002283c44 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL          0x0002283c48 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR    0x0002283c50 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR     0x0002283c58 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR      0x0002283c60 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR      0x0002283c68 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR   0x0002283c70 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD 0x0002283c78 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD 0x0002283c80 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL     0x0002283c88 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0               0x0002283c90 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1               0x0002283c98 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE 0x0002283c9c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2               0x0002283ca0 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3               0x0002283ca8 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0               0x0002283cb0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1               0x0002283cb8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE 0x0002283cbc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2               0x0002283cc0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3               0x0002283cc8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0               0x0002283cd0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1               0x0002283cd8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE 0x0002283cdc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2               0x0002283ce0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3               0x0002283ce8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0               0x0002283cf0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1               0x0002283cf8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE 0x0002283cfc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2               0x0002283d00 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3               0x0002283d08 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR       0x0002283d10 /* [RW][64] First Descriptor Address */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR        0x0002283d18 /* [RW][64] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS 0x0002283d20 /* [RW][64] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID   0x0002283d28 /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG    0x0002283d2c /* [CFG][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS      0x0002283d30 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT    0x0002283d34 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL          0x0002283d38 /* [CFG][32] Data Control */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR    0x0002283d40 /* [RW][64] DRAM Buffer Base Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR     0x0002283d48 /* [RW][64] DRAM Buffer End Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR      0x0002283d50 /* [RW][64] DRAM Buffer Read Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR      0x0002283d58 /* [RW][64] DRAM Buffer Write Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR   0x0002283d60 /* [RW][64] DRAM Buffer Valid Pointer - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD 0x0002283d68 /* [RW][64] DRAM Buffer Lower Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD 0x0002283d70 /* [RW][64] DRAM Buffer Upper Threshold - Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL     0x0002283d78 /* [RW][64] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0               0x0002283d80 /* [RW][64] DMQ descriptor 0 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1               0x0002283d88 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE 0x0002283d8c /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2               0x0002283d90 /* [RW][64] DMQ descriptor 0 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3               0x0002283d98 /* [RW][64] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0               0x0002283da0 /* [RW][64] DMQ descriptor 1 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1               0x0002283da8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE 0x0002283dac /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2               0x0002283db0 /* [RW][64] DMQ descriptor 1 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3               0x0002283db8 /* [RW][64] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0               0x0002283dc0 /* [RW][64] DMQ descriptor 2 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1               0x0002283dc8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE 0x0002283dcc /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2               0x0002283dd0 /* [RW][64] DMQ descriptor 2 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3               0x0002283dd8 /* [RW][64] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0               0x0002283de0 /* [RW][64] DMQ descriptor 3 - Write Address, Upper+Lower 40 bits */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1               0x0002283de8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE 0x0002283dec /* [RW][32] Dummy 32 bit register */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2               0x0002283df0 /* [RW][64] DMQ descriptor 3 - Word Two, Reserved bits */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3               0x0002283df8 /* [RW][64] DMQ descriptor 3 - Current Descriptor Address and Control */

/***************************************************************************
 *CH0_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH0_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH0_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH0_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH0_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH0_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH0_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH0_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH0_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH0_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH0_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH0_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH0_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH0_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH0_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH0_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH0_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH0_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH0_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH0_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH0_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH0_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH0_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH0_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH0_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH0_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH0_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH0_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH0_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH0_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH0_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH0_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH0_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH0_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH0_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH0_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH0_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH0_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH0_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH0_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH0_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH0_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH0_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH0_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH0_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH0_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH0_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH0_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH0_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH0_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH1_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH1_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH1_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH1_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH1_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH1_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH1_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH1_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH1_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH1_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH1_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH1_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH1_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH1_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH1_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH1_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH1_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH1_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH1_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH1_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH1_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH1_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH1_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH1_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH1_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH1_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH1_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH1_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH1_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH1_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH1_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH1_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH1_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH1_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH1_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH1_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH1_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH1_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH1_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH1_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH1_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH1_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH1_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH1_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH1_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH1_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH1_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH1_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH1_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH2_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH2_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH2_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH2_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH2_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH2_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH2_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH2_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH2_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH2_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH2_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH2_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH2_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH2_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH2_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH2_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH2_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH2_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH2_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH2_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH2_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH2_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH2_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH2_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH2_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH2_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH2_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH2_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH2_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH2_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH2_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH2_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH2_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH2_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH2_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH2_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH2_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH2_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH2_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH2_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH2_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH2_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH2_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH2_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH2_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH2_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH2_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH2_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH2_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH3_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH3_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH3_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH3_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH3_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH3_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH3_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH3_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH3_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH3_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH3_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH3_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH3_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH3_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH3_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH3_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH3_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH3_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH3_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH3_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH3_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH3_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH3_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH3_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH3_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH3_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH3_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH3_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH3_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH3_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH3_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH3_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH3_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH3_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH3_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH3_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH3_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH3_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH3_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH3_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH3_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH3_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH3_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH3_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH3_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH3_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH3_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH3_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH3_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH4_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH4_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH4_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH4_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH4_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH4_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH4_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH4_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH4_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH4_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH4_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH4_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH4_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH4_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH4_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH4_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH4_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH4_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH4_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH4_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH4_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH4_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH4_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH4_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH4_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH4_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH4_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH4_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH4_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH4_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH4_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH4_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH4_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH4_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH4_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH4_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH4_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH4_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH4_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH4_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH4_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH4_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH4_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH4_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH4_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH4_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH4_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH4_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH4_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH5_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH5_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH5_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH5_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH5_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH5_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH5_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH5_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH5_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH5_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH5_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH5_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH5_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH5_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH5_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH5_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH5_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH5_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH5_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH5_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH5_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH5_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH5_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH5_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH5_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH5_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH5_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH5_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH5_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH5_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH5_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH5_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH5_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH5_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH5_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH5_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH5_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH5_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH5_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH5_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH5_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH5_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH5_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH5_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH5_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH5_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH5_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH5_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH5_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH6_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH6_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH6_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH6_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH6_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH6_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH6_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH6_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH6_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH6_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH6_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH6_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH6_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH6_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH6_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH6_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH6_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH6_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH6_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH6_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH6_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH6_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH6_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH6_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH6_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH6_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH6_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH6_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH6_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH6_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH6_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH6_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH6_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH6_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH6_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH6_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH6_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH6_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH6_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH6_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH6_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH6_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH6_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH6_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH6_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH6_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH6_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH6_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH6_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH7_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH7_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH7_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH7_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH7_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH7_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH7_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH7_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH7_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH7_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH7_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH7_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH7_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH7_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH7_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH7_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH7_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH7_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH7_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH7_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH7_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH7_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH7_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH7_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH7_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH7_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH7_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH7_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH7_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH7_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH7_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH7_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH7_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH7_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH7_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH7_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH7_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH7_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH7_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH7_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH7_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH7_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH7_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH7_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH7_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH7_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH7_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH7_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH7_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH8_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH8_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH8_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH8_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH8_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH8_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH8_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH8_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH8_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH8_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH8_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH8_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH8_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH8_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH8_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH8_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH8_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH8_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH8_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH8_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH8_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH8_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH8_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH8_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH8_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH8_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH8_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH8_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH8_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH8_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH8_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH8_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH8_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH8_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH8_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH8_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH8_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH8_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH8_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH8_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH8_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH8_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH8_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH8_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH8_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH8_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH8_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH8_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH8_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_FIRST_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH9_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved0_SHIFT           40

/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT      4

/* XPT_WDMA :: CH9_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved1_MASK            BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_NEXT_DESC_ADDR_reserved1_SHIFT           0

/***************************************************************************
 *CH9_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved0_SHIFT   40

/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved1_MASK    BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH9_COMPLETED_DESC_ADDRESS_reserved1_SHIFT   0

/***************************************************************************
 *CH9_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH9_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_reserved0_MASK       0xffffff00
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_reserved0_SHIFT      8

/* XPT_WDMA :: CH9_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH9_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH9_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH9_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_reserved0_MASK        0xffffffe0
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_reserved0_SHIFT       5

/* XPT_WDMA :: CH9_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_RUN_VERSION_MASK      0x0000001f
#define BCHP_XPT_WDMA_CH9_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT     0

/***************************************************************************
 *CH9_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_reserved0_MASK          0xffffffe0
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_reserved0_SHIFT         5

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK  0x00000010
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK   0x00000008
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT  3

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RUN_NOT_SET_MASK        0x00000004
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT       2

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK      0x00000002
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT     1

/* XPT_WDMA :: CH9_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH9_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH9_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_reserved0_MASK        0xffffffc0
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_reserved0_SHIFT       6

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_FULL_MASK             0x00000020
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_FULL_SHIFT            5

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_EMPTY_MASK            0x00000010
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_EMPTY_SHIFT           4

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK        0x0000000c
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT       2

/* XPT_WDMA :: CH9_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_READ_PTR_MASK         0x00000003
#define BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT        0

/***************************************************************************
 *CH9_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_reserved0_SHIFT             1

/* XPT_WDMA :: CH9_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK  0x00000001
#define BCHP_XPT_WDMA_CH9_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH9_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK         BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT        0

/***************************************************************************
 *CH9_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH9_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_END_PTR_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_END_PTR_END_PTR_SHIFT          0

/***************************************************************************
 *CH9_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH9_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_RD_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT            0

/***************************************************************************
 *CH9_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_reserved0_SHIFT         40

/* XPT_WDMA :: CH9_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_WR_PTR_MASK             BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT            0

/***************************************************************************
 *CH9_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH9_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK       BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT      0

/***************************************************************************
 *CH9_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH9_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH9_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH9_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved0_SHIFT        40

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK    BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT   2

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_INT_EN_MASK            BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_INT_EN_SHIFT           1

/* XPT_WDMA :: CH9_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH9_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH9_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_0_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_0_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_0_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_1_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_1_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_1_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_2_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_2_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_2_3_LAST_SHIFT                       0

/***************************************************************************
 *CH9_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_WRITE_ADDRESS_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_3_0_WRITE_ADDRESS_SHIFT              0

/***************************************************************************
 *CH9_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_TXFER_SIZE_MASK                  0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_TXFER_SIZE_SHIFT                 0

/***************************************************************************
 *CH9_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK       0xffffffff
#define BCHP_XPT_WDMA_CH9_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT      0

/***************************************************************************
 *CH9_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reservedX_MASK                   BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH9_DMQ_3_2_reservedX_SHIFT                  0

/***************************************************************************
 *CH9_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH9_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_reserved0_MASK                   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_reserved0_SHIFT                  40

/* XPT_WDMA :: CH9_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK        BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT       4

/* XPT_WDMA :: CH9_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_DATA_UNIT_SIZE_MASK              BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_DATA_UNIT_SIZE_SHIFT             2

/* XPT_WDMA :: CH9_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_INT_EN_MASK                      BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_INT_EN_SHIFT                     1

/* XPT_WDMA :: CH9_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_LAST_MASK                        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH9_DMQ_3_3_LAST_SHIFT                       0

/***************************************************************************
 *CH10_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH10_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH10_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH10_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH10_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH10_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH10_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH10_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH10_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH10_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH10_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH10_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH10_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH10_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH10_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH10_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH10_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH10_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH10_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH10_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH10_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH10_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH10_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH10_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH10_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH10_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH10_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH10_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH10_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH10_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH10_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH10_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH10_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH10_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH10_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH10_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH10_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH10_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH10_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH10_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH10_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH10_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH10_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH10_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH10_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH10_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH10_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH10_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH10_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH10_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH11_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH11_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH11_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH11_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH11_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH11_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH11_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH11_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH11_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH11_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH11_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH11_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH11_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH11_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH11_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH11_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH11_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH11_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH11_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH11_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH11_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH11_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH11_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH11_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH11_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH11_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH11_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH11_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH11_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH11_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH11_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH11_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH11_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH11_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH11_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH11_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH11_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH11_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH11_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH11_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH11_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH11_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH11_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH11_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH11_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH11_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH11_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH11_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH11_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH12_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH12_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH12_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH12_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH12_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH12_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH12_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH12_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH12_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH12_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH12_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH12_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH12_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH12_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH12_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH12_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH12_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH12_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH12_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH12_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH12_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH12_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH12_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH12_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH12_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH12_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH12_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH12_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH12_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH12_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH12_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH12_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH12_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH12_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH12_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH12_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH12_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH12_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH12_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH12_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH12_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH12_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH12_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH12_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH12_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH12_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH12_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH12_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH12_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH13_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH13_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH13_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH13_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH13_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH13_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH13_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH13_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH13_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH13_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH13_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH13_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH13_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH13_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH13_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH13_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH13_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH13_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH13_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH13_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH13_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH13_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH13_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH13_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH13_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH13_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH13_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH13_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH13_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH13_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH13_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH13_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH13_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH13_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH13_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH13_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH13_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH13_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH13_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH13_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH13_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH13_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH13_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH13_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH13_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH13_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH13_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH13_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH13_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH14_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH14_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH14_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH14_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH14_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH14_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH14_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH14_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH14_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH14_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH14_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH14_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH14_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH14_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH14_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH14_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH14_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH14_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH14_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH14_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH14_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH14_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH14_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH14_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH14_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH14_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH14_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH14_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH14_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH14_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH14_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH14_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH14_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH14_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH14_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH14_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH14_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH14_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH14_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH14_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH14_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH14_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH14_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH14_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH14_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH14_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH14_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH14_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH14_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH15_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH15_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH15_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH15_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH15_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH15_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH15_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH15_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH15_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH15_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH15_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH15_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH15_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH15_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH15_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH15_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH15_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH15_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH15_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH15_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH15_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH15_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH15_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH15_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH15_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH15_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH15_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH15_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH15_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH15_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH15_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH15_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH15_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH15_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH15_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH15_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH15_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH15_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH15_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH15_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH15_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH15_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH15_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH15_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH15_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH15_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH15_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH15_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH15_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH16_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH16_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH16_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH16_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH16_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH16_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH16_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH16_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH16_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH16_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH16_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH16_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH16_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH16_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH16_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH16_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH16_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH16_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH16_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH16_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH16_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH16_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH16_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH16_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH16_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH16_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH16_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH16_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH16_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH16_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH16_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH16_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH16_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH16_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH16_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH16_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH16_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH16_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH16_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH16_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH16_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH16_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH16_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH16_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH16_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH16_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH16_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH16_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH16_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH17_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH17_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH17_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH17_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH17_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH17_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH17_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH17_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH17_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH17_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH17_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH17_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH17_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH17_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH17_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH17_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH17_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH17_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH17_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH17_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH17_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH17_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH17_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH17_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH17_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH17_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH17_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH17_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH17_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH17_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH17_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH17_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH17_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH17_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH17_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH17_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH17_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH17_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH17_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH17_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH17_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH17_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH17_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH17_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH17_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH17_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH17_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH17_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH17_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH18_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH18_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH18_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH18_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH18_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH18_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH18_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH18_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH18_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH18_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH18_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH18_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH18_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH18_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH18_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH18_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH18_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH18_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH18_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH18_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH18_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH18_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH18_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH18_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH18_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH18_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH18_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH18_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH18_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH18_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH18_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH18_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH18_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH18_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH18_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH18_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH18_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH18_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH18_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH18_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH18_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH18_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH18_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH18_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH18_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH18_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH18_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH18_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH18_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH19_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH19_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH19_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH19_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH19_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH19_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH19_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH19_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH19_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH19_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH19_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH19_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH19_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH19_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH19_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH19_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH19_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH19_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH19_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH19_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH19_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH19_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH19_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH19_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH19_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH19_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH19_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH19_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH19_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH19_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH19_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH19_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH19_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH19_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH19_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH19_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH19_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH19_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH19_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH19_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH19_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH19_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH19_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH19_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH19_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH19_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH19_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH19_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH19_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH20_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH20_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH20_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH20_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH20_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH20_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH20_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH20_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH20_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH20_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH20_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH20_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH20_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH20_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH20_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH20_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH20_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH20_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH20_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH20_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH20_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH20_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH20_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH20_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH20_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH20_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH20_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH20_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH20_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH20_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH20_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH20_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH20_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH20_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH20_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH20_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH20_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH20_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH20_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH20_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH20_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH20_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH20_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH20_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH20_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH20_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH20_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH20_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH20_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH21_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH21_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH21_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH21_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH21_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH21_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH21_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH21_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH21_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH21_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH21_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH21_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH21_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH21_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH21_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH21_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH21_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH21_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH21_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH21_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH21_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH21_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH21_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH21_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH21_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH21_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH21_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH21_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH21_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH21_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH21_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH21_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH21_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH21_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH21_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH21_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH21_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH21_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH21_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH21_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH21_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH21_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH21_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH21_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH21_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH21_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH21_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH21_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH21_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH22_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH22_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH22_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH22_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH22_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH22_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH22_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH22_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH22_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH22_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH22_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH22_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH22_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH22_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH22_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH22_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH22_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH22_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH22_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH22_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH22_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH22_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH22_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH22_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH22_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH22_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH22_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH22_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH22_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH22_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH22_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH22_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH22_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH22_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH22_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH22_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH22_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH22_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH22_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH22_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH22_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH22_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH22_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH22_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH22_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH22_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH22_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH22_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH22_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH23_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH23_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH23_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH23_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH23_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH23_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH23_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH23_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH23_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH23_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH23_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH23_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH23_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH23_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH23_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH23_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH23_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH23_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH23_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH23_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH23_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH23_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH23_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH23_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH23_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH23_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH23_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH23_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH23_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH23_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH23_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH23_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH23_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH23_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH23_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH23_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH23_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH23_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH23_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH23_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH23_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH23_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH23_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH23_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH23_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH23_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH23_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH23_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH23_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH24_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH24_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH24_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH24_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH24_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH24_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH24_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH24_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH24_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH24_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH24_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH24_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH24_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH24_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH24_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH24_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH24_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH24_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH24_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH24_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH24_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH24_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH24_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH24_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH24_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH24_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH24_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH24_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH24_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH24_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH24_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH24_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH24_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH24_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH24_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH24_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH24_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH24_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH24_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH24_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH24_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH24_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH24_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH24_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH24_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH24_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH24_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH24_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH24_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH25_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH25_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH25_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH25_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH25_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH25_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH25_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH25_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH25_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH25_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH25_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH25_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH25_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH25_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH25_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH25_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH25_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH25_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH25_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH25_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH25_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH25_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH25_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH25_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH25_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH25_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH25_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH25_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH25_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH25_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH25_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH25_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH25_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH25_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH25_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH25_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH25_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH25_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH25_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH25_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH25_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH25_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH25_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH25_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH25_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH25_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH25_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH25_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH25_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH26_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH26_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH26_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH26_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH26_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH26_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH26_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH26_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH26_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH26_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH26_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH26_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH26_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH26_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH26_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH26_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH26_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH26_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH26_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH26_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH26_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH26_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH26_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH26_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH26_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH26_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH26_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH26_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH26_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH26_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH26_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH26_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH26_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH26_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH26_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH26_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH26_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH26_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH26_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH26_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH26_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH26_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH26_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH26_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH26_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH26_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH26_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH26_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH26_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH27_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH27_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH27_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH27_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH27_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH27_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH27_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH27_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH27_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH27_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH27_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH27_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH27_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH27_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH27_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH27_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH27_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH27_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH27_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH27_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH27_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH27_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH27_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH27_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH27_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH27_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH27_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH27_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH27_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH27_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH27_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH27_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH27_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH27_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH27_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH27_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH27_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH27_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH27_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH27_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH27_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH27_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH27_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH28_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH28_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH28_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH28_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH28_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH28_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH28_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH28_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH28_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH28_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH28_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH28_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH28_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH28_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH28_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH28_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH28_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH28_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH28_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH28_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH28_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH28_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH28_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH28_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH28_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH28_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH28_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH28_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH28_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH28_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH28_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH28_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH28_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH28_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH28_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH28_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH28_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH28_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH28_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH28_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH28_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH28_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH28_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH28_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH28_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH28_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH28_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH28_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH28_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH29_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH29_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH29_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH29_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH29_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH29_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH29_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH29_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH29_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH29_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH29_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH29_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH29_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH29_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH29_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH29_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH29_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH29_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH29_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH29_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH29_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH29_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH29_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH29_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH29_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH29_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH29_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH29_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH29_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH29_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH29_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH29_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH29_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH29_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH29_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH29_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH29_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH29_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH29_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH29_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH29_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH29_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH29_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH29_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH29_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH29_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH29_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH29_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH29_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH30_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH30_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH30_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH30_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH30_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH30_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH30_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH30_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH30_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH30_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH30_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH30_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH30_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH30_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH30_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH30_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH30_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH30_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH30_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH30_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH30_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH30_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH30_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH30_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH30_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH30_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH30_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH30_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH30_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH30_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH30_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH30_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH30_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH30_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH30_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH30_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH30_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH30_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH30_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH30_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH30_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH30_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH30_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH30_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH30_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH30_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH30_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH30_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH30_DMQ_3_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_FIRST_DESC_ADDR - First Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved0_SHIFT         40

/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_FIRST_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved1_MASK          BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_FIRST_DESC_ADDR_reserved1_SHIFT         0

/***************************************************************************
 *CH31_NEXT_DESC_ADDR - Next Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved0_SHIFT          40

/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: NEXT_DESC_ADDR [39:04] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_NEXT_DESC_ADDR_MASK      BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_NEXT_DESC_ADDR_SHIFT     4

/* XPT_WDMA :: CH31_NEXT_DESC_ADDR :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved1_MASK           BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_NEXT_DESC_ADDR_reserved1_SHIFT          0

/***************************************************************************
 *CH31_COMPLETED_DESC_ADDRESS - Completed Descriptor Address
 ***************************************************************************/
/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved0_SHIFT  40

/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: COMPLETED_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_COMPLETED_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_COMPLETED_DESC_ADDRESS :: reserved1 [03:00] */
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved1_MASK   BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_WDMA_CH31_COMPLETED_DESC_ADDRESS_reserved1_SHIFT  0

/***************************************************************************
 *CH31_BTP_PACKET_GROUP_ID - Packet Group ID reported per BTP command
 ***************************************************************************/
/* XPT_WDMA :: CH31_BTP_PACKET_GROUP_ID :: reserved0 [31:08] */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_reserved0_MASK      0xffffff00
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_reserved0_SHIFT     8

/* XPT_WDMA :: CH31_BTP_PACKET_GROUP_ID :: BTP_PACKET_GROUP_ID [07:00] */
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_MASK 0x000000ff
#define BCHP_XPT_WDMA_CH31_BTP_PACKET_GROUP_ID_BTP_PACKET_GROUP_ID_SHIFT 0

/***************************************************************************
 *CH31_RUN_VERSION_CONFIG - RUN_VERSION configuration
 ***************************************************************************/
/* XPT_WDMA :: CH31_RUN_VERSION_CONFIG :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_reserved0_MASK       0xffffffe0
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_reserved0_SHIFT      5

/* XPT_WDMA :: CH31_RUN_VERSION_CONFIG :: RUN_VERSION [04:00] */
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_RUN_VERSION_MASK     0x0000001f
#define BCHP_XPT_WDMA_CH31_RUN_VERSION_CONFIG_RUN_VERSION_SHIFT    0

/***************************************************************************
 *CH31_OVERFLOW_REASONS - Overflow Reason
 ***************************************************************************/
/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: reserved0 [31:05] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_reserved0_MASK         0xffffffe0
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_reserved0_SHIFT        5

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: PACKET_SYNC_ERROR [04:04] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_PACKET_SYNC_ERROR_MASK 0x00000010
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_PACKET_SYNC_ERROR_SHIFT 4

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: RING_BUFFER_FULL [03:03] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RING_BUFFER_FULL_MASK  0x00000008
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RING_BUFFER_FULL_SHIFT 3

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: RUN_NOT_SET [02:02] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RUN_NOT_SET_MASK       0x00000004
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_RUN_NOT_SET_SHIFT      2

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: SLEEP_NO_WAKE [01:01] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_SLEEP_NO_WAKE_MASK     0x00000002
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_SLEEP_NO_WAKE_SHIFT    1

/* XPT_WDMA :: CH31_OVERFLOW_REASONS :: DATA_STALL_TIMEOUT [00:00] */
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_MASK 0x00000001
#define BCHP_XPT_WDMA_CH31_OVERFLOW_REASONS_DATA_STALL_TIMEOUT_SHIFT 0

/***************************************************************************
 *CH31_DMQ_CONTROL_STRUCT - Descriptor Memory Queue Control Structure
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: reserved0 [31:06] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_reserved0_MASK       0xffffffc0
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_reserved0_SHIFT      6

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: FULL [05:05] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_FULL_MASK            0x00000020
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_FULL_SHIFT           5

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: EMPTY [04:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_EMPTY_MASK           0x00000010
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_EMPTY_SHIFT          4

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: WRITE_PTR [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_WRITE_PTR_MASK       0x0000000c
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_WRITE_PTR_SHIFT      2

/* XPT_WDMA :: CH31_DMQ_CONTROL_STRUCT :: READ_PTR [01:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_READ_PTR_MASK        0x00000003
#define BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT_READ_PTR_SHIFT       0

/***************************************************************************
 *CH31_DATA_CONTROL - Data Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DATA_CONTROL :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_reserved0_MASK             0xfffffffe
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_reserved0_SHIFT            1

/* XPT_WDMA :: CH31_DATA_CONTROL :: INV_STRAP_ENDIAN_CTRL [00:00] */
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_MASK 0x00000001
#define BCHP_XPT_WDMA_CH31_DATA_CONTROL_INV_STRAP_ENDIAN_CTRL_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_BASE_PTR - DRAM Buffer Base Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_BASE_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_reserved0_SHIFT      40

/* XPT_WDMA :: CH31_DRAM_BUFF_BASE_PTR :: BASE_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_BASE_PTR_MASK        BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_BASE_PTR_BASE_PTR_SHIFT       0

/***************************************************************************
 *CH31_DRAM_BUFF_END_PTR - DRAM Buffer End Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_END_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_reserved0_SHIFT       40

/* XPT_WDMA :: CH31_DRAM_BUFF_END_PTR :: END_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_END_PTR_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_END_PTR_END_PTR_SHIFT         0

/***************************************************************************
 *CH31_DRAM_BUFF_RD_PTR - DRAM Buffer Read Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_RD_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH31_DRAM_BUFF_RD_PTR :: RD_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_RD_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_RD_PTR_RD_PTR_SHIFT           0

/***************************************************************************
 *CH31_DRAM_BUFF_WR_PTR - DRAM Buffer Write Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_WR_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_reserved0_MASK         BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_reserved0_SHIFT        40

/* XPT_WDMA :: CH31_DRAM_BUFF_WR_PTR :: WR_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_WR_PTR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_WR_PTR_WR_PTR_SHIFT           0

/***************************************************************************
 *CH31_DRAM_BUFF_VALID_PTR - DRAM Buffer Valid Pointer - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_VALID_PTR :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_reserved0_SHIFT     40

/* XPT_WDMA :: CH31_DRAM_BUFF_VALID_PTR :: VALID_PTR [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_VALID_PTR_MASK      BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_VALID_PTR_VALID_PTR_SHIFT     0

/***************************************************************************
 *CH31_DRAM_BUFF_LOWER_THRESHOLD - DRAM Buffer Lower Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_LOWER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH31_DRAM_BUFF_LOWER_THRESHOLD :: LOWER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_LOWER_THRESHOLD_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_UPPER_THRESHOLD - DRAM Buffer Upper Threshold - Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_UPPER_THRESHOLD :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_reserved0_SHIFT 40

/* XPT_WDMA :: CH31_DRAM_BUFF_UPPER_THRESHOLD :: UPPER_THRESHOLD [39:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_UPPER_THRESHOLD_UPPER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH31_DRAM_BUFF_CONTROL - DRAM Buffer Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved0_MASK        BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved0_SHIFT       40

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_CURRENT_DESC_ADDRESS_SHIFT 4

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_MASK   BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_DATA_UNIT_SIZE_SHIFT  2

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_INT_EN_MASK           BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_INT_EN_SHIFT          1

/* XPT_WDMA :: CH31_DRAM_BUFF_CONTROL :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_SHIFT 0
#define BCHP_XPT_WDMA_CH31_DRAM_BUFF_CONTROL_reserved_for_eco1_DEFAULT 0

/***************************************************************************
 *CH31_DMQ_0_0 - DMQ descriptor 0 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_0_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_0_1 - DMQ descriptor 0 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_0_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_0_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_0_2 - DMQ descriptor 0 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_0_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_0_3 - DMQ descriptor 0 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_0_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_0_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_0_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_0_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_0_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_0_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_1_0 - DMQ descriptor 1 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_1_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_1_1 - DMQ descriptor 1 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_1_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_1_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_1_2 - DMQ descriptor 1 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_1_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_1_3 - DMQ descriptor 1 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_1_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_1_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_1_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_1_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_1_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_1_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_2_0 - DMQ descriptor 2 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_2_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_2_1 - DMQ descriptor 2 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_2_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_2_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_2_2 - DMQ descriptor 2 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_2_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_2_3 - DMQ descriptor 2 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_2_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_2_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_2_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_2_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_2_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_2_3_LAST_SHIFT                      0

/***************************************************************************
 *CH31_DMQ_3_0 - DMQ descriptor 3 - Write Address, Upper+Lower 40 bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_0 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_0 :: WRITE_ADDRESS [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_WRITE_ADDRESS_MASK              BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_3_0_WRITE_ADDRESS_SHIFT             0

/***************************************************************************
 *CH31_DMQ_3_1 - DMQ descriptor 3 - Transfer Size
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_1 :: TXFER_SIZE [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_TXFER_SIZE_MASK                 0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_TXFER_SIZE_SHIFT                0

/***************************************************************************
 *CH31_DMQ_3_1_DUMMY_FILL_SIZE - Dummy 32 bit register
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_1_DUMMY_FILL_SIZE :: DUMMY [31:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_MASK      0xffffffff
#define BCHP_XPT_WDMA_CH31_DMQ_3_1_DUMMY_FILL_SIZE_DUMMY_SHIFT     0

/***************************************************************************
 *CH31_DMQ_3_2 - DMQ descriptor 3 - Word Two, Reserved bits
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_2 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_2 :: reservedX [39:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reservedX_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_WDMA_CH31_DMQ_3_2_reservedX_SHIFT                 0

/***************************************************************************
 *CH31_DMQ_3_3 - DMQ descriptor 3 - Current Descriptor Address and Control
 ***************************************************************************/
/* XPT_WDMA :: CH31_DMQ_3_3 :: reserved0 [63:40] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_reserved0_MASK                  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_reserved0_SHIFT                 40

/* XPT_WDMA :: CH31_DMQ_3_3 :: CURRENT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_CURRENT_DESC_ADDRESS_MASK       BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_CURRENT_DESC_ADDRESS_SHIFT      4

/* XPT_WDMA :: CH31_DMQ_3_3 :: DATA_UNIT_SIZE [03:02] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_DATA_UNIT_SIZE_MASK             BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_DATA_UNIT_SIZE_SHIFT            2

/* XPT_WDMA :: CH31_DMQ_3_3 :: INT_EN [01:01] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_INT_EN_MASK                     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_INT_EN_SHIFT                    1

/* XPT_WDMA :: CH31_DMQ_3_3 :: LAST [00:00] */
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_LAST_MASK                       BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPT_WDMA_CH31_DMQ_3_3_LAST_SHIFT                      0

#endif /* #ifndef BCHP_XPT_WDMA_H__ */

/* End of File */
