; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2024 Tobias Schwarz <tobias.schwarz@tum.de>
;
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64,CHECK
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64,CHECK

define i32 @select_i32_reg(i1 %0, i32 %1, i32 %2) {
; X64-LABEL: <select_i32_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    cmove esi, edx
; X64-NEXT:    mov eax, esi
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_i32_reg>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel w2, w2, w1, eq
; ARM64-NEXT:    mov w0, w2
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, i32 %1, i32 %2
    ret i32 %3
}

define i64 @select_i64_reg(i1 %0, i64 %1, i64 %2) {
; X64-LABEL: <select_i64_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    cmove rsi, rdx
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    nop
;
; ARM64-LABEL: <select_i64_reg>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x2, x2, x1, eq
; ARM64-NEXT:    mov x0, x2
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, i64 %1, i64 %2
    ret i64 %3
}


define ptr @select_ptr_reg(i1 %0, ptr %1, ptr %2) {
; X64-LABEL: <select_ptr_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    cmove rsi, rdx
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    nop
;
; ARM64-LABEL: <select_ptr_reg>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x2, x2, x1, eq
; ARM64-NEXT:    mov x0, x2
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, ptr %1, ptr %2
    ret ptr %3
}

define i128 @select_i128_reg(i1 %0, i128 %1, i128 %2) {
; X64-LABEL: <select_i128_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    cmove rax, rcx
; X64-NEXT:    cmove rdx, r8
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_i128_reg>:
; ARM64:         sub sp, sp, #0xe0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x0, x4, x2, eq
; ARM64-NEXT:    csel x5, x5, x3, eq
; ARM64-NEXT:    mov x1, x5
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xe0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, i128 %1, i128 %2
    ret i128 %3
}

define float @select_f32_reg(i1 %0, float %1, float %2) {
; X64-LABEL: <select_f32_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    je <L0>
; X64-NEXT:    movapd xmm1, xmm0
; X64-NEXT:  <L0>:
; X64-NEXT:    movapd xmm0, xmm1
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_f32_reg>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    fcsel s1, s1, s0, eq
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, float %1, float %2
    ret float %3
}

define double @select_f64_reg(i1 %0, double %1, double %2) {
; X64-LABEL: <select_f64_reg>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x50
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    je <L0>
; X64-NEXT:    movapd xmm1, xmm0
; X64-NEXT:  <L0>:
; X64-NEXT:    movapd xmm0, xmm1
; X64-NEXT:    add rsp, 0x50
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_f64_reg>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    fcsel d1, d1, d0, eq
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  entry:
    %3 = select i1 %0, double %1, double %2
    ret double %3
}


%struct.i8_i64 = type { i8, i64 }

define %struct.i8_i64 @select_i8_i64_0(i1 %0, %struct.i8_i64 %1, %struct.i8_i64 %2) {
; X64-LABEL: <select_i8_i64_0>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    cmove rax, rcx
; X64-NEXT:    cmove rdx, r8
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_i8_i64_0>:
; ARM64:         sub sp, sp, #0xe0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x0, x3, x1, eq
; ARM64-NEXT:    csel x4, x4, x2, eq
; ARM64-NEXT:    mov x1, x4
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xe0
; ARM64-NEXT:    ret
entry:
  %3 = select i1 %0, %struct.i8_i64 %1, %struct.i8_i64 %2
  ret %struct.i8_i64 %3
}

define %struct.i8_i64 @select_i8_i64_1(i1 %0, %struct.i8_i64 %1, %struct.i8_i64 %2) {
; X64-LABEL: <select_i8_i64_1>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    mov rax, rcx
; X64-NEXT:    cmove rax, rsi
; X64-NEXT:    cmove r8, rdx
; X64-NEXT:    mov rdx, r8
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_i8_i64_1>:
; ARM64:         sub sp, sp, #0xe0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x0, x1, x3, eq
; ARM64-NEXT:    csel x2, x2, x4, eq
; ARM64-NEXT:    mov x1, x2
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xe0
; ARM64-NEXT:    ret
entry:
  %3 = select i1 %0, %struct.i8_i64 %2, %struct.i8_i64 %1
  ret %struct.i8_i64 %3
}

define [2 x i64] @select_a2i64(i1 %0, [2 x i64] %1, [2 x i64] %2) {
; X64-LABEL: <select_a2i64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    mov rax, rsi
; X64-NEXT:    cmove rax, rcx
; X64-NEXT:    cmove rdx, r8
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
; X64-NEXT:    nop dword ptr [rax]
;
; ARM64-LABEL: <select_a2i64>:
; ARM64:         sub sp, sp, #0xe0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    tst w0, #0x1
; ARM64-NEXT:    csel x0, x3, x1, eq
; ARM64-NEXT:    csel x4, x4, x2, eq
; ARM64-NEXT:    mov x1, x4
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xe0
; ARM64-NEXT:    ret
  %r = select i1 %0, [2 x i64] %1, [2 x i64] %2
  ret [2 x i64] %r
}

define <2 x i64> @select_v2i64(i1 %0, <2 x i64> %1, <2 x i64> %2) {
; X64-LABEL: <select_v2i64>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x60
; X64-NEXT:    test dil, 0x1
; X64-NEXT:    je <L0>
; X64-NEXT:    movapd xmm1, xmm0
; X64-NEXT:  <L0>:
; X64-NEXT:    movapd xmm0, xmm1
; X64-NEXT:    add rsp, 0x60
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <select_v2i64>:
; ARM64:         sub sp, sp, #0xe0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    and w0, w0, #0x1
; ARM64-NEXT:    fmov s2, wzr
; ARM64-NEXT:    fmov s3, w0
; ARM64-NEXT:    cmeq v2.16b, v3.16b, v2.16b
; ARM64-NEXT:    dup v2.16b, v2.b[0]
; ARM64-NEXT:    bit v0.16b, v1.16b, v2.16b
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xe0
; ARM64-NEXT:    ret
  %r = select i1 %0, <2 x i64> %1, <2 x i64> %2
  ret <2 x i64> %r
}

;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
