
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Sanjeev' on host 'laptop-c8imjhg4' (Windows NT_amd64 version 6.2) on Sat Nov 27 19:02:04 -0800 2021
INFO: [HLS 200-10] In directory 'D:/CSE237C/Project'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project 'D:/CSE237C/Project/hls'.
WARNING: [HLS 200-40] No D:/CSE237C/Project/hls/solution1/solution1.aps file found.
INFO: [HLS 200-10] Adding design file 'correlator.h' to the project
INFO: [HLS 200-10] Adding design file 'correlator.cpp' to the project
INFO: [HLS 200-10] Adding design file 'coefficients.h' to the project
WARNING: [HLS 200-40] Cannot find test bench file 'input.dat'
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
WARNING: [HLS 200-40] Cannot find test bench file 'correlator_test.cpp'
INFO: [HLS 200-10] Creating and opening solution 'D:/CSE237C/Project/hls/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/CSE237C/Project/hls/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvitis_hls> [11C
[2Kvitis_hls> [11C^C