// PTX CompilerJob of bb(CuDeviceVector{Int8x4, 1}, CuDeviceVector{Int4x8, 1}, CuDeviceVector{Int32, 1}, CuDeviceVector{Int4x8, 1}, CuDeviceVector{Int32, 1}) in world 33554 for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_86
.address_size 64

	// .globl	_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE // -- Begin function _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[8]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception925[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1932[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE
.visible .entry _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE(
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_0[8],
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_5[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<1337>;
	.reg .b64 	%rd<92>;

// %bb.0:                               // %conversion
	ld.param.u64 	%rd15, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r74, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r74, 16511;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L10
	// begin inline asm
	mov.u32 %r75, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r75, 67711;
	@%p2 bra 	LBB0_4;
	bra.uni 	LBB0_3;
LBB0_4:                                 // %L27
	ld.param.u64 	%rd3, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_3];
	ld.param.u64 	%rd5, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r76, %r3, %r1;
	mad.lo.s32 	%r77, %r4, 768, %r76;
	mul.wide.u32 	%rd20, %r77, 4;
	add.s64 	%rd6, %rd5, %rd20;
	mov.u32 	%r78, 1;
	st.global.u32 	[%rd6], %r78;
	shl.b32 	%r79, %r2, 2;
	shr.u32 	%r5, %r1, 3;
	or.b32  	%r80, %r79, %r5;
	mul.hi.u32 	%r81, %r80, -1431655765;
	shr.u32 	%r82, %r81, 6;
	mul.lo.s32 	%r83, %r82, 96;
	sub.s32 	%r6, %r80, %r83;
	shr.u32 	%r7, %r4, 5;
	bfe.u32 	%r8, %r4, 4, 1;
	mad.lo.s32 	%r84, %r7, 192, %r6;
	mad.lo.s32 	%r85, %r8, 96, %r84;
	mul.wide.u32 	%rd21, %r85, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.u32 	%r9, [%rd22];
	add.s32 	%r10, %r9, -4;
	setp.lt.u32 	%p3, %r10, 31;
	@%p3 bra 	LBB0_6;
	bra.uni 	LBB0_5;
LBB0_6:                                 // %pass112
	ld.param.u64 	%rd1, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_1];
	ld.param.u64 	%rd2, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_2];
	ld.param.u64 	%rd4, [_Z13julia_bb_357913CuDeviceArrayI6Int8x4Li1ELi1EES_I6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_IS1_Li1ELi1EES_IS2_Li1ELi1EE_param_4];
	add.s32 	%r344, %r9, -3;
	shr.u32 	%r30, %r1, 2;
	and.b32  	%r345, %r30, 6;
	shr.u32 	%r346, %r2, 2;
	cvt.u16.u32 	%rs4, %r346;
	mul.lo.s16 	%rs5, %rs4, 171;
	shr.u16 	%rs6, %rs5, 10;
	mul.lo.s16 	%rs7, %rs6, 6;
	sub.s16 	%rs8, %rs4, %rs7;
	shl.b16 	%rs9, %rs8, 4;
	cvt.u32.u16 	%r347, %rs9;
	and.b32  	%r348, %r347, 240;
	or.b32  	%r349, %r345, %r348;
	cvt.u16.u32 	%rs10, %r349;
	mul.lo.s16 	%rs11, %rs10, 171;
	shr.u16 	%rs12, %rs11, 14;
	mul.lo.s16 	%rs13, %rs12, 96;
	sub.s16 	%rs14, %rs10, %rs13;
	and.b16  	%rs15, %rs14, 246;
	mul.wide.u16 	%r350, %rs15, 256;
	mul.lo.s32 	%r351, %r7, 49152;
	shl.b32 	%r352, %r1, 1;
	and.b32  	%r353, %r352, 12;
	shl.b32 	%r354, %r1, 4;
	and.b32  	%r355, %r354, 16;
	shl.b32 	%r356, %r2, 6;
	and.b32  	%r357, %r356, 192;
	or.b32  	%r358, %r355, %r353;
	or.b32  	%r359, %r358, %r357;
	or.b32  	%r360, %r359, %r351;
	mad.lo.s32 	%r361, %r8, 24576, %r360;
	or.b32  	%r362, %r361, 1;
	add.s32 	%r363, %r362, %r350;
	mul.wide.u32 	%rd25, %r363, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.v4.u32 	{%r88, %r89, %r104, %r105}, [%rd26+-4];
	or.b16  	%rs16, %rs10, 8;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs16, %rs19;
	and.b16  	%rs21, %rs20, 254;
	mul.wide.u16 	%r364, %rs21, 256;
	add.s32 	%r365, %r362, %r364;
	mul.wide.u32 	%rd27, %r365, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.v4.u32 	{%r96, %r97, %r112, %r113}, [%rd28+-4];
	or.b32  	%r366, %r361, 33;
	add.s32 	%r367, %r366, %r350;
	mul.wide.u32 	%rd29, %r367, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.v4.u32 	{%r120, %r121, %r136, %r137}, [%rd30+-4];
	add.s32 	%r368, %r366, %r364;
	mul.wide.u32 	%rd31, %r368, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.v4.u32 	{%r128, %r129, %r144, %r145}, [%rd32+-4];
	or.b32  	%r369, %r30, %r348;
	or.b32  	%r370, %r369, 1;
	mul.hi.u32 	%r371, %r370, -1431655765;
	shr.u32 	%r372, %r371, 6;
	mul.lo.s32 	%r373, %r372, 96;
	sub.s32 	%r374, %r370, %r373;
	shl.b32 	%r375, %r374, 8;
	add.s32 	%r376, %r362, %r375;
	mul.wide.u32 	%rd33, %r376, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.v4.u32 	{%r152, %r153, %r168, %r169}, [%rd34+-4];
	or.b32  	%r377, %r369, 9;
	mul.hi.u32 	%r378, %r377, -1431655765;
	shr.u32 	%r379, %r378, 6;
	mul.lo.s32 	%r380, %r379, 96;
	sub.s32 	%r381, %r377, %r380;
	shl.b32 	%r382, %r381, 8;
	add.s32 	%r383, %r362, %r382;
	mul.wide.u32 	%rd35, %r383, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.v4.u32 	{%r160, %r161, %r176, %r177}, [%rd36+-4];
	add.s32 	%r384, %r366, %r375;
	mul.wide.u32 	%rd37, %r384, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.v4.u32 	{%r184, %r185, %r200, %r201}, [%rd38+-4];
	add.s32 	%r385, %r366, %r382;
	mul.wide.u32 	%rd39, %r385, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.v4.u32 	{%r192, %r193, %r208, %r209}, [%rd40+-4];
	mov.u32 	%r210, 21520;
	// begin inline asm
	prmt.b32 %r216, %r88, %r89, %r210;
	// end inline asm
	mov.u32 	%r214, 30258;
	// begin inline asm
	prmt.b32 %r217, %r88, %r89, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r224, %r96, %r97, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r225, %r96, %r97, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r232, %r104, %r105, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r233, %r104, %r105, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r240, %r112, %r113, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r241, %r112, %r113, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r248, %r120, %r121, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r249, %r120, %r121, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r256, %r128, %r129, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r257, %r128, %r129, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r264, %r136, %r137, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r265, %r136, %r137, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r272, %r144, %r145, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r273, %r144, %r145, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r280, %r152, %r153, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r281, %r152, %r153, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r288, %r160, %r161, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r289, %r160, %r161, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r296, %r168, %r169, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r297, %r168, %r169, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r304, %r176, %r177, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r305, %r176, %r177, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r312, %r184, %r185, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r313, %r184, %r185, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r320, %r192, %r193, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r321, %r192, %r193, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r328, %r200, %r201, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r329, %r200, %r201, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r336, %r208, %r209, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r337, %r208, %r209, %r214;
	// end inline asm
	mov.u32 	%r338, 25152;
	// begin inline asm
	prmt.b32 %r215, %r216, %r217, %r338;
	// end inline asm
	mov.u32 	%r342, 29521;
	// begin inline asm
	prmt.b32 %r219, %r216, %r217, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r223, %r224, %r225, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r227, %r224, %r225, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r231, %r232, %r233, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r235, %r232, %r233, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r239, %r240, %r241, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r243, %r240, %r241, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r247, %r248, %r249, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r251, %r248, %r249, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r255, %r256, %r257, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r259, %r256, %r257, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r263, %r264, %r265, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r267, %r264, %r265, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r271, %r272, %r273, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r275, %r272, %r273, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r279, %r280, %r281, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r283, %r280, %r281, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r287, %r288, %r289, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r291, %r288, %r289, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r295, %r296, %r297, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r299, %r296, %r297, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r303, %r304, %r305, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r307, %r304, %r305, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r311, %r312, %r313, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r315, %r312, %r313, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r319, %r320, %r321, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r323, %r320, %r321, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r327, %r328, %r329, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r331, %r328, %r329, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r335, %r336, %r337, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r339, %r336, %r337, %r342;
	// end inline asm
	cvt.u16.u32 	%rs22, %r1;
	and.b16  	%rs1, %rs22, 2;
	setp.eq.s16 	%p4, %rs1, 0;
	selp.b32 	%r386, %r247, %r215, %p4;
	shfl.sync.bfly.b32	%r387, %r386, 2, 31, -1;
	selp.b32 	%r388, %r215, %r387, %p4;
	selp.b32 	%r389, %r387, %r247, %p4;
	selp.b32 	%r390, %r255, %r223, %p4;
	shfl.sync.bfly.b32	%r391, %r390, 2, 31, -1;
	selp.b32 	%r392, %r223, %r391, %p4;
	selp.b32 	%r393, %r391, %r255, %p4;
	selp.b32 	%r394, %r251, %r219, %p4;
	shfl.sync.bfly.b32	%r395, %r394, 2, 31, -1;
	selp.b32 	%r396, %r219, %r395, %p4;
	selp.b32 	%r397, %r395, %r251, %p4;
	selp.b32 	%r398, %r259, %r227, %p4;
	shfl.sync.bfly.b32	%r399, %r398, 2, 31, -1;
	selp.b32 	%r400, %r227, %r399, %p4;
	selp.b32 	%r401, %r399, %r259, %p4;
	selp.b32 	%r402, %r263, %r231, %p4;
	shfl.sync.bfly.b32	%r403, %r402, 2, 31, -1;
	selp.b32 	%r404, %r231, %r403, %p4;
	selp.b32 	%r405, %r403, %r263, %p4;
	selp.b32 	%r406, %r271, %r239, %p4;
	shfl.sync.bfly.b32	%r407, %r406, 2, 31, -1;
	selp.b32 	%r408, %r239, %r407, %p4;
	selp.b32 	%r409, %r407, %r271, %p4;
	selp.b32 	%r410, %r267, %r235, %p4;
	shfl.sync.bfly.b32	%r411, %r410, 2, 31, -1;
	selp.b32 	%r412, %r235, %r411, %p4;
	selp.b32 	%r413, %r411, %r267, %p4;
	selp.b32 	%r414, %r275, %r243, %p4;
	shfl.sync.bfly.b32	%r415, %r414, 2, 31, -1;
	selp.b32 	%r416, %r243, %r415, %p4;
	selp.b32 	%r417, %r415, %r275, %p4;
	selp.b32 	%r418, %r311, %r279, %p4;
	shfl.sync.bfly.b32	%r419, %r418, 2, 31, -1;
	selp.b32 	%r420, %r279, %r419, %p4;
	selp.b32 	%r421, %r419, %r311, %p4;
	selp.b32 	%r422, %r319, %r287, %p4;
	shfl.sync.bfly.b32	%r423, %r422, 2, 31, -1;
	selp.b32 	%r424, %r287, %r423, %p4;
	selp.b32 	%r425, %r423, %r319, %p4;
	selp.b32 	%r426, %r315, %r283, %p4;
	shfl.sync.bfly.b32	%r427, %r426, 2, 31, -1;
	selp.b32 	%r428, %r283, %r427, %p4;
	selp.b32 	%r429, %r427, %r315, %p4;
	selp.b32 	%r430, %r323, %r291, %p4;
	shfl.sync.bfly.b32	%r431, %r430, 2, 31, -1;
	selp.b32 	%r432, %r291, %r431, %p4;
	selp.b32 	%r433, %r431, %r323, %p4;
	selp.b32 	%r434, %r327, %r295, %p4;
	shfl.sync.bfly.b32	%r435, %r434, 2, 31, -1;
	selp.b32 	%r436, %r295, %r435, %p4;
	selp.b32 	%r437, %r435, %r327, %p4;
	selp.b32 	%r438, %r335, %r303, %p4;
	shfl.sync.bfly.b32	%r439, %r438, 2, 31, -1;
	selp.b32 	%r440, %r303, %r439, %p4;
	selp.b32 	%r441, %r439, %r335, %p4;
	selp.b32 	%r442, %r331, %r299, %p4;
	shfl.sync.bfly.b32	%r443, %r442, 2, 31, -1;
	selp.b32 	%r444, %r299, %r443, %p4;
	selp.b32 	%r445, %r443, %r331, %p4;
	selp.b32 	%r446, %r339, %r307, %p4;
	shfl.sync.bfly.b32	%r447, %r446, 2, 31, -1;
	selp.b32 	%r448, %r307, %r447, %p4;
	selp.b32 	%r449, %r447, %r339, %p4;
	and.b16  	%rs2, %rs22, 4;
	setp.eq.s16 	%p5, %rs2, 0;
	selp.b32 	%r450, %r420, %r388, %p5;
	shfl.sync.bfly.b32	%r451, %r450, 4, 31, -1;
	selp.b32 	%r31, %r388, %r451, %p5;
	selp.b32 	%r32, %r451, %r420, %p5;
	selp.b32 	%r452, %r424, %r392, %p5;
	shfl.sync.bfly.b32	%r453, %r452, 4, 31, -1;
	selp.b32 	%r33, %r392, %r453, %p5;
	selp.b32 	%r34, %r453, %r424, %p5;
	selp.b32 	%r454, %r428, %r396, %p5;
	shfl.sync.bfly.b32	%r455, %r454, 4, 31, -1;
	selp.b32 	%r35, %r396, %r455, %p5;
	selp.b32 	%r36, %r455, %r428, %p5;
	selp.b32 	%r456, %r432, %r400, %p5;
	shfl.sync.bfly.b32	%r457, %r456, 4, 31, -1;
	selp.b32 	%r37, %r400, %r457, %p5;
	selp.b32 	%r38, %r457, %r432, %p5;
	selp.b32 	%r458, %r436, %r404, %p5;
	shfl.sync.bfly.b32	%r459, %r458, 4, 31, -1;
	selp.b32 	%r39, %r404, %r459, %p5;
	selp.b32 	%r40, %r459, %r436, %p5;
	selp.b32 	%r460, %r440, %r408, %p5;
	shfl.sync.bfly.b32	%r461, %r460, 4, 31, -1;
	selp.b32 	%r41, %r408, %r461, %p5;
	selp.b32 	%r42, %r461, %r440, %p5;
	selp.b32 	%r462, %r444, %r412, %p5;
	shfl.sync.bfly.b32	%r463, %r462, 4, 31, -1;
	selp.b32 	%r43, %r412, %r463, %p5;
	selp.b32 	%r44, %r463, %r444, %p5;
	selp.b32 	%r464, %r448, %r416, %p5;
	shfl.sync.bfly.b32	%r465, %r464, 4, 31, -1;
	selp.b32 	%r45, %r416, %r465, %p5;
	selp.b32 	%r46, %r465, %r448, %p5;
	selp.b32 	%r466, %r421, %r389, %p5;
	shfl.sync.bfly.b32	%r467, %r466, 4, 31, -1;
	selp.b32 	%r47, %r389, %r467, %p5;
	selp.b32 	%r48, %r467, %r421, %p5;
	selp.b32 	%r468, %r425, %r393, %p5;
	shfl.sync.bfly.b32	%r469, %r468, 4, 31, -1;
	selp.b32 	%r49, %r393, %r469, %p5;
	selp.b32 	%r50, %r469, %r425, %p5;
	selp.b32 	%r470, %r429, %r397, %p5;
	shfl.sync.bfly.b32	%r471, %r470, 4, 31, -1;
	selp.b32 	%r51, %r397, %r471, %p5;
	selp.b32 	%r52, %r471, %r429, %p5;
	selp.b32 	%r472, %r433, %r401, %p5;
	shfl.sync.bfly.b32	%r473, %r472, 4, 31, -1;
	selp.b32 	%r53, %r401, %r473, %p5;
	selp.b32 	%r54, %r473, %r433, %p5;
	selp.b32 	%r474, %r437, %r405, %p5;
	shfl.sync.bfly.b32	%r475, %r474, 4, 31, -1;
	selp.b32 	%r55, %r405, %r475, %p5;
	selp.b32 	%r56, %r475, %r437, %p5;
	selp.b32 	%r476, %r441, %r409, %p5;
	shfl.sync.bfly.b32	%r477, %r476, 4, 31, -1;
	selp.b32 	%r57, %r409, %r477, %p5;
	selp.b32 	%r58, %r477, %r441, %p5;
	selp.b32 	%r478, %r445, %r413, %p5;
	shfl.sync.bfly.b32	%r479, %r478, 4, 31, -1;
	selp.b32 	%r59, %r413, %r479, %p5;
	selp.b32 	%r60, %r479, %r445, %p5;
	selp.b32 	%r480, %r449, %r417, %p5;
	shfl.sync.bfly.b32	%r481, %r480, 4, 31, -1;
	selp.b32 	%r61, %r417, %r481, %p5;
	selp.b32 	%r62, %r481, %r449, %p5;
	shl.b32 	%r482, %r1, 2;
	and.b32  	%r483, %r482, 28;
	and.b32  	%r484, %r3, 96;
	or.b32  	%r63, %r483, %r484;
	shl.b32 	%r485, %r4, 2;
	and.b32  	%r486, %r485, 1920;
	shl.b32 	%r487, %r4, 7;
	and.b32  	%r488, %r487, 2048;
	shl.b32 	%r489, %r4, 11;
	or.b32  	%r490, %r489, %r2;
	and.b32  	%r491, %r489, 30720;
	and.b32  	%r64, %r490, 30732;
	or.b32  	%r492, %r63, %r486;
	or.b32  	%r65, %r492, %r488;
	shl.b32 	%r493, %r1, 3;
	and.b32  	%r494, %r493, 24;
	or.b32  	%r66, %r494, %r484;
	mul.hi.u32 	%r495, %r369, -1431655765;
	shr.u32 	%r496, %r495, 6;
	mul.lo.s32 	%r497, %r496, 96;
	sub.s32 	%r498, %r369, %r497;
	and.b32  	%r67, %r352, 6;
	and.b32  	%r499, %r2, 3;
	mul.lo.s32 	%r500, %r499, 3200;
	or.b32  	%r68, %r498, %r500;
	or.b32  	%r501, %r369, 8;
	mul.hi.u32 	%r502, %r501, -1431655765;
	shr.u32 	%r503, %r502, 6;
	mul.lo.s32 	%r504, %r503, 96;
	sub.s32 	%r505, %r501, %r504;
	or.b32  	%r69, %r505, %r500;
	and.b32  	%r506, %r1, 7;
	shl.b32 	%r70, %r78, %r10;
	min.u32 	%r71, %r344, 31;
	and.b16  	%rs3, %rs22, 1;
	shl.b32 	%r508, %r1, 5;
	and.b32  	%r509, %r508, 64;
	shl.b32 	%r510, %r6, 18;
	shl.b32 	%r511, %r4, 9;
	and.b32  	%r512, %r511, 253952;
	or.b32  	%r72, %r512, %r510;
	or.b32  	%r513, %r1, 24;
	mul.lo.s32 	%r514, %r506, 100;
	add.s32 	%r515, %r514, %r6;
	mul.wide.u32 	%rd41, %r515, 4;
	mov.u64 	%rd42, shmem;
	add.s64 	%rd43, %rd42, 16512;
	add.s64 	%rd7, %rd43, %rd41;
	cvt.u64.u32 	%rd44, %r514;
	cvt.u64.u32 	%rd45, %r6;
	add.s64 	%rd46, %rd45, %rd44;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd8, %rd43, %rd47;
	add.s32 	%r516, %r514, 800;
	add.s32 	%r517, %r516, %r6;
	mul.wide.u32 	%rd48, %r517, 4;
	add.s64 	%rd9, %rd43, %rd48;
	cvt.u64.u32 	%rd49, %r516;
	add.s64 	%rd50, %rd45, %rd49;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd10, %rd43, %rd51;
	add.s32 	%r518, %r514, 1600;
	add.s32 	%r519, %r518, %r6;
	mul.wide.u32 	%rd52, %r519, 4;
	add.s64 	%rd11, %rd43, %rd52;
	cvt.u64.u32 	%rd53, %r518;
	add.s64 	%rd54, %rd45, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd12, %rd43, %rd55;
	mul.lo.s32 	%r520, %r513, 100;
	add.s32 	%r521, %r520, %r6;
	mul.wide.u32 	%rd56, %r521, 4;
	add.s64 	%rd13, %rd43, %rd56;
	cvt.u64.u32 	%rd57, %r520;
	add.s64 	%rd58, %rd45, %rd57;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd14, %rd43, %rd59;
	or.b32  	%r522, %r491, %r509;
	and.b32  	%r523, %r493, 32;
	or.b32  	%r524, %r355, %r523;
	or.b32  	%r73, %r524, %r522;
	mov.u32 	%r343, 0;
	setp.gt.u32 	%p6, %r2, 15;
	mov.u32 	%r1328, %r343;
LBB0_7:                                 // %L2387
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_8 Depth 2
                                        //       Child Loop BB0_11 Depth 3
	mov.u32 	%r1329, %r343;
	mov.u32 	%r1330, %r343;
	mov.u32 	%r1331, %r343;
	mov.u32 	%r1332, %r343;
	mov.u32 	%r1333, %r343;
	mov.u32 	%r1334, %r343;
	mov.u32 	%r1335, %r343;
LBB0_8:                                 // %L2390
                                        //   Parent Loop BB0_7 Depth=1
                                        // =>  This Loop Header: Depth=2
                                        //       Child Loop BB0_11 Depth 3
	@%p6 bra 	LBB0_10;
// %bb.9:                               // %L2410
                                        //   in Loop: Header=BB0_8 Depth=2
	add.s32 	%r526, %r64, %r1329;
	or.b32  	%r527, %r526, %r5;
	add.s32 	%r528, %r527, %r1328;
	shl.b32 	%r529, %r528, 12;
	and.b32  	%r530, %r529, 134148096;
	or.b32  	%r531, %r65, %r530;
	shl.b32 	%r532, %r531, 2;
	cvt.u64.u32 	%rd60, %r532;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.v4.u32 	{%r533, %r534, %r535, %r536}, [%rd61];
	or.b32  	%r537, %r528, 16;
	shl.b32 	%r538, %r537, 12;
	and.b32  	%r539, %r538, 134213632;
	or.b32  	%r540, %r65, %r539;
	shl.b32 	%r541, %r540, 2;
	cvt.u64.u32 	%rd62, %r541;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.v4.u32 	{%r542, %r543, %r544, %r545}, [%rd63];
	and.b32  	%r546, %r528, 15;
	mul.lo.s32 	%r547, %r546, 129;
	add.s32 	%r548, %r63, %r547;
	mul.wide.u32 	%rd64, %r548, 4;
	add.s64 	%rd66, %rd42, %rd64;
	st.shared.u32 	[%rd66], %r533;
	cvt.u64.u32 	%rd67, %r547;
	cvt.u64.u32 	%rd68, %r63;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd42, %rd70;
	st.shared.u32 	[%rd71+4], %r534;
	st.shared.u32 	[%rd71+8], %r535;
	st.shared.u32 	[%rd71+12], %r536;
	and.b32  	%r549, %r537, 31;
	mul.lo.s32 	%r550, %r549, 129;
	add.s32 	%r551, %r63, %r550;
	mul.wide.u32 	%rd72, %r551, 4;
	add.s64 	%rd73, %rd42, %rd72;
	st.shared.u32 	[%rd73], %r542;
	cvt.u64.u32 	%rd74, %r550;
	add.s64 	%rd75, %rd68, %rd74;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd42, %rd76;
	st.shared.u32 	[%rd77+4], %r543;
	st.shared.u32 	[%rd77+8], %r544;
	st.shared.u32 	[%rd77+12], %r545;
LBB0_10:                                // %L4288
                                        //   in Loop: Header=BB0_8 Depth=2
	bar.sync 	0;
	mov.u32 	%r565, 0;
	mov.u32 	%r1336, %r565;
LBB0_11:                                // %L4290
                                        //   Parent Loop BB0_7 Depth=1
                                        //     Parent Loop BB0_8 Depth=2
                                        // =>    This Inner Loop Header: Depth=3
	or.b32  	%r1077, %r1336, %r30;
	mad.lo.s32 	%r1078, %r1077, 129, %r66;
	mul.wide.u32 	%rd78, %r1078, 4;
	add.s64 	%rd80, %rd42, %rd78;
	ld.shared.u32 	%r554, [%rd80];
	mov.u32 	%r555, 134744072;
	mov.u32 	%r556, 252645135;
	// begin inline asm
	lop3.b32 %r553, %r554, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1079, %r553, 2021161080;
	xor.b32  	%r564, %r1079, -2139062144;
	shr.u32 	%r558, %r554, 4;
	// begin inline asm
	lop3.b32 %r557, %r558, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1080, %r557, 2021161080;
	xor.b32  	%r570, %r1080, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r561, %r562}, {%r31}, {%r564}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r567, %r568}, {%r35}, {%r570}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r573, %r574}, {%r31}, {%r570}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r579, %r580}, {%r35}, {%r564}, {%r573, %r574};
	// end inline asm
	ld.shared.u32 	%r586, [%rd80+4];
	// begin inline asm
	lop3.b32 %r585, %r586, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1081, %r585, 2021161080;
	xor.b32  	%r596, %r1081, -2139062144;
	shr.u32 	%r590, %r586, 4;
	// begin inline asm
	lop3.b32 %r589, %r590, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1082, %r589, 2021161080;
	xor.b32  	%r602, %r1082, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r593, %r594}, {%r39}, {%r596}, {%r561, %r562};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r599, %r600}, {%r43}, {%r602}, {%r567, %r568};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r605, %r606}, {%r39}, {%r602}, {%r579, %r580};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r611, %r612}, {%r43}, {%r596}, {%r605, %r606};
	// end inline asm
	ld.shared.u32 	%r618, [%rd80+8];
	// begin inline asm
	lop3.b32 %r617, %r618, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1083, %r617, 2021161080;
	xor.b32  	%r628, %r1083, -2139062144;
	shr.u32 	%r622, %r618, 4;
	// begin inline asm
	lop3.b32 %r621, %r622, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1084, %r621, 2021161080;
	xor.b32  	%r634, %r1084, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r625, %r626}, {%r47}, {%r628}, {%r593, %r594};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r631, %r632}, {%r51}, {%r634}, {%r599, %r600};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r637, %r638}, {%r47}, {%r634}, {%r611, %r612};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r643, %r644}, {%r51}, {%r628}, {%r637, %r638};
	// end inline asm
	ld.shared.u32 	%r650, [%rd80+12];
	// begin inline asm
	lop3.b32 %r649, %r650, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1085, %r649, 2021161080;
	xor.b32  	%r660, %r1085, -2139062144;
	shr.u32 	%r654, %r650, 4;
	// begin inline asm
	lop3.b32 %r653, %r654, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1086, %r653, 2021161080;
	xor.b32  	%r666, %r1086, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r657, %r658}, {%r55}, {%r660}, {%r625, %r626};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r663, %r664}, {%r59}, {%r666}, {%r631, %r632};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r669, %r670}, {%r55}, {%r666}, {%r643, %r644};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r675, %r676}, {%r59}, {%r660}, {%r669, %r670};
	// end inline asm
	ld.shared.u32 	%r682, [%rd80+16];
	// begin inline asm
	lop3.b32 %r681, %r682, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1087, %r681, 2021161080;
	xor.b32  	%r692, %r1087, -2139062144;
	shr.u32 	%r686, %r682, 4;
	// begin inline asm
	lop3.b32 %r685, %r686, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1088, %r685, 2021161080;
	xor.b32  	%r698, %r1088, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r689, %r690}, {%r32}, {%r692}, {%r657, %r658};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r695, %r696}, {%r36}, {%r698}, {%r663, %r664};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r701, %r702}, {%r32}, {%r698}, {%r675, %r676};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r707, %r708}, {%r36}, {%r692}, {%r701, %r702};
	// end inline asm
	ld.shared.u32 	%r714, [%rd80+20];
	// begin inline asm
	lop3.b32 %r713, %r714, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1089, %r713, 2021161080;
	xor.b32  	%r724, %r1089, -2139062144;
	shr.u32 	%r718, %r714, 4;
	// begin inline asm
	lop3.b32 %r717, %r718, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1090, %r717, 2021161080;
	xor.b32  	%r730, %r1090, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r721, %r722}, {%r40}, {%r724}, {%r689, %r690};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r727, %r728}, {%r44}, {%r730}, {%r695, %r696};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r733, %r734}, {%r40}, {%r730}, {%r707, %r708};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r739, %r740}, {%r44}, {%r724}, {%r733, %r734};
	// end inline asm
	ld.shared.u32 	%r746, [%rd80+24];
	// begin inline asm
	lop3.b32 %r745, %r746, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1091, %r745, 2021161080;
	xor.b32  	%r756, %r1091, -2139062144;
	shr.u32 	%r750, %r746, 4;
	// begin inline asm
	lop3.b32 %r749, %r750, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1092, %r749, 2021161080;
	xor.b32  	%r762, %r1092, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r753, %r754}, {%r48}, {%r756}, {%r721, %r722};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r759, %r760}, {%r52}, {%r762}, {%r727, %r728};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r765, %r766}, {%r48}, {%r762}, {%r739, %r740};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r771, %r772}, {%r52}, {%r756}, {%r765, %r766};
	// end inline asm
	ld.shared.u32 	%r778, [%rd80+28];
	// begin inline asm
	lop3.b32 %r777, %r778, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1093, %r777, 2021161080;
	xor.b32  	%r788, %r1093, -2139062144;
	shr.u32 	%r782, %r778, 4;
	// begin inline asm
	lop3.b32 %r781, %r782, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1094, %r781, 2021161080;
	xor.b32  	%r794, %r1094, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r785, %r786}, {%r56}, {%r788}, {%r753, %r754};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r791, %r792}, {%r60}, {%r794}, {%r759, %r760};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r797, %r798}, {%r56}, {%r794}, {%r771, %r772};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r803, %r804}, {%r60}, {%r788}, {%r797, %r798};
	// end inline asm
	sub.s32 	%r1095, %r785, %r791;
	add.s32 	%r1096, %r1095, 4;
	shr.s32 	%r811, %r1096, 3;
	add.s32 	%r1097, %r803, 4;
	shr.s32 	%r810, %r1097, 3;
	sub.s32 	%r1098, %r786, %r792;
	add.s32 	%r1099, %r1098, 4;
	shr.s32 	%r814, %r1099, 3;
	add.s32 	%r1100, %r804, 4;
	shr.s32 	%r813, %r1100, 3;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r809, %r810, %r811;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r812, %r813, %r814;
	// end inline asm
	or.b32  	%r1101, %r67, %r1336;
	mul.lo.s32 	%r1102, %r1101, 100;
	add.s32 	%r1103, %r68, %r1102;
	mul.wide.u32 	%rd81, %r1103, 4;
	add.s64 	%rd83, %rd43, %rd81;
	st.shared.u32 	[%rd83], %r809;
	add.s32 	%r1104, %r1102, 100;
	add.s32 	%r1105, %r68, %r1104;
	mul.wide.u32 	%rd84, %r1105, 4;
	add.s64 	%rd85, %rd43, %rd84;
	st.shared.u32 	[%rd85], %r812;
	ld.shared.u32 	%r816, [%rd80];
	// begin inline asm
	lop3.b32 %r815, %r816, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1106, %r815, 2021161080;
	xor.b32  	%r826, %r1106, -2139062144;
	shr.u32 	%r820, %r816, 4;
	// begin inline asm
	lop3.b32 %r819, %r820, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1107, %r819, 2021161080;
	xor.b32  	%r832, %r1107, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r823, %r824}, {%r33}, {%r826}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r829, %r830}, {%r37}, {%r832}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r835, %r836}, {%r33}, {%r832}, {%r565, %r565};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r841, %r842}, {%r37}, {%r826}, {%r835, %r836};
	// end inline asm
	ld.shared.u32 	%r848, [%rd80+4];
	// begin inline asm
	lop3.b32 %r847, %r848, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1108, %r847, 2021161080;
	xor.b32  	%r858, %r1108, -2139062144;
	shr.u32 	%r852, %r848, 4;
	// begin inline asm
	lop3.b32 %r851, %r852, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1109, %r851, 2021161080;
	xor.b32  	%r864, %r1109, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r855, %r856}, {%r41}, {%r858}, {%r823, %r824};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r861, %r862}, {%r45}, {%r864}, {%r829, %r830};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r867, %r868}, {%r41}, {%r864}, {%r841, %r842};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r873, %r874}, {%r45}, {%r858}, {%r867, %r868};
	// end inline asm
	ld.shared.u32 	%r880, [%rd80+8];
	// begin inline asm
	lop3.b32 %r879, %r880, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1110, %r879, 2021161080;
	xor.b32  	%r890, %r1110, -2139062144;
	shr.u32 	%r884, %r880, 4;
	// begin inline asm
	lop3.b32 %r883, %r884, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1111, %r883, 2021161080;
	xor.b32  	%r896, %r1111, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r887, %r888}, {%r49}, {%r890}, {%r855, %r856};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r893, %r894}, {%r53}, {%r896}, {%r861, %r862};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r899, %r900}, {%r49}, {%r896}, {%r873, %r874};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r905, %r906}, {%r53}, {%r890}, {%r899, %r900};
	// end inline asm
	ld.shared.u32 	%r912, [%rd80+12];
	// begin inline asm
	lop3.b32 %r911, %r912, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1112, %r911, 2021161080;
	xor.b32  	%r922, %r1112, -2139062144;
	shr.u32 	%r916, %r912, 4;
	// begin inline asm
	lop3.b32 %r915, %r916, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1113, %r915, 2021161080;
	xor.b32  	%r928, %r1113, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r919, %r920}, {%r57}, {%r922}, {%r887, %r888};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r925, %r926}, {%r61}, {%r928}, {%r893, %r894};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r931, %r932}, {%r57}, {%r928}, {%r905, %r906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r937, %r938}, {%r61}, {%r922}, {%r931, %r932};
	// end inline asm
	ld.shared.u32 	%r944, [%rd80+16];
	// begin inline asm
	lop3.b32 %r943, %r944, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1114, %r943, 2021161080;
	xor.b32  	%r954, %r1114, -2139062144;
	shr.u32 	%r948, %r944, 4;
	// begin inline asm
	lop3.b32 %r947, %r948, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1115, %r947, 2021161080;
	xor.b32  	%r960, %r1115, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r951, %r952}, {%r34}, {%r954}, {%r919, %r920};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r957, %r958}, {%r38}, {%r960}, {%r925, %r926};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r963, %r964}, {%r34}, {%r960}, {%r937, %r938};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r969, %r970}, {%r38}, {%r954}, {%r963, %r964};
	// end inline asm
	ld.shared.u32 	%r976, [%rd80+20];
	// begin inline asm
	lop3.b32 %r975, %r976, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1116, %r975, 2021161080;
	xor.b32  	%r986, %r1116, -2139062144;
	shr.u32 	%r980, %r976, 4;
	// begin inline asm
	lop3.b32 %r979, %r980, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1117, %r979, 2021161080;
	xor.b32  	%r992, %r1117, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r983, %r984}, {%r42}, {%r986}, {%r951, %r952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r989, %r990}, {%r46}, {%r992}, {%r957, %r958};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r995, %r996}, {%r42}, {%r992}, {%r969, %r970};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1001, %r1002}, {%r46}, {%r986}, {%r995, %r996};
	// end inline asm
	ld.shared.u32 	%r1008, [%rd80+24];
	// begin inline asm
	lop3.b32 %r1007, %r1008, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1118, %r1007, 2021161080;
	xor.b32  	%r1018, %r1118, -2139062144;
	shr.u32 	%r1012, %r1008, 4;
	// begin inline asm
	lop3.b32 %r1011, %r1012, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1119, %r1011, 2021161080;
	xor.b32  	%r1024, %r1119, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1015, %r1016}, {%r50}, {%r1018}, {%r983, %r984};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1021, %r1022}, {%r54}, {%r1024}, {%r989, %r990};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1027, %r1028}, {%r50}, {%r1024}, {%r1001, %r1002};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1033, %r1034}, {%r54}, {%r1018}, {%r1027, %r1028};
	// end inline asm
	ld.shared.u32 	%r1040, [%rd80+28];
	// begin inline asm
	lop3.b32 %r1039, %r1040, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1120, %r1039, 2021161080;
	xor.b32  	%r1050, %r1120, -2139062144;
	shr.u32 	%r1044, %r1040, 4;
	// begin inline asm
	lop3.b32 %r1043, %r1044, %r555, %r556, 40;
	// end inline asm
	add.s32 	%r1121, %r1043, 2021161080;
	xor.b32  	%r1056, %r1121, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1047, %r1048}, {%r58}, {%r1050}, {%r1015, %r1016};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1053, %r1054}, {%r62}, {%r1056}, {%r1021, %r1022};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1059, %r1060}, {%r58}, {%r1056}, {%r1033, %r1034};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1065, %r1066}, {%r62}, {%r1050}, {%r1059, %r1060};
	// end inline asm
	sub.s32 	%r1122, %r1047, %r1053;
	add.s32 	%r1123, %r1122, 4;
	shr.s32 	%r1073, %r1123, 3;
	add.s32 	%r1124, %r1065, 4;
	shr.s32 	%r1072, %r1124, 3;
	sub.s32 	%r1125, %r1048, %r1054;
	add.s32 	%r1126, %r1125, 4;
	shr.s32 	%r1076, %r1126, 3;
	add.s32 	%r1127, %r1066, 4;
	shr.s32 	%r1075, %r1127, 3;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1071, %r1072, %r1073;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1074, %r1075, %r1076;
	// end inline asm
	add.s32 	%r1128, %r69, %r1102;
	mul.wide.u32 	%rd86, %r1128, 4;
	add.s64 	%rd87, %rd43, %rd86;
	st.shared.u32 	[%rd87], %r1071;
	add.s32 	%r1129, %r69, %r1104;
	mul.wide.u32 	%rd88, %r1129, 4;
	add.s64 	%rd89, %rd43, %rd88;
	st.shared.u32 	[%rd89], %r1074;
	add.s32 	%r1336, %r1336, 8;
	setp.ne.s32 	%p7, %r1336, 32;
	@%p7 bra 	LBB0_11;
// %bb.12:                              // %L8469
                                        //   in Loop: Header=BB0_8 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r1148, [%rd7];
	ld.shared.u32 	%r1149, [%rd8+12800];
	ld.shared.u32 	%r1150, [%rd8+25600];
	ld.shared.u32 	%r1151, [%rd8+38400];
	ld.shared.u32 	%r1152, [%rd9];
	ld.shared.u32 	%r1153, [%rd10+12800];
	ld.shared.u32 	%r1154, [%rd10+25600];
	ld.shared.u32 	%r1155, [%rd10+38400];
	ld.shared.u32 	%r1156, [%rd11];
	ld.shared.u32 	%r1157, [%rd12+12800];
	ld.shared.u32 	%r1158, [%rd12+25600];
	ld.shared.u32 	%r1159, [%rd12+38400];
	ld.shared.u32 	%r1160, [%rd13];
	ld.shared.u32 	%r1161, [%rd14+12800];
	ld.shared.u32 	%r1162, [%rd14+25600];
	ld.shared.u32 	%r1163, [%rd14+38400];
	cvt.s32.s16 	%r1164, %r1148;
	shr.s32 	%r1165, %r1148, 16;
	cvt.s32.s16 	%r1166, %r1149;
	shr.s32 	%r1167, %r1149, 16;
	cvt.s32.s16 	%r1168, %r1150;
	shr.s32 	%r1169, %r1150, 16;
	cvt.s32.s16 	%r1170, %r1151;
	shr.s32 	%r1171, %r1151, 16;
	cvt.s32.s16 	%r1172, %r1152;
	shr.s32 	%r1173, %r1152, 16;
	cvt.s32.s16 	%r1174, %r1153;
	shr.s32 	%r1175, %r1153, 16;
	cvt.s32.s16 	%r1176, %r1154;
	shr.s32 	%r1177, %r1154, 16;
	cvt.s32.s16 	%r1178, %r1155;
	shr.s32 	%r1179, %r1155, 16;
	cvt.s32.s16 	%r1180, %r1156;
	shr.s32 	%r1181, %r1156, 16;
	cvt.s32.s16 	%r1182, %r1157;
	shr.s32 	%r1183, %r1157, 16;
	cvt.s32.s16 	%r1184, %r1158;
	shr.s32 	%r1185, %r1158, 16;
	cvt.s32.s16 	%r1186, %r1159;
	shr.s32 	%r1187, %r1159, 16;
	cvt.s32.s16 	%r1188, %r1160;
	shr.s32 	%r1189, %r1160, 16;
	cvt.s32.s16 	%r1190, %r1161;
	shr.s32 	%r1191, %r1161, 16;
	cvt.s32.s16 	%r1192, %r1162;
	shr.s32 	%r1193, %r1162, 16;
	cvt.s32.s16 	%r1194, %r1163;
	shr.s32 	%r1195, %r1163, 16;
	add.s32 	%r1196, %r1164, %r70;
	add.s32 	%r1197, %r1196, %r1166;
	add.s32 	%r1198, %r1197, %r1168;
	add.s32 	%r1199, %r1198, %r1170;
	shr.s32 	%r1200, %r1199, %r71;
	add.s32 	%r1201, %r1165, %r70;
	add.s32 	%r1202, %r1201, %r1167;
	add.s32 	%r1203, %r1202, %r1169;
	add.s32 	%r1204, %r1203, %r1171;
	shr.s32 	%r1205, %r1204, %r71;
	add.s32 	%r1206, %r1172, %r70;
	add.s32 	%r1207, %r1206, %r1174;
	add.s32 	%r1208, %r1207, %r1176;
	add.s32 	%r1209, %r1208, %r1178;
	shr.s32 	%r1210, %r1209, %r71;
	add.s32 	%r1211, %r1173, %r70;
	add.s32 	%r1212, %r1211, %r1175;
	add.s32 	%r1213, %r1212, %r1177;
	add.s32 	%r1214, %r1213, %r1179;
	shr.s32 	%r1215, %r1214, %r71;
	add.s32 	%r1216, %r1180, %r70;
	add.s32 	%r1217, %r1216, %r1182;
	add.s32 	%r1218, %r1217, %r1184;
	add.s32 	%r1219, %r1218, %r1186;
	shr.s32 	%r1220, %r1219, %r71;
	add.s32 	%r1221, %r1181, %r70;
	add.s32 	%r1222, %r1221, %r1183;
	add.s32 	%r1223, %r1222, %r1185;
	add.s32 	%r1224, %r1223, %r1187;
	shr.s32 	%r1225, %r1224, %r71;
	add.s32 	%r1226, %r1188, %r70;
	add.s32 	%r1227, %r1226, %r1190;
	add.s32 	%r1228, %r1227, %r1192;
	add.s32 	%r1229, %r1228, %r1194;
	shr.s32 	%r1230, %r1229, %r71;
	add.s32 	%r1231, %r1189, %r70;
	add.s32 	%r1232, %r1231, %r1191;
	add.s32 	%r1233, %r1232, %r1193;
	add.s32 	%r1234, %r1233, %r1195;
	shr.s32 	%r1235, %r1234, %r71;
	max.s32 	%r1236, %r1200, -7;
	min.s32 	%r1135, %r1236, 7;
	max.s32 	%r1237, %r1205, -7;
	min.s32 	%r1142, %r1237, 7;
	max.s32 	%r1238, %r1210, -7;
	min.s32 	%r1134, %r1238, 7;
	max.s32 	%r1239, %r1215, -7;
	min.s32 	%r1141, %r1239, 7;
	max.s32 	%r1240, %r1220, -7;
	min.s32 	%r1132, %r1240, 7;
	max.s32 	%r1241, %r1225, -7;
	min.s32 	%r1139, %r1241, 7;
	max.s32 	%r1242, %r1230, -7;
	min.s32 	%r1131, %r1242, 7;
	max.s32 	%r1243, %r1235, -7;
	min.s32 	%r1138, %r1243, 7;
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1130, %r1131, %r1132, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1133, %r1134, %r1135, %r1130;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1137, %r1138, %r1139, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1140, %r1141, %r1142, %r1137;
	// end inline asm
	shl.b32 	%r1147, %r1140, 4;
	// begin inline asm
	lop3.b32 %r1254, %r556, %r1133, %r1147, 202;
	// end inline asm
	setp.eq.s32 	%p8, %r1329, 0;
	selp.b32 	%r1334, %r1254, %r1334, %p8;
	selp.b32 	%r1335, %r1254, %r1335, %p8;
	setp.eq.s32 	%p9, %r1329, 32;
	selp.b32 	%r1330, %r1254, %r1330, %p9;
	selp.b32 	%r1331, %r1254, %r1331, %p9;
	setp.eq.s32 	%p10, %r1329, 64;
	selp.b32 	%r1332, %r1254, %r1332, %p10;
	selp.b32 	%r1333, %r1254, %r1333, %p10;
	add.s32 	%r28, %r1329, 32;
	setp.ne.s32 	%p11, %r1329, 96;
	mov.u32 	%r1329, %r28;
	@%p11 bra 	LBB0_8;
// %bb.13:                              // %L11221
                                        //   in Loop: Header=BB0_7 Depth=1
	setp.eq.s16 	%p12, %rs3, 0;
	// begin inline asm
	prmt.b32 %r1244, %r1334, %r1330, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1248, %r1335, %r1331, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1252, %r1332, %r1254, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1256, %r1333, %r1254, %r342;
	// end inline asm
	selp.b32 	%r1292, %r1248, %r1244, %p12;
	shfl.sync.bfly.b32	%r1293, %r1292, 1, 31, -1;
	selp.b32 	%r1261, %r1244, %r1293, %p12;
	selp.b32 	%r1262, %r1293, %r1248, %p12;
	selp.b32 	%r1294, %r1256, %r1252, %p12;
	shfl.sync.bfly.b32	%r1295, %r1294, 1, 31, -1;
	selp.b32 	%r1269, %r1252, %r1295, %p12;
	selp.b32 	%r1270, %r1295, %r1256, %p12;
	// begin inline asm
	prmt.b32 %r1260, %r1261, %r1262, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1264, %r1261, %r1262, %r342;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1268, %r1269, %r1270, %r338;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1272, %r1269, %r1270, %r342;
	// end inline asm
	selp.b32 	%r1296, %r1268, %r1260, %p4;
	shfl.sync.bfly.b32	%r1297, %r1296, 2, 31, -1;
	selp.b32 	%r1277, %r1260, %r1297, %p4;
	selp.b32 	%r1278, %r1297, %r1268, %p4;
	selp.b32 	%r1298, %r1272, %r1264, %p4;
	shfl.sync.bfly.b32	%r1299, %r1298, 2, 31, -1;
	selp.b32 	%r1285, %r1264, %r1299, %p4;
	selp.b32 	%r1286, %r1299, %r1272, %p4;
	// begin inline asm
	prmt.b32 %r1276, %r1277, %r1278, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1280, %r1277, %r1278, %r214;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1284, %r1285, %r1286, %r210;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1288, %r1285, %r1286, %r214;
	// end inline asm
	selp.b32 	%r1300, %r1284, %r1276, %p5;
	shfl.sync.bfly.b32	%r1301, %r1300, 4, 31, -1;
	selp.b32 	%r1302, %r1276, %r1301, %p5;
	selp.b32 	%r1303, %r1301, %r1284, %p5;
	selp.b32 	%r1304, %r1288, %r1280, %p5;
	shfl.sync.bfly.b32	%r1305, %r1304, 4, 31, -1;
	selp.b32 	%r1306, %r1280, %r1305, %p5;
	selp.b32 	%r1307, %r1305, %r1288, %p5;
	selp.b32 	%r1308, %r1306, %r1302, %p12;
	shfl.sync.bfly.b32	%r1309, %r1308, 1, 31, -1;
	selp.b32 	%r1310, %r1302, %r1309, %p12;
	selp.b32 	%r1311, %r1309, %r1306, %p12;
	selp.b32 	%r1312, %r1307, %r1303, %p12;
	shfl.sync.bfly.b32	%r1313, %r1312, 1, 31, -1;
	selp.b32 	%r1314, %r1303, %r1313, %p12;
	selp.b32 	%r1315, %r1313, %r1307, %p12;
	add.s32 	%r1316, %r73, %r1328;
	shr.s32 	%r1317, %r1316, 31;
	shr.u32 	%r1318, %r1317, 30;
	add.s32 	%r1319, %r1316, %r1318;
	shr.s32 	%r1320, %r1319, 2;
	shr.s32 	%r1321, %r1319, 31;
	shr.u32 	%r1322, %r1321, 19;
	add.s32 	%r1323, %r1320, %r1322;
	and.b32  	%r1324, %r1323, -8192;
	sub.s32 	%r1325, %r1320, %r1324;
	add.s32 	%r1326, %r72, %r1325;
	mul.wide.s32 	%rd90, %r1326, 4;
	add.s64 	%rd91, %rd4, %rd90;
	st.global.v4.u32 	[%rd91], {%r1310, %r1314, %r1311, %r1315};
	add.s32 	%r29, %r1328, 128;
	setp.ne.s32 	%p15, %r1328, 1920;
	mov.u32 	%r1328, %r29;
	@%p15 bra 	LBB0_7;
// %bb.14:                              // %L11624
	mov.u32 	%r1327, 0;
	st.global.u32 	[%rd6], %r1327;
	ret;
LBB0_1:                                 // %L8
	mov.u64 	%rd16, exception1932;
	cvta.global.u64 	%rd17, %rd16;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd15;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	// begin inline asm
	exit;
	// end inline asm
LBB0_3:                                 // %L25
	mov.u64 	%rd18, exception1932;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd15;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	// begin inline asm
	exit;
	// end inline asm
LBB0_5:                                 // %L252
	mov.u32 	%r86, 2;
	st.global.u32 	[%rd6], %r86;
	mov.u64 	%rd23, exception925;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd15;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
