# system info sdram on 2021.06.07.14:14:37
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1623100458
#
#
# Files generated for sdram on 2021.06.07.14:14:37
files:
filepath,kind,attributes,module,is_top
simulation/sdram.v,VERILOG,,sdram,true
simulation/submodules/custom_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
simulation/submodules/write_master.v,VERILOG,,custom_master,false
simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
simulation/submodules/sdram_pll_0.vo,VERILOG,,sdram_pll_0,false
simulation/submodules/sdram_sdram_controller.v,VERILOG,,sdram_sdram_controller,false
simulation/submodules/sdram_sdram_controller_test_component.v,VERILOG,,sdram_sdram_controller,false
simulation/submodules/sdram_mm_interconnect_0.v,VERILOG,,sdram_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/sdram_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_router,false
simulation/submodules/sdram_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_router_003,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/sdram_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_cmd_demux,false
simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_cmd_mux,false
simulation/submodules/sdram_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_rsp_demux,false
simulation/submodules/sdram_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sdram_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram.d_cache_read,custom_master
sdram.d_cache_write,custom_master
sdram.i_cache_read,custom_master
sdram.pll_0,sdram_pll_0
sdram.sdram_controller,sdram_sdram_controller
sdram.mm_interconnect_0,sdram_mm_interconnect_0
sdram.mm_interconnect_0.d_cache_read_avalon_master_translator,altera_merlin_master_translator
sdram.mm_interconnect_0.d_cache_write_avalon_master_translator,altera_merlin_master_translator
sdram.mm_interconnect_0.i_cache_read_avalon_master_translator,altera_merlin_master_translator
sdram.mm_interconnect_0.sdram_controller_s1_translator,altera_merlin_slave_translator
sdram.mm_interconnect_0.d_cache_read_avalon_master_agent,altera_merlin_master_agent
sdram.mm_interconnect_0.d_cache_write_avalon_master_agent,altera_merlin_master_agent
sdram.mm_interconnect_0.i_cache_read_avalon_master_agent,altera_merlin_master_agent
sdram.mm_interconnect_0.sdram_controller_s1_agent,altera_merlin_slave_agent
sdram.mm_interconnect_0.sdram_controller_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sdram.mm_interconnect_0.sdram_controller_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sdram.mm_interconnect_0.router,sdram_mm_interconnect_0_router
sdram.mm_interconnect_0.router_001,sdram_mm_interconnect_0_router
sdram.mm_interconnect_0.router_002,sdram_mm_interconnect_0_router
sdram.mm_interconnect_0.router_003,sdram_mm_interconnect_0_router_003
sdram.mm_interconnect_0.sdram_controller_s1_burst_adapter,altera_merlin_burst_adapter
sdram.mm_interconnect_0.cmd_demux,sdram_mm_interconnect_0_cmd_demux
sdram.mm_interconnect_0.cmd_demux_001,sdram_mm_interconnect_0_cmd_demux
sdram.mm_interconnect_0.cmd_demux_002,sdram_mm_interconnect_0_cmd_demux
sdram.mm_interconnect_0.cmd_mux,sdram_mm_interconnect_0_cmd_mux
sdram.mm_interconnect_0.rsp_demux,sdram_mm_interconnect_0_rsp_demux
sdram.mm_interconnect_0.rsp_mux,sdram_mm_interconnect_0_rsp_mux
sdram.mm_interconnect_0.rsp_mux_001,sdram_mm_interconnect_0_rsp_mux
sdram.mm_interconnect_0.rsp_mux_002,sdram_mm_interconnect_0_rsp_mux
sdram.mm_interconnect_0.sdram_controller_s1_rsp_width_adapter,altera_merlin_width_adapter
sdram.mm_interconnect_0.sdram_controller_s1_cmd_width_adapter,altera_merlin_width_adapter
sdram.mm_interconnect_0.avalon_st_adapter,sdram_mm_interconnect_0_avalon_st_adapter
sdram.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sdram.rst_controller,altera_reset_controller
