// Seed: 4057188304
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input wire void id_5,
    output wand id_6,
    input wire id_7,
    output tri1 id_8,
    input tri id_9,
    output wire id_10
);
  wire id_12;
  wire id_13;
  wire id_14, id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    inout wire  id_1,
    input wand  id_2
);
  always begin : LABEL_0
    #1 @(posedge id_2) $display(1 && 1);
    begin : LABEL_0
      id_1 = id_2;
    end
  end
  module_0 modCall_1 ();
  tri0 id_4, id_5 = id_2, id_6 = id_1 == id_5;
  assign id_1 = id_6 & 1;
  assign id_1 = id_2;
endmodule
