Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys --output-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4 --report-file=bsf:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\cpu2core.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.qsys --remove-qsys-generate-warning
Progress: Loading qsys/cpu2core.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding cpu0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 14.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio0 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio0
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Adding timer0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu2core.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys --output-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\synthesis --file-set=QUARTUS_SYNTH --report-file=html:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\cpu2core.html --report-file=sopcinfo:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.sopcinfo --report-file=cmp:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\cpu2core.cmp --report-file=qip:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\synthesis\cpu2core.qip --report-file=svd:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\synthesis\cpu2core.svd --report-file=regmap:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\synthesis\cpu2core.regmap --report-file=xml:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\cpu2core.xml --report-file=debuginfo:E:\MyProject\My_project\Altera\Niso2Core2\qsysEP4\synthesis\cpu2core.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE15F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading qsys/cpu2core.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding cpu0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu0
Progress: Adding epcs [altera_avalon_epcs_flash_controller 14.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pio0 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio0
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Adding timer0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu2core.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info: cpu2core: Generating cpu2core "cpu2core" for QUARTUS_SYNTH
Warning: cpu2core: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: cpu2core: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: cpu2core: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info: cpu0: "cpu2core" instantiated altera_nios2_gen2 "cpu0"
Info: epcs: Starting RTL generation for module 'cpu2core_epcs'
Info: epcs:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl} --name=cpu2core_epcs --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0001_epcs_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0001_epcs_gen//cpu2core_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'cpu2core_epcs'
Info: epcs: "cpu2core" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'
Info: jtag_uart:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0002_jtag_uart_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0002_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'
Info: jtag_uart: "cpu2core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pio0: Starting RTL generation for module 'cpu2core_pio0'
Info: pio0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=cpu2core_pio0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0003_pio0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0003_pio0_gen//cpu2core_pio0_component_configuration.pl  --do_build_sim=0  ]
Info: pio0: Done RTL generation for module 'cpu2core_pio0'
Info: pio0: "cpu2core" instantiated altera_avalon_pio "pio0"
Info: sdram: Starting RTL generation for module 'cpu2core_sdram'
Info: sdram:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl} --name=cpu2core_sdram --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0004_sdram_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0004_sdram_gen//cpu2core_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cpu2core_sdram'
Info: sdram: "cpu2core" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid: "cpu2core" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer0: Starting RTL generation for module 'cpu2core_timer0'
Info: timer0:   Generation command is [exec {D:/Program Files/altera/14.1/quartus/bin64//perl/bin/perl.exe} -I {D:/Program Files/altera/14.1/quartus/bin64//perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl} --name=cpu2core_timer0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0006_timer0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0006_timer0_gen//cpu2core_timer0_component_configuration.pl  --do_build_sim=0  ]
Info: timer0: Done RTL generation for module 'cpu2core_timer0'
Info: timer0: "cpu2core" instantiated altera_avalon_timer "timer0"
Info: mm_interconnect_0: "cpu2core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu2core" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu2core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu2core_cpu0_cpu'
Info: cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0009_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6744_5010285961228722843.dir/0009_cpu_gen//cpu2core_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.11.05 21:48:57 (*) Starting Nios II generation
Info: cpu: # 2015.11.05 21:48:57 (*)   Checking for plaintext license.
Info: cpu: # 2015.11.05 21:48:58 (*)   Plaintext license not found.
Info: cpu: # 2015.11.05 21:48:58 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.11.05 21:49:00 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.11.05 21:49:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.11.05 21:49:00 (*)   Creating all objects for CPU
Info: cpu: # 2015.11.05 21:49:00 (*)     Testbench
Info: cpu: # 2015.11.05 21:49:00 (*)     Instruction decoding
Info: cpu: # 2015.11.05 21:49:00 (*)       Instruction fields
Info: cpu: # 2015.11.05 21:49:00 (*)       Instruction decodes
Info: cpu: # 2015.11.05 21:49:01 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.11.05 21:49:01 (*)       Instruction controls
Info: cpu: # 2015.11.05 21:49:01 (*)     Pipeline frontend
Info: cpu: # 2015.11.05 21:49:01 (*)     Pipeline backend
Info: cpu: # 2015.11.05 21:49:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.11.05 21:49:08 (*)   Creating encrypted RTL
Info: cpu: # 2015.11.05 21:49:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu2core_cpu0_cpu'
Info: cpu: "cpu0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu0_instruction_master_limiter"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsysEP4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: cpu2core: Done "cpu2core" with 33 modules, 61 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
