##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DBG_OUT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DBG_OUT_IntClock:R)
		5.2::Critical Path Report for (DBG_OUT_IntClock:R vs. DBG_OUT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK         | Frequency: 60.45 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: DBG_OUT_IntClock  | Frequency: 51.49 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         DBG_OUT_IntClock  41666.7          25124       N/A              N/A         N/A              N/A         N/A              N/A         
DBG_OUT_IntClock  DBG_OUT_IntClock  1.08333e+006     1063911     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase    
-----------  ------------  ------------------  
Tx_1(0)_PAD  30700         DBG_OUT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.45 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  10757  25124  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13073  25124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DBG_OUT_IntClock
**********************************************
Clock: DBG_OUT_IntClock
Frequency: 51.49 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063911p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q                      macrocell12     1250   1250  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/main_3           macrocell2      5735   6985  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/q                macrocell2      3350  10335  1063911  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2897  13233  1063911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DBG_OUT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  10757  25124  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13073  25124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (DBG_OUT_IntClock:R vs. DBG_OUT_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063911p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q                      macrocell12     1250   1250  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/main_3           macrocell2      5735   6985  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/q                macrocell2      3350  10335  1063911  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2897  13233  1063911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13073
-------------------------------------   ----- 
End-of-path arrival time (ps)           13073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3         2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25124  RISE       1
\DBG_OUT:BUART:rx_postpoll\/q              macrocell6      3350  10757  25124  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2316  13073  25124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:pollcount_0\/main_2
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_2  macrocell22   6145   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_last\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_last\/clock_0
Path slack     : 29828p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_last\/main_0  macrocell24   6145   8328  29828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_state_0\/main_9
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 29843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_9  macrocell15   6131   8314  29843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_status_3\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 29843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_6  macrocell23   6131   8314  29843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:rx_state_2\/main_8
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 30750p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_8  macrocell18   5224   7407  30750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DBG_OUT:BUART:pollcount_1\/main_3
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 30756p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DBG_OUT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2183   2183  25124  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_3  macrocell21   5217   7400  30756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063911p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q                      macrocell12     1250   1250  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/main_3           macrocell2      5735   6985  1063911  RISE       1
\DBG_OUT:BUART:counter_load_not\/q                macrocell2      3350  10335  1063911  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2897  13233  1063911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DBG_OUT:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12039
-------------------------------------   ----- 
End-of-path arrival time (ps)           12039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q            macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_counter_load\/main_3  macrocell5    5119   6369  1065934  RISE       1
\DBG_OUT:BUART:rx_counter_load\/q       macrocell5    3350   9719  1065934  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/load   count7cell    2320  12039  1065934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q                macrocell10     1250   1250  1064829  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7225   8475  1068849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:sTX:TxSts\/status_0
Capture Clock  : \DBG_OUT:BUART:sTX:TxSts\/clock
Path slack     : 1069406p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13427
-------------------------------------   ----- 
End-of-path arrival time (ps)           13427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q        macrocell10    1250   1250  1064829  RISE       1
\DBG_OUT:BUART:tx_status_0\/main_0  macrocell3     6527   7777  1069406  RISE       1
\DBG_OUT:BUART:tx_status_0\/q       macrocell3     3350  11127  1069406  RISE       1
\DBG_OUT:BUART:sTX:TxSts\/status_0  statusicell1   2300  13427  1069406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070219p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q                macrocell15     1250   1250  1067252  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5854   7104  1070219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1070276p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q      macrocell11   1250   1250  1064365  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_1  macrocell13   8297   9547  1070276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1070350p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q      macrocell12   1250   1250  1063911  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_3  macrocell13   8224   9474  1070350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1067125  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5592   6842  1070481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DBG_OUT:BUART:tx_state_0\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1070982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069502  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_3                  macrocell11     5261   8841  1070982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_2\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1071188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071188  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_5         macrocell18   6695   8635  1071188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DBG_OUT:BUART:sRX:RxSts\/status_4
Capture Clock  : \DBG_OUT:BUART:sRX:RxSts\/clock
Path slack     : 1071285p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071285  RISE       1
\DBG_OUT:BUART:rx_status_4\/main_1                 macrocell7      2294   5874  1071285  RISE       1
\DBG_OUT:BUART:rx_status_4\/q                      macrocell7      3350   9224  1071285  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/status_4                 statusicell2    2325  11549  1071285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1071341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1064829  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_0  macrocell11   7233   8483  1071341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1071359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_1  macrocell18   7214   8464  1071359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1071478p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1064829  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_0  macrocell12   7095   8345  1071478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1071674p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1063911  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_3  macrocell10   6899   8149  1071674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072039p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067351  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5095   5285  1072039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DBG_OUT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072177p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q                macrocell11     1250   1250  1064365  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3897   5147  1072177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1072347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q         macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_3  macrocell16   6227   7477  1072347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q               macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_2  macrocell20   6227   7477  1072347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1072429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q      macrocell10   1250   1250  1064829  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_0  macrocell13   6144   7394  1072429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072563p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1072563  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3510   4760  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1072737p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1064365  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_1  macrocell10   5836   7086  1072737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1072901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q         macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_4  macrocell16   5673   6923  1072901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072901p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q               macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_3  macrocell20   5673   6923  1072901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1072912p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_4  macrocell15   5661   6911  1072912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1072912p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q        macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_4  macrocell23   5661   6911  1072912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1072990p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_0    macrocell18   5583   6833  1072990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:txn\/main_1
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1073014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6809
-------------------------------------   ---- 
End-of-path arrival time (ps)           6809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q  macrocell10   1250   1250  1064829  RISE       1
\DBG_OUT:BUART:txn\/main_1    macrocell9    5559   6809  1073014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DBG_OUT:BUART:txn\/main_3
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1073143p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073143  RISE       1
\DBG_OUT:BUART:txn\/main_3                macrocell9      2311   6681  1073143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_0\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1073156p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071188  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_5         macrocell15   4727   6667  1073156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_1\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_0
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1073204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_1\/q       macrocell10   1250   1250  1064829  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_0  macrocell10   5369   6619  1073204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1073454p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_4  macrocell17   5119   6369  1073454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072563  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_2   macrocell17   5030   6280  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1073552p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1072563  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_2  macrocell16   5021   6271  1073552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1073581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_3  macrocell18   4992   6242  1073581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_2\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1073615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067351  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_2               macrocell12     6018   6208  1073615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1073778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q         macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_1  macrocell16   4796   6046  1073778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073778p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q               macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_1  macrocell20   4796   6046  1073778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_state_3\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1073812p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071188  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_5         macrocell17   4071   6011  1073812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_6
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071188  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_5       macrocell16   4056   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:pollcount_0\/main_1
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1073922p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073922  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_1        macrocell22   3962   5902  1073922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_2\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074027  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_7         macrocell18   3857   5797  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_2\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1074053p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074053  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_6         macrocell18   3830   5770  1074053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:pollcount_0\/main_0
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1074064p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074064  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_0        macrocell22   3819   5759  1074064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074073p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_0  macrocell16   4501   5751  1074073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074073p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/main_0  macrocell20   4501   5751  1074073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_stop1_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:pollcount_1\/main_2
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1074088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q       macrocell21   1250   1250  1069040  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_2  macrocell21   4486   5736  1074088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_0\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074156p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067351  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_2               macrocell11     5477   5667  1074156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_10
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074248p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069410  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_10  macrocell15   4326   5576  1074248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074248p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069410  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_7  macrocell23   4326   5576  1074248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:txn\/main_6
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1074436p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q  macrocell13   1250   1250  1074436  RISE       1
\DBG_OUT:BUART:txn\/main_6   macrocell9    4138   5388  1074436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072563  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_2   macrocell15   4131   5381  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072563  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_2  macrocell23   4131   5381  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074455p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074436  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_5  macrocell11   4118   5368  1074455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1074460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074436  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_5  macrocell12   4114   5364  1074460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074492p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_3  macrocell17   4082   5332  1074492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q       macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_3  macrocell15   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_3\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_3
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_3\/q        macrocell17   1250   1250  1066971  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_3  macrocell23   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074645p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_0    macrocell17   3929   5179  1074645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073922  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_1   macrocell19   3220   5160  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_1
Path End       : \DBG_OUT:BUART:pollcount_1\/main_1
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073922  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_1        macrocell21   3220   5160  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:txn\/main_2
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1074680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q  macrocell11   1250   1250  1064365  RISE       1
\DBG_OUT:BUART:txn\/main_2    macrocell9    3893   5143  1074680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_8
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074689p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q      macrocell21   1250   1250  1069040  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_8  macrocell15   3884   5134  1074689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_1\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_5
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074689p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_1\/q       macrocell21   1250   1250  1069040  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_5  macrocell23   3884   5134  1074689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1064365  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_1  macrocell12   3881   5131  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_3\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074759p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074027  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_7         macrocell17   3125   5065  1074759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074765p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074027  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_7       macrocell16   3118   5058  1074765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_0\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074768p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074053  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_6         macrocell15   3115   5055  1074768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_1  macrocell15   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q        macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_1  macrocell23   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_0\/q
Path End       : \DBG_OUT:BUART:rx_state_3\/main_1
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_0\/q       macrocell15   1250   1250  1067252  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_1  macrocell17   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_load_fifo\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074053  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/main_6       macrocell16   3109   5049  1074774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:txn\/main_4
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1074840p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q  macrocell12   1250   1250  1063911  RISE       1
\DBG_OUT:BUART:txn\/main_4    macrocell9    3734   4984  1074840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074849p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1063911  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_4  macrocell11   3725   4975  1074849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_0\/q
Path End       : \DBG_OUT:BUART:tx_state_0\/main_1
Capture Clock  : \DBG_OUT:BUART:tx_state_0\/clock_0
Path slack     : 1074853p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_0\/q       macrocell11   1250   1250  1064365  RISE       1
\DBG_OUT:BUART:tx_state_0\/main_1  macrocell11   3720   4970  1074853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_0\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_4
Path End       : \DBG_OUT:BUART:rx_state_0\/main_7
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1074907p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074027  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_7         macrocell15   2977   4917  1074907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_5
Path End       : \DBG_OUT:BUART:rx_state_3\/main_6
Capture Clock  : \DBG_OUT:BUART:rx_state_3\/clock_0
Path slack     : 1074924p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074053  RISE       1
\DBG_OUT:BUART:rx_state_3\/main_6         macrocell17   2959   4899  1074924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_3\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074064  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_0   macrocell19   2899   4839  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_2
Path End       : \DBG_OUT:BUART:pollcount_1\/main_0
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074064  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_0        macrocell21   2899   4839  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sRX:RxBitCounter\/count_0
Path End       : \DBG_OUT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075002  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/main_2   macrocell19   2881   4821  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_state_0\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_state_0\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_state_0\/main_0    macrocell15   3518   4768  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_ctrl_mark_last\/q
Path End       : \DBG_OUT:BUART:rx_status_3\/main_0
Capture Clock  : \DBG_OUT:BUART:rx_status_3\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1067125  RISE       1
\DBG_OUT:BUART:rx_status_3\/main_0   macrocell23   3518   4768  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_state_2\/q
Path End       : \DBG_OUT:BUART:tx_state_2\/main_3
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1075124p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_state_2\/q       macrocell12   1250   1250  1063911  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_3  macrocell12   3449   4699  1075124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:pollcount_1\/main_4
Capture Clock  : \DBG_OUT:BUART:pollcount_1\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069410  RISE       1
\DBG_OUT:BUART:pollcount_1\/main_4  macrocell21   3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_1\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_bitclk_enable\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_2
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075351p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_bitclk_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1072563  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_2   macrocell18   3222   4472  1075351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_last\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_9
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1075655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_last\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_last\/q          macrocell24   1250   1250  1075655  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_9  macrocell18   2918   4168  1075655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:txn\/main_5
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075660  RISE       1
\DBG_OUT:BUART:txn\/main_5                      macrocell9      3973   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:tx_state_2\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_2\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075660  RISE       1
\DBG_OUT:BUART:tx_state_2\/main_4               macrocell12     3960   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_2\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:tx_bitclk\/q
Path End       : \DBG_OUT:BUART:tx_state_1\/main_5
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1075688p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074436  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_5  macrocell10   2885   4135  1075688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_load_fifo\/q
Path End       : \DBG_OUT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DBG_OUT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075865p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_load_fifo\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1072825  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3089   4339  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:pollcount_0\/q
Path End       : \DBG_OUT:BUART:pollcount_0\/main_3
Capture Clock  : \DBG_OUT:BUART:pollcount_0\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:pollcount_0\/q       macrocell22   1250   1250  1069410  RISE       1
\DBG_OUT:BUART:pollcount_0\/main_3  macrocell22   2631   3881  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:pollcount_0\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:txn\/q
Path End       : \DBG_OUT:BUART:txn\/main_0
Capture Clock  : \DBG_OUT:BUART:txn\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:txn\/q       macrocell9    1250   1250  1076272  RISE       1
\DBG_OUT:BUART:txn\/main_0  macrocell9    2302   3552  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:txn\/clock_0                                macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_state_2\/q
Path End       : \DBG_OUT:BUART:rx_state_2\/main_4
Capture Clock  : \DBG_OUT:BUART:rx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_state_2\/q       macrocell18   1250   1250  1065934  RISE       1
\DBG_OUT:BUART:rx_state_2\/main_4  macrocell18   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_state_1\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1076292p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067351  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_2               macrocell10     3342   3532  1076292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DBG_OUT:BUART:tx_state_1\/main_4
Capture Clock  : \DBG_OUT:BUART:tx_state_1\/clock_0
Path slack     : 1076746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3077
-------------------------------------   ---- 
End-of-path arrival time (ps)           3077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075660  RISE       1
\DBG_OUT:BUART:tx_state_1\/main_4               macrocell10     2887   3077  1076746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_state_1\/clock_0                         macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DBG_OUT:BUART:tx_bitclk\/main_2
Capture Clock  : \DBG_OUT:BUART:tx_bitclk\/clock_0
Path slack     : 1077342p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2481
-------------------------------------   ---- 
End-of-path arrival time (ps)           2481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067351  RISE       1
\DBG_OUT:BUART:tx_bitclk\/main_2                macrocell13     2291   2481  1077342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:tx_bitclk\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DBG_OUT:BUART:rx_status_3\/q
Path End       : \DBG_OUT:BUART:sRX:RxSts\/status_3
Capture Clock  : \DBG_OUT:BUART:sRX:RxSts\/clock
Path slack     : 1078651p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (DBG_OUT_IntClock:R#1 vs. DBG_OUT_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:rx_status_3\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DBG_OUT:BUART:rx_status_3\/q       macrocell23    1250   1250  1078651  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  1078651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DBG_OUT:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

