

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_52u_array_ap_fixed_23_8_5_3_0_10u_config14_s'
================================================================
* Date:           Fri Jul 18 02:22:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.641 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_wrapper_ap_ufixed_ap_fixed_23_8_5_3_0_config14_s_fu_241  |dense_latency_wrapper_ap_ufixed_ap_fixed_23_8_5_3_0_config14_s  |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|     3791|    26066|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       73|     -|
|Register             |        -|      -|      654|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     4445|    26141|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|        6|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_dense_latency_wrapper_ap_ufixed_ap_fixed_23_8_5_3_0_config14_s_fu_241  |dense_latency_wrapper_ap_ufixed_ap_fixed_23_8_5_3_0_config14_s  |        0|   0|  3791|  26066|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                      |                                                                |        0|   0|  3791|  26066|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  73|         15|    5|         15|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |data_pack_100_reg_1111  |   8|   0|    8|          0|
    |data_pack_101_reg_1116  |   8|   0|    8|          0|
    |data_pack_102_reg_1121  |   8|   0|    8|          0|
    |data_pack_52_reg_871    |   8|   0|    8|          0|
    |data_pack_53_reg_876    |   8|   0|    8|          0|
    |data_pack_54_reg_881    |   8|   0|    8|          0|
    |data_pack_55_reg_886    |   8|   0|    8|          0|
    |data_pack_56_reg_891    |   8|   0|    8|          0|
    |data_pack_57_reg_896    |   8|   0|    8|          0|
    |data_pack_58_reg_901    |   8|   0|    8|          0|
    |data_pack_59_reg_906    |   8|   0|    8|          0|
    |data_pack_60_reg_911    |   8|   0|    8|          0|
    |data_pack_61_reg_916    |   8|   0|    8|          0|
    |data_pack_62_reg_921    |   8|   0|    8|          0|
    |data_pack_63_reg_926    |   8|   0|    8|          0|
    |data_pack_64_reg_931    |   8|   0|    8|          0|
    |data_pack_65_reg_936    |   8|   0|    8|          0|
    |data_pack_66_reg_941    |   8|   0|    8|          0|
    |data_pack_67_reg_946    |   8|   0|    8|          0|
    |data_pack_68_reg_951    |   8|   0|    8|          0|
    |data_pack_69_reg_956    |   8|   0|    8|          0|
    |data_pack_70_reg_961    |   8|   0|    8|          0|
    |data_pack_71_reg_966    |   8|   0|    8|          0|
    |data_pack_72_reg_971    |   8|   0|    8|          0|
    |data_pack_73_reg_976    |   8|   0|    8|          0|
    |data_pack_74_reg_981    |   8|   0|    8|          0|
    |data_pack_75_reg_986    |   8|   0|    8|          0|
    |data_pack_76_reg_991    |   8|   0|    8|          0|
    |data_pack_77_reg_996    |   8|   0|    8|          0|
    |data_pack_78_reg_1001   |   8|   0|    8|          0|
    |data_pack_79_reg_1006   |   8|   0|    8|          0|
    |data_pack_80_reg_1011   |   8|   0|    8|          0|
    |data_pack_81_reg_1016   |   8|   0|    8|          0|
    |data_pack_82_reg_1021   |   8|   0|    8|          0|
    |data_pack_83_reg_1026   |   8|   0|    8|          0|
    |data_pack_84_reg_1031   |   8|   0|    8|          0|
    |data_pack_85_reg_1036   |   8|   0|    8|          0|
    |data_pack_86_reg_1041   |   8|   0|    8|          0|
    |data_pack_87_reg_1046   |   8|   0|    8|          0|
    |data_pack_88_reg_1051   |   8|   0|    8|          0|
    |data_pack_89_reg_1056   |   8|   0|    8|          0|
    |data_pack_90_reg_1061   |   8|   0|    8|          0|
    |data_pack_91_reg_1066   |   8|   0|    8|          0|
    |data_pack_92_reg_1071   |   8|   0|    8|          0|
    |data_pack_93_reg_1076   |   8|   0|    8|          0|
    |data_pack_94_reg_1081   |   8|   0|    8|          0|
    |data_pack_95_reg_1086   |   8|   0|    8|          0|
    |data_pack_96_reg_1091   |   8|   0|    8|          0|
    |data_pack_97_reg_1096   |   8|   0|    8|          0|
    |data_pack_98_reg_1101   |   8|   0|    8|          0|
    |data_pack_99_reg_1106   |   8|   0|    8|          0|
    |data_pack_reg_866       |   8|   0|    8|          0|
    |res_1_reg_1131          |  23|   0|   23|          0|
    |res_2_reg_1136          |  23|   0|   23|          0|
    |res_3_reg_1141          |  23|   0|   23|          0|
    |res_4_reg_1146          |  23|   0|   23|          0|
    |res_5_reg_1151          |  23|   0|   23|          0|
    |res_6_reg_1156          |  23|   0|   23|          0|
    |res_7_reg_1161          |  23|   0|   23|          0|
    |res_8_reg_1166          |  23|   0|   23|          0|
    |res_9_reg_1171          |  23|   0|   23|          0|
    |res_reg_1126            |  23|   0|   23|          0|
    |start_once_reg          |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 654|   0|  654|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,52u>,array<ap_fixed<23,8,5,3,0>,10u>,config14>|  return value|
|layer13_out_dout            |   in|  416|     ap_fifo|                                                           layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer13_out|       pointer|
|layer13_out_empty_n         |   in|    1|     ap_fifo|                                                           layer13_out|       pointer|
|layer13_out_read            |  out|    1|     ap_fifo|                                                           layer13_out|       pointer|
|layer14_out_din             |  out|  230|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_full_n          |   in|    1|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_write           |  out|    1|     ap_fifo|                                                           layer14_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

