// Seed: 134885993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_7 :
  assert property (@(posedge 1) id_2)
  else $signed(39);
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output reg id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire _id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_16 or posedge -1'b0 == -1) begin : LABEL_0
    id_23 = -1'b0 / id_16 <-> id_12;
  end
  assign id_7[id_18] = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_21,
      id_4,
      id_12,
      id_20
  );
  wire id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  assign id_13[-1'b0] = id_2;
  wire id_31;
  wire id_32;
  ;
endmodule
