ENOMEM	,	V_61
atomic_set	,	F_39
nouveau_irq_unregister	,	F_34
nv31_mpeg_isr_chid	,	F_26
nv44_graph_class	,	F_20
dev_priv	,	V_12
nouveau_gpuobj	,	V_14
nouveau_tile_reg	,	V_50
drm_device	,	V_10
NV_DEBUG	,	F_7
nv31_mpeg_context_new	,	F_1
dev	,	V_6
dma2	,	V_38
dma1	,	V_37
dma0	,	V_36
lock	,	V_47
id	,	V_18
pitch	,	V_53
engctx	,	V_9
nv31_vpe_isr	,	F_32
NV_40	,	V_45
init	,	V_63
nv31_mpeg_destroy	,	F_33
ctx	,	V_15
destroy	,	V_62
nv_wr32	,	F_13
handle	,	V_25
NVOBJ_CLASS	,	F_42
ramfc	,	V_23
nv40_mpeg_context_del	,	F_15
NVOBJ_FLAG_ZERO_FREE	,	V_20
context_switch_lock	,	V_21
size	,	V_39
nv_wait	,	F_21
nv31_mpeg_isr	,	F_28
GFP_KERNEL	,	V_60
object_new	,	V_67
nouveau_fifo_priv	,	V_41
kfree	,	F_36
flags	,	V_16
"ch%d\n"	,	L_1
"PMPEG init: 0x%08x\n"	,	L_2
nv_ri32	,	F_25
EBUSY	,	V_8
u16	,	T_2
NVOBJ_ENGINE_ADD	,	F_41
nv31_mpeg_object_new	,	F_17
stat	,	V_57
pfifo	,	V_42
i	,	V_28
card_type	,	V_44
chid	,	V_56
EINVAL	,	V_40
inst	,	V_24
nv31_mpeg_init	,	F_19
chan	,	V_2
nv31_mpeg_engine	,	V_4
num_tiles	,	V_30
data	,	V_35
nv40_mpeg_context_new	,	F_6
NV_INFO	,	F_31
refcount	,	V_7
nv_rd32	,	F_12
fini	,	V_64
nouveau_irq_register	,	F_40
u32	,	T_1
reg	,	V_52
atomic_add_unless	,	F_3
tile	,	V_51
limit	,	V_54
context_del	,	V_66
nv31_mpeg_fini	,	F_23
nouveau_channel	,	V_1
NVOBJ_ENGINE_FIFO	,	V_43
ret	,	V_17
suspend	,	V_33
MPEG	,	V_59
atomic_dec	,	F_5
nv_engine	,	F_2
nouveau_gpuobj_new	,	F_8
NVOBJ_FLAG_ZERO_ALLOC	,	V_19
pmpeg	,	V_5
nv31_mpeg_create	,	F_37
spin_unlock_irqrestore	,	F_14
nouveau_ratelimit	,	F_30
NV_ERROR	,	F_22
nv_mask	,	F_11
channels	,	V_46
spin_lock_irqsave	,	F_10
"PMSRCH: 0x%08x\n"	,	L_4
nouveau_gpuobj_ref	,	F_16
fb	,	V_29
set_tile_region	,	V_32
show	,	V_58
NVOBJ_MTHD	,	F_43
drm_nouveau_private	,	V_11
mthd	,	V_34
engine	,	V_3
nv31_vpe_set_tile_region	,	F_27
kzalloc	,	F_38
NVOBJ_ENGINE_MPEG	,	V_49
addr	,	V_55
class	,	V_26
nv31_mpeg_context_del	,	F_4
nv31_mpeg_mthd_dma	,	F_24
nouveau_gpuobj_mthd_call2	,	F_29
pinst	,	V_22
ptr	,	V_48
dev_private	,	V_13
context_new	,	V_65
NVOBJ_ENGINE_DEL	,	F_35
nv_wo32	,	F_9
obj	,	V_27
"PMPEG: Ch %d [0x%08x] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_3
nouveau_ramht_insert	,	F_18
base	,	V_31
