INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/protect_3_lab03/protect_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archlabs/protect_3_lab03/protect_3.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
