<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Block_proc/test_data_Din_A' to 0." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.268+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'Block_proc/test_data_WEN_A' to 0." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.260+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ph2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.254+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ph1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.242+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ph' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.237+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'nbh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.232+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.226+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'enc_ih' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.221+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.217+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ah2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.210+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rh2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.204+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'ah1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.197+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rh1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.185+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'plt2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.180+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'plt1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.174+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'plt' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.169+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'nbl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.164+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dlt' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.158+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'enc_il' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.151+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.143+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'al2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.137+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rlt2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.129+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'al1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.125+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rlt1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.121+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'xh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.117+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ph2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.112+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ph1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.107+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ph' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.103+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_nbh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.098+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_dh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.092+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_sh' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.088+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ah2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.083+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_rh2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.076+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ah1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.072+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_rh1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.063+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_plt2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.048+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_plt1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.038+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_plt' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.022+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_nbl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.016+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_rl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:01.002+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_il' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.988+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_dlt' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.981+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_sl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.971+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_al2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.965+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_rlt2' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.958+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_al1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.954+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_rlt1' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.938+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_ih' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.929+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_deth' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.919+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dec_detl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.912+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'deth' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.903+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'detl' is power-on initialization." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.899+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'adpcm_main_mul_32bkb' is changed to 'adpcm_main_mul_32bkb_x' due to conflict." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.671+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'adpcm_main_mul_32bkb' is changed to 'adpcm_main_mul_32bkb_x' due to conflict." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.559+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'adpcm_main_mul_32bkb' is changed to 'adpcm_main_mul_32bkb_x' due to conflict." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:00.433+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_31', adpcm.c:490) (6.68 ns)&#xA;&#x9;'icmp' operation ('tmp_32', adpcm.c:491) (2.93 ns)" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.878+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.61ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.864+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_32')) in the first II cycles (II = 4)." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.855+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_32')) in the first II cycles (II = 3)." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.849+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_32')) in the first II cycles (II = 2)." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.844+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_32')) in the first II cycles (II = 1)." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:57.835+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'adpcm_main/select' to 'adpcm_main/select_r' to avoid the conflict with HDL keywords or other object names." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.912+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'logsch'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.906+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'uppol2'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.892+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'uppol1'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.851+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'upzero'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.841+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'scalel'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.826+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'logscl'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.820+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'quantl'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.811+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'filtep'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.801+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-223] Checking resource limit in 'adpcm_main': cannot find any callsite of 'filtez'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.792+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.784+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] more than one sub loop." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:56.762+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (adpcm.c:659:7) in function 'Block__proc' : " projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:55.422+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] more than one sub loop." projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:55.412+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (adpcm.c:644:7) in function 'Block__proc' : " projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:47:55.385+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.540+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.530+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.523+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.518+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.511+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.503+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.495+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/i was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.488+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.483+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_dec_result_runtime_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.476+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_dec_result_runtime_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.469+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_dec_result_runtime_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.461+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_dec_result_runtime_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.453+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_compressed_runtime_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.442+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_compressed_runtime_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.434+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_compressed_runtime_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.425+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/write_output_transactor_compressed_runtime_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.418+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_start_proc/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.409+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_start_proc/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.401+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_reset_proc/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.392+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/gen_reset_proc/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.384+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.375+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.365+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.359+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/transaction_finish was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.353+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/i was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.347+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.341+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.336+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.329+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_size/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.323+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/rint was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.314+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/rand was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.307+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.301+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/transaction_finish was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.295+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/i was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.288+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.279+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.254+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.234+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/read_file_process_select_r/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.217+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.204+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/write_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.198+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/write_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.189+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/write_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.181+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/write_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.175+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.168+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.160+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/token_int was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.150+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/token_len was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.144+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.138+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.124+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.113+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/read_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.107+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_dec_result/mem was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.096+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.090+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/write_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.081+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/write_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.073+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/write_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.024+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/write_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.019+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.014+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:25.007+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/token_int was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.997+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/token_len was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.992+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.986+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.980+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.972+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/read_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.966+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_compressed/mem was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.961+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.954+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/write_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.944+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/write_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.937+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/write_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.928+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/write_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.922+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.912+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.907+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/token_int was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.899+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/token_len was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.894+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/token was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.871+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/token_line was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.858+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/fstatus was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.846+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/read_file_proc/fp was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.832+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_test_data/mem was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.819+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/accumd_U/Block_proc_accumc_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.803+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/accumc_U/Block_proc_accumc_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.772+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/delay_dhx_U/Block_proc_dec_dejbC_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.762+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/delay_bph_U/Block_proc_dec_deibs_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.751+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/delay_dltx_U/Block_proc_dec_dejbC_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.745+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/delay_bpl_U/Block_proc_dec_deibs_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.737+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/tqmf_U/Block_proc_tqmf_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.732+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/dec_del_dhx_U/Block_proc_dec_dejbC_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.727+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/dec_del_bph_U/Block_proc_dec_deibs_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.721+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/dec_del_dltx_U/Block_proc_dec_dejbC_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.711+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_inst_adpcm_main/Block_proc_U0/dec_del_bpl_U/Block_proc_dec_deibs_ram_U/ram was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.705+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_REG_size was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.698+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_REG_select_r was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.691+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.684+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_clk_counter was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.675+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.670+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.652+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.622+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_adpcm_main_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xA;&#xA;" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:24.570+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_dec_deibs_ram [\Block_proc_dec_deibs_ram(1,11)\]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_dec_deibs [block_proc_dec_deibs_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_dec_dejbC_ram [\Block_proc_dec_dejbC_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_dec_dejbC [block_proc_dec_dejbc_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_qq4_cokbM_rom [block_proc_qq4_cokbm_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_qq4_cokbM [block_proc_qq4_cokbm_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_qq6_colbW_rom [block_proc_qq6_colbw_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_qq6_colbW [block_proc_qq6_colbw_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_qq2_coocq_rom [block_proc_qq2_coocq_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_qq2_coocq [block_proc_qq2_coocq_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_tqmf_ram [\Block_proc_tqmf_ram(1,5)\]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_tqmf [block_proc_tqmf_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_h_rom [block_proc_h_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_h [block_proc_h_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.Block_proc_accumc_ram [\Block_proc_accumc_ram(1,11)\]&#xA;Compiling architecture arch of entity xil_defaultlib.Block_proc_accumc [block_proc_accumc_default]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32bkb_MulnS_0 [adpcm_main_mul_32bkb_mulns_0_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32bkb [\adpcm_main_mul_32bkb(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.filtez [filtez_default]&#xA;Compiling architecture behav of entity xil_defaultlib.uppol2 [uppol2_default]&#xA;Compiling architecture behav of entity xil_defaultlib.upzero [upzero_default]&#xA;Compiling architecture behav of entity xil_defaultlib.uppol1 [uppol1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32cud_MulnS_1 [adpcm_main_mul_32cud_mulns_1_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32cud [\adpcm_main_mul_32cud(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.filtep [filtep_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.quantl_decis_levl_rom [quantl_decis_levl_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.quantl_decis_levl [quantl_decis_levl_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.quantl_quant26bt_fYi_rom [quantl_quant26bt_fyi_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.quantl_quant26bt_fYi [quantl_quant26bt_fyi_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.quantl_quant26bt_g8j_rom [quantl_quant26bt_g8j_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.quantl_quant26bt_g8j [quantl_quant26bt_g8j_default]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32hbi_MulnS_2 [adpcm_main_mul_32hbi_mulns_2_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32hbi [\adpcm_main_mul_32hbi(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.quantl [quantl_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.logscl_wl_code_tadEe_rom [logscl_wl_code_tadee_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.logscl_wl_code_tadEe [logscl_wl_code_tadee_default]&#xA;Compiling architecture behav of entity xil_defaultlib.logscl [logscl_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.logsch_wh_code_taeOg_rom [logsch_wh_code_taeog_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.logsch_wh_code_taeOg [logsch_wh_code_taeog_default]&#xA;Compiling architecture behav of entity xil_defaultlib.logsch [logsch_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.scalel_ilb_table_rom [scalel_ilb_table_rom_default]&#xA;Compiling architecture arch of entity xil_defaultlib.scalel_ilb_table [scalel_ilb_table_default]&#xA;Compiling architecture behav of entity xil_defaultlib.scalel [scalel_default]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_14tde_MulnS_3 [adpcm_main_mul_14tde_mulns_3_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_14tde [\adpcm_main_mul_14tde(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_16udo_MulnS_4 [adpcm_main_mul_16udo_mulns_4_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_16udo [\adpcm_main_mul_16udo(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_7svdy_MulnS_5 [adpcm_main_mul_7svdy_mulns_5_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_7svdy [\adpcm_main_mul_7svdy(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32wdI_MulnS_6 [adpcm_main_mul_32wdi_mulns_6_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32wdI [\adpcm_main_mul_32wdI(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32xdS_MulnS_7 [adpcm_main_mul_32xds_mulns_7_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32xdS [\adpcm_main_mul_32xdS(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32yd2_MulnS_8 [adpcm_main_mul_32yd2_mulns_8_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32yd2 [\adpcm_main_mul_32yd2(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main_mul_32zec_MulnS_9 [adpcm_main_mul_32zec_mulns_9_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.adpcm_main_mul_32zec [\adpcm_main_mul_32zec(id=1,num_s...]&#xA;Compiling architecture behav of entity xil_defaultlib.Block_proc [block_proc_default]&#xA;Compiling architecture behav of entity xil_defaultlib.adpcm_main [adpcm_main_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_test_data [aesl_autobram_test_data_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_compressed [aesl_autobram_compressed_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_autobram_dec_result [aesl_autobram_dec_result_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_adpcm_main_top&#xA;Built simulation snapshot adpcm_main&#xA;&#xA;&#xA;****** Webtalk v2016.4 (64-bit)&#xA;  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016&#xA;  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/sequential/adpcm/hls_adpcm/solution1/sim/vhdl/xsim.dir/adpcm_main/webtalk/xsim_webtalk.tcl -notrace" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:17.458+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:14.834+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:14.829+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_adpcm" solutionName="solution1" date="2017-05-28T06:48:14.544+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
