EE 361
HW 6 LEGv8 in Verilog
Completed by: Anthony Gasbarro

I have completed stage 3 and included IM2.V

I have included:
      -Parts.V (MUX's, ALU, DataMem I/O, RegFILE)
      -LEGLite-Control.V (Control Unit)
      -LEGLite-PC.V (Program Counter)
      -LEGLiteSingle.V (Top level CPU module)
      -testbench Stage3
      -IM2.V (IM module for stage 3)
