{
  "name": "core_arch::x86::sha::_mm256_sm4key4_epi32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i32x8": "Constructor"
      }
    },
    "core_arch::x86::sha::vsm4key4256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::sha::_mm256_sm4key4_epi32"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/sha.rs:251:1: 253:2",
  "src": "pub fn _mm256_sm4key4_epi32(a: __m256i, b: __m256i) -> __m256i {\n    unsafe { transmute(vsm4key4256(a.as_i32x8(), b.as_i32x8())) }\n}",
  "mir": "fn core_arch::x86::sha::_mm256_sm4key4_epi32(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _3: core_arch::simd::i32x8;\n    let mut _4: core_arch::simd::i32x8;\n    let mut _5: core_arch::simd::i32x8;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_i32x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256i::as_i32x8(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = core_arch::x86::sha::vsm4key4256(move _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m256i;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " This intrinsic performs four rounds of SM4 key expansion. The intrinsic operates on independent\n 128-bit lanes. The calculated results are stored in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_sm4key4_epi32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}