
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083897                       # Number of seconds simulated
sim_ticks                                 83897206500                       # Number of ticks simulated
final_tick                                83897206500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40378                       # Simulator instruction rate (inst/s)
host_op_rate                                    46814                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17081131                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                  4911.69                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1147072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2466816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3618688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7232576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1147072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1147072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2908608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2908608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            17923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            38544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              113009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           13672350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29402838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      43132402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86207590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      13672350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13672350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        34668711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34668711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        34668711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          13672350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29402838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     43132402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120876301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      113009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45447                       # Number of write requests accepted
system.mem_ctrls.readBursts                    113009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45447                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7119552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  113024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2907328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7232576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2908608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1766                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3046                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   83897135000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                113009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45447                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.544848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.128449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.395710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18553     42.86%     42.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12093     27.93%     70.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4495     10.38%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2311      5.34%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1402      3.24%     89.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          908      2.10%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          602      1.39%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          442      1.02%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2485      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.864509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.735091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2656     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.097102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.041476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.431012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1471     55.36%     55.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.66%     57.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              817     30.75%     87.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      7.23%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      2.56%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               35      1.32%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.64%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.19%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2657                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4796078516                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6881884766                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  556215000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43113.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61863.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        84.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     529466.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                157115700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 83478615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               419832000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129372480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5226283920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2658525600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            271345920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12483159030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7590844800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8206423620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            37228146285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            443.735231                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          77356369617                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    507201000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2221358000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  30213370250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19767793503                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3812238133                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27375245614                       # Time in different power states
system.mem_ctrls_1.actEnergy                152096280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 80810730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               374443020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              107756460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5005013520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2642236710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            264530400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11753275740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7296971520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8757807600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            36437395110                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.309992                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          77408368203                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    498259247                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2127428000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  32631246500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19002540252                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3862858300                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25774874201                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                46084894                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26605505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2365783                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25975998                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20859578                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.303278                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6890850                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             180769                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2273891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2236139                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            37752                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        87841                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        167794414                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6425185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      265077095                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46084894                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29986567                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     156369388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4752092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 9012                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           297                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        13947                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  90183893                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 68110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          165193875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.852845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.083760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18401766     11.14%     11.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 55751037     33.75%     44.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22795688     13.80%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 68245384     41.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            165193875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274651                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.579773                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13308662                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21194901                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 121981996                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6361937                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2346379                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19509163                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31052                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              282039418                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9654360                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2346379                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23173877                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11979641                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         353666                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 118201079                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9139233                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              272491702                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4697912                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2276931                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2342205                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 209219                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2196309                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           364318378                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1285543630                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        360225337                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 58557815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9322                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6293                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12553297                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             31030837                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24308517                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1156435                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5810555                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  267980722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12029                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 247104206                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2626562                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        38059086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    116763939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            514                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     165193875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.495844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.048859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            38845830     23.52%     23.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            35519109     21.50%     45.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            62345761     37.74%     82.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27039580     16.37%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1443140      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 455      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       165193875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                37778842     74.74%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1224      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8106836     16.04%     90.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4662129      9.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             192220922     77.79%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1830811      0.74%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30256062     12.24%     90.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22793428      9.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247104206                       # Type of FU issued
system.cpu.iq.rate                           1.472661                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50549045                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.204566                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          712577848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         306062677                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    241862331                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              297653210                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           704398                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5419637                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3812                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10902                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2507235                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1017998                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         66269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2346379                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3968749                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                251422                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           267992767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              31030837                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24308517                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6278                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19694                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                214037                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10902                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1422481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1023862                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2446343                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             243988758                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29234477                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3115448                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                     51663395                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36291585                       # Number of branches executed
system.cpu.iew.exec_stores                   22428918                       # Number of stores executed
system.cpu.iew.exec_rate                     1.454093                       # Inst execution rate
system.cpu.iew.wb_sent                      242047422                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     241862347                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156211246                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361535200                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.441421                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.432078                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        33576369                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2336125                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    159889942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.438075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.783878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56472864     35.32%     35.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50763842     31.75%     67.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25042168     15.66%     82.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9688755      6.06%     88.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6499412      4.06%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3585595      2.24%     95.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2595140      1.62%     96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1414570      0.88%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3827596      2.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    159889942                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3827596                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    419571417                       # The number of ROB reads
system.cpu.rob.rob_writes                   532330895                       # The number of ROB writes
system.cpu.timesIdled                           34684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2600539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.846069                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.846069                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.181936                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.181936                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                301754229                       # number of integer regfile reads
system.cpu.int_regfile_writes               172841932                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 832874193                       # number of cc regfile reads
system.cpu.cc_regfile_writes                144353008                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49034664                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            690291                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.327394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46924626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            691315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.877344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.327394                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97339503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97339503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26207419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26207419                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20705526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20705526                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5904                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5904                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46912945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46912945                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46912945                       # number of overall hits
system.cpu.dcache.overall_hits::total        46912945                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       692621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        692621                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       706781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       706781                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          154                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1399402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1399402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1399402                       # number of overall misses
system.cpu.dcache.overall_misses::total       1399402                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10172481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10172481000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7932246490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7932246490                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1732500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1732500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18104727490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18104727490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18104727490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18104727490                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26900040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26900040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48312347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48312347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48312347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48312347                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025748                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033008                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025421                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025421                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028966                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14686.937012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14686.937012                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11223.061302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11223.061302                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        11250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12937.474357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12937.474357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12937.474357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12937.474357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       627707                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               491                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           56379                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.057026                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.133702                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       690291                       # number of writebacks
system.cpu.dcache.writebacks::total            690291                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       187812                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       187812                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       520264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       520264                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          154                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       708076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       708076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       708076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       708076                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186517                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       691326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       691326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       691326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       691326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6908193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6908193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2575931673                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2575931673                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9484124673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9484124673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9484124673                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9484124673                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014310                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13684.765921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13684.765921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13810.707190                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13810.707190                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13718.744374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13718.744374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13718.744374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13718.744374                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            285542                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.957432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            89880660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            285798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            314.490164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.957432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         180653433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        180653433                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     89880660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        89880660                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      89880660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         89880660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     89880660                       # number of overall hits
system.cpu.icache.overall_hits::total        89880660                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       303152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        303152                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       303152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         303152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       303152                       # number of overall misses
system.cpu.icache.overall_misses::total        303152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4290195122                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4290195122                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4290195122                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4290195122                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4290195122                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4290195122                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     90183812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     90183812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     90183812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     90183812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     90183812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     90183812                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003361                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14151.960475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14151.960475                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14151.960475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14151.960475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14151.960475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14151.960475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       365721                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             15856                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.065149                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       285542                       # number of writebacks
system.cpu.icache.writebacks::total            285542                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        17342                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17342                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        17342                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17342                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        17342                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17342                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       285810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       285810                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       285810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       285810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       285810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       285810                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3862166143                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3862166143                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3862166143                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3862166143                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3862166143                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3862166143                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003169                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13513.054627                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13513.054627                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13513.054627                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13513.054627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13513.054627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13513.054627                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1432243                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1434505                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1998                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176367                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    102607                       # number of replacements
system.l2.tags.tagsinuse                  3954.719205                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    106647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2434000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3668.809246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   285.909959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16609923                       # Number of tag accesses
system.l2.tags.data_accesses                 16609923                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       537870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           537870                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       432839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           432839                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172868                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          267870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             267870                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         477202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            477202                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                267870                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                650070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   917940                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               267870                       # number of overall hits
system.l2.overall_hits::cpu.data               650070                       # number of overall hits
system.l2.overall_hits::total                  917940                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13645                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         17929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17929                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27600                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               17929                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41245                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59174                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              17929                       # number of overall misses
system.l2.overall_misses::cpu.data              41245                       # number of overall misses
system.l2.overall_misses::total                 59174                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1145460000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1145460000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1813569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1813569500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3028790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3028790500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1813569500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4174250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5987820000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1813569500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4174250500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5987820000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       537870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       537870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       432839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       432839                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       285799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         285799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            285799                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            691315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               977114                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           285799                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           691315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              977114                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073158                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.062733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062733                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.054675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054675                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060560                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060560                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83947.233419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83947.233419                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101152.852920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101152.852920                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 109738.786232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109738.786232                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101152.852920                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101206.218936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101190.049684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101152.852920                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101206.218936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101190.049684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11353                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45448                       # number of writebacks
system.l2.writebacks::total                     45448                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2177                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2177                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          524                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2701                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2706                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2701                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2706                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       242156                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         242156                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11468                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        17924                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17924                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27076                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          17924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          38544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         17924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         38544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       242156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298624                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5225804508                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5225804508                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       173000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       173000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    993421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    993421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1705712500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1705712500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2834480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2834480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1705712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3827901500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5533614000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1705712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3827901500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5225804508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10759418508                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.062715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.053637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053637                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.055755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.055755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305618                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21580.322222                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21580.322222                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15727.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15727.272727                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86625.523195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86625.523195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95163.607454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95163.607454                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 104686.068843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104686.068843                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95163.607454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 99312.512972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97995.572714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95163.607454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 99312.512972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21580.322222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36029.985895                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        215626                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       107716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45447                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57159                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11468                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11468                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         101541                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       328635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 328635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10141184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            113020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  113020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              113020                       # Request fanout histogram
system.membus.reqLayer0.occupancy           444456383                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          594390336                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1952969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       975851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5566                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185629                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185629                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83897206500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            790611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       583318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       437963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           57159                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263962                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        285810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       857150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2072943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2930093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     36565760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88422784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124988544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          366580                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2909376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1343705                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.142303                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349361                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1152492     85.77%     85.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 191213     14.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1343705                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1952317500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         428772881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1037037381                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
