#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sun May 26 17:17:53 2024
# Process ID: 16616
# Current directory: W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/system_wrapper.vds
# Journal file: W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1\vivado.jou
# Running On: Jupiter, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 469.574 ; gain = 197.902
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'W:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 499.410 ; gain = 29.836
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.328 ; gain = 409.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [W:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_axi_uartlite_0_0' is unconnected for instance 'axi_uart' [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:73]
WARNING: [Synth 8-7023] instance 'axi_uart' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:73]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_controller_system_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_controller_system_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_controller_system_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_controller_system_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axi_awprot' of module 'system_controller_system_0_0' is unconnected for instance 'controller_system' [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:98]
WARNING: [Synth 8-7071] port 'axi_arprot' of module 'system_controller_system_0_0' is unconnected for instance 'controller_system' [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:98]
WARNING: [Synth 8-7023] instance 'controller_system' of module 'system_controller_system_0_0' has 28 connections declared, but only 26 given [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:98]
INFO: [Synth 8-6157] synthesizing module 'system_core_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_core_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_core_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'read' of module 'system_core_0_0' is unconnected for instance 'cpu_core' [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:125]
WARNING: [Synth 8-7023] instance 'cpu_core' of module 'system_core_0_0' has 9 connections declared, but only 8 given [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:125]
INFO: [Synth 8-6157] synthesizing module 'system_blk_mem_gen_0_1' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_blk_mem_gen_0_1' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_memory_select_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_memory_select_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_memory_select_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_memory_select_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_blk_mem_gen_0_2' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_blk_mem_gen_0_2' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rst_inv_0_0' [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_rst_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_inv_0_0' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/.Xil/Vivado-16616-Jupiter/realtime/system_rst_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [W:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/hdl/system_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.703 ; gain = 504.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.703 ; gain = 504.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.703 ; gain = 504.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1405.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uart'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uart'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_rst_inv_0_0/system_rst_inv_0_0/system_rst_inv_0_0_in_context.xdc] for cell 'system_i/rst_inv'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_rst_inv_0_0/system_rst_inv_0_0/system_rst_inv_0_0_in_context.xdc] for cell 'system_i/rst_inv'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1_in_context.xdc] for cell 'system_i/data_memory'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1/system_blk_mem_gen_0_1_in_context.xdc] for cell 'system_i/data_memory'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2_in_context.xdc] for cell 'system_i/program_memory'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2_in_context.xdc] for cell 'system_i/program_memory'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_gen'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_gen'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_memory_select_0_0/system_memory_select_0_0/system_memory_select_0_0_in_context.xdc] for cell 'system_i/memory_selector'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_memory_select_0_0/system_memory_select_0_0/system_memory_select_0_0_in_context.xdc] for cell 'system_i/memory_selector'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_core_0_0/system_core_0_0/system_core_0_0_in_context.xdc] for cell 'system_i/cpu_core'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_core_0_0/system_core_0_0/system_core_0_0_in_context.xdc] for cell 'system_i/cpu_core'
Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_controller_system_0_0/system_controller_system_0_0/system_controller_system_0_0_in_context.xdc] for cell 'system_i/controller_system'
Finished Parsing XDC File [w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_controller_system_0_0/system_controller_system_0_0/system_controller_system_0_0_in_context.xdc] for cell 'system_i/controller_system'
Parsing XDC File [W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/constrs_1/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1429.746 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/data_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/program_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  w:/dsd-project/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_uart. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/rst_inv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/data_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/program_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/memory_selector. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/cpu_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/controller_system. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |system_axi_uartlite_0_0      |         1|
|2     |system_clk_wiz_0_0           |         1|
|3     |system_controller_system_0_0 |         1|
|4     |system_core_0_0              |         1|
|5     |system_blk_mem_gen_0_1       |         1|
|6     |system_memory_select_0_0     |         1|
|7     |system_blk_mem_gen_0_2       |         1|
|8     |system_rst_inv_0_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |system_axi_uartlite_0      |     1|
|2     |system_blk_mem_gen_0       |     2|
|4     |system_clk_wiz_0           |     1|
|5     |system_controller_system_0 |     1|
|6     |system_core_0              |     1|
|7     |system_memory_select_0     |     1|
|8     |system_rst_inv_0           |     1|
|9     |IBUF                       |     2|
|10    |OBUF                       |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1429.773 ; gain = 504.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.773 ; gain = 528.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1441.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6afc906f
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1446.465 ; gain = 947.055
INFO: [Common 17-1381] The checkpoint 'W:/dsd-project/ProcessorSystem/ProcessorSystem.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 26 17:18:48 2024...
