#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559de7ca5ab0 .scope module, "avg_pow_tb" "avg_pow_tb" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 19 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cd1780 .param/l "DELAY_LINE" 0 2 7, +C4<00000000000000000000000000010000>;
P_0x559de7cd17c0 .param/l "DIN_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0x559de7cd1800 .param/l "PARALLEL" 0 2 6, +C4<00000000000000000000000000001000>;
o0x7f6772f0d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x559de7cfb6a0_0 .net "clk", 0 0, o0x7f6772f0d018;  0 drivers
o0x7f6772f103d8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x559de7cfb760_0 .net "din", 63 0, o0x7f6772f103d8;  0 drivers
o0x7f6772f10408 .functor BUFZ 1, C4<z>; HiZ drive
v0x559de7cfb850_0 .net "din_valid", 0 0, o0x7f6772f10408;  0 drivers
v0x559de7cfb950_0 .net "dout", 18 0, L_0x559de7d10100;  1 drivers
v0x559de7cfba20_0 .net "dout_valid", 0 0, L_0x559de7d101c0;  1 drivers
o0x7f6772f10228 .functor BUFZ 1, C4<z>; HiZ drive
v0x559de7cfbac0_0 .net "rst", 0 0, o0x7f6772f10228;  0 drivers
S_0x559de7ca1600 .scope module, "avg_pow_inst" "avg_pow" 2 25, 3 11 0, S_0x559de7ca5ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 19 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7ca0860 .param/l "DELAY_LINE" 0 3 14, +C4<00000000000000000000000000010000>;
P_0x559de7ca08a0 .param/l "DIN_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x559de7ca08e0 .param/l "PARALLEL" 0 3 13, +C4<00000000000000000000000000001000>;
L_0x559de7d10100 .functor BUFZ 19, L_0x559de7d0fea0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x559de7d101c0 .functor BUFZ 1, v0x559de7cfa300_0, C4<0>, C4<0>, C4<0>;
v0x559de7cfaaa0_0 .net "avg_din_pow", 18 0, L_0x559de7d0fea0;  1 drivers
v0x559de7cfabb0_0 .net "avg_din_pow_valid", 0 0, v0x559de7cfa300_0;  1 drivers
v0x559de7cfac80_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cfad50_0 .net "din", 63 0, o0x7f6772f103d8;  alias, 0 drivers
v0x559de7cfadf0_0 .var "din1", 63 0;
v0x559de7cfae90_0 .var "din2", 63 0;
v0x559de7cfaf60_0 .net "din_pow", 127 0, L_0x559de7cfdbd0;  1 drivers
v0x559de7cfb000_0 .net "din_pow_valid", 7 0, L_0x559de7cfde00;  1 drivers
v0x559de7cfb0f0_0 .net "din_valid", 0 0, o0x7f6772f10408;  alias, 0 drivers
v0x559de7cfb190_0 .var "din_valid_dly", 0 0;
v0x559de7cfb230_0 .net "dout", 18 0, L_0x559de7d10100;  alias, 1 drivers
v0x559de7cfb310_0 .net "dout_valid", 0 0, L_0x559de7d101c0;  alias, 1 drivers
v0x559de7cfb3d0_0 .net "pow_add", 18 0, L_0x559de7cff2f0;  1 drivers
v0x559de7cfb490_0 .net "pow_add_valid", 0 0, L_0x559de7cff6a0;  1 drivers
v0x559de7cfb530_0 .net "rst", 0 0, o0x7f6772f10228;  alias, 0 drivers
L_0x559de7cff770 .part L_0x559de7cfde00, 0, 1;
S_0x559de7c9dc50 .scope module, "adder_tree_inst" "adder_tree" 3 59, 4 9 0, S_0x559de7ca1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x559de7c56f40 .param/l "DATA_WIDTH" 0 4 10, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x559de7c56f80 .param/l "PARALLEL" 0 4 11, +C4<00000000000000000000000000001000>;
v0x559de7ced2a0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ced360_0 .var "delay_valid", 2 0;
v0x559de7ced440_0 .net "din", 127 0, L_0x559de7cfdbd0;  alias, 1 drivers
v0x559de7ced4e0_0 .net "dout", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
v0x559de7ced580_0 .net "in_valid", 0 0, L_0x559de7cff770;  1 drivers
v0x559de7ced690_0 .net "out_valid", 0 0, L_0x559de7cff6a0;  alias, 1 drivers
L_0x559de7cff6a0 .part v0x559de7ced360_0, 2, 1;
S_0x559de7cbe080 .scope generate, "genblk2" "genblk2" 4 20, 4 20 0, S_0x559de7c9dc50;
 .timescale 0 0;
P_0x559de7cae360 .param/l "NEXT_ITER" 1 4 29, +C4<000000000000000000000000000000100>;
v0x559de7ced1c0_0 .net "result", 67 0, L_0x559de7cfeac0;  1 drivers
S_0x559de7ccb430 .scope module, "add_pairs_inst" "add_pairs" 4 34, 4 76 0, S_0x559de7cbe080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x559de7ca4dd0 .param/l "DATA_WIDTH" 0 4 77, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x559de7ca4e10 .param/l "OUT_WIDTH" 1 4 84, +C4<000000000000000000000000000000100>;
P_0x559de7ca4e50 .param/l "STAGE_N" 0 4 78, +C4<00000000000000000000000000001000>;
v0x559de7ce9300_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ce93c0_0 .net "din", 127 0, L_0x559de7cfdbd0;  alias, 1 drivers
v0x559de7ce94a0_0 .net "dout", 67 0, L_0x559de7cfeac0;  alias, 1 drivers
L_0x559de7cfe2d0 .part L_0x559de7cfdbd0, 0, 16;
L_0x559de7cfe370 .part L_0x559de7cfdbd0, 16, 16;
L_0x559de7cfe480 .part L_0x559de7cfdbd0, 32, 16;
L_0x559de7cfe520 .part L_0x559de7cfdbd0, 48, 16;
L_0x559de7cfe740 .part L_0x559de7cfdbd0, 64, 16;
L_0x559de7cfe7e0 .part L_0x559de7cfdbd0, 80, 16;
L_0x559de7cfe930 .part L_0x559de7cfdbd0, 96, 16;
L_0x559de7cfe9d0 .part L_0x559de7cfdbd0, 112, 16;
L_0x559de7cfeac0 .concat8 [ 17 17 17 17], v0x559de7cbd7c0_0, v0x559de7ce7bc0_0, v0x559de7ce86a0_0, v0x559de7ce9150_0;
S_0x559de7ca5890 .scope generate, "genblk1[0]" "genblk1[0]" 4 87, 4 87 0, S_0x559de7ccb430;
 .timescale 0 0;
P_0x559de7ccc850 .param/l "i" 0 4 87, +C4<00>;
S_0x559de7ca64f0 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ca5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x559de7cbd130 .param/l "DATA_WIDTH" 0 4 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x559de7cc4fa0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cc2c80_0 .net/s "din1", 15 0, L_0x559de7cfe2d0;  1 drivers
v0x559de7cc2820_0 .net/s "din2", 15 0, L_0x559de7cfe370;  1 drivers
v0x559de7cc0cb0_0 .net/s "dout", 16 0, v0x559de7cbd7c0_0;  1 drivers
v0x559de7cbd7c0_0 .var "dout_r", 16 0;
E_0x559de7c43060 .event posedge, v0x559de7cc4fa0_0;
S_0x559de7ce72b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 87, 4 87 0, S_0x559de7ccb430;
 .timescale 0 0;
P_0x559de7ce74c0 .param/l "i" 0 4 87, +C4<01>;
S_0x559de7ce7580 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x559de7ce7750 .param/l "DATA_WIDTH" 0 4 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x559de7ce7840_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ce7930_0 .net/s "din1", 15 0, L_0x559de7cfe480;  1 drivers
v0x559de7ce79f0_0 .net/s "din2", 15 0, L_0x559de7cfe520;  1 drivers
v0x559de7ce7ae0_0 .net/s "dout", 16 0, v0x559de7ce7bc0_0;  1 drivers
v0x559de7ce7bc0_0 .var "dout_r", 16 0;
S_0x559de7ce7d70 .scope generate, "genblk1[2]" "genblk1[2]" 4 87, 4 87 0, S_0x559de7ccb430;
 .timescale 0 0;
P_0x559de7ce7f60 .param/l "i" 0 4 87, +C4<010>;
S_0x559de7ce8020 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ce7d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x559de7ce81f0 .param/l "DATA_WIDTH" 0 4 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x559de7ce8310_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ce8420_0 .net/s "din1", 15 0, L_0x559de7cfe740;  1 drivers
v0x559de7ce8500_0 .net/s "din2", 15 0, L_0x559de7cfe7e0;  1 drivers
v0x559de7ce85c0_0 .net/s "dout", 16 0, v0x559de7ce86a0_0;  1 drivers
v0x559de7ce86a0_0 .var "dout_r", 16 0;
S_0x559de7ce8850 .scope generate, "genblk1[3]" "genblk1[3]" 4 87, 4 87 0, S_0x559de7ccb430;
 .timescale 0 0;
P_0x559de7ce8a40 .param/l "i" 0 4 87, +C4<011>;
S_0x559de7ce8b20 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ce8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x559de7ce8cf0 .param/l "DATA_WIDTH" 0 4 61, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
v0x559de7ce8de0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ce8ea0_0 .net/s "din1", 15 0, L_0x559de7cfe930;  1 drivers
v0x559de7ce8f80_0 .net/s "din2", 15 0, L_0x559de7cfe9d0;  1 drivers
v0x559de7ce9070_0 .net/s "dout", 16 0, v0x559de7ce9150_0;  1 drivers
v0x559de7ce9150_0 .var "dout_r", 16 0;
S_0x559de7ce95e0 .scope module, "adder_tree_inst" "adder_tree" 4 40, 4 9 0, S_0x559de7cbe080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x559de7c56d20 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
P_0x559de7c56d60 .param/l "PARALLEL" 0 4 11, +C4<000000000000000000000000000000100>;
v0x559de7cecbb0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cecc70_0 .var "delay_valid", 1 0;
v0x559de7cecd50_0 .net "din", 67 0, L_0x559de7cfeac0;  alias, 1 drivers
v0x559de7cece40_0 .net "dout", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
o0x7f6772f0de28 .functor BUFZ 1, C4<z>; HiZ drive
v0x559de7cecf50_0 .net "in_valid", 0 0, o0x7f6772f0de28;  0 drivers
v0x559de7ced060_0 .net "out_valid", 0 0, L_0x559de7cff5a0;  1 drivers
L_0x559de7cff5a0 .part v0x559de7cecc70_0, 1, 1;
S_0x559de7ce98b0 .scope generate, "genblk2" "genblk2" 4 20, 4 20 0, S_0x559de7ce95e0;
 .timescale 0 0;
P_0x559de7ce9a80 .param/l "NEXT_ITER" 1 4 29, +C4<0000000000000000000000000000000010>;
v0x559de7ceca80_0 .net "result", 35 0, L_0x559de7cff1b0;  1 drivers
S_0x559de7ce9b50 .scope module, "add_pairs_inst" "add_pairs" 4 34, 4 76 0, S_0x559de7ce98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x559de7ca8e10 .param/l "DATA_WIDTH" 0 4 77, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
P_0x559de7ca8e50 .param/l "OUT_WIDTH" 1 4 84, +C4<0000000000000000000000000000000010>;
P_0x559de7ca8e90 .param/l "STAGE_N" 0 4 78, +C4<000000000000000000000000000000100>;
v0x559de7ceb500_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ceb5c0_0 .net "din", 67 0, L_0x559de7cfeac0;  alias, 1 drivers
v0x559de7ceb680_0 .net "dout", 35 0, L_0x559de7cff1b0;  alias, 1 drivers
L_0x559de7cfecc0 .part L_0x559de7cfeac0, 0, 17;
L_0x559de7cfed60 .part L_0x559de7cfeac0, 17, 17;
L_0x559de7cfeed0 .part L_0x559de7cfeac0, 34, 17;
L_0x559de7cfefa0 .part L_0x559de7cfeac0, 51, 17;
L_0x559de7cff1b0 .concat8 [ 18 18 0 0], v0x559de7cea8a0_0, v0x559de7ceb350_0;
S_0x559de7ce9f50 .scope generate, "genblk1[0]" "genblk1[0]" 4 87, 4 87 0, S_0x559de7ce9b50;
 .timescale 0 0;
P_0x559de7cea160 .param/l "i" 0 4 87, +C4<00>;
S_0x559de7cea240 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ce9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x559de7cea410 .param/l "DATA_WIDTH" 0 4 61, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
v0x559de7cea530_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cea5f0_0 .net/s "din1", 16 0, L_0x559de7cfecc0;  1 drivers
v0x559de7cea6d0_0 .net/s "din2", 16 0, L_0x559de7cfed60;  1 drivers
v0x559de7cea7c0_0 .net/s "dout", 17 0, v0x559de7cea8a0_0;  1 drivers
v0x559de7cea8a0_0 .var "dout_r", 17 0;
S_0x559de7ceaa50 .scope generate, "genblk1[1]" "genblk1[1]" 4 87, 4 87 0, S_0x559de7ce9b50;
 .timescale 0 0;
P_0x559de7ceac60 .param/l "i" 0 4 87, +C4<01>;
S_0x559de7cead20 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x559de7ceaa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x559de7ceaef0 .param/l "DATA_WIDTH" 0 4 61, +C4<00000000000000000000000000000000000000000000000000000000000010001>;
v0x559de7ceafe0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7ceb0a0_0 .net/s "din1", 16 0, L_0x559de7cfeed0;  1 drivers
v0x559de7ceb180_0 .net/s "din2", 16 0, L_0x559de7cfefa0;  1 drivers
v0x559de7ceb270_0 .net/s "dout", 17 0, v0x559de7ceb350_0;  1 drivers
v0x559de7ceb350_0 .var "dout_r", 17 0;
S_0x559de7ceb7d0 .scope module, "adder_tree_inst" "adder_tree" 4 40, 4 9 0, S_0x559de7ce98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x559de7c56e30 .param/l "DATA_WIDTH" 0 4 10, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
P_0x559de7c56e70 .param/l "PARALLEL" 0 4 11, +C4<0000000000000000000000000000000010>;
L_0x559de7cff4d0 .functor BUFZ 1, v0x559de7cec5b0_0, C4<0>, C4<0>, C4<0>;
v0x559de7cec4f0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cec5b0_0 .var "delay_valid", 0 0;
v0x559de7cec690_0 .net "din", 35 0, L_0x559de7cff1b0;  alias, 1 drivers
v0x559de7cec760_0 .net "dout", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
o0x7f6772f0dca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559de7cec830_0 .net "in_valid", 0 0, o0x7f6772f0dca8;  0 drivers
v0x559de7cec920_0 .net "out_valid", 0 0, L_0x559de7cff4d0;  1 drivers
L_0x559de7cff360 .part L_0x559de7cff1b0, 0, 18;
L_0x559de7cff400 .part L_0x559de7cff1b0, 18, 18;
S_0x559de7cebaf0 .scope generate, "genblk1" "genblk1" 4 20, 4 20 0, S_0x559de7ceb7d0;
 .timescale 0 0;
S_0x559de7cebcc0 .scope module, "sign_adder_inst" "signed_adder" 4 21, 4 60 0, S_0x559de7cebaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x559de7cebeb0 .param/l "DATA_WIDTH" 0 4 61, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
L_0x559de7cff2f0 .functor BUFZ 19, v0x559de7cec340_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x559de7cebfd0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cec090_0 .net/s "din1", 17 0, L_0x559de7cff360;  1 drivers
v0x559de7cec170_0 .net/s "din2", 17 0, L_0x559de7cff400;  1 drivers
v0x559de7cec260_0 .net/s "dout", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
v0x559de7cec340_0 .var "dout_r", 18 0;
S_0x559de7ced7f0 .scope module, "din_pow_inst" "parallel_mult" 3 43, 5 5 0, S_0x559de7ca1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 64 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 128 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x559de7cc9990 .param/l "DIN1_WIDTH" 0 5 7, +C4<00000000000000000000000000001000>;
P_0x559de7cc99d0 .param/l "DIN2_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_0x559de7cc9a10 .param/l "DOUT_WIDTH" 0 5 9, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x559de7cc9a50 .param/l "PARALLEL" 0 5 6, +C4<00000000000000000000000000001000>;
v0x559de7cf7760_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf7820_0 .net "din1", 63 0, v0x559de7cfadf0_0;  1 drivers
v0x559de7cf7900_0 .net "din2", 63 0, v0x559de7cfae90_0;  1 drivers
v0x559de7cf79c0_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  1 drivers
v0x559de7cf7a60_0 .net "dout", 127 0, L_0x559de7cfdbd0;  alias, 1 drivers
v0x559de7cf7b70_0 .net "dout_valid", 7 0, L_0x559de7cfde00;  alias, 1 drivers
L_0x559de7cfbdb0 .part v0x559de7cfadf0_0, 0, 8;
L_0x559de7cfbed0 .part v0x559de7cfae90_0, 0, 8;
L_0x559de7cfc160 .part v0x559de7cfadf0_0, 8, 8;
L_0x559de7cfc230 .part v0x559de7cfae90_0, 8, 8;
L_0x559de7cfc500 .part v0x559de7cfadf0_0, 16, 8;
L_0x559de7cfc660 .part v0x559de7cfae90_0, 16, 8;
L_0x559de7cfc9a0 .part v0x559de7cfadf0_0, 24, 8;
L_0x559de7cfca70 .part v0x559de7cfae90_0, 24, 8;
L_0x559de7cfcd60 .part v0x559de7cfadf0_0, 32, 8;
L_0x559de7cfce30 .part v0x559de7cfae90_0, 32, 8;
L_0x559de7cfd130 .part v0x559de7cfadf0_0, 40, 8;
L_0x559de7cfd200 .part v0x559de7cfae90_0, 40, 8;
L_0x559de7cfd510 .part v0x559de7cfadf0_0, 48, 8;
L_0x559de7cfd5e0 .part v0x559de7cfae90_0, 48, 8;
L_0x559de7cfd9a0 .part v0x559de7cfadf0_0, 56, 8;
L_0x559de7cfda70 .part v0x559de7cfae90_0, 56, 8;
LS_0x559de7cfdbd0_0_0 .concat8 [ 16 16 16 16], v0x559de7ceebb0_0, v0x559de7cefdd0_0, v0x559de7cf10e0_0, v0x559de7cf2400_0;
LS_0x559de7cfdbd0_0_4 .concat8 [ 16 16 16 16], v0x559de7cf3890_0, v0x559de7cf4c20_0, v0x559de7cf6000_0, v0x559de7cf73e0_0;
L_0x559de7cfdbd0 .concat8 [ 64 64 0 0], LS_0x559de7cfdbd0_0_0, LS_0x559de7cfdbd0_0_4;
LS_0x559de7cfde00_0_0 .concat8 [ 1 1 1 1], L_0x559de7cfbcb0, L_0x559de7cfc060, L_0x559de7cfc400, L_0x559de7cfc8a0;
LS_0x559de7cfde00_0_4 .concat8 [ 1 1 1 1], L_0x559de7cfcc60, L_0x559de7cfd030, L_0x559de7cfd410, L_0x559de7cfd8a0;
L_0x559de7cfde00 .concat8 [ 4 4 0 0], LS_0x559de7cfde00_0_0, LS_0x559de7cfde00_0_4;
S_0x559de7cedc10 .scope generate, "genblk1[0]" "genblk1[0]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cede00 .param/l "i" 0 5 20, +C4<00>;
S_0x559de7cedee0 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cedc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cd0700 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cd0740 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cd0780 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cee2d0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cee390_0 .net "din1", 7 0, L_0x559de7cfbdb0;  1 drivers
v0x559de7cee470_0 .var "din1_reg_0", 7 0;
v0x559de7cee560_0 .var "din1_reg_1", 7 0;
v0x559de7cee640_0 .net "din2", 7 0, L_0x559de7cfbed0;  1 drivers
v0x559de7cee770_0 .var "din2_reg_0", 7 0;
v0x559de7cee850_0 .var "din2_reg_1", 7 0;
v0x559de7cee930_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cee9f0_0 .net "dout", 15 0, v0x559de7ceebb0_0;  1 drivers
v0x559de7ceead0_0 .var "dout_reg_0", 15 0;
v0x559de7ceebb0_0 .var "dout_reg_1", 15 0;
v0x559de7ceec90_0 .net "dout_valid", 0 0, L_0x559de7cfbcb0;  1 drivers
v0x559de7ceed50_0 .var "dout_valid_r", 3 0;
L_0x559de7cfbcb0 .part v0x559de7ceed50_0, 3, 1;
S_0x559de7ceeef0 .scope generate, "genblk1[1]" "genblk1[1]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cef0b0 .param/l "i" 0 5 20, +C4<01>;
S_0x559de7cef170 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7ceeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7ccf6e0 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7ccf720 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7ccf760 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cef530_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cef5f0_0 .net "din1", 7 0, L_0x559de7cfc160;  1 drivers
v0x559de7cef6d0_0 .var "din1_reg_0", 7 0;
v0x559de7cef7c0_0 .var "din1_reg_1", 7 0;
v0x559de7cef8a0_0 .net "din2", 7 0, L_0x559de7cfc230;  1 drivers
v0x559de7cef9d0_0 .var "din2_reg_0", 7 0;
v0x559de7cefab0_0 .var "din2_reg_1", 7 0;
v0x559de7cefb90_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cefc30_0 .net "dout", 15 0, v0x559de7cefdd0_0;  1 drivers
v0x559de7cefcf0_0 .var "dout_reg_0", 15 0;
v0x559de7cefdd0_0 .var "dout_reg_1", 15 0;
v0x559de7cefeb0_0 .net "dout_valid", 0 0, L_0x559de7cfc060;  1 drivers
v0x559de7ceff70_0 .var "dout_valid_r", 3 0;
L_0x559de7cfc060 .part v0x559de7ceff70_0, 3, 1;
S_0x559de7cf0150 .scope generate, "genblk1[2]" "genblk1[2]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf0320 .param/l "i" 0 5 20, +C4<010>;
S_0x559de7cf03e0 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf0150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cce030 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cce070 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cce0b0 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf07d0_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf0890_0 .net "din1", 7 0, L_0x559de7cfc500;  1 drivers
v0x559de7cf0970_0 .var "din1_reg_0", 7 0;
v0x559de7cf0a60_0 .var "din1_reg_1", 7 0;
v0x559de7cf0b40_0 .net "din2", 7 0, L_0x559de7cfc660;  1 drivers
v0x559de7cf0c70_0 .var "din2_reg_0", 7 0;
v0x559de7cf0d50_0 .var "din2_reg_1", 7 0;
v0x559de7cf0e30_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf0f20_0 .net "dout", 15 0, v0x559de7cf10e0_0;  1 drivers
v0x559de7cf1000_0 .var "dout_reg_0", 15 0;
v0x559de7cf10e0_0 .var "dout_reg_1", 15 0;
v0x559de7cf11c0_0 .net "dout_valid", 0 0, L_0x559de7cfc400;  1 drivers
v0x559de7cf1280_0 .var "dout_valid_r", 3 0;
L_0x559de7cfc400 .part v0x559de7cf1280_0, 3, 1;
S_0x559de7cf1460 .scope generate, "genblk1[3]" "genblk1[3]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf1600 .param/l "i" 0 5 20, +C4<011>;
S_0x559de7cf16e0 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf1460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cf18b0 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cf18f0 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cf1930 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf1b40_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf1c00_0 .net "din1", 7 0, L_0x559de7cfc9a0;  1 drivers
v0x559de7cf1ce0_0 .var "din1_reg_0", 7 0;
v0x559de7cf1dd0_0 .var "din1_reg_1", 7 0;
v0x559de7cf1eb0_0 .net "din2", 7 0, L_0x559de7cfca70;  1 drivers
v0x559de7cf1fe0_0 .var "din2_reg_0", 7 0;
v0x559de7cf20c0_0 .var "din2_reg_1", 7 0;
v0x559de7cf21a0_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf2240_0 .net "dout", 15 0, v0x559de7cf2400_0;  1 drivers
v0x559de7cf2320_0 .var "dout_reg_0", 15 0;
v0x559de7cf2400_0 .var "dout_reg_1", 15 0;
v0x559de7cf24e0_0 .net "dout_valid", 0 0, L_0x559de7cfc8a0;  1 drivers
v0x559de7cf25a0_0 .var "dout_valid_r", 3 0;
L_0x559de7cfc8a0 .part v0x559de7cf25a0_0, 3, 1;
S_0x559de7cf2780 .scope generate, "genblk1[4]" "genblk1[4]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf2970 .param/l "i" 0 5 20, +C4<0100>;
S_0x559de7cf2a50 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf2780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cf2c20 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cf2c60 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cf2ca0 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf2f40_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf3000_0 .net "din1", 7 0, L_0x559de7cfcd60;  1 drivers
v0x559de7cf30e0_0 .var "din1_reg_0", 7 0;
v0x559de7cf31d0_0 .var "din1_reg_1", 7 0;
v0x559de7cf32b0_0 .net "din2", 7 0, L_0x559de7cfce30;  1 drivers
v0x559de7cf33e0_0 .var "din2_reg_0", 7 0;
v0x559de7cf34c0_0 .var "din2_reg_1", 7 0;
v0x559de7cf35a0_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf3640_0 .net "dout", 15 0, v0x559de7cf3890_0;  1 drivers
v0x559de7cf37b0_0 .var "dout_reg_0", 15 0;
v0x559de7cf3890_0 .var "dout_reg_1", 15 0;
v0x559de7cf3970_0 .net "dout_valid", 0 0, L_0x559de7cfcc60;  1 drivers
v0x559de7cf3a30_0 .var "dout_valid_r", 3 0;
L_0x559de7cfcc60 .part v0x559de7cf3a30_0, 3, 1;
S_0x559de7cf3c10 .scope generate, "genblk1[5]" "genblk1[5]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf0ed0 .param/l "i" 0 5 20, +C4<0101>;
S_0x559de7cf3e40 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cf4010 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cf4050 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cf4090 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf4360_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf4420_0 .net "din1", 7 0, L_0x559de7cfd130;  1 drivers
v0x559de7cf4500_0 .var "din1_reg_0", 7 0;
v0x559de7cf45f0_0 .var "din1_reg_1", 7 0;
v0x559de7cf46d0_0 .net "din2", 7 0, L_0x559de7cfd200;  1 drivers
v0x559de7cf4800_0 .var "din2_reg_0", 7 0;
v0x559de7cf48e0_0 .var "din2_reg_1", 7 0;
v0x559de7cf49c0_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf4a60_0 .net "dout", 15 0, v0x559de7cf4c20_0;  1 drivers
v0x559de7cf4b40_0 .var "dout_reg_0", 15 0;
v0x559de7cf4c20_0 .var "dout_reg_1", 15 0;
v0x559de7cf4d00_0 .net "dout_valid", 0 0, L_0x559de7cfd030;  1 drivers
v0x559de7cf4dc0_0 .var "dout_valid_r", 3 0;
L_0x559de7cfd030 .part v0x559de7cf4dc0_0, 3, 1;
S_0x559de7cf4fa0 .scope generate, "genblk1[6]" "genblk1[6]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf5140 .param/l "i" 0 5 20, +C4<0110>;
S_0x559de7cf5220 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf4fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cf53f0 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cf5430 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cf5470 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf5740_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf5800_0 .net "din1", 7 0, L_0x559de7cfd510;  1 drivers
v0x559de7cf58e0_0 .var "din1_reg_0", 7 0;
v0x559de7cf59d0_0 .var "din1_reg_1", 7 0;
v0x559de7cf5ab0_0 .net "din2", 7 0, L_0x559de7cfd5e0;  1 drivers
v0x559de7cf5be0_0 .var "din2_reg_0", 7 0;
v0x559de7cf5cc0_0 .var "din2_reg_1", 7 0;
v0x559de7cf5da0_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf5e40_0 .net "dout", 15 0, v0x559de7cf6000_0;  1 drivers
v0x559de7cf5f20_0 .var "dout_reg_0", 15 0;
v0x559de7cf6000_0 .var "dout_reg_1", 15 0;
v0x559de7cf60e0_0 .net "dout_valid", 0 0, L_0x559de7cfd410;  1 drivers
v0x559de7cf61a0_0 .var "dout_valid_r", 3 0;
L_0x559de7cfd410 .part v0x559de7cf61a0_0, 3, 1;
S_0x559de7cf6380 .scope generate, "genblk1[7]" "genblk1[7]" 5 20, 5 20 0, S_0x559de7ced7f0;
 .timescale 0 0;
P_0x559de7cf6520 .param/l "i" 0 5 20, +C4<0111>;
S_0x559de7cf6600 .scope module, "dsp48_mult_inst" "dsp48_mult" 5 25, 5 40 0, S_0x559de7cf6380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7cf67d0 .param/l "DIN1_WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
P_0x559de7cf6810 .param/l "DIN2_WIDTH" 0 5 42, +C4<00000000000000000000000000001000>;
P_0x559de7cf6850 .param/l "DOUT_WIDTH" 0 5 43, +C4<00000000000000000000000000010000>;
v0x559de7cf6b20_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf6be0_0 .net "din1", 7 0, L_0x559de7cfd9a0;  1 drivers
v0x559de7cf6cc0_0 .var "din1_reg_0", 7 0;
v0x559de7cf6db0_0 .var "din1_reg_1", 7 0;
v0x559de7cf6e90_0 .net "din2", 7 0, L_0x559de7cfda70;  1 drivers
v0x559de7cf6fc0_0 .var "din2_reg_0", 7 0;
v0x559de7cf70a0_0 .var "din2_reg_1", 7 0;
v0x559de7cf7180_0 .net "din_valid", 0 0, v0x559de7cfb190_0;  alias, 1 drivers
v0x559de7cf7220_0 .net "dout", 15 0, v0x559de7cf73e0_0;  1 drivers
v0x559de7cf7300_0 .var "dout_reg_0", 15 0;
v0x559de7cf73e0_0 .var "dout_reg_1", 15 0;
v0x559de7cf74c0_0 .net "dout_valid", 0 0, L_0x559de7cfd8a0;  1 drivers
v0x559de7cf7580_0 .var "dout_valid_r", 3 0;
L_0x559de7cfd8a0 .part v0x559de7cf7580_0, 3, 1;
S_0x559de7cf7d10 .scope module, "mov_avg_inst" "moving_average_unsign" 3 77, 6 5 0, S_0x559de7ca1600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 19 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x559de7c71750 .param/str "APPROX" 0 6 10, "nearest";
P_0x559de7c71790 .param/l "DIN_POINT" 0 6 7, +C4<00000000000000000000000000000000000000000000000000000000000001111>;
P_0x559de7c717d0 .param/l "DIN_WIDTH" 0 6 6, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x559de7c71810 .param/l "DOUT_WIDTH" 0 6 9, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x559de7c71850 .param/l "WINDOW_LEN" 0 6 8, +C4<00000000000000000000000000010000>;
v0x559de7cf9a50_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf9b10_0 .var/s "comb_reg", 18 0;
v0x559de7cf9bf0_0 .net/s "diff_dly_out", 18 0, v0x559de7cf8dc0_0;  1 drivers
v0x559de7cf9cc0_0 .net "din", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
v0x559de7cf9d60_0 .var "din_dly", 18 0;
v0x559de7cf9e40_0 .var "din_dly2", 18 0;
v0x559de7cf9f20_0 .net "din_valid", 0 0, L_0x559de7cff6a0;  alias, 1 drivers
v0x559de7cfa010_0 .var "din_valid_dly", 0 0;
v0x559de7cfa0d0_0 .net "dout", 18 0, L_0x559de7d0fea0;  alias, 1 drivers
v0x559de7cfa240_0 .net "dout_valid", 0 0, v0x559de7cfa300_0;  alias, 1 drivers
v0x559de7cfa300_0 .var "dout_valid_r", 0 0;
v0x559de7cfa3c0_0 .var/s "integ", 22 0;
v0x559de7cfa4a0_0 .var "prev_val", 18 0;
v0x559de7cfa580_0 .var "prev_val2", 18 0;
v0x559de7cfa660_0 .var "r_addr", 3 0;
v0x559de7cfa720_0 .net "rst", 0 0, o0x7f6772f10228;  alias, 0 drivers
v0x559de7cfa7c0_0 .var "valid_dly", 0 0;
v0x559de7cfa880_0 .var "valid_dly2", 0 0;
v0x559de7cfa940_0 .var "w_addr", 3 0;
L_0x559de7cff840 .part v0x559de7cfa3c0_0, 0, 4;
L_0x559de7d0fb60 .part v0x559de7cfa3c0_0, 4, 19;
L_0x559de7d0fe00 .part v0x559de7cfa3c0_0, 4, 19;
S_0x559de7cf8200 .scope module, "diff_dly" "bram_infer" 6 43, 7 6 0, S_0x559de7cf7d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 4 "wadd"
    .port_info 4 /INPUT 4 "radd"
    .port_info 5 /INPUT 19 "win"
    .port_info 6 /OUTPUT 19 "wout"
P_0x559de7cf83f0 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000000000000000000000000000000000000010011>;
P_0x559de7cf8430 .param/str "INIT_VALS" 0 7 9, "w_1_15.mif";
P_0x559de7cf8470 .param/l "N_ADDR" 0 7 7, +C4<00000000000000000000000000010000>;
v0x559de7cf8740_0 .net "clk", 0 0, o0x7f6772f0d018;  alias, 0 drivers
v0x559de7cf8800_0 .var/i "i", 31 0;
v0x559de7cf88e0 .array "mem", 0 15, 18 0;
v0x559de7cf89b0_0 .net "radd", 3 0, v0x559de7cfa660_0;  1 drivers
L_0x7f6772ec40f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559de7cf8a90_0 .net "ren", 0 0, L_0x7f6772ec40f0;  1 drivers
v0x559de7cf8ba0_0 .net "wadd", 3 0, v0x559de7cfa940_0;  1 drivers
v0x559de7cf8c80_0 .net "wen", 0 0, L_0x559de7cff6a0;  alias, 1 drivers
v0x559de7cf8d20_0 .net "win", 18 0, L_0x559de7cff2f0;  alias, 1 drivers
v0x559de7cf8dc0_0 .var "wout", 18 0;
S_0x559de7cf9050 .scope generate, "genblk3" "genblk3" 6 107, 6 107 0, S_0x559de7cf7d10;
 .timescale -9 -12;
v0x559de7cf91f0_0 .net *"_s0", 3 0, L_0x559de7cff840;  1 drivers
v0x559de7cf92d0_0 .net *"_s1", 15 0, L_0x559de7cff940;  1 drivers
L_0x7f6772ec40a8 .functor BUFT 1, C4<0000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559de7cf93b0_0 .net/2u *"_s10", 18 0, L_0x7f6772ec40a8;  1 drivers
v0x559de7cf94a0_0 .net *"_s12", 18 0, L_0x559de7d0fc50;  1 drivers
v0x559de7cf9580_0 .net *"_s14", 18 0, L_0x559de7d0fe00;  1 drivers
L_0x7f6772ec4018 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x559de7cf9660_0 .net *"_s4", 11 0, L_0x7f6772ec4018;  1 drivers
L_0x7f6772ec4060 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x559de7cf9740_0 .net/2u *"_s5", 15 0, L_0x7f6772ec4060;  1 drivers
v0x559de7cf9820_0 .net *"_s7", 0 0, L_0x559de7d0fa20;  1 drivers
v0x559de7cf98e0_0 .net *"_s9", 18 0, L_0x559de7d0fb60;  1 drivers
L_0x559de7cff940 .concat [ 4 12 0 0], L_0x559de7cff840, L_0x7f6772ec4018;
L_0x559de7d0fa20 .cmp/gt 16, L_0x559de7cff940, L_0x7f6772ec4060;
L_0x559de7d0fc50 .arith/sum 19, L_0x559de7d0fb60, L_0x7f6772ec40a8;
L_0x559de7d0fea0 .functor MUXZ 19, L_0x559de7d0fe00, L_0x559de7d0fc50, L_0x559de7d0fa20, C4<>;
    .scope S_0x559de7cedee0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cee470_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x559de7cedee0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cee560_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x559de7cedee0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cee770_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x559de7cedee0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cee850_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x559de7cedee0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7ceead0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x559de7cedee0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7ceebb0_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x559de7cedee0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7ceed50_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x559de7cedee0;
T_7 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ceed50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceed50_0, 4, 5;
    %load/vec4 v0x559de7ceed50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceed50_0, 4, 5;
    %load/vec4 v0x559de7ceed50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceed50_0, 4, 5;
    %load/vec4 v0x559de7cee930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x559de7cee390_0;
    %assign/vec4 v0x559de7cee470_0, 0;
    %load/vec4 v0x559de7cee640_0;
    %assign/vec4 v0x559de7cee770_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceed50_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceed50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cee470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cee770_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559de7cedee0;
T_8 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cee470_0;
    %assign/vec4 v0x559de7cee560_0, 0;
    %load/vec4 v0x559de7cee770_0;
    %assign/vec4 v0x559de7cee850_0, 0;
    %load/vec4 v0x559de7cee560_0;
    %pad/s 16;
    %load/vec4 v0x559de7cee850_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7ceead0_0, 0;
    %load/vec4 v0x559de7ceead0_0;
    %assign/vec4 v0x559de7ceebb0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559de7cef170;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cef6d0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x559de7cef170;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cef7c0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x559de7cef170;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cef9d0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x559de7cef170;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cefab0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x559de7cef170;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cefcf0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x559de7cef170;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cefdd0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x559de7cef170;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7ceff70_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x559de7cef170;
T_16 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ceff70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceff70_0, 4, 5;
    %load/vec4 v0x559de7ceff70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceff70_0, 4, 5;
    %load/vec4 v0x559de7ceff70_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceff70_0, 4, 5;
    %load/vec4 v0x559de7cefb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x559de7cef5f0_0;
    %assign/vec4 v0x559de7cef6d0_0, 0;
    %load/vec4 v0x559de7cef8a0_0;
    %assign/vec4 v0x559de7cef9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceff70_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7ceff70_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cef6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cef9d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559de7cef170;
T_17 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cef6d0_0;
    %assign/vec4 v0x559de7cef7c0_0, 0;
    %load/vec4 v0x559de7cef9d0_0;
    %assign/vec4 v0x559de7cefab0_0, 0;
    %load/vec4 v0x559de7cef7c0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cefab0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cefcf0_0, 0;
    %load/vec4 v0x559de7cefcf0_0;
    %assign/vec4 v0x559de7cefdd0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x559de7cf03e0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf0970_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x559de7cf03e0;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf0a60_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x559de7cf03e0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf0c70_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x559de7cf03e0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf0d50_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0x559de7cf03e0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf1000_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x559de7cf03e0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf10e0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x559de7cf03e0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf1280_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x559de7cf03e0;
T_25 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf1280_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf1280_0, 4, 5;
    %load/vec4 v0x559de7cf1280_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf1280_0, 4, 5;
    %load/vec4 v0x559de7cf1280_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf1280_0, 4, 5;
    %load/vec4 v0x559de7cf0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x559de7cf0890_0;
    %assign/vec4 v0x559de7cf0970_0, 0;
    %load/vec4 v0x559de7cf0b40_0;
    %assign/vec4 v0x559de7cf0c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf1280_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf1280_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf0970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf0c70_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x559de7cf03e0;
T_26 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf0970_0;
    %assign/vec4 v0x559de7cf0a60_0, 0;
    %load/vec4 v0x559de7cf0c70_0;
    %assign/vec4 v0x559de7cf0d50_0, 0;
    %load/vec4 v0x559de7cf0a60_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf0d50_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf1000_0, 0;
    %load/vec4 v0x559de7cf1000_0;
    %assign/vec4 v0x559de7cf10e0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x559de7cf16e0;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf1ce0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x559de7cf16e0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf1dd0_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x559de7cf16e0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf1fe0_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0x559de7cf16e0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf20c0_0, 0, 8;
    %end;
    .thread T_30;
    .scope S_0x559de7cf16e0;
T_31 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf2320_0, 0, 16;
    %end;
    .thread T_31;
    .scope S_0x559de7cf16e0;
T_32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf2400_0, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x559de7cf16e0;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf25a0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x559de7cf16e0;
T_34 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf25a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf25a0_0, 4, 5;
    %load/vec4 v0x559de7cf25a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf25a0_0, 4, 5;
    %load/vec4 v0x559de7cf25a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf25a0_0, 4, 5;
    %load/vec4 v0x559de7cf21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x559de7cf1c00_0;
    %assign/vec4 v0x559de7cf1ce0_0, 0;
    %load/vec4 v0x559de7cf1eb0_0;
    %assign/vec4 v0x559de7cf1fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf25a0_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf25a0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf1ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf1fe0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x559de7cf16e0;
T_35 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf1ce0_0;
    %assign/vec4 v0x559de7cf1dd0_0, 0;
    %load/vec4 v0x559de7cf1fe0_0;
    %assign/vec4 v0x559de7cf20c0_0, 0;
    %load/vec4 v0x559de7cf1dd0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf20c0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf2320_0, 0;
    %load/vec4 v0x559de7cf2320_0;
    %assign/vec4 v0x559de7cf2400_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x559de7cf2a50;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf30e0_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x559de7cf2a50;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf31d0_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x559de7cf2a50;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf33e0_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_0x559de7cf2a50;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf34c0_0, 0, 8;
    %end;
    .thread T_39;
    .scope S_0x559de7cf2a50;
T_40 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf37b0_0, 0, 16;
    %end;
    .thread T_40;
    .scope S_0x559de7cf2a50;
T_41 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf3890_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_0x559de7cf2a50;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf3a30_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x559de7cf2a50;
T_43 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf3a30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf3a30_0, 4, 5;
    %load/vec4 v0x559de7cf3a30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf3a30_0, 4, 5;
    %load/vec4 v0x559de7cf3a30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf3a30_0, 4, 5;
    %load/vec4 v0x559de7cf35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x559de7cf3000_0;
    %assign/vec4 v0x559de7cf30e0_0, 0;
    %load/vec4 v0x559de7cf32b0_0;
    %assign/vec4 v0x559de7cf33e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf3a30_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf3a30_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf30e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf33e0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x559de7cf2a50;
T_44 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf30e0_0;
    %assign/vec4 v0x559de7cf31d0_0, 0;
    %load/vec4 v0x559de7cf33e0_0;
    %assign/vec4 v0x559de7cf34c0_0, 0;
    %load/vec4 v0x559de7cf31d0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf34c0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf37b0_0, 0;
    %load/vec4 v0x559de7cf37b0_0;
    %assign/vec4 v0x559de7cf3890_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x559de7cf3e40;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf4500_0, 0, 8;
    %end;
    .thread T_45;
    .scope S_0x559de7cf3e40;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf45f0_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x559de7cf3e40;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf4800_0, 0, 8;
    %end;
    .thread T_47;
    .scope S_0x559de7cf3e40;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf48e0_0, 0, 8;
    %end;
    .thread T_48;
    .scope S_0x559de7cf3e40;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf4b40_0, 0, 16;
    %end;
    .thread T_49;
    .scope S_0x559de7cf3e40;
T_50 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf4c20_0, 0, 16;
    %end;
    .thread T_50;
    .scope S_0x559de7cf3e40;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf4dc0_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x559de7cf3e40;
T_52 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf4dc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf4dc0_0, 4, 5;
    %load/vec4 v0x559de7cf4dc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf4dc0_0, 4, 5;
    %load/vec4 v0x559de7cf4dc0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf4dc0_0, 4, 5;
    %load/vec4 v0x559de7cf49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x559de7cf4420_0;
    %assign/vec4 v0x559de7cf4500_0, 0;
    %load/vec4 v0x559de7cf46d0_0;
    %assign/vec4 v0x559de7cf4800_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf4dc0_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf4dc0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf4500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf4800_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x559de7cf3e40;
T_53 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf4500_0;
    %assign/vec4 v0x559de7cf45f0_0, 0;
    %load/vec4 v0x559de7cf4800_0;
    %assign/vec4 v0x559de7cf48e0_0, 0;
    %load/vec4 v0x559de7cf45f0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf48e0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf4b40_0, 0;
    %load/vec4 v0x559de7cf4b40_0;
    %assign/vec4 v0x559de7cf4c20_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x559de7cf5220;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf58e0_0, 0, 8;
    %end;
    .thread T_54;
    .scope S_0x559de7cf5220;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf59d0_0, 0, 8;
    %end;
    .thread T_55;
    .scope S_0x559de7cf5220;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf5be0_0, 0, 8;
    %end;
    .thread T_56;
    .scope S_0x559de7cf5220;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf5cc0_0, 0, 8;
    %end;
    .thread T_57;
    .scope S_0x559de7cf5220;
T_58 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf5f20_0, 0, 16;
    %end;
    .thread T_58;
    .scope S_0x559de7cf5220;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf6000_0, 0, 16;
    %end;
    .thread T_59;
    .scope S_0x559de7cf5220;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf61a0_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x559de7cf5220;
T_61 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf61a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf61a0_0, 4, 5;
    %load/vec4 v0x559de7cf61a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf61a0_0, 4, 5;
    %load/vec4 v0x559de7cf61a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf61a0_0, 4, 5;
    %load/vec4 v0x559de7cf5da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x559de7cf5800_0;
    %assign/vec4 v0x559de7cf58e0_0, 0;
    %load/vec4 v0x559de7cf5ab0_0;
    %assign/vec4 v0x559de7cf5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf61a0_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf61a0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf58e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf5be0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x559de7cf5220;
T_62 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf58e0_0;
    %assign/vec4 v0x559de7cf59d0_0, 0;
    %load/vec4 v0x559de7cf5be0_0;
    %assign/vec4 v0x559de7cf5cc0_0, 0;
    %load/vec4 v0x559de7cf59d0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf5cc0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf5f20_0, 0;
    %load/vec4 v0x559de7cf5f20_0;
    %assign/vec4 v0x559de7cf6000_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x559de7cf6600;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf6cc0_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x559de7cf6600;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf6db0_0, 0, 8;
    %end;
    .thread T_64;
    .scope S_0x559de7cf6600;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf6fc0_0, 0, 8;
    %end;
    .thread T_65;
    .scope S_0x559de7cf6600;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559de7cf70a0_0, 0, 8;
    %end;
    .thread T_66;
    .scope S_0x559de7cf6600;
T_67 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf7300_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_0x559de7cf6600;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x559de7cf73e0_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0x559de7cf6600;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cf7580_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x559de7cf6600;
T_70 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf7580_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf7580_0, 4, 5;
    %load/vec4 v0x559de7cf7580_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf7580_0, 4, 5;
    %load/vec4 v0x559de7cf7580_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf7580_0, 4, 5;
    %load/vec4 v0x559de7cf7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x559de7cf6be0_0;
    %assign/vec4 v0x559de7cf6cc0_0, 0;
    %load/vec4 v0x559de7cf6e90_0;
    %assign/vec4 v0x559de7cf6fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf7580_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x559de7cf7580_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf6cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559de7cf6fc0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x559de7cf6600;
T_71 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf6cc0_0;
    %assign/vec4 v0x559de7cf6db0_0, 0;
    %load/vec4 v0x559de7cf6fc0_0;
    %assign/vec4 v0x559de7cf70a0_0, 0;
    %load/vec4 v0x559de7cf6db0_0;
    %pad/s 16;
    %load/vec4 v0x559de7cf70a0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x559de7cf7300_0, 0;
    %load/vec4 v0x559de7cf7300_0;
    %assign/vec4 v0x559de7cf73e0_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x559de7ca64f0;
T_72 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x559de7cbd7c0_0, 0, 17;
    %end;
    .thread T_72;
    .scope S_0x559de7ca64f0;
T_73 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cc2c80_0;
    %pad/s 17;
    %load/vec4 v0x559de7cc2820_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x559de7cbd7c0_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x559de7ce7580;
T_74 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x559de7ce7bc0_0, 0, 17;
    %end;
    .thread T_74;
    .scope S_0x559de7ce7580;
T_75 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ce7930_0;
    %pad/s 17;
    %load/vec4 v0x559de7ce79f0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x559de7ce7bc0_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x559de7ce8020;
T_76 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x559de7ce86a0_0, 0, 17;
    %end;
    .thread T_76;
    .scope S_0x559de7ce8020;
T_77 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ce8420_0;
    %pad/s 17;
    %load/vec4 v0x559de7ce8500_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x559de7ce86a0_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x559de7ce8b20;
T_78 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x559de7ce9150_0, 0, 17;
    %end;
    .thread T_78;
    .scope S_0x559de7ce8b20;
T_79 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ce8ea0_0;
    %pad/s 17;
    %load/vec4 v0x559de7ce8f80_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x559de7ce9150_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x559de7cea240;
T_80 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x559de7cea8a0_0, 0, 18;
    %end;
    .thread T_80;
    .scope S_0x559de7cea240;
T_81 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cea5f0_0;
    %pad/s 18;
    %load/vec4 v0x559de7cea6d0_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x559de7cea8a0_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x559de7cead20;
T_82 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x559de7ceb350_0, 0, 18;
    %end;
    .thread T_82;
    .scope S_0x559de7cead20;
T_83 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ceb0a0_0;
    %pad/s 18;
    %load/vec4 v0x559de7ceb180_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x559de7ceb350_0, 0;
    %jmp T_83;
    .thread T_83;
    .scope S_0x559de7cebcc0;
T_84 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cec340_0, 0, 19;
    %end;
    .thread T_84;
    .scope S_0x559de7cebcc0;
T_85 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cec090_0;
    %pad/s 19;
    %load/vec4 v0x559de7cec170_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x559de7cec340_0, 0;
    %jmp T_85;
    .thread T_85;
    .scope S_0x559de7ceb7d0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cec5b0_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x559de7ceb7d0;
T_87 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cec5b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x559de7cec830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x559de7cec5b0_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x559de7ce95e0;
T_88 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x559de7cecc70_0, 0, 2;
    %end;
    .thread T_88;
    .scope S_0x559de7ce95e0;
T_89 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cecc70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x559de7cecf50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x559de7cecc70_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x559de7c9dc50;
T_90 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x559de7ced360_0, 0, 3;
    %end;
    .thread T_90;
    .scope S_0x559de7c9dc50;
T_91 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7ced360_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x559de7ced580_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x559de7ced360_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x559de7cf8200;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559de7cf8800_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x559de7cf8800_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_92.1, 5;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 4, v0x559de7cf8800_0;
    %store/vec4a v0x559de7cf88e0, 4, 0;
    %load/vec4 v0x559de7cf8800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559de7cf8800_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_0x559de7cf8200;
T_93 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %load/vec4 v0x559de7cf8d20_0;
    %load/vec4 v0x559de7cf8ba0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559de7cf88e0, 0, 4;
T_93.0 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x559de7cf8200;
T_94 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x559de7cf89b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559de7cf88e0, 4;
    %assign/vec4 v0x559de7cf8dc0_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x559de7cf7d10;
T_95 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x559de7cfa940_0, 0, 4;
    %end;
    .thread T_95;
    .scope S_0x559de7cf7d10;
T_96 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x559de7cfa660_0, 0, 4;
    %end;
    .thread T_96;
    .scope S_0x559de7cf7d10;
T_97 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cfa720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559de7cfa940_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559de7cfa660_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x559de7cf9f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x559de7cfa940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559de7cfa940_0, 0;
    %load/vec4 v0x559de7cfa660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x559de7cfa660_0, 0;
    %jmp T_97.3;
T_97.2 ;
    %load/vec4 v0x559de7cfa940_0;
    %assign/vec4 v0x559de7cfa940_0, 0;
    %load/vec4 v0x559de7cfa660_0;
    %assign/vec4 v0x559de7cfa660_0, 0;
T_97.3 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x559de7cf7d10;
T_98 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cf9b10_0, 0, 19;
    %end;
    .thread T_98;
    .scope S_0x559de7cf7d10;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cfa7c0_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x559de7cf7d10;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cfa880_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x559de7cf7d10;
T_101 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cf9d60_0, 0, 19;
    %end;
    .thread T_101;
    .scope S_0x559de7cf7d10;
T_102 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cf9e40_0, 0, 19;
    %end;
    .thread T_102;
    .scope S_0x559de7cf7d10;
T_103 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cfa4a0_0, 0, 19;
    %end;
    .thread T_103;
    .scope S_0x559de7cf7d10;
T_104 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x559de7cfa580_0, 0, 19;
    %end;
    .thread T_104;
    .scope S_0x559de7cf7d10;
T_105 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cf9f20_0;
    %assign/vec4 v0x559de7cfa7c0_0, 0;
    %load/vec4 v0x559de7cfa7c0_0;
    %assign/vec4 v0x559de7cfa880_0, 0;
    %load/vec4 v0x559de7cf9cc0_0;
    %assign/vec4 v0x559de7cf9d60_0, 0;
    %load/vec4 v0x559de7cf9d60_0;
    %assign/vec4 v0x559de7cf9e40_0, 0;
    %load/vec4 v0x559de7cfa880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x559de7cf9bf0_0;
    %assign/vec4 v0x559de7cfa4a0_0, 0;
    %load/vec4 v0x559de7cfa4a0_0;
    %assign/vec4 v0x559de7cfa580_0, 0;
    %load/vec4 v0x559de7cf9e40_0;
    %load/vec4 v0x559de7cfa580_0;
    %sub;
    %assign/vec4 v0x559de7cf9b10_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x559de7cf9b10_0;
    %assign/vec4 v0x559de7cf9b10_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x559de7cf7d10;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cfa010_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x559de7cf7d10;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cfa300_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x559de7cf7d10;
T_108 ;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x559de7cfa3c0_0, 0, 23;
    %end;
    .thread T_108;
    .scope S_0x559de7cf7d10;
T_109 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cfa880_0;
    %assign/vec4 v0x559de7cfa010_0, 0;
    %load/vec4 v0x559de7cfa720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x559de7cfa3c0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x559de7cfa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559de7cfa300_0, 0;
    %load/vec4 v0x559de7cf9b10_0;
    %pad/s 23;
    %load/vec4 v0x559de7cfa3c0_0;
    %add;
    %assign/vec4 v0x559de7cfa3c0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559de7cfa300_0, 0;
    %load/vec4 v0x559de7cfa3c0_0;
    %assign/vec4 v0x559de7cfa3c0_0, 0;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x559de7ca1600;
T_110 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x559de7cfadf0_0, 0, 64;
    %end;
    .thread T_110;
    .scope S_0x559de7ca1600;
T_111 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x559de7cfae90_0, 0, 64;
    %end;
    .thread T_111;
    .scope S_0x559de7ca1600;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559de7cfb190_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_0x559de7ca1600;
T_113 ;
    %wait E_0x559de7c43060;
    %load/vec4 v0x559de7cfad50_0;
    %assign/vec4 v0x559de7cfadf0_0, 0;
    %load/vec4 v0x559de7cfad50_0;
    %assign/vec4 v0x559de7cfae90_0, 0;
    %load/vec4 v0x559de7cfb0f0_0;
    %assign/vec4 v0x559de7cfb190_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x559de7ca5ab0;
T_114 ;
    %vpi_call 2 35 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_114;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "avg_pow_tb.v";
    "./avg_pow.v";
    "./adder_tree.v";
    "./parallel_mult.v";
    "./moving_average_unsign.v";
    "./bram_infer.v";
