Analysis & Synthesis report for DE0_NANO_SOC_Default
Mon Mar 13 17:09:16 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO_SOC_Default|flowController:instrCtrl|flowCtrlState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated
 18. Parameter Settings for User Entity Instance: mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "flowController:instrCtrl"
 22. Port Connectivity Checks: "mainPLL:PLL"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 13 17:09:16 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; DE0_NANO_SOC_Default                        ;
; Top-level Entity Name           ; DE0_NANO_SOC_Default                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2372                                        ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,288                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                      ;
; Top-level entity name                                                           ; DE0_NANO_SOC_Default ; DE0_NANO_SOC_Default ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ../src/mainArch.vhd              ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/mainArch.vhd                   ;         ;
; ../src/outputDataMux.vhd         ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/outputDataMux.vhd              ;         ;
; ../src/wolfcore.vhd              ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd                   ;         ;
; ../src/progMem.vhd               ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/progMem.vhd                    ;         ;
; ../src/mmu.vhd                   ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/mmu.vhd                        ;         ;
; ../src/flowController.vhd        ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/flowController.vhd             ;         ;
; ../src/alu.vhd                   ; yes             ; User VHDL File               ; /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd                        ;         ;
; mainPLL.v                        ; yes             ; User Wizard-Generated File   ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL.v              ; mainPLL ;
; mainPLL/mainPLL_0002.v           ; yes             ; User Verilog HDL File        ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL/mainPLL_0002.v ; mainPLL ;
; DE0_NANO_SOC_Default.v           ; yes             ; User Verilog HDL File        ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v ;         ;
; data_cache.vhd                   ; yes             ; User Wizard-Generated File   ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd         ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_u5v3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/altsyncram_u5v3.tdf ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/decode_5la.tdf      ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/decode_u0a.tdf      ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/mux_2hb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1665                                                                         ;
;                                             ;                                                                              ;
; Combinational ALUT usage for logic          ; 2244                                                                         ;
;     -- 7 input functions                    ; 9                                                                            ;
;     -- 6 input functions                    ; 819                                                                          ;
;     -- 5 input functions                    ; 29                                                                           ;
;     -- 4 input functions                    ; 1089                                                                         ;
;     -- <=3 input functions                  ; 298                                                                          ;
;                                             ;                                                                              ;
; Dedicated logic registers                   ; 2372                                                                         ;
;                                             ;                                                                              ;
; I/O pins                                    ; 93                                                                           ;
; Total MLAB memory bits                      ; 0                                                                            ;
; Total block memory bits                     ; 524288                                                                       ;
;                                             ;                                                                              ;
; Total DSP Blocks                            ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2437                                                                         ;
; Total fan-out                               ; 20953                                                                        ;
; Average fan-out                             ; 4.24                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name          ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE0_NANO_SOC_Default                        ; 2244 (1)          ; 2372 (0)     ; 524288            ; 0          ; 93   ; 0            ; |DE0_NANO_SOC_Default                                                                                                                                ; DE0_NANO_SOC_Default ; work         ;
;    |flowController:instrCtrl|                ; 1855 (1855)       ; 1901 (1901)  ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|flowController:instrCtrl                                                                                                       ; flowController       ; work         ;
;    |mainPLL:PLL|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mainPLL:PLL                                                                                                                    ; mainPLL              ; mainPLL      ;
;       |mainPLL_0002:mainpll_inst|            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mainPLL:PLL|mainPLL_0002:mainpll_inst                                                                                          ; mainPLL_0002         ; mainPLL      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i                                                                  ; altera_pll           ; work         ;
;    |mmu:dataCache|                           ; 6 (4)             ; 1 (0)        ; 524288            ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mmu:dataCache                                                                                                                  ; mmu                  ; work         ;
;       |data_cache:data_cache_instance|       ; 2 (0)             ; 1 (0)        ; 524288            ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mmu:dataCache|data_cache:data_cache_instance                                                                                   ; data_cache           ; work         ;
;          |altsyncram:altsyncram_component|   ; 2 (0)             ; 1 (0)        ; 524288            ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component                                                   ; altsyncram           ; work         ;
;             |altsyncram_u5v3:auto_generated| ; 2 (0)             ; 1 (1)        ; 524288            ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated                    ; altsyncram_u5v3      ; work         ;
;                |decode_5la:decode2|          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated|decode_5la:decode2 ; decode_5la           ; work         ;
;    |outputDataMux:dataMux|                   ; 38 (38)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|outputDataMux:dataMux                                                                                                          ; outputDataMux        ; work         ;
;    |progMem:instrCache|                      ; 29 (29)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|progMem:instrCache                                                                                                             ; progMem              ; work         ;
;    |wolfcore:CPU|                            ; 315 (218)         ; 461 (461)    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|wolfcore:CPU                                                                                                                   ; wolfcore             ; work         ;
;       |ALU:mainALU|                          ; 97 (97)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|wolfcore:CPU|ALU:mainALU                                                                                                       ; ALU                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|mainPLL:PLL                                  ; mainPLL.v       ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|mmu:dataCache|data_cache:data_cache_instance ; data_cache.vhd  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|flowController:instrCtrl|flowCtrlState                                                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+
; Name                         ; flowCtrlState.IRQ_Finished_3 ; flowCtrlState.IRQ_Finished_2 ; flowCtrlState.IRQ_Finished_1 ; flowCtrlState.IRQ_Finished_0 ; flowCtrlState.IRQ_Active ; flowCtrlState.IRQ_Init_4 ; flowCtrlState.IRQ_Init_3 ; flowCtrlState.IRQ_Init_2 ; flowCtrlState.IRQ_Init_1 ; flowCtrlState.IRQ_Init_0 ; flowCtrlState.IDLE ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+
; flowCtrlState.IDLE           ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                  ;
; flowCtrlState.IRQ_Init_0     ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 1                  ;
; flowCtrlState.IRQ_Init_1     ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Init_2     ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Init_3     ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Init_4     ; 0                            ; 0                            ; 0                            ; 0                            ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Active     ; 0                            ; 0                            ; 0                            ; 0                            ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Finished_0 ; 0                            ; 0                            ; 0                            ; 1                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Finished_1 ; 0                            ; 0                            ; 1                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Finished_2 ; 0                            ; 1                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
; flowCtrlState.IRQ_Finished_3 ; 1                            ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                  ;
+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; wolfcore:CPU|ALU:mainALU|resTmp[0]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[1]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[2]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[3]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[4]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[5]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[6]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[7]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[31]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[30]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[22]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[23]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[16]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[17]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[18]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[19]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[20]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[21]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[29]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[28]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[27]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[26]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[25]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[24]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[14]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[15]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[8]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[9]                  ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[10]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[11]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[12]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; wolfcore:CPU|ALU:mainALU|resTmp[13]                 ; wolfcore:CPU|ALU:mainALU|Equal1 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+-----------------------------------------------------------+------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                         ;
+-----------------------------------------------------------+------------------------------------------------------------+
; progMem:instrCache|instrOutput[0,2,3,6,7,12,21,22,24..30] ; Stuck at GND due to stuck port data_in                     ;
; flowController:instrCtrl|IRQBus[1..31]                    ; Stuck at GND due to stuck port data_in                     ;
; progMem:instrCache|instrOutput[8,11]                      ; Merged with progMem:instrCache|instrOutput[31]             ;
; progMem:instrCache|instrOutput[5,9,10,13,14]              ; Merged with progMem:instrCache|instrOutput[23]             ;
; progMem:instrCache|instrOutput[15]                        ; Merged with progMem:instrCache|instrOutput[20]             ;
; flowController:instrCtrl|irqRunning[1..4]                 ; Merged with flowController:instrCtrl|irqRunning[0]         ;
; flowController:instrCtrl|activeIRQStack[31][1]            ; Merged with flowController:instrCtrl|activeIRQStack[31][0] ;
; flowController:instrCtrl|activeIRQStack[31][2]            ; Merged with flowController:instrCtrl|activeIRQStack[31][0] ;
; flowController:instrCtrl|activeIRQStack[31][3]            ; Merged with flowController:instrCtrl|activeIRQStack[31][0] ;
; flowController:instrCtrl|activeIRQStack[31][4]            ; Merged with flowController:instrCtrl|activeIRQStack[31][0] ;
; flowController:instrCtrl|activeIRQStack[30][1]            ; Merged with flowController:instrCtrl|activeIRQStack[30][0] ;
; flowController:instrCtrl|activeIRQStack[30][2]            ; Merged with flowController:instrCtrl|activeIRQStack[30][0] ;
; flowController:instrCtrl|activeIRQStack[30][3]            ; Merged with flowController:instrCtrl|activeIRQStack[30][0] ;
; flowController:instrCtrl|activeIRQStack[30][4]            ; Merged with flowController:instrCtrl|activeIRQStack[30][0] ;
; flowController:instrCtrl|activeIRQStack[29][1]            ; Merged with flowController:instrCtrl|activeIRQStack[29][0] ;
; flowController:instrCtrl|activeIRQStack[29][2]            ; Merged with flowController:instrCtrl|activeIRQStack[29][0] ;
; flowController:instrCtrl|activeIRQStack[29][3]            ; Merged with flowController:instrCtrl|activeIRQStack[29][0] ;
; flowController:instrCtrl|activeIRQStack[29][4]            ; Merged with flowController:instrCtrl|activeIRQStack[29][0] ;
; flowController:instrCtrl|activeIRQStack[28][1]            ; Merged with flowController:instrCtrl|activeIRQStack[28][0] ;
; flowController:instrCtrl|activeIRQStack[28][2]            ; Merged with flowController:instrCtrl|activeIRQStack[28][0] ;
; flowController:instrCtrl|activeIRQStack[28][3]            ; Merged with flowController:instrCtrl|activeIRQStack[28][0] ;
; flowController:instrCtrl|activeIRQStack[28][4]            ; Merged with flowController:instrCtrl|activeIRQStack[28][0] ;
; flowController:instrCtrl|activeIRQStack[27][1]            ; Merged with flowController:instrCtrl|activeIRQStack[27][0] ;
; flowController:instrCtrl|activeIRQStack[27][2]            ; Merged with flowController:instrCtrl|activeIRQStack[27][0] ;
; flowController:instrCtrl|activeIRQStack[27][3]            ; Merged with flowController:instrCtrl|activeIRQStack[27][0] ;
; flowController:instrCtrl|activeIRQStack[27][4]            ; Merged with flowController:instrCtrl|activeIRQStack[27][0] ;
; flowController:instrCtrl|activeIRQStack[26][1]            ; Merged with flowController:instrCtrl|activeIRQStack[26][0] ;
; flowController:instrCtrl|activeIRQStack[26][2]            ; Merged with flowController:instrCtrl|activeIRQStack[26][0] ;
; flowController:instrCtrl|activeIRQStack[26][3]            ; Merged with flowController:instrCtrl|activeIRQStack[26][0] ;
; flowController:instrCtrl|activeIRQStack[26][4]            ; Merged with flowController:instrCtrl|activeIRQStack[26][0] ;
; flowController:instrCtrl|activeIRQStack[25][1]            ; Merged with flowController:instrCtrl|activeIRQStack[25][0] ;
; flowController:instrCtrl|activeIRQStack[25][2]            ; Merged with flowController:instrCtrl|activeIRQStack[25][0] ;
; flowController:instrCtrl|activeIRQStack[25][3]            ; Merged with flowController:instrCtrl|activeIRQStack[25][0] ;
; flowController:instrCtrl|activeIRQStack[25][4]            ; Merged with flowController:instrCtrl|activeIRQStack[25][0] ;
; flowController:instrCtrl|activeIRQStack[24][1]            ; Merged with flowController:instrCtrl|activeIRQStack[24][0] ;
; flowController:instrCtrl|activeIRQStack[24][2]            ; Merged with flowController:instrCtrl|activeIRQStack[24][0] ;
; flowController:instrCtrl|activeIRQStack[24][3]            ; Merged with flowController:instrCtrl|activeIRQStack[24][0] ;
; flowController:instrCtrl|activeIRQStack[24][4]            ; Merged with flowController:instrCtrl|activeIRQStack[24][0] ;
; flowController:instrCtrl|activeIRQStack[23][1]            ; Merged with flowController:instrCtrl|activeIRQStack[23][0] ;
; flowController:instrCtrl|activeIRQStack[23][2]            ; Merged with flowController:instrCtrl|activeIRQStack[23][0] ;
; flowController:instrCtrl|activeIRQStack[23][3]            ; Merged with flowController:instrCtrl|activeIRQStack[23][0] ;
; flowController:instrCtrl|activeIRQStack[23][4]            ; Merged with flowController:instrCtrl|activeIRQStack[23][0] ;
; flowController:instrCtrl|activeIRQStack[22][1]            ; Merged with flowController:instrCtrl|activeIRQStack[22][0] ;
; flowController:instrCtrl|activeIRQStack[22][2]            ; Merged with flowController:instrCtrl|activeIRQStack[22][0] ;
; flowController:instrCtrl|activeIRQStack[22][3]            ; Merged with flowController:instrCtrl|activeIRQStack[22][0] ;
; flowController:instrCtrl|activeIRQStack[22][4]            ; Merged with flowController:instrCtrl|activeIRQStack[22][0] ;
; flowController:instrCtrl|activeIRQStack[21][1]            ; Merged with flowController:instrCtrl|activeIRQStack[21][0] ;
; flowController:instrCtrl|activeIRQStack[21][2]            ; Merged with flowController:instrCtrl|activeIRQStack[21][0] ;
; flowController:instrCtrl|activeIRQStack[21][3]            ; Merged with flowController:instrCtrl|activeIRQStack[21][0] ;
; flowController:instrCtrl|activeIRQStack[21][4]            ; Merged with flowController:instrCtrl|activeIRQStack[21][0] ;
; flowController:instrCtrl|activeIRQStack[20][1]            ; Merged with flowController:instrCtrl|activeIRQStack[20][0] ;
; flowController:instrCtrl|activeIRQStack[20][2]            ; Merged with flowController:instrCtrl|activeIRQStack[20][0] ;
; flowController:instrCtrl|activeIRQStack[20][3]            ; Merged with flowController:instrCtrl|activeIRQStack[20][0] ;
; flowController:instrCtrl|activeIRQStack[20][4]            ; Merged with flowController:instrCtrl|activeIRQStack[20][0] ;
; flowController:instrCtrl|activeIRQStack[19][1]            ; Merged with flowController:instrCtrl|activeIRQStack[19][0] ;
; flowController:instrCtrl|activeIRQStack[19][2]            ; Merged with flowController:instrCtrl|activeIRQStack[19][0] ;
; flowController:instrCtrl|activeIRQStack[19][3]            ; Merged with flowController:instrCtrl|activeIRQStack[19][0] ;
; flowController:instrCtrl|activeIRQStack[19][4]            ; Merged with flowController:instrCtrl|activeIRQStack[19][0] ;
; flowController:instrCtrl|activeIRQStack[18][1]            ; Merged with flowController:instrCtrl|activeIRQStack[18][0] ;
; flowController:instrCtrl|activeIRQStack[18][2]            ; Merged with flowController:instrCtrl|activeIRQStack[18][0] ;
; flowController:instrCtrl|activeIRQStack[18][3]            ; Merged with flowController:instrCtrl|activeIRQStack[18][0] ;
; flowController:instrCtrl|activeIRQStack[18][4]            ; Merged with flowController:instrCtrl|activeIRQStack[18][0] ;
; flowController:instrCtrl|activeIRQStack[17][1]            ; Merged with flowController:instrCtrl|activeIRQStack[17][0] ;
; flowController:instrCtrl|activeIRQStack[17][2]            ; Merged with flowController:instrCtrl|activeIRQStack[17][0] ;
; flowController:instrCtrl|activeIRQStack[17][3]            ; Merged with flowController:instrCtrl|activeIRQStack[17][0] ;
; flowController:instrCtrl|activeIRQStack[17][4]            ; Merged with flowController:instrCtrl|activeIRQStack[17][0] ;
; flowController:instrCtrl|activeIRQStack[16][1]            ; Merged with flowController:instrCtrl|activeIRQStack[16][0] ;
; flowController:instrCtrl|activeIRQStack[16][2]            ; Merged with flowController:instrCtrl|activeIRQStack[16][0] ;
; flowController:instrCtrl|activeIRQStack[16][3]            ; Merged with flowController:instrCtrl|activeIRQStack[16][0] ;
; flowController:instrCtrl|activeIRQStack[16][4]            ; Merged with flowController:instrCtrl|activeIRQStack[16][0] ;
; flowController:instrCtrl|activeIRQStack[15][1]            ; Merged with flowController:instrCtrl|activeIRQStack[15][0] ;
; flowController:instrCtrl|activeIRQStack[15][2]            ; Merged with flowController:instrCtrl|activeIRQStack[15][0] ;
; flowController:instrCtrl|activeIRQStack[15][3]            ; Merged with flowController:instrCtrl|activeIRQStack[15][0] ;
; flowController:instrCtrl|activeIRQStack[15][4]            ; Merged with flowController:instrCtrl|activeIRQStack[15][0] ;
; flowController:instrCtrl|activeIRQStack[14][1]            ; Merged with flowController:instrCtrl|activeIRQStack[14][0] ;
; flowController:instrCtrl|activeIRQStack[14][2]            ; Merged with flowController:instrCtrl|activeIRQStack[14][0] ;
; flowController:instrCtrl|activeIRQStack[14][3]            ; Merged with flowController:instrCtrl|activeIRQStack[14][0] ;
; flowController:instrCtrl|activeIRQStack[14][4]            ; Merged with flowController:instrCtrl|activeIRQStack[14][0] ;
; flowController:instrCtrl|activeIRQStack[13][1]            ; Merged with flowController:instrCtrl|activeIRQStack[13][0] ;
; flowController:instrCtrl|activeIRQStack[13][2]            ; Merged with flowController:instrCtrl|activeIRQStack[13][0] ;
; flowController:instrCtrl|activeIRQStack[13][3]            ; Merged with flowController:instrCtrl|activeIRQStack[13][0] ;
; flowController:instrCtrl|activeIRQStack[13][4]            ; Merged with flowController:instrCtrl|activeIRQStack[13][0] ;
; flowController:instrCtrl|activeIRQStack[12][1]            ; Merged with flowController:instrCtrl|activeIRQStack[12][0] ;
; flowController:instrCtrl|activeIRQStack[12][2]            ; Merged with flowController:instrCtrl|activeIRQStack[12][0] ;
; flowController:instrCtrl|activeIRQStack[12][3]            ; Merged with flowController:instrCtrl|activeIRQStack[12][0] ;
; flowController:instrCtrl|activeIRQStack[12][4]            ; Merged with flowController:instrCtrl|activeIRQStack[12][0] ;
; flowController:instrCtrl|activeIRQStack[11][1]            ; Merged with flowController:instrCtrl|activeIRQStack[11][0] ;
; flowController:instrCtrl|activeIRQStack[11][2]            ; Merged with flowController:instrCtrl|activeIRQStack[11][0] ;
; flowController:instrCtrl|activeIRQStack[11][3]            ; Merged with flowController:instrCtrl|activeIRQStack[11][0] ;
; flowController:instrCtrl|activeIRQStack[11][4]            ; Merged with flowController:instrCtrl|activeIRQStack[11][0] ;
; flowController:instrCtrl|activeIRQStack[10][1]            ; Merged with flowController:instrCtrl|activeIRQStack[10][0] ;
; flowController:instrCtrl|activeIRQStack[10][2]            ; Merged with flowController:instrCtrl|activeIRQStack[10][0] ;
; flowController:instrCtrl|activeIRQStack[10][3]            ; Merged with flowController:instrCtrl|activeIRQStack[10][0] ;
; flowController:instrCtrl|activeIRQStack[10][4]            ; Merged with flowController:instrCtrl|activeIRQStack[10][0] ;
; flowController:instrCtrl|activeIRQStack[9][1]             ; Merged with flowController:instrCtrl|activeIRQStack[9][0]  ;
; flowController:instrCtrl|activeIRQStack[9][2]             ; Merged with flowController:instrCtrl|activeIRQStack[9][0]  ;
; flowController:instrCtrl|activeIRQStack[9][3]             ; Merged with flowController:instrCtrl|activeIRQStack[9][0]  ;
; flowController:instrCtrl|activeIRQStack[9][4]             ; Merged with flowController:instrCtrl|activeIRQStack[9][0]  ;
; flowController:instrCtrl|activeIRQStack[8][1]             ; Merged with flowController:instrCtrl|activeIRQStack[8][0]  ;
; flowController:instrCtrl|activeIRQStack[8][2]             ; Merged with flowController:instrCtrl|activeIRQStack[8][0]  ;
; flowController:instrCtrl|activeIRQStack[8][3]             ; Merged with flowController:instrCtrl|activeIRQStack[8][0]  ;
; flowController:instrCtrl|activeIRQStack[8][4]             ; Merged with flowController:instrCtrl|activeIRQStack[8][0]  ;
; flowController:instrCtrl|activeIRQStack[7][1]             ; Merged with flowController:instrCtrl|activeIRQStack[7][0]  ;
; flowController:instrCtrl|activeIRQStack[7][2]             ; Merged with flowController:instrCtrl|activeIRQStack[7][0]  ;
; flowController:instrCtrl|activeIRQStack[7][3]             ; Merged with flowController:instrCtrl|activeIRQStack[7][0]  ;
; flowController:instrCtrl|activeIRQStack[7][4]             ; Merged with flowController:instrCtrl|activeIRQStack[7][0]  ;
; flowController:instrCtrl|activeIRQStack[6][1]             ; Merged with flowController:instrCtrl|activeIRQStack[6][0]  ;
; flowController:instrCtrl|activeIRQStack[6][2]             ; Merged with flowController:instrCtrl|activeIRQStack[6][0]  ;
; flowController:instrCtrl|activeIRQStack[6][3]             ; Merged with flowController:instrCtrl|activeIRQStack[6][0]  ;
; flowController:instrCtrl|activeIRQStack[6][4]             ; Merged with flowController:instrCtrl|activeIRQStack[6][0]  ;
; flowController:instrCtrl|activeIRQStack[5][1]             ; Merged with flowController:instrCtrl|activeIRQStack[5][0]  ;
; flowController:instrCtrl|activeIRQStack[5][2]             ; Merged with flowController:instrCtrl|activeIRQStack[5][0]  ;
; flowController:instrCtrl|activeIRQStack[5][3]             ; Merged with flowController:instrCtrl|activeIRQStack[5][0]  ;
; flowController:instrCtrl|activeIRQStack[5][4]             ; Merged with flowController:instrCtrl|activeIRQStack[5][0]  ;
; flowController:instrCtrl|activeIRQStack[4][1]             ; Merged with flowController:instrCtrl|activeIRQStack[4][0]  ;
; flowController:instrCtrl|activeIRQStack[4][2]             ; Merged with flowController:instrCtrl|activeIRQStack[4][0]  ;
; flowController:instrCtrl|activeIRQStack[4][3]             ; Merged with flowController:instrCtrl|activeIRQStack[4][0]  ;
; flowController:instrCtrl|activeIRQStack[4][4]             ; Merged with flowController:instrCtrl|activeIRQStack[4][0]  ;
; flowController:instrCtrl|activeIRQStack[3][1]             ; Merged with flowController:instrCtrl|activeIRQStack[3][0]  ;
; flowController:instrCtrl|activeIRQStack[3][2]             ; Merged with flowController:instrCtrl|activeIRQStack[3][0]  ;
; flowController:instrCtrl|activeIRQStack[3][3]             ; Merged with flowController:instrCtrl|activeIRQStack[3][0]  ;
; flowController:instrCtrl|activeIRQStack[3][4]             ; Merged with flowController:instrCtrl|activeIRQStack[3][0]  ;
; flowController:instrCtrl|activeIRQStack[2][1]             ; Merged with flowController:instrCtrl|activeIRQStack[2][0]  ;
; flowController:instrCtrl|activeIRQStack[2][2]             ; Merged with flowController:instrCtrl|activeIRQStack[2][0]  ;
; flowController:instrCtrl|activeIRQStack[2][3]             ; Merged with flowController:instrCtrl|activeIRQStack[2][0]  ;
; flowController:instrCtrl|activeIRQStack[2][4]             ; Merged with flowController:instrCtrl|activeIRQStack[2][0]  ;
; flowController:instrCtrl|activeIRQStack[1][1]             ; Merged with flowController:instrCtrl|activeIRQStack[1][0]  ;
; flowController:instrCtrl|activeIRQStack[1][2]             ; Merged with flowController:instrCtrl|activeIRQStack[1][0]  ;
; flowController:instrCtrl|activeIRQStack[1][3]             ; Merged with flowController:instrCtrl|activeIRQStack[1][0]  ;
; flowController:instrCtrl|activeIRQStack[1][4]             ; Merged with flowController:instrCtrl|activeIRQStack[1][0]  ;
; flowController:instrCtrl|activeIRQStack[0][1]             ; Merged with flowController:instrCtrl|activeIRQStack[0][0]  ;
; flowController:instrCtrl|activeIRQStack[0][2]             ; Merged with flowController:instrCtrl|activeIRQStack[0][0]  ;
; flowController:instrCtrl|activeIRQStack[0][3]             ; Merged with flowController:instrCtrl|activeIRQStack[0][0]  ;
; flowController:instrCtrl|activeIRQStack[0][4]             ; Merged with flowController:instrCtrl|activeIRQStack[0][0]  ;
; wolfcore:CPU|instrWriteBack[2,3,12]                       ; Merged with wolfcore:CPU|instrWriteBack[0]                 ;
; wolfcore:CPU|instrWriteBack[8]                            ; Merged with wolfcore:CPU|instrWriteBack[11]                ;
; wolfcore:CPU|instrWriteBack[9]                            ; Merged with wolfcore:CPU|instrWriteBack[10]                ;
; wolfcore:CPU|instrWriteBack[7]                            ; Merged with wolfcore:CPU|instrWriteBack[6]                 ;
; wolfcore:CPU|instrExecute[2,3,12,27..30]                  ; Merged with wolfcore:CPU|instrExecute[0]                   ;
; wolfcore:CPU|instrExecute[9,13,14]                        ; Merged with wolfcore:CPU|instrExecute[10]                  ;
; wolfcore:CPU|instrExecute[8,31]                           ; Merged with wolfcore:CPU|instrExecute[11]                  ;
; wolfcore:CPU|instrExecute[7]                              ; Merged with wolfcore:CPU|instrExecute[6]                   ;
; wolfcore:CPU|instrFetchB[2,3,12,27..30]                   ; Merged with wolfcore:CPU|instrFetchB[0]                    ;
; wolfcore:CPU|instrFetchB[9,13,14]                         ; Merged with wolfcore:CPU|instrFetchB[10]                   ;
; wolfcore:CPU|instrFetchB[8,31]                            ; Merged with wolfcore:CPU|instrFetchB[11]                   ;
; flowController:instrCtrl|instrGen[2,3,9,10,12..15,27..30] ; Merged with flowController:instrCtrl|instrGen[0]           ;
; wolfcore:CPU|instrFetchB[7]                               ; Merged with wolfcore:CPU|instrFetchB[6]                    ;
; flowController:instrCtrl|instrGen[1,4,6..8,31]            ; Merged with flowController:instrCtrl|instrGen[11]          ;
; wolfcore:CPU|regFile[11][31]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][30]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][29]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][28]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][27]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][26]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][25]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][24]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][23]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][22]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][21]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][20]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][19]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][18]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][17]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][16]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][15]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][14]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][13]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][12]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][11]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][10]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][9]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][8]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][7]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][6]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][5]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][4]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][3]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][2]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][1]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[11][0]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][31]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][30]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][29]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][28]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][27]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][26]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][25]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][24]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][23]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][22]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][21]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][20]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][19]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][18]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][17]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][16]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][15]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][14]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][13]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][12]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][11]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][10]                              ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][9]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][8]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][7]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][6]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][5]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][4]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][3]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][2]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][1]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[10][0]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[9][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[8][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[7][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[6][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[5][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][31]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][30]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][29]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][28]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][27]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][26]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][25]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][24]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][23]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][22]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][21]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][20]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][19]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][18]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][17]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][16]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][15]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][14]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][13]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][12]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][11]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][10]                               ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][9]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][8]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][7]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][6]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][5]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][4]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][3]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][2]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][1]                                ; Stuck at GND due to stuck port clock_enable                ;
; wolfcore:CPU|regFile[4][0]                                ; Stuck at GND due to stuck port clock_enable                ;
; flowController:instrCtrl|instrGen[0]                      ; Stuck at GND due to stuck port data_in                     ;
; wolfcore:CPU|instrFetchB[0]                               ; Stuck at GND due to stuck port data_in                     ;
; wolfcore:CPU|instrExecute[0]                              ; Stuck at GND due to stuck port data_in                     ;
; wolfcore:CPU|instrWriteBack[0]                            ; Stuck at GND due to stuck port data_in                     ;
; flowController:instrCtrl|IRQDepth[5]                      ; Lost fanout                                                ;
; Total Number of Removed Registers = 497                   ;                                                            ;
+-----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------+
; progMem:instrCache|instrOutput[0]  ; Stuck at GND              ; wolfcore:CPU|instrFetchB[0], wolfcore:CPU|instrExecute[0],                 ;
;                                    ; due to stuck port data_in ; wolfcore:CPU|instrWriteBack[0]                                             ;
; flowController:instrCtrl|IRQBus[6] ; Stuck at GND              ; flowController:instrCtrl|instrGen[0], flowController:instrCtrl|IRQDepth[5] ;
;                                    ; due to stuck port data_in ;                                                                            ;
+------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2372  ;
; Number of registers using Synchronous Clear  ; 290   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 2253  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1180  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; flowController:instrCtrl|irqRunning[0] ; 78      ;
; flowController:instrCtrl|IRQDepth[4]   ; 56      ;
; flowController:instrCtrl|IRQDepth[3]   ; 147     ;
; flowController:instrCtrl|IRQDepth[2]   ; 148     ;
; flowController:instrCtrl|IRQDepth[1]   ; 148     ;
; flowController:instrCtrl|IRQDepth[0]   ; 150     ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|CPU_Status[3]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|CPU_Status[7]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|pc[25]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|inputFA[0]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|dataOutAddr[3]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|inputA[11]                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|addrGen[1]    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|nopCtr[9]     ;
; 5:1                ; 21 bits   ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|addrGen[27]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|nopCtr[1]     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|outputData[2] ;
; 12:1               ; 21 bits   ; 168 LEs       ; 42 LEs               ; 126 LEs                ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|dataInAddr[22]            ;
; 12:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|dataInAddr[4]             ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|tmpPC[2]      ;
; 19:1               ; 21 bits   ; 252 LEs       ; 84 LEs               ; 168 LEs                ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|inputB[25]                ;
; 19:1               ; 11 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|wolfcore:CPU|inputB[8]                 ;
; 69:1               ; 11 bits   ; 506 LEs       ; 473 LEs              ; 33 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|instrGen[17]  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|flowController:instrCtrl|IRQDepth[0]   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |DE0_NANO_SOC_Default|wolfcore:CPU|ALU:mainALU|Mux10         ;
; 1:1                ; 33 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|wolfcore:CPU|ALU:mainALU|Mux47         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|outputDataMux:dataMux|outputData[21]   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE0_NANO_SOC_Default|flowController:instrCtrl|Selector7     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE0_NANO_SOC_Default|flowController:instrCtrl|Selector6     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; true                   ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; direct                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 1.152000 MHz           ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_u5v3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "flowController:instrCtrl" ;
+------------+-------+----------+----------------------+
; Port       ; Type  ; Severity ; Details              ;
+------------+-------+----------+----------------------+
; irq[31..1] ; Input ; Info     ; Stuck at GND         ;
+------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainPLL:PLL"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2372                        ;
;     CLR               ; 1049                        ;
;     CLR SCLR          ; 78                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 43                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 967                         ;
;     ENA CLR SCLR      ; 94                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA SCLR          ; 75                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 11                          ;
;     plain             ; 11                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 2244                        ;
;     arith             ; 112                         ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 36                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 2123                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 1089                        ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 819                         ;
; boundary_port         ; 93                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Mar 13 17:08:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_Default -c DE0_NANO_SOC_Default
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/mainArch.vhd
    Info (12022): Found design unit 1: mainArch File: /home/mathias/Projects/WolfCoreOne/logic/src/mainArch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/outputDataMux.vhd
    Info (12022): Found design unit 1: outputDataMux-default File: /home/mathias/Projects/WolfCoreOne/logic/src/outputDataMux.vhd Line: 16
    Info (12023): Found entity 1: outputDataMux File: /home/mathias/Projects/WolfCoreOne/logic/src/outputDataMux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd
    Info (12022): Found design unit 1: wolfcore-default File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd Line: 24
    Info (12023): Found entity 1: wolfcore File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/progMem.vhd
    Info (12022): Found design unit 1: progMem-default File: /home/mathias/Projects/WolfCoreOne/logic/src/progMem.vhd Line: 13
    Info (12023): Found entity 1: progMem File: /home/mathias/Projects/WolfCoreOne/logic/src/progMem.vhd Line: 5
Warning (12090): Entity "mux" obtained from "../src/mux.vhd" instead of from Quartus Prime megafunction library File: /home/mathias/Projects/WolfCoreOne/logic/src/mux.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/mux.vhd
    Info (12022): Found design unit 1: mux-mdefault File: /home/mathias/Projects/WolfCoreOne/logic/src/mux.vhd Line: 27
    Info (12023): Found entity 1: mux File: /home/mathias/Projects/WolfCoreOne/logic/src/mux.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/mmu.vhd
    Info (12022): Found design unit 1: mmu-default File: /home/mathias/Projects/WolfCoreOne/logic/src/mmu.vhd Line: 17
    Info (12023): Found entity 1: mmu File: /home/mathias/Projects/WolfCoreOne/logic/src/mmu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/flowController.vhd
    Info (12022): Found design unit 1: flowController-default File: /home/mathias/Projects/WolfCoreOne/logic/src/flowController.vhd Line: 32
    Info (12023): Found entity 1: flowController File: /home/mathias/Projects/WolfCoreOne/logic/src/flowController.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd
    Info (12022): Found design unit 1: ALU-default File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 16
    Info (12023): Found entity 1: ALU File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd
    Info (12022): Found design unit 1: UART-default File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd Line: 21
    Info (12023): Found entity 1: UART File: /home/mathias/Projects/WolfCoreOne/logic/src/io/uart.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file runningLED.vhd
    Info (12022): Found design unit 1: runningLED-default File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/runningLED.vhd Line: 13
    Info (12023): Found entity 1: runningLED File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/runningLED.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mainPLL.v
    Info (12023): Found entity 1: mainPLL File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mainPLL/mainPLL_0002.v
    Info (12023): Found entity 1: mainPLL_0002 File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL/mainPLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file DE0_NANO_SOC_Default.v
    Info (12023): Found entity 1: DE0_NANO_SOC_Default File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file data_cache.vhd
    Info (12022): Found design unit 1: data_cache-SYN File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd Line: 56
    Info (12023): Found entity 1: data_cache File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd Line: 43
Info (12127): Elaborating entity "DE0_NANO_SOC_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_SOC_Default.v(118): object "clk" assigned a value but never read File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_SOC_Default.v(119): object "rst" assigned a value but never read File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 119
Warning (10034): Output port "ADC_CONVST" at DE0_NANO_SOC_Default.v(10) has no driver File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 10
Warning (10034): Output port "ADC_SCK" at DE0_NANO_SOC_Default.v(11) has no driver File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 11
Warning (10034): Output port "ADC_SDI" at DE0_NANO_SOC_Default.v(12) has no driver File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 12
Info (12128): Elaborating entity "mainPLL" for hierarchy "mainPLL:PLL" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 116
Info (12128): Elaborating entity "mainPLL_0002" for hierarchy "mainPLL:PLL|mainPLL_0002:mainpll_inst" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL/mainPLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL/mainPLL_0002.v Line: 85
Info (12133): Instantiated megafunction "mainPLL:PLL|mainPLL_0002:mainpll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/mainPLL/mainPLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.152000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "wolfcore" for hierarchy "wolfcore:CPU" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at wolfcore.vhd(42): object "shadowPC_FA" assigned a value but never read File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd Line: 42
Warning (10873): Using initial value X (don't care) for net "shadowPC_FB" at wolfcore.vhd(43) File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd Line: 43
Info (12128): Elaborating entity "ALU" for hierarchy "wolfcore:CPU|ALU:mainALU" File: /home/mathias/Projects/WolfCoreOne/logic/src/wolfcore.vhd Line: 64
Warning (10631): VHDL Process Statement warning at alu.vhd(34): inferring latch(es) for signal or variable "resTmp", which holds its previous value in one or more paths through the process File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[0]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[1]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[2]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[3]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[4]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[5]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[6]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[7]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[8]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[9]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[10]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[11]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[12]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[13]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[14]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[15]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[16]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[17]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[18]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[19]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[20]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[21]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[22]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[23]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[24]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[25]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[26]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[27]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[28]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[29]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[30]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[31]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (10041): Inferred latch for "resTmp[32]" at alu.vhd(34) File: /home/mathias/Projects/WolfCoreOne/logic/src/alu.vhd Line: 34
Info (12128): Elaborating entity "flowController" for hierarchy "flowController:instrCtrl" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at flowController.vhd(55): object "flushFlag" assigned a value but never read File: /home/mathias/Projects/WolfCoreOne/logic/src/flowController.vhd Line: 55
Info (12128): Elaborating entity "progMem" for hierarchy "progMem:instrCache" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 163
Info (12128): Elaborating entity "mmu" for hierarchy "mmu:dataCache" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 172
Info (12128): Elaborating entity "data_cache" for hierarchy "mmu:dataCache|data_cache:data_cache_instance" File: /home/mathias/Projects/WolfCoreOne/logic/src/mmu.vhd Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd Line: 63
Info (12133): Instantiated megafunction "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component" with the following parameter: File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/data_cache.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5v3.tdf
    Info (12023): Found entity 1: altsyncram_u5v3 File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/altsyncram_u5v3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_u5v3" for hierarchy "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated" File: /opt/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated|decode_5la:decode2" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/altsyncram_u5v3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated|decode_u0a:rden_decode_b" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/altsyncram_u5v3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "mmu:dataCache|data_cache:data_cache_instance|altsyncram:altsyncram_component|altsyncram_u5v3:auto_generated|mux_2hb:mux3" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/db/altsyncram_u5v3.tdf Line: 48
Info (12128): Elaborating entity "outputDataMux" for hierarchy "outputDataMux:dataMux" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 179
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 10
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 11
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 13
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 16
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 17
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 78
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 78
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.v Line: 78
Info (21057): Implemented 3429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 3271 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1431 megabytes
    Info: Processing ended: Mon Mar 13 17:09:16 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mathias/Projects/WolfCoreOne/logic/quartus_prj/DE0_NANO_SOC_Default.map.smsg.


