
J3_ibus_flysky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bd8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08002ce4  08002ce4  00012ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d68  08002d68  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002d68  08002d68  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d68  08002d68  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d68  08002d68  00012d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d6c  08002d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08002de0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08002de0  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000066c5  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a3a  00000000  00000000  0002675e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  00028198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  000288b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bd9  00000000  00000000  00028f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008fb5  00000000  00000000  0003fad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008168b  00000000  00000000  00048a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ca119  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e6c  00000000  00000000  000ca16c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ccc 	.word	0x08002ccc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002ccc 	.word	0x08002ccc

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	; (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	; (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f000 fda9 	bl	8000cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f000 fdc2 	bl	8000cfe <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b088      	sub	sp, #32
 800018c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018e:	f107 0310 	add.w	r3, r7, #16
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800019c:	4b24      	ldr	r3, [pc, #144]	; (8000230 <MX_GPIO_Init+0xa8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a23      	ldr	r2, [pc, #140]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001a2:	f043 0310 	orr.w	r3, r3, #16
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b21      	ldr	r3, [pc, #132]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0310 	and.w	r3, r3, #16
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001b4:	4b1e      	ldr	r3, [pc, #120]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a1d      	ldr	r2, [pc, #116]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001ba:	f043 0320 	orr.w	r3, r3, #32
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b1b      	ldr	r3, [pc, #108]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0320 	and.w	r3, r3, #32
 80001c8:	60bb      	str	r3, [r7, #8]
 80001ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001cc:	4b18      	ldr	r3, [pc, #96]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a17      	ldr	r2, [pc, #92]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b15      	ldr	r3, [pc, #84]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0304 	and.w	r3, r3, #4
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001e4:	4b12      	ldr	r3, [pc, #72]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001e6:	699b      	ldr	r3, [r3, #24]
 80001e8:	4a11      	ldr	r2, [pc, #68]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6193      	str	r3, [r2, #24]
 80001f0:	4b0f      	ldr	r3, [pc, #60]	; (8000230 <MX_GPIO_Init+0xa8>)
 80001f2:	699b      	ldr	r3, [r3, #24]
 80001f4:	f003 0308 	and.w	r3, r3, #8
 80001f8:	603b      	str	r3, [r7, #0]
 80001fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000202:	480c      	ldr	r0, [pc, #48]	; (8000234 <MX_GPIO_Init+0xac>)
 8000204:	f001 f908 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000208:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800020c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800020e:	2301      	movs	r3, #1
 8000210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000212:	2300      	movs	r3, #0
 8000214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000216:	2302      	movs	r3, #2
 8000218:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800021a:	f107 0310 	add.w	r3, r7, #16
 800021e:	4619      	mov	r1, r3
 8000220:	4804      	ldr	r0, [pc, #16]	; (8000234 <MX_GPIO_Init+0xac>)
 8000222:	f000 ff75 	bl	8001110 <HAL_GPIO_Init>

}
 8000226:	bf00      	nop
 8000228:	3720      	adds	r7, #32
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40021000 	.word	0x40021000
 8000234:	40011000 	.word	0x40011000

08000238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  char str[6];



  RxIBus = J3_IBUS_new(&huart1, 14);
 800023e:	210e      	movs	r1, #14
 8000240:	4871      	ldr	r0, [pc, #452]	; (8000408 <main+0x1d0>)
 8000242:	f000 faa7 	bl	8000794 <J3_IBUS_new>
 8000246:	4603      	mov	r3, r0
 8000248:	4a70      	ldr	r2, [pc, #448]	; (800040c <main+0x1d4>)
 800024a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024c:	f000 fbde 	bl	8000a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000250:	f000 f8ec 	bl	800042c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000254:	f7ff ff98 	bl	8000188 <MX_GPIO_Init>
  MX_DMA_Init();
 8000258:	f7ff ff78 	bl	800014c <MX_DMA_Init>
  MX_USART1_UART_Init();
 800025c:	f000 f9ec 	bl	8000638 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1, RxIBus->buffer, 64);
 8000260:	4b6a      	ldr	r3, [pc, #424]	; (800040c <main+0x1d4>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	689b      	ldr	r3, [r3, #8]
 8000266:	2240      	movs	r2, #64	; 0x40
 8000268:	4619      	mov	r1, r3
 800026a:	4867      	ldr	r0, [pc, #412]	; (8000408 <main+0x1d0>)
 800026c:	f001 fdff 	bl	8001e6e <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit(&huart1, "CH1:", 4, 100);
 8000270:	2364      	movs	r3, #100	; 0x64
 8000272:	2204      	movs	r2, #4
 8000274:	4966      	ldr	r1, [pc, #408]	; (8000410 <main+0x1d8>)
 8000276:	4864      	ldr	r0, [pc, #400]	; (8000408 <main+0x1d0>)
 8000278:	f001 fd67 	bl	8001d4a <HAL_UART_Transmit>
	  sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 1));
 800027c:	4b63      	ldr	r3, [pc, #396]	; (800040c <main+0x1d4>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	2101      	movs	r1, #1
 8000282:	4618      	mov	r0, r3
 8000284:	f000 fb7b 	bl	800097e <J3_IBUS_GetCh>
 8000288:	4603      	mov	r3, r0
 800028a:	461a      	mov	r2, r3
 800028c:	463b      	mov	r3, r7
 800028e:	4961      	ldr	r1, [pc, #388]	; (8000414 <main+0x1dc>)
 8000290:	4618      	mov	r0, r3
 8000292:	f002 f98d 	bl	80025b0 <siprintf>
	  HAL_UART_Transmit(&huart1, (char*)str, sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 1)), 100);
 8000296:	4b5d      	ldr	r3, [pc, #372]	; (800040c <main+0x1d4>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	2101      	movs	r1, #1
 800029c:	4618      	mov	r0, r3
 800029e:	f000 fb6e 	bl	800097e <J3_IBUS_GetCh>
 80002a2:	4603      	mov	r3, r0
 80002a4:	461a      	mov	r2, r3
 80002a6:	463b      	mov	r3, r7
 80002a8:	495a      	ldr	r1, [pc, #360]	; (8000414 <main+0x1dc>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f002 f980 	bl	80025b0 <siprintf>
 80002b0:	4603      	mov	r3, r0
 80002b2:	b29a      	uxth	r2, r3
 80002b4:	4639      	mov	r1, r7
 80002b6:	2364      	movs	r3, #100	; 0x64
 80002b8:	4853      	ldr	r0, [pc, #332]	; (8000408 <main+0x1d0>)
 80002ba:	f001 fd46 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\r\n", 2, 100);
 80002be:	2364      	movs	r3, #100	; 0x64
 80002c0:	2202      	movs	r2, #2
 80002c2:	4955      	ldr	r1, [pc, #340]	; (8000418 <main+0x1e0>)
 80002c4:	4850      	ldr	r0, [pc, #320]	; (8000408 <main+0x1d0>)
 80002c6:	f001 fd40 	bl	8001d4a <HAL_UART_Transmit>

	  HAL_UART_Transmit(&huart1, "CH2:", 4, 100);
 80002ca:	2364      	movs	r3, #100	; 0x64
 80002cc:	2204      	movs	r2, #4
 80002ce:	4953      	ldr	r1, [pc, #332]	; (800041c <main+0x1e4>)
 80002d0:	484d      	ldr	r0, [pc, #308]	; (8000408 <main+0x1d0>)
 80002d2:	f001 fd3a 	bl	8001d4a <HAL_UART_Transmit>
	  sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 2));
 80002d6:	4b4d      	ldr	r3, [pc, #308]	; (800040c <main+0x1d4>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	2102      	movs	r1, #2
 80002dc:	4618      	mov	r0, r3
 80002de:	f000 fb4e 	bl	800097e <J3_IBUS_GetCh>
 80002e2:	4603      	mov	r3, r0
 80002e4:	461a      	mov	r2, r3
 80002e6:	463b      	mov	r3, r7
 80002e8:	494a      	ldr	r1, [pc, #296]	; (8000414 <main+0x1dc>)
 80002ea:	4618      	mov	r0, r3
 80002ec:	f002 f960 	bl	80025b0 <siprintf>
	  HAL_UART_Transmit(&huart1, (char*)str, sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 2)), 100);
 80002f0:	4b46      	ldr	r3, [pc, #280]	; (800040c <main+0x1d4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2102      	movs	r1, #2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fb41 	bl	800097e <J3_IBUS_GetCh>
 80002fc:	4603      	mov	r3, r0
 80002fe:	461a      	mov	r2, r3
 8000300:	463b      	mov	r3, r7
 8000302:	4944      	ldr	r1, [pc, #272]	; (8000414 <main+0x1dc>)
 8000304:	4618      	mov	r0, r3
 8000306:	f002 f953 	bl	80025b0 <siprintf>
 800030a:	4603      	mov	r3, r0
 800030c:	b29a      	uxth	r2, r3
 800030e:	4639      	mov	r1, r7
 8000310:	2364      	movs	r3, #100	; 0x64
 8000312:	483d      	ldr	r0, [pc, #244]	; (8000408 <main+0x1d0>)
 8000314:	f001 fd19 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\r\n", 2, 100);
 8000318:	2364      	movs	r3, #100	; 0x64
 800031a:	2202      	movs	r2, #2
 800031c:	493e      	ldr	r1, [pc, #248]	; (8000418 <main+0x1e0>)
 800031e:	483a      	ldr	r0, [pc, #232]	; (8000408 <main+0x1d0>)
 8000320:	f001 fd13 	bl	8001d4a <HAL_UART_Transmit>

	  HAL_UART_Transmit(&huart1, "CH3:", 4, 100);
 8000324:	2364      	movs	r3, #100	; 0x64
 8000326:	2204      	movs	r2, #4
 8000328:	493d      	ldr	r1, [pc, #244]	; (8000420 <main+0x1e8>)
 800032a:	4837      	ldr	r0, [pc, #220]	; (8000408 <main+0x1d0>)
 800032c:	f001 fd0d 	bl	8001d4a <HAL_UART_Transmit>
	  sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 3));
 8000330:	4b36      	ldr	r3, [pc, #216]	; (800040c <main+0x1d4>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2103      	movs	r1, #3
 8000336:	4618      	mov	r0, r3
 8000338:	f000 fb21 	bl	800097e <J3_IBUS_GetCh>
 800033c:	4603      	mov	r3, r0
 800033e:	461a      	mov	r2, r3
 8000340:	463b      	mov	r3, r7
 8000342:	4934      	ldr	r1, [pc, #208]	; (8000414 <main+0x1dc>)
 8000344:	4618      	mov	r0, r3
 8000346:	f002 f933 	bl	80025b0 <siprintf>
	  HAL_UART_Transmit(&huart1, (char*)str, sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 3)), 100);
 800034a:	4b30      	ldr	r3, [pc, #192]	; (800040c <main+0x1d4>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2103      	movs	r1, #3
 8000350:	4618      	mov	r0, r3
 8000352:	f000 fb14 	bl	800097e <J3_IBUS_GetCh>
 8000356:	4603      	mov	r3, r0
 8000358:	461a      	mov	r2, r3
 800035a:	463b      	mov	r3, r7
 800035c:	492d      	ldr	r1, [pc, #180]	; (8000414 <main+0x1dc>)
 800035e:	4618      	mov	r0, r3
 8000360:	f002 f926 	bl	80025b0 <siprintf>
 8000364:	4603      	mov	r3, r0
 8000366:	b29a      	uxth	r2, r3
 8000368:	4639      	mov	r1, r7
 800036a:	2364      	movs	r3, #100	; 0x64
 800036c:	4826      	ldr	r0, [pc, #152]	; (8000408 <main+0x1d0>)
 800036e:	f001 fcec 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\r\n", 2, 100);
 8000372:	2364      	movs	r3, #100	; 0x64
 8000374:	2202      	movs	r2, #2
 8000376:	4928      	ldr	r1, [pc, #160]	; (8000418 <main+0x1e0>)
 8000378:	4823      	ldr	r0, [pc, #140]	; (8000408 <main+0x1d0>)
 800037a:	f001 fce6 	bl	8001d4a <HAL_UART_Transmit>

	  HAL_UART_Transmit(&huart1, "CH4:", 4, 100);
 800037e:	2364      	movs	r3, #100	; 0x64
 8000380:	2204      	movs	r2, #4
 8000382:	4928      	ldr	r1, [pc, #160]	; (8000424 <main+0x1ec>)
 8000384:	4820      	ldr	r0, [pc, #128]	; (8000408 <main+0x1d0>)
 8000386:	f001 fce0 	bl	8001d4a <HAL_UART_Transmit>
	  sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 4));
 800038a:	4b20      	ldr	r3, [pc, #128]	; (800040c <main+0x1d4>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	2104      	movs	r1, #4
 8000390:	4618      	mov	r0, r3
 8000392:	f000 faf4 	bl	800097e <J3_IBUS_GetCh>
 8000396:	4603      	mov	r3, r0
 8000398:	461a      	mov	r2, r3
 800039a:	463b      	mov	r3, r7
 800039c:	491d      	ldr	r1, [pc, #116]	; (8000414 <main+0x1dc>)
 800039e:	4618      	mov	r0, r3
 80003a0:	f002 f906 	bl	80025b0 <siprintf>
	  HAL_UART_Transmit(&huart1, (char*)str, sprintf(str, "%d", J3_IBUS_GetCh(RxIBus, 4)), 100);
 80003a4:	4b19      	ldr	r3, [pc, #100]	; (800040c <main+0x1d4>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2104      	movs	r1, #4
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 fae7 	bl	800097e <J3_IBUS_GetCh>
 80003b0:	4603      	mov	r3, r0
 80003b2:	461a      	mov	r2, r3
 80003b4:	463b      	mov	r3, r7
 80003b6:	4917      	ldr	r1, [pc, #92]	; (8000414 <main+0x1dc>)
 80003b8:	4618      	mov	r0, r3
 80003ba:	f002 f8f9 	bl	80025b0 <siprintf>
 80003be:	4603      	mov	r3, r0
 80003c0:	b29a      	uxth	r2, r3
 80003c2:	4639      	mov	r1, r7
 80003c4:	2364      	movs	r3, #100	; 0x64
 80003c6:	4810      	ldr	r0, [pc, #64]	; (8000408 <main+0x1d0>)
 80003c8:	f001 fcbf 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\r\n", 2, 100);
 80003cc:	2364      	movs	r3, #100	; 0x64
 80003ce:	2202      	movs	r2, #2
 80003d0:	4911      	ldr	r1, [pc, #68]	; (8000418 <main+0x1e0>)
 80003d2:	480d      	ldr	r0, [pc, #52]	; (8000408 <main+0x1d0>)
 80003d4:	f001 fcb9 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, RxIBus->buffer, 64, 100);
 80003d8:	4b0c      	ldr	r3, [pc, #48]	; (800040c <main+0x1d4>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	6899      	ldr	r1, [r3, #8]
 80003de:	2364      	movs	r3, #100	; 0x64
 80003e0:	2240      	movs	r2, #64	; 0x40
 80003e2:	4809      	ldr	r0, [pc, #36]	; (8000408 <main+0x1d0>)
 80003e4:	f001 fcb1 	bl	8001d4a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, "\r\n", 2, 100);
 80003e8:	2364      	movs	r3, #100	; 0x64
 80003ea:	2202      	movs	r2, #2
 80003ec:	490a      	ldr	r1, [pc, #40]	; (8000418 <main+0x1e0>)
 80003ee:	4806      	ldr	r0, [pc, #24]	; (8000408 <main+0x1d0>)
 80003f0:	f001 fcab 	bl	8001d4a <HAL_UART_Transmit>


	  HAL_Delay(1000);
 80003f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003f8:	f000 fb6a 	bl	8000ad0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80003fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000400:	4809      	ldr	r0, [pc, #36]	; (8000428 <main+0x1f0>)
 8000402:	f001 f821 	bl	8001448 <HAL_GPIO_TogglePin>
  {
 8000406:	e733      	b.n	8000270 <main+0x38>
 8000408:	20000094 	.word	0x20000094
 800040c:	2000008c 	.word	0x2000008c
 8000410:	08002ce4 	.word	0x08002ce4
 8000414:	08002cec 	.word	0x08002cec
 8000418:	08002cf0 	.word	0x08002cf0
 800041c:	08002cf4 	.word	0x08002cf4
 8000420:	08002cfc 	.word	0x08002cfc
 8000424:	08002d04 	.word	0x08002d04
 8000428:	40011000 	.word	0x40011000

0800042c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b090      	sub	sp, #64	; 0x40
 8000430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000432:	f107 0318 	add.w	r3, r7, #24
 8000436:	2228      	movs	r2, #40	; 0x28
 8000438:	2100      	movs	r1, #0
 800043a:	4618      	mov	r0, r3
 800043c:	f001 ffc4 	bl	80023c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
 800044c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800044e:	2301      	movs	r3, #1
 8000450:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000456:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800045c:	2301      	movs	r3, #1
 800045e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000460:	2302      	movs	r3, #2
 8000462:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000464:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000468:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800046a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800046e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000470:	f107 0318 	add.w	r3, r7, #24
 8000474:	4618      	mov	r0, r3
 8000476:	f001 f801 	bl	800147c <HAL_RCC_OscConfig>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000480:	f000 f834 	bl	80004ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000484:	230f      	movs	r3, #15
 8000486:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000488:	2302      	movs	r3, #2
 800048a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000490:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000494:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000496:	2300      	movs	r3, #0
 8000498:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2102      	movs	r1, #2
 800049e:	4618      	mov	r0, r3
 80004a0:	f001 fa6e 	bl	8001980 <HAL_RCC_ClockConfig>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004aa:	f000 f81f 	bl	80004ec <Error_Handler>
  }
}
 80004ae:	bf00      	nop
 80004b0:	3740      	adds	r7, #64	; 0x40
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
	...

080004b8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]

  J3_IBUS_ProcessBuffer(RxIBus);
 80004c0:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <HAL_UART_RxCpltCallback+0x2c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 f9ba 	bl	800083e <J3_IBUS_ProcessBuffer>
  HAL_UART_Receive_DMA(&huart1, RxIBus->buffer, 64);
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <HAL_UART_RxCpltCallback+0x2c>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	689b      	ldr	r3, [r3, #8]
 80004d0:	2240      	movs	r2, #64	; 0x40
 80004d2:	4619      	mov	r1, r3
 80004d4:	4804      	ldr	r0, [pc, #16]	; (80004e8 <HAL_UART_RxCpltCallback+0x30>)
 80004d6:	f001 fcca 	bl	8001e6e <HAL_UART_Receive_DMA>
}
 80004da:	bf00      	nop
 80004dc:	3708      	adds	r7, #8
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	2000008c 	.word	0x2000008c
 80004e8:	20000094 	.word	0x20000094

080004ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
}
 80004f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <Error_Handler+0x8>
	...

080004f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <HAL_MspInit+0x5c>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	4a14      	ldr	r2, [pc, #80]	; (8000554 <HAL_MspInit+0x5c>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	6193      	str	r3, [r2, #24]
 800050a:	4b12      	ldr	r3, [pc, #72]	; (8000554 <HAL_MspInit+0x5c>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	60bb      	str	r3, [r7, #8]
 8000514:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4b0f      	ldr	r3, [pc, #60]	; (8000554 <HAL_MspInit+0x5c>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <HAL_MspInit+0x5c>)
 800051c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000520:	61d3      	str	r3, [r2, #28]
 8000522:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <HAL_MspInit+0x5c>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800052e:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <HAL_MspInit+0x60>)
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	60fb      	str	r3, [r7, #12]
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	4a04      	ldr	r2, [pc, #16]	; (8000558 <HAL_MspInit+0x60>)
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800054a:	bf00      	nop
 800054c:	3714      	adds	r7, #20
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr
 8000554:	40021000 	.word	0x40021000
 8000558:	40010000 	.word	0x40010000

0800055c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000560:	e7fe      	b.n	8000560 <NMI_Handler+0x4>

08000562 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000562:	b480      	push	{r7}
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000566:	e7fe      	b.n	8000566 <HardFault_Handler+0x4>

08000568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800056c:	e7fe      	b.n	800056c <MemManage_Handler+0x4>

0800056e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800056e:	b480      	push	{r7}
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <BusFault_Handler+0x4>

08000574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000578:	e7fe      	b.n	8000578 <UsageFault_Handler+0x4>

0800057a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr

08000586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr

08000592 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000596:	bf00      	nop
 8000598:	46bd      	mov	sp, r7
 800059a:	bc80      	pop	{r7}
 800059c:	4770      	bx	lr

0800059e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800059e:	b580      	push	{r7, lr}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005a2:	f000 fa79 	bl	8000a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80005b0:	4802      	ldr	r0, [pc, #8]	; (80005bc <DMA1_Channel5_IRQHandler+0x10>)
 80005b2:	f000 fc79 	bl	8000ea8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80005b6:	bf00      	nop
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	200000d8 	.word	0x200000d8

080005c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c8:	4a14      	ldr	r2, [pc, #80]	; (800061c <_sbrk+0x5c>)
 80005ca:	4b15      	ldr	r3, [pc, #84]	; (8000620 <_sbrk+0x60>)
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005d4:	4b13      	ldr	r3, [pc, #76]	; (8000624 <_sbrk+0x64>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d102      	bne.n	80005e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005dc:	4b11      	ldr	r3, [pc, #68]	; (8000624 <_sbrk+0x64>)
 80005de:	4a12      	ldr	r2, [pc, #72]	; (8000628 <_sbrk+0x68>)
 80005e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <_sbrk+0x64>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4413      	add	r3, r2
 80005ea:	693a      	ldr	r2, [r7, #16]
 80005ec:	429a      	cmp	r2, r3
 80005ee:	d207      	bcs.n	8000600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005f0:	f001 feb8 	bl	8002364 <__errno>
 80005f4:	4603      	mov	r3, r0
 80005f6:	220c      	movs	r2, #12
 80005f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005fa:	f04f 33ff 	mov.w	r3, #4294967295
 80005fe:	e009      	b.n	8000614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000600:	4b08      	ldr	r3, [pc, #32]	; (8000624 <_sbrk+0x64>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000606:	4b07      	ldr	r3, [pc, #28]	; (8000624 <_sbrk+0x64>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4413      	add	r3, r2
 800060e:	4a05      	ldr	r2, [pc, #20]	; (8000624 <_sbrk+0x64>)
 8000610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000612:	68fb      	ldr	r3, [r7, #12]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3718      	adds	r7, #24
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20005000 	.word	0x20005000
 8000620:	00000400 	.word	0x00000400
 8000624:	20000090 	.word	0x20000090
 8000628:	20000130 	.word	0x20000130

0800062c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr

08000638 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800063e:	4a12      	ldr	r2, [pc, #72]	; (8000688 <MX_USART1_UART_Init+0x50>)
 8000640:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000648:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800065e:	220c      	movs	r2, #12
 8000660:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000670:	f001 fb1e 	bl	8001cb0 <HAL_UART_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800067a:	f7ff ff37 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000094 	.word	0x20000094
 8000688:	40013800 	.word	0x40013800

0800068c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	; 0x28
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a35      	ldr	r2, [pc, #212]	; (800077c <HAL_UART_MspInit+0xf0>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d163      	bne.n	8000774 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006ac:	4b34      	ldr	r3, [pc, #208]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a33      	ldr	r2, [pc, #204]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b31      	ldr	r3, [pc, #196]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c4:	4b2e      	ldr	r3, [pc, #184]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	4a2d      	ldr	r2, [pc, #180]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	6193      	str	r3, [r2, #24]
 80006d0:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <HAL_UART_MspInit+0xf4>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	f003 0308 	and.w	r3, r3, #8
 80006d8:	60fb      	str	r3, [r7, #12]
 80006da:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80006dc:	2340      	movs	r3, #64	; 0x40
 80006de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e0:	2302      	movs	r3, #2
 80006e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e4:	2303      	movs	r3, #3
 80006e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4619      	mov	r1, r3
 80006ee:	4825      	ldr	r0, [pc, #148]	; (8000784 <HAL_UART_MspInit+0xf8>)
 80006f0:	f000 fd0e 	bl	8001110 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006f4:	2380      	movs	r3, #128	; 0x80
 80006f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	481f      	ldr	r0, [pc, #124]	; (8000784 <HAL_UART_MspInit+0xf8>)
 8000708:	f000 fd02 	bl	8001110 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800070c:	4b1e      	ldr	r3, [pc, #120]	; (8000788 <HAL_UART_MspInit+0xfc>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
 8000712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000714:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000718:	627b      	str	r3, [r7, #36]	; 0x24
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	f043 0304 	orr.w	r3, r3, #4
 8000720:	627b      	str	r3, [r7, #36]	; 0x24
 8000722:	4a19      	ldr	r2, [pc, #100]	; (8000788 <HAL_UART_MspInit+0xfc>)
 8000724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000726:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000728:	4b18      	ldr	r3, [pc, #96]	; (800078c <HAL_UART_MspInit+0x100>)
 800072a:	4a19      	ldr	r2, [pc, #100]	; (8000790 <HAL_UART_MspInit+0x104>)
 800072c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <HAL_UART_MspInit+0x100>)
 8000730:	2200      	movs	r2, #0
 8000732:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <HAL_UART_MspInit+0x100>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <HAL_UART_MspInit+0x100>)
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <HAL_UART_MspInit+0x100>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <HAL_UART_MspInit+0x100>)
 8000748:	2200      	movs	r2, #0
 800074a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <HAL_UART_MspInit+0x100>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <HAL_UART_MspInit+0x100>)
 8000754:	2200      	movs	r2, #0
 8000756:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000758:	480c      	ldr	r0, [pc, #48]	; (800078c <HAL_UART_MspInit+0x100>)
 800075a:	f000 faeb 	bl	8000d34 <HAL_DMA_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8000764:	f7ff fec2 	bl	80004ec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a08      	ldr	r2, [pc, #32]	; (800078c <HAL_UART_MspInit+0x100>)
 800076c:	639a      	str	r2, [r3, #56]	; 0x38
 800076e:	4a07      	ldr	r2, [pc, #28]	; (800078c <HAL_UART_MspInit+0x100>)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000774:	bf00      	nop
 8000776:	3728      	adds	r7, #40	; 0x28
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40013800 	.word	0x40013800
 8000780:	40021000 	.word	0x40021000
 8000784:	40010c00 	.word	0x40010c00
 8000788:	40010000 	.word	0x40010000
 800078c:	200000d8 	.word	0x200000d8
 8000790:	40020058 	.word	0x40020058

08000794 <J3_IBUS_new>:
#include "usr/J3_IBUS_FLYSKY.h"


//typedef struct TRxIBus TRxIBus;

TRxIBus* J3_IBUS_new(UART_HandleTypeDef* _uart, uint8_t _qtdCanal){
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	460b      	mov	r3, r1
 800079e:	70fb      	strb	r3, [r7, #3]
  TRxIBus* auxRxIBus;

  auxRxIBus = malloc(sizeof(TRxIBus));
 80007a0:	2018      	movs	r0, #24
 80007a2:	f001 fe09 	bl	80023b8 <malloc>
 80007a6:	4603      	mov	r3, r0
 80007a8:	60fb      	str	r3, [r7, #12]
  auxRxIBus->uart = _uart;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	601a      	str	r2, [r3, #0]
  auxRxIBus->qdtCanal = _qtdCanal;
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	78fa      	ldrb	r2, [r7, #3]
 80007b4:	711a      	strb	r2, [r3, #4]

  auxRxIBus->buffer_size = ((auxRxIBus->qdtCanal * 2) + 4) * 2; /* Armazena 2 buffers para garantir ler o pacote inteiro */
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	791b      	ldrb	r3, [r3, #4]
 80007ba:	3302      	adds	r3, #2
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	731a      	strb	r2, [r3, #12]
  /* Esse + 4 é  1 byte de inicio, 2 bytes de checksum, 1 byte de finalizador  */

  auxRxIBus->buffer = malloc(auxRxIBus->buffer_size * sizeof(uint8_t));
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	7b1b      	ldrb	r3, [r3, #12]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fdf4 	bl	80023b8 <malloc>
 80007d0:	4603      	mov	r3, r0
 80007d2:	461a      	mov	r2, r3
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	609a      	str	r2, [r3, #8]
  memset(auxRxIBus->buffer, 0x00, auxRxIBus->buffer_size * sizeof(uint8_t));
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	6898      	ldr	r0, [r3, #8]
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	7b1b      	ldrb	r3, [r3, #12]
 80007e0:	461a      	mov	r2, r3
 80007e2:	2100      	movs	r1, #0
 80007e4:	f001 fdf0 	bl	80023c8 <memset>

  auxRxIBus->canais = malloc(auxRxIBus->qdtCanal * sizeof(uint16_t));
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	791b      	ldrb	r3, [r3, #4]
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fde2 	bl	80023b8 <malloc>
 80007f4:	4603      	mov	r3, r0
 80007f6:	461a      	mov	r2, r3
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  memset(auxRxIBus->canais, 0x00, auxRxIBus->qdtCanal * sizeof(uint16_t));
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	6918      	ldr	r0, [r3, #16]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	461a      	mov	r2, r3
 8000808:	2100      	movs	r1, #0
 800080a:	f001 fddd 	bl	80023c8 <memset>

  /* Armazena os valores enquanto processa */
  auxRxIBus->canais_tmp = malloc(auxRxIBus->qdtCanal * sizeof(uint16_t));
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	791b      	ldrb	r3, [r3, #4]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4618      	mov	r0, r3
 8000816:	f001 fdcf 	bl	80023b8 <malloc>
 800081a:	4603      	mov	r3, r0
 800081c:	461a      	mov	r2, r3
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	615a      	str	r2, [r3, #20]
  memset(auxRxIBus->canais_tmp, 0x00, auxRxIBus->qdtCanal * sizeof(uint16_t));
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	6958      	ldr	r0, [r3, #20]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	791b      	ldrb	r3, [r3, #4]
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	461a      	mov	r2, r3
 800082e:	2100      	movs	r1, #0
 8000830:	f001 fdca 	bl	80023c8 <memset>


  return auxRxIBus;
 8000834:	68fb      	ldr	r3, [r7, #12]
}
 8000836:	4618      	mov	r0, r3
 8000838:	3710      	adds	r7, #16
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <J3_IBUS_ProcessBuffer>:

void J3_IBUS_ProcessBuffer(TRxIBus* _RxIBus){
 800083e:	b480      	push	{r7}
 8000840:	b087      	sub	sp, #28
 8000842:	af00      	add	r7, sp, #0
 8000844:	6078      	str	r0, [r7, #4]
 * 1 byte finalizado 0x20
 */

  uint8_t auxI;
  uint8_t offset_buffer;
  uint16_t auxChkSum = 0xffff;
 8000846:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800084a:	82bb      	strh	r3, [r7, #20]
  uint16_t chkSum = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	81fb      	strh	r3, [r7, #14]

  for(uint8_t i=0; i<32; i++){
 8000850:	2300      	movs	r3, #0
 8000852:	74fb      	strb	r3, [r7, #19]
 8000854:	e00c      	b.n	8000870 <J3_IBUS_ProcessBuffer+0x32>
    if (_RxIBus->buffer[i] == 0x20){
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689a      	ldr	r2, [r3, #8]
 800085a:	7cfb      	ldrb	r3, [r7, #19]
 800085c:	4413      	add	r3, r2
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b20      	cmp	r3, #32
 8000862:	d102      	bne.n	800086a <J3_IBUS_ProcessBuffer+0x2c>
      offset_buffer = i;
 8000864:	7cfb      	ldrb	r3, [r7, #19]
 8000866:	75fb      	strb	r3, [r7, #23]
      break;
 8000868:	e005      	b.n	8000876 <J3_IBUS_ProcessBuffer+0x38>
  for(uint8_t i=0; i<32; i++){
 800086a:	7cfb      	ldrb	r3, [r7, #19]
 800086c:	3301      	adds	r3, #1
 800086e:	74fb      	strb	r3, [r7, #19]
 8000870:	7cfb      	ldrb	r3, [r7, #19]
 8000872:	2b1f      	cmp	r3, #31
 8000874:	d9ef      	bls.n	8000856 <J3_IBUS_ProcessBuffer+0x18>
    }
  }

  /* Subtrai logo os bytes de cabecalho e finalizacao */
  auxChkSum -= _RxIBus->buffer[offset_buffer + 1]; /* subtrair todos os bytes do pacote de 0xffff */
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	7dfb      	ldrb	r3, [r7, #23]
 800087c:	3301      	adds	r3, #1
 800087e:	4413      	add	r3, r2
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b29b      	uxth	r3, r3
 8000884:	8aba      	ldrh	r2, [r7, #20]
 8000886:	1ad3      	subs	r3, r2, r3
 8000888:	82bb      	strh	r3, [r7, #20]
  auxChkSum -= 0x20;
 800088a:	8abb      	ldrh	r3, [r7, #20]
 800088c:	3b20      	subs	r3, #32
 800088e:	82bb      	strh	r3, [r7, #20]
  /*------------------------- */

  for(uint8_t i=0; i<_RxIBus->qdtCanal; i++){
 8000890:	2300      	movs	r3, #0
 8000892:	74bb      	strb	r3, [r7, #18]
 8000894:	e034      	b.n	8000900 <J3_IBUS_ProcessBuffer+0xc2>
    auxI = (i*2 + 2 + offset_buffer);
 8000896:	7cbb      	ldrb	r3, [r7, #18]
 8000898:	3301      	adds	r3, #1
 800089a:	b2db      	uxtb	r3, r3
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	4413      	add	r3, r2
 80008a4:	737b      	strb	r3, [r7, #13]
    _RxIBus->canais_tmp[i] = (_RxIBus->buffer[auxI + 1] << 8) | _RxIBus->buffer[auxI];
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	689a      	ldr	r2, [r3, #8]
 80008aa:	7b7b      	ldrb	r3, [r7, #13]
 80008ac:	3301      	adds	r3, #1
 80008ae:	4413      	add	r3, r2
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	021b      	lsls	r3, r3, #8
 80008b4:	b21a      	sxth	r2, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6899      	ldr	r1, [r3, #8]
 80008ba:	7b7b      	ldrb	r3, [r7, #13]
 80008bc:	440b      	add	r3, r1
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b21b      	sxth	r3, r3
 80008c2:	4313      	orrs	r3, r2
 80008c4:	b219      	sxth	r1, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	7cbb      	ldrb	r3, [r7, #18]
 80008cc:	005b      	lsls	r3, r3, #1
 80008ce:	4413      	add	r3, r2
 80008d0:	b28a      	uxth	r2, r1
 80008d2:	801a      	strh	r2, [r3, #0]
    auxChkSum -= _RxIBus->buffer[auxI];
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	689a      	ldr	r2, [r3, #8]
 80008d8:	7b7b      	ldrb	r3, [r7, #13]
 80008da:	4413      	add	r3, r2
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b29b      	uxth	r3, r3
 80008e0:	8aba      	ldrh	r2, [r7, #20]
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	82bb      	strh	r3, [r7, #20]
    auxChkSum -= _RxIBus->buffer[auxI + 1];
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	7b7b      	ldrb	r3, [r7, #13]
 80008ec:	3301      	adds	r3, #1
 80008ee:	4413      	add	r3, r2
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	8aba      	ldrh	r2, [r7, #20]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	82bb      	strh	r3, [r7, #20]
  for(uint8_t i=0; i<_RxIBus->qdtCanal; i++){
 80008fa:	7cbb      	ldrb	r3, [r7, #18]
 80008fc:	3301      	adds	r3, #1
 80008fe:	74bb      	strb	r3, [r7, #18]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	791b      	ldrb	r3, [r3, #4]
 8000904:	7cba      	ldrb	r2, [r7, #18]
 8000906:	429a      	cmp	r2, r3
 8000908:	d3c5      	bcc.n	8000896 <J3_IBUS_ProcessBuffer+0x58>
  }

  /* Os bytes final do ChkSum */

  auxI = ((_RxIBus->qdtCanal * 2) + 2 + offset_buffer);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	791b      	ldrb	r3, [r3, #4]
 800090e:	3301      	adds	r3, #1
 8000910:	b2db      	uxtb	r3, r3
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	b2da      	uxtb	r2, r3
 8000916:	7dfb      	ldrb	r3, [r7, #23]
 8000918:	4413      	add	r3, r2
 800091a:	737b      	strb	r3, [r7, #13]
  chkSum = (_RxIBus->buffer[auxI + 1] << 8) | _RxIBus->buffer[auxI];
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	689a      	ldr	r2, [r3, #8]
 8000920:	7b7b      	ldrb	r3, [r7, #13]
 8000922:	3301      	adds	r3, #1
 8000924:	4413      	add	r3, r2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	021b      	lsls	r3, r3, #8
 800092a:	b21a      	sxth	r2, r3
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6899      	ldr	r1, [r3, #8]
 8000930:	7b7b      	ldrb	r3, [r7, #13]
 8000932:	440b      	add	r3, r1
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	b21b      	sxth	r3, r3
 8000938:	4313      	orrs	r3, r2
 800093a:	b21b      	sxth	r3, r3
 800093c:	81fb      	strh	r3, [r7, #14]

  /* Verifcar se o chksum bateu */
  if(chkSum == auxChkSum)
 800093e:	89fa      	ldrh	r2, [r7, #14]
 8000940:	8abb      	ldrh	r3, [r7, #20]
 8000942:	429a      	cmp	r2, r3
 8000944:	d116      	bne.n	8000974 <J3_IBUS_ProcessBuffer+0x136>
  {
    for(uint8_t i=0; i<_RxIBus->qdtCanal; i++)
 8000946:	2300      	movs	r3, #0
 8000948:	747b      	strb	r3, [r7, #17]
 800094a:	e00e      	b.n	800096a <J3_IBUS_ProcessBuffer+0x12c>
    {
	  _RxIBus->canais[i] = _RxIBus->canais_tmp[i];
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	695a      	ldr	r2, [r3, #20]
 8000950:	7c7b      	ldrb	r3, [r7, #17]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	441a      	add	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6919      	ldr	r1, [r3, #16]
 800095a:	7c7b      	ldrb	r3, [r7, #17]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	440b      	add	r3, r1
 8000960:	8812      	ldrh	r2, [r2, #0]
 8000962:	801a      	strh	r2, [r3, #0]
    for(uint8_t i=0; i<_RxIBus->qdtCanal; i++)
 8000964:	7c7b      	ldrb	r3, [r7, #17]
 8000966:	3301      	adds	r3, #1
 8000968:	747b      	strb	r3, [r7, #17]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	791b      	ldrb	r3, [r3, #4]
 800096e:	7c7a      	ldrb	r2, [r7, #17]
 8000970:	429a      	cmp	r2, r3
 8000972:	d3eb      	bcc.n	800094c <J3_IBUS_ProcessBuffer+0x10e>
	}
  }
}
 8000974:	bf00      	nop
 8000976:	371c      	adds	r7, #28
 8000978:	46bd      	mov	sp, r7
 800097a:	bc80      	pop	{r7}
 800097c:	4770      	bx	lr

0800097e <J3_IBUS_GetCh>:

uint16_t J3_IBUS_GetCh(TRxIBus* _RxIBus, uint8_t _canal){
 800097e:	b480      	push	{r7}
 8000980:	b083      	sub	sp, #12
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
 8000986:	460b      	mov	r3, r1
 8000988:	70fb      	strb	r3, [r7, #3]
  if (_canal == 0)
 800098a:	78fb      	ldrb	r3, [r7, #3]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d101      	bne.n	8000994 <J3_IBUS_GetCh+0x16>
    return 0;
 8000990:	2300      	movs	r3, #0
 8000992:	e00f      	b.n	80009b4 <J3_IBUS_GetCh+0x36>
  if (_canal > _RxIBus->qdtCanal)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	791b      	ldrb	r3, [r3, #4]
 8000998:	78fa      	ldrb	r2, [r7, #3]
 800099a:	429a      	cmp	r2, r3
 800099c:	d901      	bls.n	80009a2 <J3_IBUS_GetCh+0x24>
    return 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	e008      	b.n	80009b4 <J3_IBUS_GetCh+0x36>

  return _RxIBus->canais[_canal-1];
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	691a      	ldr	r2, [r3, #16]
 80009a6:	78fb      	ldrb	r3, [r7, #3]
 80009a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80009ac:	3b01      	subs	r3, #1
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	4413      	add	r3, r2
 80009b2:	881b      	ldrh	r3, [r3, #0]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bc80      	pop	{r7}
 80009bc:	4770      	bx	lr
	...

080009c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009c0:	480c      	ldr	r0, [pc, #48]	; (80009f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009c2:	490d      	ldr	r1, [pc, #52]	; (80009f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009c4:	4a0d      	ldr	r2, [pc, #52]	; (80009fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009c8:	e002      	b.n	80009d0 <LoopCopyDataInit>

080009ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ce:	3304      	adds	r3, #4

080009d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009d4:	d3f9      	bcc.n	80009ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009d8:	4c0a      	ldr	r4, [pc, #40]	; (8000a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009dc:	e001      	b.n	80009e2 <LoopFillZerobss>

080009de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009e0:	3204      	adds	r2, #4

080009e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009e4:	d3fb      	bcc.n	80009de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009e6:	f7ff fe21 	bl	800062c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ea:	f001 fcc1 	bl	8002370 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ee:	f7ff fc23 	bl	8000238 <main>
  bx lr
 80009f2:	4770      	bx	lr
  ldr r0, =_sdata
 80009f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009fc:	08002d70 	.word	0x08002d70
  ldr r2, =_sbss
 8000a00:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a04:	20000130 	.word	0x20000130

08000a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a08:	e7fe      	b.n	8000a08 <ADC1_2_IRQHandler>
	...

08000a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <HAL_Init+0x28>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a07      	ldr	r2, [pc, #28]	; (8000a34 <HAL_Init+0x28>)
 8000a16:	f043 0310 	orr.w	r3, r3, #16
 8000a1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a1c:	2003      	movs	r0, #3
 8000a1e:	f000 f947 	bl	8000cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a22:	200f      	movs	r0, #15
 8000a24:	f000 f808 	bl	8000a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a28:	f7ff fd66 	bl	80004f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40022000 	.word	0x40022000

08000a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <HAL_InitTick+0x54>)
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <HAL_InitTick+0x58>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 f95f 	bl	8000d1a <HAL_SYSTICK_Config>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00e      	b.n	8000a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2b0f      	cmp	r3, #15
 8000a6a:	d80a      	bhi.n	8000a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f000 f927 	bl	8000cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a78:	4a06      	ldr	r2, [pc, #24]	; (8000a94 <HAL_InitTick+0x5c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e000      	b.n	8000a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	20000008 	.word	0x20000008
 8000a94:	20000004 	.word	0x20000004

08000a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <HAL_IncTick+0x1c>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <HAL_IncTick+0x20>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a03      	ldr	r2, [pc, #12]	; (8000ab8 <HAL_IncTick+0x20>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	2000011c 	.word	0x2000011c

08000abc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac0:	4b02      	ldr	r3, [pc, #8]	; (8000acc <HAL_GetTick+0x10>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bc80      	pop	{r7}
 8000aca:	4770      	bx	lr
 8000acc:	2000011c 	.word	0x2000011c

08000ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad8:	f7ff fff0 	bl	8000abc <HAL_GetTick>
 8000adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ae8:	d005      	beq.n	8000af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <HAL_Delay+0x44>)
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	461a      	mov	r2, r3
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4413      	add	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000af6:	bf00      	nop
 8000af8:	f7ff ffe0 	bl	8000abc <HAL_GetTick>
 8000afc:	4602      	mov	r2, r0
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	68fa      	ldr	r2, [r7, #12]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d8f7      	bhi.n	8000af8 <HAL_Delay+0x28>
  {
  }
}
 8000b08:	bf00      	nop
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	db0b      	blt.n	8000ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	f003 021f 	and.w	r2, r3, #31
 8000b94:	4906      	ldr	r1, [pc, #24]	; (8000bb0 <__NVIC_EnableIRQ+0x34>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	095b      	lsrs	r3, r3, #5
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	e000e100 	.word	0xe000e100

08000bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	6039      	str	r1, [r7, #0]
 8000bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	db0a      	blt.n	8000bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	b2da      	uxtb	r2, r3
 8000bcc:	490c      	ldr	r1, [pc, #48]	; (8000c00 <__NVIC_SetPriority+0x4c>)
 8000bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd2:	0112      	lsls	r2, r2, #4
 8000bd4:	b2d2      	uxtb	r2, r2
 8000bd6:	440b      	add	r3, r1
 8000bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bdc:	e00a      	b.n	8000bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4908      	ldr	r1, [pc, #32]	; (8000c04 <__NVIC_SetPriority+0x50>)
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	f003 030f 	and.w	r3, r3, #15
 8000bea:	3b04      	subs	r3, #4
 8000bec:	0112      	lsls	r2, r2, #4
 8000bee:	b2d2      	uxtb	r2, r2
 8000bf0:	440b      	add	r3, r1
 8000bf2:	761a      	strb	r2, [r3, #24]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000e100 	.word	0xe000e100
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b089      	sub	sp, #36	; 0x24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	60b9      	str	r1, [r7, #8]
 8000c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	f003 0307 	and.w	r3, r3, #7
 8000c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c1c:	69fb      	ldr	r3, [r7, #28]
 8000c1e:	f1c3 0307 	rsb	r3, r3, #7
 8000c22:	2b04      	cmp	r3, #4
 8000c24:	bf28      	it	cs
 8000c26:	2304      	movcs	r3, #4
 8000c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	3304      	adds	r3, #4
 8000c2e:	2b06      	cmp	r3, #6
 8000c30:	d902      	bls.n	8000c38 <NVIC_EncodePriority+0x30>
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	3b03      	subs	r3, #3
 8000c36:	e000      	b.n	8000c3a <NVIC_EncodePriority+0x32>
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	43da      	mvns	r2, r3
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	401a      	ands	r2, r3
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c50:	f04f 31ff 	mov.w	r1, #4294967295
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5a:	43d9      	mvns	r1, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c60:	4313      	orrs	r3, r2
         );
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3724      	adds	r7, #36	; 0x24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr

08000c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c7c:	d301      	bcc.n	8000c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e00f      	b.n	8000ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c82:	4a0a      	ldr	r2, [pc, #40]	; (8000cac <SysTick_Config+0x40>)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c8a:	210f      	movs	r1, #15
 8000c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c90:	f7ff ff90 	bl	8000bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c94:	4b05      	ldr	r3, [pc, #20]	; (8000cac <SysTick_Config+0x40>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c9a:	4b04      	ldr	r3, [pc, #16]	; (8000cac <SysTick_Config+0x40>)
 8000c9c:	2207      	movs	r2, #7
 8000c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	e000e010 	.word	0xe000e010

08000cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff ff2d 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b086      	sub	sp, #24
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	4603      	mov	r3, r0
 8000cce:	60b9      	str	r1, [r7, #8]
 8000cd0:	607a      	str	r2, [r7, #4]
 8000cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cd8:	f7ff ff42 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	68b9      	ldr	r1, [r7, #8]
 8000ce2:	6978      	ldr	r0, [r7, #20]
 8000ce4:	f7ff ff90 	bl	8000c08 <NVIC_EncodePriority>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cee:	4611      	mov	r1, r2
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff5f 	bl	8000bb4 <__NVIC_SetPriority>
}
 8000cf6:	bf00      	nop
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b082      	sub	sp, #8
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	4603      	mov	r3, r0
 8000d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff35 	bl	8000b7c <__NVIC_EnableIRQ>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ffa2 	bl	8000c6c <SysTick_Config>
 8000d28:	4603      	mov	r3, r0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e043      	b.n	8000dd2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	4b22      	ldr	r3, [pc, #136]	; (8000ddc <HAL_DMA_Init+0xa8>)
 8000d52:	4413      	add	r3, r2
 8000d54:	4a22      	ldr	r2, [pc, #136]	; (8000de0 <HAL_DMA_Init+0xac>)
 8000d56:	fba2 2303 	umull	r2, r3, r2, r3
 8000d5a:	091b      	lsrs	r3, r3, #4
 8000d5c:	009a      	lsls	r2, r3, #2
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a1f      	ldr	r2, [pc, #124]	; (8000de4 <HAL_DMA_Init+0xb0>)
 8000d66:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000d7e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000d82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000da4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	68fa      	ldr	r2, [r7, #12]
 8000db8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3714      	adds	r7, #20
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr
 8000ddc:	bffdfff8 	.word	0xbffdfff8
 8000de0:	cccccccd 	.word	0xcccccccd
 8000de4:	40020000 	.word	0x40020000

08000de8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
 8000df4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000df6:	2300      	movs	r3, #0
 8000df8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d101      	bne.n	8000e08 <HAL_DMA_Start_IT+0x20>
 8000e04:	2302      	movs	r3, #2
 8000e06:	e04a      	b.n	8000e9e <HAL_DMA_Start_IT+0xb6>
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d13a      	bne.n	8000e90 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	2200      	movs	r2, #0
 8000e26:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f022 0201 	bic.w	r2, r2, #1
 8000e36:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	68b9      	ldr	r1, [r7, #8]
 8000e3e:	68f8      	ldr	r0, [r7, #12]
 8000e40:	f000 f938 	bl	80010b4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d008      	beq.n	8000e5e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 020e 	orr.w	r2, r2, #14
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	e00f      	b.n	8000e7e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f022 0204 	bic.w	r2, r2, #4
 8000e6c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f042 020a 	orr.w	r2, r2, #10
 8000e7c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	e005      	b.n	8000e9c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3718      	adds	r7, #24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	2204      	movs	r2, #4
 8000ec6:	409a      	lsls	r2, r3
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d04f      	beq.n	8000f70 <HAL_DMA_IRQHandler+0xc8>
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d04a      	beq.n	8000f70 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0320 	and.w	r3, r3, #32
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d107      	bne.n	8000ef8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f022 0204 	bic.w	r2, r2, #4
 8000ef6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a66      	ldr	r2, [pc, #408]	; (8001098 <HAL_DMA_IRQHandler+0x1f0>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d029      	beq.n	8000f56 <HAL_DMA_IRQHandler+0xae>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a65      	ldr	r2, [pc, #404]	; (800109c <HAL_DMA_IRQHandler+0x1f4>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d022      	beq.n	8000f52 <HAL_DMA_IRQHandler+0xaa>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a63      	ldr	r2, [pc, #396]	; (80010a0 <HAL_DMA_IRQHandler+0x1f8>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d01a      	beq.n	8000f4c <HAL_DMA_IRQHandler+0xa4>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a62      	ldr	r2, [pc, #392]	; (80010a4 <HAL_DMA_IRQHandler+0x1fc>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d012      	beq.n	8000f46 <HAL_DMA_IRQHandler+0x9e>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a60      	ldr	r2, [pc, #384]	; (80010a8 <HAL_DMA_IRQHandler+0x200>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d00a      	beq.n	8000f40 <HAL_DMA_IRQHandler+0x98>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a5f      	ldr	r2, [pc, #380]	; (80010ac <HAL_DMA_IRQHandler+0x204>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d102      	bne.n	8000f3a <HAL_DMA_IRQHandler+0x92>
 8000f34:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f38:	e00e      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f3a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000f3e:	e00b      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000f44:	e008      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f4a:	e005      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f50:	e002      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f52:	2340      	movs	r3, #64	; 0x40
 8000f54:	e000      	b.n	8000f58 <HAL_DMA_IRQHandler+0xb0>
 8000f56:	2304      	movs	r3, #4
 8000f58:	4a55      	ldr	r2, [pc, #340]	; (80010b0 <HAL_DMA_IRQHandler+0x208>)
 8000f5a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 8094 	beq.w	800108e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000f6e:	e08e      	b.n	800108e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	2202      	movs	r2, #2
 8000f76:	409a      	lsls	r2, r3
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d056      	beq.n	800102e <HAL_DMA_IRQHandler+0x186>
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d051      	beq.n	800102e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0320 	and.w	r3, r3, #32
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d10b      	bne.n	8000fb0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f022 020a 	bic.w	r2, r2, #10
 8000fa6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2201      	movs	r2, #1
 8000fac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a38      	ldr	r2, [pc, #224]	; (8001098 <HAL_DMA_IRQHandler+0x1f0>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d029      	beq.n	800100e <HAL_DMA_IRQHandler+0x166>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a37      	ldr	r2, [pc, #220]	; (800109c <HAL_DMA_IRQHandler+0x1f4>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d022      	beq.n	800100a <HAL_DMA_IRQHandler+0x162>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a35      	ldr	r2, [pc, #212]	; (80010a0 <HAL_DMA_IRQHandler+0x1f8>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d01a      	beq.n	8001004 <HAL_DMA_IRQHandler+0x15c>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a34      	ldr	r2, [pc, #208]	; (80010a4 <HAL_DMA_IRQHandler+0x1fc>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d012      	beq.n	8000ffe <HAL_DMA_IRQHandler+0x156>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a32      	ldr	r2, [pc, #200]	; (80010a8 <HAL_DMA_IRQHandler+0x200>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00a      	beq.n	8000ff8 <HAL_DMA_IRQHandler+0x150>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a31      	ldr	r2, [pc, #196]	; (80010ac <HAL_DMA_IRQHandler+0x204>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d102      	bne.n	8000ff2 <HAL_DMA_IRQHandler+0x14a>
 8000fec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000ff0:	e00e      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 8000ff2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ff6:	e00b      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 8000ff8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ffc:	e008      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 8000ffe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001002:	e005      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 8001004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001008:	e002      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 800100a:	2320      	movs	r3, #32
 800100c:	e000      	b.n	8001010 <HAL_DMA_IRQHandler+0x168>
 800100e:	2302      	movs	r3, #2
 8001010:	4a27      	ldr	r2, [pc, #156]	; (80010b0 <HAL_DMA_IRQHandler+0x208>)
 8001012:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001020:	2b00      	cmp	r3, #0
 8001022:	d034      	beq.n	800108e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800102c:	e02f      	b.n	800108e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	2208      	movs	r2, #8
 8001034:	409a      	lsls	r2, r3
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4013      	ands	r3, r2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d028      	beq.n	8001090 <HAL_DMA_IRQHandler+0x1e8>
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	f003 0308 	and.w	r3, r3, #8
 8001044:	2b00      	cmp	r3, #0
 8001046:	d023      	beq.n	8001090 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f022 020e 	bic.w	r2, r2, #14
 8001056:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001060:	2101      	movs	r1, #1
 8001062:	fa01 f202 	lsl.w	r2, r1, r2
 8001066:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2201      	movs	r2, #1
 800106c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	2b00      	cmp	r3, #0
 8001084:	d004      	beq.n	8001090 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	4798      	blx	r3
    }
  }
  return;
 800108e:	bf00      	nop
 8001090:	bf00      	nop
}
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40020008 	.word	0x40020008
 800109c:	4002001c 	.word	0x4002001c
 80010a0:	40020030 	.word	0x40020030
 80010a4:	40020044 	.word	0x40020044
 80010a8:	40020058 	.word	0x40020058
 80010ac:	4002006c 	.word	0x4002006c
 80010b0:	40020000 	.word	0x40020000

080010b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
 80010c0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ca:	2101      	movs	r1, #1
 80010cc:	fa01 f202 	lsl.w	r2, r1, r2
 80010d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	683a      	ldr	r2, [r7, #0]
 80010d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b10      	cmp	r3, #16
 80010e0:	d108      	bne.n	80010f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80010f2:	e007      	b.n	8001104 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68ba      	ldr	r2, [r7, #8]
 80010fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	60da      	str	r2, [r3, #12]
}
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
	...

08001110 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001110:	b480      	push	{r7}
 8001112:	b08b      	sub	sp, #44	; 0x2c
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800111e:	2300      	movs	r3, #0
 8001120:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001122:	e169      	b.n	80013f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001124:	2201      	movs	r2, #1
 8001126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	69fa      	ldr	r2, [r7, #28]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	429a      	cmp	r2, r3
 800113e:	f040 8158 	bne.w	80013f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	4a9a      	ldr	r2, [pc, #616]	; (80013b0 <HAL_GPIO_Init+0x2a0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d05e      	beq.n	800120a <HAL_GPIO_Init+0xfa>
 800114c:	4a98      	ldr	r2, [pc, #608]	; (80013b0 <HAL_GPIO_Init+0x2a0>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d875      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 8001152:	4a98      	ldr	r2, [pc, #608]	; (80013b4 <HAL_GPIO_Init+0x2a4>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d058      	beq.n	800120a <HAL_GPIO_Init+0xfa>
 8001158:	4a96      	ldr	r2, [pc, #600]	; (80013b4 <HAL_GPIO_Init+0x2a4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d86f      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 800115e:	4a96      	ldr	r2, [pc, #600]	; (80013b8 <HAL_GPIO_Init+0x2a8>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d052      	beq.n	800120a <HAL_GPIO_Init+0xfa>
 8001164:	4a94      	ldr	r2, [pc, #592]	; (80013b8 <HAL_GPIO_Init+0x2a8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d869      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 800116a:	4a94      	ldr	r2, [pc, #592]	; (80013bc <HAL_GPIO_Init+0x2ac>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04c      	beq.n	800120a <HAL_GPIO_Init+0xfa>
 8001170:	4a92      	ldr	r2, [pc, #584]	; (80013bc <HAL_GPIO_Init+0x2ac>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d863      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 8001176:	4a92      	ldr	r2, [pc, #584]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d046      	beq.n	800120a <HAL_GPIO_Init+0xfa>
 800117c:	4a90      	ldr	r2, [pc, #576]	; (80013c0 <HAL_GPIO_Init+0x2b0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d85d      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 8001182:	2b12      	cmp	r3, #18
 8001184:	d82a      	bhi.n	80011dc <HAL_GPIO_Init+0xcc>
 8001186:	2b12      	cmp	r3, #18
 8001188:	d859      	bhi.n	800123e <HAL_GPIO_Init+0x12e>
 800118a:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <HAL_GPIO_Init+0x80>)
 800118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001190:	0800120b 	.word	0x0800120b
 8001194:	080011e5 	.word	0x080011e5
 8001198:	080011f7 	.word	0x080011f7
 800119c:	08001239 	.word	0x08001239
 80011a0:	0800123f 	.word	0x0800123f
 80011a4:	0800123f 	.word	0x0800123f
 80011a8:	0800123f 	.word	0x0800123f
 80011ac:	0800123f 	.word	0x0800123f
 80011b0:	0800123f 	.word	0x0800123f
 80011b4:	0800123f 	.word	0x0800123f
 80011b8:	0800123f 	.word	0x0800123f
 80011bc:	0800123f 	.word	0x0800123f
 80011c0:	0800123f 	.word	0x0800123f
 80011c4:	0800123f 	.word	0x0800123f
 80011c8:	0800123f 	.word	0x0800123f
 80011cc:	0800123f 	.word	0x0800123f
 80011d0:	0800123f 	.word	0x0800123f
 80011d4:	080011ed 	.word	0x080011ed
 80011d8:	08001201 	.word	0x08001201
 80011dc:	4a79      	ldr	r2, [pc, #484]	; (80013c4 <HAL_GPIO_Init+0x2b4>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d013      	beq.n	800120a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011e2:	e02c      	b.n	800123e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	623b      	str	r3, [r7, #32]
          break;
 80011ea:	e029      	b.n	8001240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	3304      	adds	r3, #4
 80011f2:	623b      	str	r3, [r7, #32]
          break;
 80011f4:	e024      	b.n	8001240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	3308      	adds	r3, #8
 80011fc:	623b      	str	r3, [r7, #32]
          break;
 80011fe:	e01f      	b.n	8001240 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	330c      	adds	r3, #12
 8001206:	623b      	str	r3, [r7, #32]
          break;
 8001208:	e01a      	b.n	8001240 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d102      	bne.n	8001218 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001212:	2304      	movs	r3, #4
 8001214:	623b      	str	r3, [r7, #32]
          break;
 8001216:	e013      	b.n	8001240 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d105      	bne.n	800122c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001220:	2308      	movs	r3, #8
 8001222:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69fa      	ldr	r2, [r7, #28]
 8001228:	611a      	str	r2, [r3, #16]
          break;
 800122a:	e009      	b.n	8001240 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800122c:	2308      	movs	r3, #8
 800122e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69fa      	ldr	r2, [r7, #28]
 8001234:	615a      	str	r2, [r3, #20]
          break;
 8001236:	e003      	b.n	8001240 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
          break;
 800123c:	e000      	b.n	8001240 <HAL_GPIO_Init+0x130>
          break;
 800123e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	2bff      	cmp	r3, #255	; 0xff
 8001244:	d801      	bhi.n	800124a <HAL_GPIO_Init+0x13a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	e001      	b.n	800124e <HAL_GPIO_Init+0x13e>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3304      	adds	r3, #4
 800124e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	2bff      	cmp	r3, #255	; 0xff
 8001254:	d802      	bhi.n	800125c <HAL_GPIO_Init+0x14c>
 8001256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	e002      	b.n	8001262 <HAL_GPIO_Init+0x152>
 800125c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125e:	3b08      	subs	r3, #8
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	210f      	movs	r1, #15
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	fa01 f303 	lsl.w	r3, r1, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	401a      	ands	r2, r3
 8001274:	6a39      	ldr	r1, [r7, #32]
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	fa01 f303 	lsl.w	r3, r1, r3
 800127c:	431a      	orrs	r2, r3
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128a:	2b00      	cmp	r3, #0
 800128c:	f000 80b1 	beq.w	80013f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001290:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <HAL_GPIO_Init+0x2b8>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a4c      	ldr	r2, [pc, #304]	; (80013c8 <HAL_GPIO_Init+0x2b8>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b4a      	ldr	r3, [pc, #296]	; (80013c8 <HAL_GPIO_Init+0x2b8>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012a8:	4a48      	ldr	r2, [pc, #288]	; (80013cc <HAL_GPIO_Init+0x2bc>)
 80012aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ac:	089b      	lsrs	r3, r3, #2
 80012ae:	3302      	adds	r3, #2
 80012b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b8:	f003 0303 	and.w	r3, r3, #3
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	220f      	movs	r2, #15
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	4013      	ands	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a40      	ldr	r2, [pc, #256]	; (80013d0 <HAL_GPIO_Init+0x2c0>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d013      	beq.n	80012fc <HAL_GPIO_Init+0x1ec>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a3f      	ldr	r2, [pc, #252]	; (80013d4 <HAL_GPIO_Init+0x2c4>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d00d      	beq.n	80012f8 <HAL_GPIO_Init+0x1e8>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a3e      	ldr	r2, [pc, #248]	; (80013d8 <HAL_GPIO_Init+0x2c8>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d007      	beq.n	80012f4 <HAL_GPIO_Init+0x1e4>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a3d      	ldr	r2, [pc, #244]	; (80013dc <HAL_GPIO_Init+0x2cc>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d101      	bne.n	80012f0 <HAL_GPIO_Init+0x1e0>
 80012ec:	2303      	movs	r3, #3
 80012ee:	e006      	b.n	80012fe <HAL_GPIO_Init+0x1ee>
 80012f0:	2304      	movs	r3, #4
 80012f2:	e004      	b.n	80012fe <HAL_GPIO_Init+0x1ee>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e002      	b.n	80012fe <HAL_GPIO_Init+0x1ee>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <HAL_GPIO_Init+0x1ee>
 80012fc:	2300      	movs	r3, #0
 80012fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001300:	f002 0203 	and.w	r2, r2, #3
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4093      	lsls	r3, r2
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800130e:	492f      	ldr	r1, [pc, #188]	; (80013cc <HAL_GPIO_Init+0x2bc>)
 8001310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001312:	089b      	lsrs	r3, r3, #2
 8001314:	3302      	adds	r3, #2
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d006      	beq.n	8001336 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001328:	4b2d      	ldr	r3, [pc, #180]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	492c      	ldr	r1, [pc, #176]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	4313      	orrs	r3, r2
 8001332:	600b      	str	r3, [r1, #0]
 8001334:	e006      	b.n	8001344 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001336:	4b2a      	ldr	r3, [pc, #168]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	43db      	mvns	r3, r3
 800133e:	4928      	ldr	r1, [pc, #160]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001340:	4013      	ands	r3, r2
 8001342:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d006      	beq.n	800135e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001350:	4b23      	ldr	r3, [pc, #140]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001352:	685a      	ldr	r2, [r3, #4]
 8001354:	4922      	ldr	r1, [pc, #136]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	4313      	orrs	r3, r2
 800135a:	604b      	str	r3, [r1, #4]
 800135c:	e006      	b.n	800136c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800135e:	4b20      	ldr	r3, [pc, #128]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	43db      	mvns	r3, r3
 8001366:	491e      	ldr	r1, [pc, #120]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001368:	4013      	ands	r3, r2
 800136a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d006      	beq.n	8001386 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001378:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	4918      	ldr	r1, [pc, #96]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	4313      	orrs	r3, r2
 8001382:	608b      	str	r3, [r1, #8]
 8001384:	e006      	b.n	8001394 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001388:	689a      	ldr	r2, [r3, #8]
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	43db      	mvns	r3, r3
 800138e:	4914      	ldr	r1, [pc, #80]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 8001390:	4013      	ands	r3, r2
 8001392:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d021      	beq.n	80013e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013a0:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	490e      	ldr	r1, [pc, #56]	; (80013e0 <HAL_GPIO_Init+0x2d0>)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60cb      	str	r3, [r1, #12]
 80013ac:	e021      	b.n	80013f2 <HAL_GPIO_Init+0x2e2>
 80013ae:	bf00      	nop
 80013b0:	10320000 	.word	0x10320000
 80013b4:	10310000 	.word	0x10310000
 80013b8:	10220000 	.word	0x10220000
 80013bc:	10210000 	.word	0x10210000
 80013c0:	10120000 	.word	0x10120000
 80013c4:	10110000 	.word	0x10110000
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40010000 	.word	0x40010000
 80013d0:	40010800 	.word	0x40010800
 80013d4:	40010c00 	.word	0x40010c00
 80013d8:	40011000 	.word	0x40011000
 80013dc:	40011400 	.word	0x40011400
 80013e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_GPIO_Init+0x304>)
 80013e6:	68da      	ldr	r2, [r3, #12]
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	4909      	ldr	r1, [pc, #36]	; (8001414 <HAL_GPIO_Init+0x304>)
 80013ee:	4013      	ands	r3, r2
 80013f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80013f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f4:	3301      	adds	r3, #1
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	f47f ae8e 	bne.w	8001124 <HAL_GPIO_Init+0x14>
  }
}
 8001408:	bf00      	nop
 800140a:	bf00      	nop
 800140c:	372c      	adds	r7, #44	; 0x2c
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	40010400 	.word	0x40010400

08001418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	807b      	strh	r3, [r7, #2]
 8001424:	4613      	mov	r3, r2
 8001426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001428:	787b      	ldrb	r3, [r7, #1]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142e:	887a      	ldrh	r2, [r7, #2]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001434:	e003      	b.n	800143e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001436:	887b      	ldrh	r3, [r7, #2]
 8001438:	041a      	lsls	r2, r3, #16
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	611a      	str	r2, [r3, #16]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	460b      	mov	r3, r1
 8001452:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	4013      	ands	r3, r2
 8001460:	041a      	lsls	r2, r3, #16
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	43d9      	mvns	r1, r3
 8001466:	887b      	ldrh	r3, [r7, #2]
 8001468:	400b      	ands	r3, r1
 800146a:	431a      	orrs	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	611a      	str	r2, [r3, #16]
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
	...

0800147c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e272      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 8087 	beq.w	80015aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800149c:	4b92      	ldr	r3, [pc, #584]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 030c 	and.w	r3, r3, #12
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	d00c      	beq.n	80014c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a8:	4b8f      	ldr	r3, [pc, #572]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 030c 	and.w	r3, r3, #12
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d112      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
 80014b4:	4b8c      	ldr	r3, [pc, #560]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c0:	d10b      	bne.n	80014da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c2:	4b89      	ldr	r3, [pc, #548]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d06c      	beq.n	80015a8 <HAL_RCC_OscConfig+0x12c>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d168      	bne.n	80015a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e24c      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e2:	d106      	bne.n	80014f2 <HAL_RCC_OscConfig+0x76>
 80014e4:	4b80      	ldr	r3, [pc, #512]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a7f      	ldr	r2, [pc, #508]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ee:	6013      	str	r3, [r2, #0]
 80014f0:	e02e      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10c      	bne.n	8001514 <HAL_RCC_OscConfig+0x98>
 80014fa:	4b7b      	ldr	r3, [pc, #492]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a7a      	ldr	r2, [pc, #488]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	4b78      	ldr	r3, [pc, #480]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a77      	ldr	r2, [pc, #476]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800150c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e01d      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800151c:	d10c      	bne.n	8001538 <HAL_RCC_OscConfig+0xbc>
 800151e:	4b72      	ldr	r3, [pc, #456]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a71      	ldr	r2, [pc, #452]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	4b6f      	ldr	r3, [pc, #444]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a6e      	ldr	r2, [pc, #440]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e00b      	b.n	8001550 <HAL_RCC_OscConfig+0xd4>
 8001538:	4b6b      	ldr	r3, [pc, #428]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a6a      	ldr	r2, [pc, #424]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800153e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b68      	ldr	r3, [pc, #416]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a67      	ldr	r2, [pc, #412]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800154a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800154e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d013      	beq.n	8001580 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff fab0 	bl	8000abc <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7ff faac 	bl	8000abc <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	; 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e200      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b5d      	ldr	r3, [pc, #372]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0xe4>
 800157e:	e014      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fa9c 	bl	8000abc <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001586:	e008      	b.n	800159a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001588:	f7ff fa98 	bl	8000abc <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b64      	cmp	r3, #100	; 0x64
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e1ec      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159a:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1f0      	bne.n	8001588 <HAL_RCC_OscConfig+0x10c>
 80015a6:	e000      	b.n	80015aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d063      	beq.n	800167e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015b6:	4b4c      	ldr	r3, [pc, #304]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 030c 	and.w	r3, r3, #12
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d00b      	beq.n	80015da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015c2:	4b49      	ldr	r3, [pc, #292]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b08      	cmp	r3, #8
 80015cc:	d11c      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
 80015ce:	4b46      	ldr	r3, [pc, #280]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d116      	bne.n	8001608 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015da:	4b43      	ldr	r3, [pc, #268]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d005      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e1c0      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f2:	4b3d      	ldr	r3, [pc, #244]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	4939      	ldr	r1, [pc, #228]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001606:	e03a      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d020      	beq.n	8001652 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001610:	4b36      	ldr	r3, [pc, #216]	; (80016ec <HAL_RCC_OscConfig+0x270>)
 8001612:	2201      	movs	r2, #1
 8001614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001616:	f7ff fa51 	bl	8000abc <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161e:	f7ff fa4d 	bl	8000abc <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e1a1      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001630:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163c:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	00db      	lsls	r3, r3, #3
 800164a:	4927      	ldr	r1, [pc, #156]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 800164c:	4313      	orrs	r3, r2
 800164e:	600b      	str	r3, [r1, #0]
 8001650:	e015      	b.n	800167e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_RCC_OscConfig+0x270>)
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001658:	f7ff fa30 	bl	8000abc <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165e:	e008      	b.n	8001672 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001660:	f7ff fa2c 	bl	8000abc <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e180      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001672:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f0      	bne.n	8001660 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d03a      	beq.n	8001700 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d019      	beq.n	80016c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <HAL_RCC_OscConfig+0x274>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001698:	f7ff fa10 	bl	8000abc <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fa0c 	bl	8000abc <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e160      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	4b0d      	ldr	r3, [pc, #52]	; (80016e8 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016be:	2001      	movs	r0, #1
 80016c0:	f000 fad8 	bl	8001c74 <RCC_Delay>
 80016c4:	e01c      	b.n	8001700 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_RCC_OscConfig+0x274>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016cc:	f7ff f9f6 	bl	8000abc <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d2:	e00f      	b.n	80016f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d4:	f7ff f9f2 	bl	8000abc <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d908      	bls.n	80016f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e146      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	42420000 	.word	0x42420000
 80016f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	4b92      	ldr	r3, [pc, #584]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1e9      	bne.n	80016d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 80a6 	beq.w	800185a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001712:	4b8b      	ldr	r3, [pc, #556]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10d      	bne.n	800173a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	4b88      	ldr	r3, [pc, #544]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4a87      	ldr	r2, [pc, #540]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001728:	61d3      	str	r3, [r2, #28]
 800172a:	4b85      	ldr	r3, [pc, #532]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001736:	2301      	movs	r3, #1
 8001738:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173a:	4b82      	ldr	r3, [pc, #520]	; (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001742:	2b00      	cmp	r3, #0
 8001744:	d118      	bne.n	8001778 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001746:	4b7f      	ldr	r3, [pc, #508]	; (8001944 <HAL_RCC_OscConfig+0x4c8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a7e      	ldr	r2, [pc, #504]	; (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800174c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001752:	f7ff f9b3 	bl	8000abc <HAL_GetTick>
 8001756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800175a:	f7ff f9af 	bl	8000abc <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e103      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800176c:	4b75      	ldr	r3, [pc, #468]	; (8001944 <HAL_RCC_OscConfig+0x4c8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d106      	bne.n	800178e <HAL_RCC_OscConfig+0x312>
 8001780:	4b6f      	ldr	r3, [pc, #444]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	4a6e      	ldr	r2, [pc, #440]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6213      	str	r3, [r2, #32]
 800178c:	e02d      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0x334>
 8001796:	4b6a      	ldr	r3, [pc, #424]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a69      	ldr	r2, [pc, #420]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	f023 0301 	bic.w	r3, r3, #1
 80017a0:	6213      	str	r3, [r2, #32]
 80017a2:	4b67      	ldr	r3, [pc, #412]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a66      	ldr	r2, [pc, #408]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017a8:	f023 0304 	bic.w	r3, r3, #4
 80017ac:	6213      	str	r3, [r2, #32]
 80017ae:	e01c      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	2b05      	cmp	r3, #5
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0x356>
 80017b8:	4b61      	ldr	r3, [pc, #388]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4a60      	ldr	r2, [pc, #384]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	6213      	str	r3, [r2, #32]
 80017c4:	4b5e      	ldr	r3, [pc, #376]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4a5d      	ldr	r2, [pc, #372]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6213      	str	r3, [r2, #32]
 80017d0:	e00b      	b.n	80017ea <HAL_RCC_OscConfig+0x36e>
 80017d2:	4b5b      	ldr	r3, [pc, #364]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a5a      	ldr	r2, [pc, #360]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	4b58      	ldr	r3, [pc, #352]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	4a57      	ldr	r2, [pc, #348]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80017e4:	f023 0304 	bic.w	r3, r3, #4
 80017e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d015      	beq.n	800181e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f2:	f7ff f963 	bl	8000abc <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f8:	e00a      	b.n	8001810 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fa:	f7ff f95f 	bl	8000abc <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	f241 3288 	movw	r2, #5000	; 0x1388
 8001808:	4293      	cmp	r3, r2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e0b1      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001810:	4b4b      	ldr	r3, [pc, #300]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0ee      	beq.n	80017fa <HAL_RCC_OscConfig+0x37e>
 800181c:	e014      	b.n	8001848 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181e:	f7ff f94d 	bl	8000abc <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001824:	e00a      	b.n	800183c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001826:	f7ff f949 	bl	8000abc <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f241 3288 	movw	r2, #5000	; 0x1388
 8001834:	4293      	cmp	r3, r2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e09b      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183c:	4b40      	ldr	r3, [pc, #256]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800183e:	6a1b      	ldr	r3, [r3, #32]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1ee      	bne.n	8001826 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001848:	7dfb      	ldrb	r3, [r7, #23]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d105      	bne.n	800185a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184e:	4b3c      	ldr	r3, [pc, #240]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	4a3b      	ldr	r2, [pc, #236]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001854:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001858:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 8087 	beq.w	8001972 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001864:	4b36      	ldr	r3, [pc, #216]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 030c 	and.w	r3, r3, #12
 800186c:	2b08      	cmp	r3, #8
 800186e:	d061      	beq.n	8001934 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d146      	bne.n	8001906 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001878:	4b33      	ldr	r3, [pc, #204]	; (8001948 <HAL_RCC_OscConfig+0x4cc>)
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187e:	f7ff f91d 	bl	8000abc <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001884:	e008      	b.n	8001898 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001886:	f7ff f919 	bl	8000abc <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d901      	bls.n	8001898 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001894:	2303      	movs	r3, #3
 8001896:	e06d      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001898:	4b29      	ldr	r3, [pc, #164]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1f0      	bne.n	8001886 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ac:	d108      	bne.n	80018c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018ae:	4b24      	ldr	r3, [pc, #144]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	4921      	ldr	r1, [pc, #132]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018c0:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a19      	ldr	r1, [r3, #32]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d0:	430b      	orrs	r3, r1
 80018d2:	491b      	ldr	r1, [pc, #108]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <HAL_RCC_OscConfig+0x4cc>)
 80018da:	2201      	movs	r2, #1
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff f8ed 	bl	8000abc <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e6:	f7ff f8e9 	bl	8000abc <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e03d      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x46a>
 8001904:	e035      	b.n	8001972 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_RCC_OscConfig+0x4cc>)
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff f8d6 	bl	8000abc <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001914:	f7ff f8d2 	bl	8000abc <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b02      	cmp	r3, #2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e026      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_RCC_OscConfig+0x4c4>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1f0      	bne.n	8001914 <HAL_RCC_OscConfig+0x498>
 8001932:	e01e      	b.n	8001972 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d107      	bne.n	800194c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e019      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
 8001940:	40021000 	.word	0x40021000
 8001944:	40007000 	.word	0x40007000
 8001948:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800194c:	4b0b      	ldr	r3, [pc, #44]	; (800197c <HAL_RCC_OscConfig+0x500>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	429a      	cmp	r2, r3
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d001      	beq.n	8001972 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0d0      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001994:	4b6a      	ldr	r3, [pc, #424]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d910      	bls.n	80019c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a2:	4b67      	ldr	r3, [pc, #412]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 0207 	bic.w	r2, r3, #7
 80019aa:	4965      	ldr	r1, [pc, #404]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019b2:	4b63      	ldr	r3, [pc, #396]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d001      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	e0b8      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d020      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0304 	and.w	r3, r3, #4
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019dc:	4b59      	ldr	r3, [pc, #356]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	4a58      	ldr	r2, [pc, #352]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0308 	and.w	r3, r3, #8
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019f4:	4b53      	ldr	r3, [pc, #332]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	4a52      	ldr	r2, [pc, #328]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a00:	4b50      	ldr	r3, [pc, #320]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	494d      	ldr	r1, [pc, #308]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d040      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d107      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a26:	4b47      	ldr	r3, [pc, #284]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d115      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e07f      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d107      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3e:	4b41      	ldr	r3, [pc, #260]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d109      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e073      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4e:	4b3d      	ldr	r3, [pc, #244]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e06b      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a5e:	4b39      	ldr	r3, [pc, #228]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f023 0203 	bic.w	r2, r3, #3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4936      	ldr	r1, [pc, #216]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a70:	f7ff f824 	bl	8000abc <HAL_GetTick>
 8001a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a78:	f7ff f820 	bl	8000abc <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e053      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 020c 	and.w	r2, r3, #12
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d1eb      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001aa0:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d210      	bcs.n	8001ad0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aae:	4b24      	ldr	r3, [pc, #144]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 0207 	bic.w	r2, r3, #7
 8001ab6:	4922      	ldr	r1, [pc, #136]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d001      	beq.n	8001ad0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e032      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d008      	beq.n	8001aee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001adc:	4b19      	ldr	r3, [pc, #100]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	4916      	ldr	r1, [pc, #88]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d009      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	490e      	ldr	r1, [pc, #56]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b0e:	f000 f821 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8001b12:	4602      	mov	r2, r0
 8001b14:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	091b      	lsrs	r3, r3, #4
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	490a      	ldr	r1, [pc, #40]	; (8001b48 <HAL_RCC_ClockConfig+0x1c8>)
 8001b20:	5ccb      	ldrb	r3, [r1, r3]
 8001b22:	fa22 f303 	lsr.w	r3, r2, r3
 8001b26:	4a09      	ldr	r2, [pc, #36]	; (8001b4c <HAL_RCC_ClockConfig+0x1cc>)
 8001b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_RCC_ClockConfig+0x1d0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe ff82 	bl	8000a38 <HAL_InitTick>

  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	08002d1c 	.word	0x08002d1c
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	20000004 	.word	0x20000004

08001b54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b54:	b490      	push	{r4, r7}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b5a:	4b29      	ldr	r3, [pc, #164]	; (8001c00 <HAL_RCC_GetSysClockFreq+0xac>)
 8001b5c:	1d3c      	adds	r4, r7, #4
 8001b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b64:	f240 2301 	movw	r3, #513	; 0x201
 8001b68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b7e:	4b21      	ldr	r3, [pc, #132]	; (8001c04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d002      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0x40>
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d003      	beq.n	8001b9a <HAL_RCC_GetSysClockFreq+0x46>
 8001b92:	e02b      	b.n	8001bec <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b94:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b96:	623b      	str	r3, [r7, #32]
      break;
 8001b98:	e02b      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	0c9b      	lsrs	r3, r3, #18
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	3328      	adds	r3, #40	; 0x28
 8001ba4:	443b      	add	r3, r7
 8001ba6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001baa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d012      	beq.n	8001bdc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bb6:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	0c5b      	lsrs	r3, r3, #17
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	3328      	adds	r3, #40	; 0x28
 8001bc2:	443b      	add	r3, r7
 8001bc4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001bc8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	4a0e      	ldr	r2, [pc, #56]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001bce:	fb03 f202 	mul.w	r2, r3, r2
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001bda:	e004      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	4a0b      	ldr	r2, [pc, #44]	; (8001c0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001be0:	fb02 f303 	mul.w	r3, r2, r3
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	623b      	str	r3, [r7, #32]
      break;
 8001bea:	e002      	b.n	8001bf2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001bee:	623b      	str	r3, [r7, #32]
      break;
 8001bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf2:	6a3b      	ldr	r3, [r7, #32]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3728      	adds	r7, #40	; 0x28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc90      	pop	{r4, r7}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	08002d0c 	.word	0x08002d0c
 8001c04:	40021000 	.word	0x40021000
 8001c08:	007a1200 	.word	0x007a1200
 8001c0c:	003d0900 	.word	0x003d0900

08001c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c14:	4b02      	ldr	r3, [pc, #8]	; (8001c20 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c16:	681b      	ldr	r3, [r3, #0]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	20000000 	.word	0x20000000

08001c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c28:	f7ff fff2 	bl	8001c10 <HAL_RCC_GetHCLKFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	0a1b      	lsrs	r3, r3, #8
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	4903      	ldr	r1, [pc, #12]	; (8001c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40021000 	.word	0x40021000
 8001c48:	08002d2c 	.word	0x08002d2c

08001c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c50:	f7ff ffde 	bl	8001c10 <HAL_RCC_GetHCLKFreq>
 8001c54:	4602      	mov	r2, r0
 8001c56:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	0adb      	lsrs	r3, r3, #11
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	4903      	ldr	r1, [pc, #12]	; (8001c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c62:	5ccb      	ldrb	r3, [r1, r3]
 8001c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	08002d2c 	.word	0x08002d2c

08001c74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <RCC_Delay+0x34>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0a      	ldr	r2, [pc, #40]	; (8001cac <RCC_Delay+0x38>)
 8001c82:	fba2 2303 	umull	r2, r3, r2, r3
 8001c86:	0a5b      	lsrs	r3, r3, #9
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c90:	bf00      	nop
  }
  while (Delay --);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	1e5a      	subs	r2, r3, #1
 8001c96:	60fa      	str	r2, [r7, #12]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f9      	bne.n	8001c90 <RCC_Delay+0x1c>
}
 8001c9c:	bf00      	nop
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr
 8001ca8:	20000000 	.word	0x20000000
 8001cac:	10624dd3 	.word	0x10624dd3

08001cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e03f      	b.n	8001d42 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d106      	bne.n	8001cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7fe fcd8 	bl	800068c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2224      	movs	r2, #36	; 0x24
 8001ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 faa7 	bl	8002248 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	691a      	ldr	r2, [r3, #16]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	695a      	ldr	r2, [r3, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2220      	movs	r2, #32
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2220      	movs	r2, #32
 8001d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b08a      	sub	sp, #40	; 0x28
 8001d4e:	af02      	add	r7, sp, #8
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	603b      	str	r3, [r7, #0]
 8001d56:	4613      	mov	r3, r2
 8001d58:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b20      	cmp	r3, #32
 8001d68:	d17c      	bne.n	8001e64 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d002      	beq.n	8001d76 <HAL_UART_Transmit+0x2c>
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d101      	bne.n	8001d7a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e075      	b.n	8001e66 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_UART_Transmit+0x3e>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e06e      	b.n	8001e66 <HAL_UART_Transmit+0x11c>
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2221      	movs	r2, #33	; 0x21
 8001d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d9e:	f7fe fe8d 	bl	8000abc <HAL_GetTick>
 8001da2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	88fa      	ldrh	r2, [r7, #6]
 8001da8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	88fa      	ldrh	r2, [r7, #6]
 8001dae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001db8:	d108      	bne.n	8001dcc <HAL_UART_Transmit+0x82>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d104      	bne.n	8001dcc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	61bb      	str	r3, [r7, #24]
 8001dca:	e003      	b.n	8001dd4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001ddc:	e02a      	b.n	8001e34 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	2200      	movs	r2, #0
 8001de6:	2180      	movs	r1, #128	; 0x80
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f93d 	bl	8002068 <UART_WaitOnFlagUntilTimeout>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e036      	b.n	8001e66 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10b      	bne.n	8001e16 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	881b      	ldrh	r3, [r3, #0]
 8001e02:	461a      	mov	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	3302      	adds	r3, #2
 8001e12:	61bb      	str	r3, [r7, #24]
 8001e14:	e007      	b.n	8001e26 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	781a      	ldrb	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	3301      	adds	r3, #1
 8001e24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1cf      	bne.n	8001dde <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	2200      	movs	r2, #0
 8001e46:	2140      	movs	r1, #64	; 0x40
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f000 f90d 	bl	8002068 <UART_WaitOnFlagUntilTimeout>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e006      	b.n	8001e66 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e000      	b.n	8001e66 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001e64:	2302      	movs	r3, #2
  }
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3720      	adds	r7, #32
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b084      	sub	sp, #16
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	60f8      	str	r0, [r7, #12]
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	4613      	mov	r3, r2
 8001e7a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b20      	cmp	r3, #32
 8001e86:	d11d      	bne.n	8001ec4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d002      	beq.n	8001e94 <HAL_UART_Receive_DMA+0x26>
 8001e8e:	88fb      	ldrh	r3, [r7, #6]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e016      	b.n	8001ec6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_UART_Receive_DMA+0x38>
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	e00f      	b.n	8001ec6 <HAL_UART_Receive_DMA+0x58>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8001eb4:	88fb      	ldrh	r3, [r7, #6]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	68b9      	ldr	r1, [r7, #8]
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 f91e 	bl	80020fc <UART_Start_Receive_DMA>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	e000      	b.n	8001ec6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001ec4:	2302      	movs	r3, #2
  }
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	460b      	mov	r3, r1
 8001efc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0320 	and.w	r3, r3, #32
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d12a      	bne.n	8001f7a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f38:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	695a      	ldr	r2, [r3, #20]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0201 	bic.w	r2, r2, #1
 8001f48:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	695a      	ldr	r2, [r3, #20]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f58:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d107      	bne.n	8001f7a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0210 	bic.w	r2, r2, #16
 8001f78:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d106      	bne.n	8001f90 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001f86:	4619      	mov	r1, r3
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f7ff ffb2 	bl	8001ef2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001f8e:	e002      	b.n	8001f96 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f7fe fa91 	bl	80004b8 <HAL_UART_RxCpltCallback>
}
 8001f96:	bf00      	nop
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b084      	sub	sp, #16
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001faa:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d108      	bne.n	8001fc6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001fb8:	085b      	lsrs	r3, r3, #1
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f7ff ff97 	bl	8001ef2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001fc4:	e002      	b.n	8001fcc <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f7ff ff81 	bl	8001ece <HAL_UART_RxHalfCpltCallback>
}
 8001fcc:	bf00      	nop
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bf14      	ite	ne
 8001ff4:	2301      	movne	r3, #1
 8001ff6:	2300      	moveq	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b21      	cmp	r3, #33	; 0x21
 8002006:	d108      	bne.n	800201a <UART_DMAError+0x46>
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d005      	beq.n	800201a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	2200      	movs	r2, #0
 8002012:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002014:	68b8      	ldr	r0, [r7, #8]
 8002016:	f000 f8d5 	bl	80021c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	695b      	ldr	r3, [r3, #20]
 8002020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002024:	2b00      	cmp	r3, #0
 8002026:	bf14      	ite	ne
 8002028:	2301      	movne	r3, #1
 800202a:	2300      	moveq	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b22      	cmp	r3, #34	; 0x22
 800203a:	d108      	bne.n	800204e <UART_DMAError+0x7a>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2200      	movs	r2, #0
 8002046:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002048:	68b8      	ldr	r0, [r7, #8]
 800204a:	f000 f8d0 	bl	80021ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f043 0210 	orr.w	r2, r3, #16
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800205a:	68b8      	ldr	r0, [r7, #8]
 800205c:	f7ff ff40 	bl	8001ee0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002060:	bf00      	nop
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	4613      	mov	r3, r2
 8002076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002078:	e02c      	b.n	80020d4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d028      	beq.n	80020d4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d007      	beq.n	8002098 <UART_WaitOnFlagUntilTimeout+0x30>
 8002088:	f7fe fd18 	bl	8000abc <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	429a      	cmp	r2, r3
 8002096:	d21d      	bcs.n	80020d4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80020a6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695a      	ldr	r2, [r3, #20]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2220      	movs	r2, #32
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2220      	movs	r2, #32
 80020c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e00f      	b.n	80020f4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	4013      	ands	r3, r2
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	bf0c      	ite	eq
 80020e4:	2301      	moveq	r3, #1
 80020e6:	2300      	movne	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	461a      	mov	r2, r3
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d0c3      	beq.n	800207a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	4613      	mov	r3, r2
 8002108:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	88fa      	ldrh	r2, [r7, #6]
 8002114:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2222      	movs	r2, #34	; 0x22
 8002120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002128:	4a23      	ldr	r2, [pc, #140]	; (80021b8 <UART_Start_Receive_DMA+0xbc>)
 800212a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002130:	4a22      	ldr	r2, [pc, #136]	; (80021bc <UART_Start_Receive_DMA+0xc0>)
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002138:	4a21      	ldr	r2, [pc, #132]	; (80021c0 <UART_Start_Receive_DMA+0xc4>)
 800213a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002140:	2200      	movs	r2, #0
 8002142:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002144:	f107 0308 	add.w	r3, r7, #8
 8002148:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	3304      	adds	r3, #4
 8002154:	4619      	mov	r1, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	f7fe fe44 	bl	8000de8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002160:	2300      	movs	r3, #0
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68da      	ldr	r2, [r3, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800218c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	695a      	ldr	r2, [r3, #20]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f042 0201 	orr.w	r2, r2, #1
 800219c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021ac:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	08001f09 	.word	0x08001f09
 80021bc:	08001f9f 	.word	0x08001f9f
 80021c0:	08001fd5 	.word	0x08001fd5

080021c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80021da:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2220      	movs	r2, #32
 80021e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr

080021ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002204:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695a      	ldr	r2, [r3, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 0201 	bic.w	r2, r2, #1
 8002214:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	2b01      	cmp	r3, #1
 800221c:	d107      	bne.n	800222e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 0210 	bic.w	r2, r2, #16
 800222c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
	...

08002248 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	430a      	orrs	r2, r1
 8002264:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	4313      	orrs	r3, r2
 8002276:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002282:	f023 030c 	bic.w	r3, r3, #12
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	68b9      	ldr	r1, [r7, #8]
 800228c:	430b      	orrs	r3, r1
 800228e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699a      	ldr	r2, [r3, #24]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a2c      	ldr	r2, [pc, #176]	; (800235c <UART_SetConfig+0x114>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d103      	bne.n	80022b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022b0:	f7ff fccc 	bl	8001c4c <HAL_RCC_GetPCLK2Freq>
 80022b4:	60f8      	str	r0, [r7, #12]
 80022b6:	e002      	b.n	80022be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80022b8:	f7ff fcb4 	bl	8001c24 <HAL_RCC_GetPCLK1Freq>
 80022bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	4613      	mov	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	009a      	lsls	r2, r3, #2
 80022c8:	441a      	add	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d4:	4a22      	ldr	r2, [pc, #136]	; (8002360 <UART_SetConfig+0x118>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	0119      	lsls	r1, r3, #4
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	009a      	lsls	r2, r3, #2
 80022e8:	441a      	add	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80022f4:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <UART_SetConfig+0x118>)
 80022f6:	fba3 0302 	umull	r0, r3, r3, r2
 80022fa:	095b      	lsrs	r3, r3, #5
 80022fc:	2064      	movs	r0, #100	; 0x64
 80022fe:	fb00 f303 	mul.w	r3, r0, r3
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	3332      	adds	r3, #50	; 0x32
 8002308:	4a15      	ldr	r2, [pc, #84]	; (8002360 <UART_SetConfig+0x118>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002314:	4419      	add	r1, r3
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	4613      	mov	r3, r2
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	4413      	add	r3, r2
 800231e:	009a      	lsls	r2, r3, #2
 8002320:	441a      	add	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	fbb2 f2f3 	udiv	r2, r2, r3
 800232c:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <UART_SetConfig+0x118>)
 800232e:	fba3 0302 	umull	r0, r3, r3, r2
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	2064      	movs	r0, #100	; 0x64
 8002336:	fb00 f303 	mul.w	r3, r0, r3
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	011b      	lsls	r3, r3, #4
 800233e:	3332      	adds	r3, #50	; 0x32
 8002340:	4a07      	ldr	r2, [pc, #28]	; (8002360 <UART_SetConfig+0x118>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	095b      	lsrs	r3, r3, #5
 8002348:	f003 020f 	and.w	r2, r3, #15
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	440a      	add	r2, r1
 8002352:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002354:	bf00      	nop
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40013800 	.word	0x40013800
 8002360:	51eb851f 	.word	0x51eb851f

08002364 <__errno>:
 8002364:	4b01      	ldr	r3, [pc, #4]	; (800236c <__errno+0x8>)
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	2000000c 	.word	0x2000000c

08002370 <__libc_init_array>:
 8002370:	b570      	push	{r4, r5, r6, lr}
 8002372:	2600      	movs	r6, #0
 8002374:	4d0c      	ldr	r5, [pc, #48]	; (80023a8 <__libc_init_array+0x38>)
 8002376:	4c0d      	ldr	r4, [pc, #52]	; (80023ac <__libc_init_array+0x3c>)
 8002378:	1b64      	subs	r4, r4, r5
 800237a:	10a4      	asrs	r4, r4, #2
 800237c:	42a6      	cmp	r6, r4
 800237e:	d109      	bne.n	8002394 <__libc_init_array+0x24>
 8002380:	f000 fca4 	bl	8002ccc <_init>
 8002384:	2600      	movs	r6, #0
 8002386:	4d0a      	ldr	r5, [pc, #40]	; (80023b0 <__libc_init_array+0x40>)
 8002388:	4c0a      	ldr	r4, [pc, #40]	; (80023b4 <__libc_init_array+0x44>)
 800238a:	1b64      	subs	r4, r4, r5
 800238c:	10a4      	asrs	r4, r4, #2
 800238e:	42a6      	cmp	r6, r4
 8002390:	d105      	bne.n	800239e <__libc_init_array+0x2e>
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	f855 3b04 	ldr.w	r3, [r5], #4
 8002398:	4798      	blx	r3
 800239a:	3601      	adds	r6, #1
 800239c:	e7ee      	b.n	800237c <__libc_init_array+0xc>
 800239e:	f855 3b04 	ldr.w	r3, [r5], #4
 80023a2:	4798      	blx	r3
 80023a4:	3601      	adds	r6, #1
 80023a6:	e7f2      	b.n	800238e <__libc_init_array+0x1e>
 80023a8:	08002d68 	.word	0x08002d68
 80023ac:	08002d68 	.word	0x08002d68
 80023b0:	08002d68 	.word	0x08002d68
 80023b4:	08002d6c 	.word	0x08002d6c

080023b8 <malloc>:
 80023b8:	4b02      	ldr	r3, [pc, #8]	; (80023c4 <malloc+0xc>)
 80023ba:	4601      	mov	r1, r0
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	f000 b873 	b.w	80024a8 <_malloc_r>
 80023c2:	bf00      	nop
 80023c4:	2000000c 	.word	0x2000000c

080023c8 <memset>:
 80023c8:	4603      	mov	r3, r0
 80023ca:	4402      	add	r2, r0
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d100      	bne.n	80023d2 <memset+0xa>
 80023d0:	4770      	bx	lr
 80023d2:	f803 1b01 	strb.w	r1, [r3], #1
 80023d6:	e7f9      	b.n	80023cc <memset+0x4>

080023d8 <_free_r>:
 80023d8:	b538      	push	{r3, r4, r5, lr}
 80023da:	4605      	mov	r5, r0
 80023dc:	2900      	cmp	r1, #0
 80023de:	d040      	beq.n	8002462 <_free_r+0x8a>
 80023e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023e4:	1f0c      	subs	r4, r1, #4
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	bfb8      	it	lt
 80023ea:	18e4      	addlt	r4, r4, r3
 80023ec:	f000 f900 	bl	80025f0 <__malloc_lock>
 80023f0:	4a1c      	ldr	r2, [pc, #112]	; (8002464 <_free_r+0x8c>)
 80023f2:	6813      	ldr	r3, [r2, #0]
 80023f4:	b933      	cbnz	r3, 8002404 <_free_r+0x2c>
 80023f6:	6063      	str	r3, [r4, #4]
 80023f8:	6014      	str	r4, [r2, #0]
 80023fa:	4628      	mov	r0, r5
 80023fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002400:	f000 b8fc 	b.w	80025fc <__malloc_unlock>
 8002404:	42a3      	cmp	r3, r4
 8002406:	d908      	bls.n	800241a <_free_r+0x42>
 8002408:	6820      	ldr	r0, [r4, #0]
 800240a:	1821      	adds	r1, r4, r0
 800240c:	428b      	cmp	r3, r1
 800240e:	bf01      	itttt	eq
 8002410:	6819      	ldreq	r1, [r3, #0]
 8002412:	685b      	ldreq	r3, [r3, #4]
 8002414:	1809      	addeq	r1, r1, r0
 8002416:	6021      	streq	r1, [r4, #0]
 8002418:	e7ed      	b.n	80023f6 <_free_r+0x1e>
 800241a:	461a      	mov	r2, r3
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	b10b      	cbz	r3, 8002424 <_free_r+0x4c>
 8002420:	42a3      	cmp	r3, r4
 8002422:	d9fa      	bls.n	800241a <_free_r+0x42>
 8002424:	6811      	ldr	r1, [r2, #0]
 8002426:	1850      	adds	r0, r2, r1
 8002428:	42a0      	cmp	r0, r4
 800242a:	d10b      	bne.n	8002444 <_free_r+0x6c>
 800242c:	6820      	ldr	r0, [r4, #0]
 800242e:	4401      	add	r1, r0
 8002430:	1850      	adds	r0, r2, r1
 8002432:	4283      	cmp	r3, r0
 8002434:	6011      	str	r1, [r2, #0]
 8002436:	d1e0      	bne.n	80023fa <_free_r+0x22>
 8002438:	6818      	ldr	r0, [r3, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	4401      	add	r1, r0
 800243e:	6011      	str	r1, [r2, #0]
 8002440:	6053      	str	r3, [r2, #4]
 8002442:	e7da      	b.n	80023fa <_free_r+0x22>
 8002444:	d902      	bls.n	800244c <_free_r+0x74>
 8002446:	230c      	movs	r3, #12
 8002448:	602b      	str	r3, [r5, #0]
 800244a:	e7d6      	b.n	80023fa <_free_r+0x22>
 800244c:	6820      	ldr	r0, [r4, #0]
 800244e:	1821      	adds	r1, r4, r0
 8002450:	428b      	cmp	r3, r1
 8002452:	bf01      	itttt	eq
 8002454:	6819      	ldreq	r1, [r3, #0]
 8002456:	685b      	ldreq	r3, [r3, #4]
 8002458:	1809      	addeq	r1, r1, r0
 800245a:	6021      	streq	r1, [r4, #0]
 800245c:	6063      	str	r3, [r4, #4]
 800245e:	6054      	str	r4, [r2, #4]
 8002460:	e7cb      	b.n	80023fa <_free_r+0x22>
 8002462:	bd38      	pop	{r3, r4, r5, pc}
 8002464:	20000120 	.word	0x20000120

08002468 <sbrk_aligned>:
 8002468:	b570      	push	{r4, r5, r6, lr}
 800246a:	4e0e      	ldr	r6, [pc, #56]	; (80024a4 <sbrk_aligned+0x3c>)
 800246c:	460c      	mov	r4, r1
 800246e:	6831      	ldr	r1, [r6, #0]
 8002470:	4605      	mov	r5, r0
 8002472:	b911      	cbnz	r1, 800247a <sbrk_aligned+0x12>
 8002474:	f000 f88c 	bl	8002590 <_sbrk_r>
 8002478:	6030      	str	r0, [r6, #0]
 800247a:	4621      	mov	r1, r4
 800247c:	4628      	mov	r0, r5
 800247e:	f000 f887 	bl	8002590 <_sbrk_r>
 8002482:	1c43      	adds	r3, r0, #1
 8002484:	d00a      	beq.n	800249c <sbrk_aligned+0x34>
 8002486:	1cc4      	adds	r4, r0, #3
 8002488:	f024 0403 	bic.w	r4, r4, #3
 800248c:	42a0      	cmp	r0, r4
 800248e:	d007      	beq.n	80024a0 <sbrk_aligned+0x38>
 8002490:	1a21      	subs	r1, r4, r0
 8002492:	4628      	mov	r0, r5
 8002494:	f000 f87c 	bl	8002590 <_sbrk_r>
 8002498:	3001      	adds	r0, #1
 800249a:	d101      	bne.n	80024a0 <sbrk_aligned+0x38>
 800249c:	f04f 34ff 	mov.w	r4, #4294967295
 80024a0:	4620      	mov	r0, r4
 80024a2:	bd70      	pop	{r4, r5, r6, pc}
 80024a4:	20000124 	.word	0x20000124

080024a8 <_malloc_r>:
 80024a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024ac:	1ccd      	adds	r5, r1, #3
 80024ae:	f025 0503 	bic.w	r5, r5, #3
 80024b2:	3508      	adds	r5, #8
 80024b4:	2d0c      	cmp	r5, #12
 80024b6:	bf38      	it	cc
 80024b8:	250c      	movcc	r5, #12
 80024ba:	2d00      	cmp	r5, #0
 80024bc:	4607      	mov	r7, r0
 80024be:	db01      	blt.n	80024c4 <_malloc_r+0x1c>
 80024c0:	42a9      	cmp	r1, r5
 80024c2:	d905      	bls.n	80024d0 <_malloc_r+0x28>
 80024c4:	230c      	movs	r3, #12
 80024c6:	2600      	movs	r6, #0
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	4630      	mov	r0, r6
 80024cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024d0:	4e2e      	ldr	r6, [pc, #184]	; (800258c <_malloc_r+0xe4>)
 80024d2:	f000 f88d 	bl	80025f0 <__malloc_lock>
 80024d6:	6833      	ldr	r3, [r6, #0]
 80024d8:	461c      	mov	r4, r3
 80024da:	bb34      	cbnz	r4, 800252a <_malloc_r+0x82>
 80024dc:	4629      	mov	r1, r5
 80024de:	4638      	mov	r0, r7
 80024e0:	f7ff ffc2 	bl	8002468 <sbrk_aligned>
 80024e4:	1c43      	adds	r3, r0, #1
 80024e6:	4604      	mov	r4, r0
 80024e8:	d14d      	bne.n	8002586 <_malloc_r+0xde>
 80024ea:	6834      	ldr	r4, [r6, #0]
 80024ec:	4626      	mov	r6, r4
 80024ee:	2e00      	cmp	r6, #0
 80024f0:	d140      	bne.n	8002574 <_malloc_r+0xcc>
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	4631      	mov	r1, r6
 80024f6:	4638      	mov	r0, r7
 80024f8:	eb04 0803 	add.w	r8, r4, r3
 80024fc:	f000 f848 	bl	8002590 <_sbrk_r>
 8002500:	4580      	cmp	r8, r0
 8002502:	d13a      	bne.n	800257a <_malloc_r+0xd2>
 8002504:	6821      	ldr	r1, [r4, #0]
 8002506:	3503      	adds	r5, #3
 8002508:	1a6d      	subs	r5, r5, r1
 800250a:	f025 0503 	bic.w	r5, r5, #3
 800250e:	3508      	adds	r5, #8
 8002510:	2d0c      	cmp	r5, #12
 8002512:	bf38      	it	cc
 8002514:	250c      	movcc	r5, #12
 8002516:	4638      	mov	r0, r7
 8002518:	4629      	mov	r1, r5
 800251a:	f7ff ffa5 	bl	8002468 <sbrk_aligned>
 800251e:	3001      	adds	r0, #1
 8002520:	d02b      	beq.n	800257a <_malloc_r+0xd2>
 8002522:	6823      	ldr	r3, [r4, #0]
 8002524:	442b      	add	r3, r5
 8002526:	6023      	str	r3, [r4, #0]
 8002528:	e00e      	b.n	8002548 <_malloc_r+0xa0>
 800252a:	6822      	ldr	r2, [r4, #0]
 800252c:	1b52      	subs	r2, r2, r5
 800252e:	d41e      	bmi.n	800256e <_malloc_r+0xc6>
 8002530:	2a0b      	cmp	r2, #11
 8002532:	d916      	bls.n	8002562 <_malloc_r+0xba>
 8002534:	1961      	adds	r1, r4, r5
 8002536:	42a3      	cmp	r3, r4
 8002538:	6025      	str	r5, [r4, #0]
 800253a:	bf18      	it	ne
 800253c:	6059      	strne	r1, [r3, #4]
 800253e:	6863      	ldr	r3, [r4, #4]
 8002540:	bf08      	it	eq
 8002542:	6031      	streq	r1, [r6, #0]
 8002544:	5162      	str	r2, [r4, r5]
 8002546:	604b      	str	r3, [r1, #4]
 8002548:	4638      	mov	r0, r7
 800254a:	f104 060b 	add.w	r6, r4, #11
 800254e:	f000 f855 	bl	80025fc <__malloc_unlock>
 8002552:	f026 0607 	bic.w	r6, r6, #7
 8002556:	1d23      	adds	r3, r4, #4
 8002558:	1af2      	subs	r2, r6, r3
 800255a:	d0b6      	beq.n	80024ca <_malloc_r+0x22>
 800255c:	1b9b      	subs	r3, r3, r6
 800255e:	50a3      	str	r3, [r4, r2]
 8002560:	e7b3      	b.n	80024ca <_malloc_r+0x22>
 8002562:	6862      	ldr	r2, [r4, #4]
 8002564:	42a3      	cmp	r3, r4
 8002566:	bf0c      	ite	eq
 8002568:	6032      	streq	r2, [r6, #0]
 800256a:	605a      	strne	r2, [r3, #4]
 800256c:	e7ec      	b.n	8002548 <_malloc_r+0xa0>
 800256e:	4623      	mov	r3, r4
 8002570:	6864      	ldr	r4, [r4, #4]
 8002572:	e7b2      	b.n	80024da <_malloc_r+0x32>
 8002574:	4634      	mov	r4, r6
 8002576:	6876      	ldr	r6, [r6, #4]
 8002578:	e7b9      	b.n	80024ee <_malloc_r+0x46>
 800257a:	230c      	movs	r3, #12
 800257c:	4638      	mov	r0, r7
 800257e:	603b      	str	r3, [r7, #0]
 8002580:	f000 f83c 	bl	80025fc <__malloc_unlock>
 8002584:	e7a1      	b.n	80024ca <_malloc_r+0x22>
 8002586:	6025      	str	r5, [r4, #0]
 8002588:	e7de      	b.n	8002548 <_malloc_r+0xa0>
 800258a:	bf00      	nop
 800258c:	20000120 	.word	0x20000120

08002590 <_sbrk_r>:
 8002590:	b538      	push	{r3, r4, r5, lr}
 8002592:	2300      	movs	r3, #0
 8002594:	4d05      	ldr	r5, [pc, #20]	; (80025ac <_sbrk_r+0x1c>)
 8002596:	4604      	mov	r4, r0
 8002598:	4608      	mov	r0, r1
 800259a:	602b      	str	r3, [r5, #0]
 800259c:	f7fe f810 	bl	80005c0 <_sbrk>
 80025a0:	1c43      	adds	r3, r0, #1
 80025a2:	d102      	bne.n	80025aa <_sbrk_r+0x1a>
 80025a4:	682b      	ldr	r3, [r5, #0]
 80025a6:	b103      	cbz	r3, 80025aa <_sbrk_r+0x1a>
 80025a8:	6023      	str	r3, [r4, #0]
 80025aa:	bd38      	pop	{r3, r4, r5, pc}
 80025ac:	20000128 	.word	0x20000128

080025b0 <siprintf>:
 80025b0:	b40e      	push	{r1, r2, r3}
 80025b2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025b6:	b500      	push	{lr}
 80025b8:	b09c      	sub	sp, #112	; 0x70
 80025ba:	ab1d      	add	r3, sp, #116	; 0x74
 80025bc:	9002      	str	r0, [sp, #8]
 80025be:	9006      	str	r0, [sp, #24]
 80025c0:	9107      	str	r1, [sp, #28]
 80025c2:	9104      	str	r1, [sp, #16]
 80025c4:	4808      	ldr	r0, [pc, #32]	; (80025e8 <siprintf+0x38>)
 80025c6:	4909      	ldr	r1, [pc, #36]	; (80025ec <siprintf+0x3c>)
 80025c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80025cc:	9105      	str	r1, [sp, #20]
 80025ce:	6800      	ldr	r0, [r0, #0]
 80025d0:	a902      	add	r1, sp, #8
 80025d2:	9301      	str	r3, [sp, #4]
 80025d4:	f000 f874 	bl	80026c0 <_svfiprintf_r>
 80025d8:	2200      	movs	r2, #0
 80025da:	9b02      	ldr	r3, [sp, #8]
 80025dc:	701a      	strb	r2, [r3, #0]
 80025de:	b01c      	add	sp, #112	; 0x70
 80025e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80025e4:	b003      	add	sp, #12
 80025e6:	4770      	bx	lr
 80025e8:	2000000c 	.word	0x2000000c
 80025ec:	ffff0208 	.word	0xffff0208

080025f0 <__malloc_lock>:
 80025f0:	4801      	ldr	r0, [pc, #4]	; (80025f8 <__malloc_lock+0x8>)
 80025f2:	f000 bafb 	b.w	8002bec <__retarget_lock_acquire_recursive>
 80025f6:	bf00      	nop
 80025f8:	2000012c 	.word	0x2000012c

080025fc <__malloc_unlock>:
 80025fc:	4801      	ldr	r0, [pc, #4]	; (8002604 <__malloc_unlock+0x8>)
 80025fe:	f000 baf6 	b.w	8002bee <__retarget_lock_release_recursive>
 8002602:	bf00      	nop
 8002604:	2000012c 	.word	0x2000012c

08002608 <__ssputs_r>:
 8002608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800260c:	688e      	ldr	r6, [r1, #8]
 800260e:	4682      	mov	sl, r0
 8002610:	429e      	cmp	r6, r3
 8002612:	460c      	mov	r4, r1
 8002614:	4690      	mov	r8, r2
 8002616:	461f      	mov	r7, r3
 8002618:	d838      	bhi.n	800268c <__ssputs_r+0x84>
 800261a:	898a      	ldrh	r2, [r1, #12]
 800261c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002620:	d032      	beq.n	8002688 <__ssputs_r+0x80>
 8002622:	6825      	ldr	r5, [r4, #0]
 8002624:	6909      	ldr	r1, [r1, #16]
 8002626:	3301      	adds	r3, #1
 8002628:	eba5 0901 	sub.w	r9, r5, r1
 800262c:	6965      	ldr	r5, [r4, #20]
 800262e:	444b      	add	r3, r9
 8002630:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002634:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002638:	106d      	asrs	r5, r5, #1
 800263a:	429d      	cmp	r5, r3
 800263c:	bf38      	it	cc
 800263e:	461d      	movcc	r5, r3
 8002640:	0553      	lsls	r3, r2, #21
 8002642:	d531      	bpl.n	80026a8 <__ssputs_r+0xa0>
 8002644:	4629      	mov	r1, r5
 8002646:	f7ff ff2f 	bl	80024a8 <_malloc_r>
 800264a:	4606      	mov	r6, r0
 800264c:	b950      	cbnz	r0, 8002664 <__ssputs_r+0x5c>
 800264e:	230c      	movs	r3, #12
 8002650:	f04f 30ff 	mov.w	r0, #4294967295
 8002654:	f8ca 3000 	str.w	r3, [sl]
 8002658:	89a3      	ldrh	r3, [r4, #12]
 800265a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800265e:	81a3      	strh	r3, [r4, #12]
 8002660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002664:	464a      	mov	r2, r9
 8002666:	6921      	ldr	r1, [r4, #16]
 8002668:	f000 fad0 	bl	8002c0c <memcpy>
 800266c:	89a3      	ldrh	r3, [r4, #12]
 800266e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002672:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002676:	81a3      	strh	r3, [r4, #12]
 8002678:	6126      	str	r6, [r4, #16]
 800267a:	444e      	add	r6, r9
 800267c:	6026      	str	r6, [r4, #0]
 800267e:	463e      	mov	r6, r7
 8002680:	6165      	str	r5, [r4, #20]
 8002682:	eba5 0509 	sub.w	r5, r5, r9
 8002686:	60a5      	str	r5, [r4, #8]
 8002688:	42be      	cmp	r6, r7
 800268a:	d900      	bls.n	800268e <__ssputs_r+0x86>
 800268c:	463e      	mov	r6, r7
 800268e:	4632      	mov	r2, r6
 8002690:	4641      	mov	r1, r8
 8002692:	6820      	ldr	r0, [r4, #0]
 8002694:	f000 fac8 	bl	8002c28 <memmove>
 8002698:	68a3      	ldr	r3, [r4, #8]
 800269a:	2000      	movs	r0, #0
 800269c:	1b9b      	subs	r3, r3, r6
 800269e:	60a3      	str	r3, [r4, #8]
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	4433      	add	r3, r6
 80026a4:	6023      	str	r3, [r4, #0]
 80026a6:	e7db      	b.n	8002660 <__ssputs_r+0x58>
 80026a8:	462a      	mov	r2, r5
 80026aa:	f000 fad7 	bl	8002c5c <_realloc_r>
 80026ae:	4606      	mov	r6, r0
 80026b0:	2800      	cmp	r0, #0
 80026b2:	d1e1      	bne.n	8002678 <__ssputs_r+0x70>
 80026b4:	4650      	mov	r0, sl
 80026b6:	6921      	ldr	r1, [r4, #16]
 80026b8:	f7ff fe8e 	bl	80023d8 <_free_r>
 80026bc:	e7c7      	b.n	800264e <__ssputs_r+0x46>
	...

080026c0 <_svfiprintf_r>:
 80026c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026c4:	4698      	mov	r8, r3
 80026c6:	898b      	ldrh	r3, [r1, #12]
 80026c8:	4607      	mov	r7, r0
 80026ca:	061b      	lsls	r3, r3, #24
 80026cc:	460d      	mov	r5, r1
 80026ce:	4614      	mov	r4, r2
 80026d0:	b09d      	sub	sp, #116	; 0x74
 80026d2:	d50e      	bpl.n	80026f2 <_svfiprintf_r+0x32>
 80026d4:	690b      	ldr	r3, [r1, #16]
 80026d6:	b963      	cbnz	r3, 80026f2 <_svfiprintf_r+0x32>
 80026d8:	2140      	movs	r1, #64	; 0x40
 80026da:	f7ff fee5 	bl	80024a8 <_malloc_r>
 80026de:	6028      	str	r0, [r5, #0]
 80026e0:	6128      	str	r0, [r5, #16]
 80026e2:	b920      	cbnz	r0, 80026ee <_svfiprintf_r+0x2e>
 80026e4:	230c      	movs	r3, #12
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ec:	e0d1      	b.n	8002892 <_svfiprintf_r+0x1d2>
 80026ee:	2340      	movs	r3, #64	; 0x40
 80026f0:	616b      	str	r3, [r5, #20]
 80026f2:	2300      	movs	r3, #0
 80026f4:	9309      	str	r3, [sp, #36]	; 0x24
 80026f6:	2320      	movs	r3, #32
 80026f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80026fc:	2330      	movs	r3, #48	; 0x30
 80026fe:	f04f 0901 	mov.w	r9, #1
 8002702:	f8cd 800c 	str.w	r8, [sp, #12]
 8002706:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80028ac <_svfiprintf_r+0x1ec>
 800270a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800270e:	4623      	mov	r3, r4
 8002710:	469a      	mov	sl, r3
 8002712:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002716:	b10a      	cbz	r2, 800271c <_svfiprintf_r+0x5c>
 8002718:	2a25      	cmp	r2, #37	; 0x25
 800271a:	d1f9      	bne.n	8002710 <_svfiprintf_r+0x50>
 800271c:	ebba 0b04 	subs.w	fp, sl, r4
 8002720:	d00b      	beq.n	800273a <_svfiprintf_r+0x7a>
 8002722:	465b      	mov	r3, fp
 8002724:	4622      	mov	r2, r4
 8002726:	4629      	mov	r1, r5
 8002728:	4638      	mov	r0, r7
 800272a:	f7ff ff6d 	bl	8002608 <__ssputs_r>
 800272e:	3001      	adds	r0, #1
 8002730:	f000 80aa 	beq.w	8002888 <_svfiprintf_r+0x1c8>
 8002734:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002736:	445a      	add	r2, fp
 8002738:	9209      	str	r2, [sp, #36]	; 0x24
 800273a:	f89a 3000 	ldrb.w	r3, [sl]
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 80a2 	beq.w	8002888 <_svfiprintf_r+0x1c8>
 8002744:	2300      	movs	r3, #0
 8002746:	f04f 32ff 	mov.w	r2, #4294967295
 800274a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800274e:	f10a 0a01 	add.w	sl, sl, #1
 8002752:	9304      	str	r3, [sp, #16]
 8002754:	9307      	str	r3, [sp, #28]
 8002756:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800275a:	931a      	str	r3, [sp, #104]	; 0x68
 800275c:	4654      	mov	r4, sl
 800275e:	2205      	movs	r2, #5
 8002760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002764:	4851      	ldr	r0, [pc, #324]	; (80028ac <_svfiprintf_r+0x1ec>)
 8002766:	f000 fa43 	bl	8002bf0 <memchr>
 800276a:	9a04      	ldr	r2, [sp, #16]
 800276c:	b9d8      	cbnz	r0, 80027a6 <_svfiprintf_r+0xe6>
 800276e:	06d0      	lsls	r0, r2, #27
 8002770:	bf44      	itt	mi
 8002772:	2320      	movmi	r3, #32
 8002774:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002778:	0711      	lsls	r1, r2, #28
 800277a:	bf44      	itt	mi
 800277c:	232b      	movmi	r3, #43	; 0x2b
 800277e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002782:	f89a 3000 	ldrb.w	r3, [sl]
 8002786:	2b2a      	cmp	r3, #42	; 0x2a
 8002788:	d015      	beq.n	80027b6 <_svfiprintf_r+0xf6>
 800278a:	4654      	mov	r4, sl
 800278c:	2000      	movs	r0, #0
 800278e:	f04f 0c0a 	mov.w	ip, #10
 8002792:	9a07      	ldr	r2, [sp, #28]
 8002794:	4621      	mov	r1, r4
 8002796:	f811 3b01 	ldrb.w	r3, [r1], #1
 800279a:	3b30      	subs	r3, #48	; 0x30
 800279c:	2b09      	cmp	r3, #9
 800279e:	d94e      	bls.n	800283e <_svfiprintf_r+0x17e>
 80027a0:	b1b0      	cbz	r0, 80027d0 <_svfiprintf_r+0x110>
 80027a2:	9207      	str	r2, [sp, #28]
 80027a4:	e014      	b.n	80027d0 <_svfiprintf_r+0x110>
 80027a6:	eba0 0308 	sub.w	r3, r0, r8
 80027aa:	fa09 f303 	lsl.w	r3, r9, r3
 80027ae:	4313      	orrs	r3, r2
 80027b0:	46a2      	mov	sl, r4
 80027b2:	9304      	str	r3, [sp, #16]
 80027b4:	e7d2      	b.n	800275c <_svfiprintf_r+0x9c>
 80027b6:	9b03      	ldr	r3, [sp, #12]
 80027b8:	1d19      	adds	r1, r3, #4
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	9103      	str	r1, [sp, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	bfbb      	ittet	lt
 80027c2:	425b      	neglt	r3, r3
 80027c4:	f042 0202 	orrlt.w	r2, r2, #2
 80027c8:	9307      	strge	r3, [sp, #28]
 80027ca:	9307      	strlt	r3, [sp, #28]
 80027cc:	bfb8      	it	lt
 80027ce:	9204      	strlt	r2, [sp, #16]
 80027d0:	7823      	ldrb	r3, [r4, #0]
 80027d2:	2b2e      	cmp	r3, #46	; 0x2e
 80027d4:	d10c      	bne.n	80027f0 <_svfiprintf_r+0x130>
 80027d6:	7863      	ldrb	r3, [r4, #1]
 80027d8:	2b2a      	cmp	r3, #42	; 0x2a
 80027da:	d135      	bne.n	8002848 <_svfiprintf_r+0x188>
 80027dc:	9b03      	ldr	r3, [sp, #12]
 80027de:	3402      	adds	r4, #2
 80027e0:	1d1a      	adds	r2, r3, #4
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	9203      	str	r2, [sp, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	bfb8      	it	lt
 80027ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80027ee:	9305      	str	r3, [sp, #20]
 80027f0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80028b0 <_svfiprintf_r+0x1f0>
 80027f4:	2203      	movs	r2, #3
 80027f6:	4650      	mov	r0, sl
 80027f8:	7821      	ldrb	r1, [r4, #0]
 80027fa:	f000 f9f9 	bl	8002bf0 <memchr>
 80027fe:	b140      	cbz	r0, 8002812 <_svfiprintf_r+0x152>
 8002800:	2340      	movs	r3, #64	; 0x40
 8002802:	eba0 000a 	sub.w	r0, r0, sl
 8002806:	fa03 f000 	lsl.w	r0, r3, r0
 800280a:	9b04      	ldr	r3, [sp, #16]
 800280c:	3401      	adds	r4, #1
 800280e:	4303      	orrs	r3, r0
 8002810:	9304      	str	r3, [sp, #16]
 8002812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002816:	2206      	movs	r2, #6
 8002818:	4826      	ldr	r0, [pc, #152]	; (80028b4 <_svfiprintf_r+0x1f4>)
 800281a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800281e:	f000 f9e7 	bl	8002bf0 <memchr>
 8002822:	2800      	cmp	r0, #0
 8002824:	d038      	beq.n	8002898 <_svfiprintf_r+0x1d8>
 8002826:	4b24      	ldr	r3, [pc, #144]	; (80028b8 <_svfiprintf_r+0x1f8>)
 8002828:	bb1b      	cbnz	r3, 8002872 <_svfiprintf_r+0x1b2>
 800282a:	9b03      	ldr	r3, [sp, #12]
 800282c:	3307      	adds	r3, #7
 800282e:	f023 0307 	bic.w	r3, r3, #7
 8002832:	3308      	adds	r3, #8
 8002834:	9303      	str	r3, [sp, #12]
 8002836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002838:	4433      	add	r3, r6
 800283a:	9309      	str	r3, [sp, #36]	; 0x24
 800283c:	e767      	b.n	800270e <_svfiprintf_r+0x4e>
 800283e:	460c      	mov	r4, r1
 8002840:	2001      	movs	r0, #1
 8002842:	fb0c 3202 	mla	r2, ip, r2, r3
 8002846:	e7a5      	b.n	8002794 <_svfiprintf_r+0xd4>
 8002848:	2300      	movs	r3, #0
 800284a:	f04f 0c0a 	mov.w	ip, #10
 800284e:	4619      	mov	r1, r3
 8002850:	3401      	adds	r4, #1
 8002852:	9305      	str	r3, [sp, #20]
 8002854:	4620      	mov	r0, r4
 8002856:	f810 2b01 	ldrb.w	r2, [r0], #1
 800285a:	3a30      	subs	r2, #48	; 0x30
 800285c:	2a09      	cmp	r2, #9
 800285e:	d903      	bls.n	8002868 <_svfiprintf_r+0x1a8>
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0c5      	beq.n	80027f0 <_svfiprintf_r+0x130>
 8002864:	9105      	str	r1, [sp, #20]
 8002866:	e7c3      	b.n	80027f0 <_svfiprintf_r+0x130>
 8002868:	4604      	mov	r4, r0
 800286a:	2301      	movs	r3, #1
 800286c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002870:	e7f0      	b.n	8002854 <_svfiprintf_r+0x194>
 8002872:	ab03      	add	r3, sp, #12
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	462a      	mov	r2, r5
 8002878:	4638      	mov	r0, r7
 800287a:	4b10      	ldr	r3, [pc, #64]	; (80028bc <_svfiprintf_r+0x1fc>)
 800287c:	a904      	add	r1, sp, #16
 800287e:	f3af 8000 	nop.w
 8002882:	1c42      	adds	r2, r0, #1
 8002884:	4606      	mov	r6, r0
 8002886:	d1d6      	bne.n	8002836 <_svfiprintf_r+0x176>
 8002888:	89ab      	ldrh	r3, [r5, #12]
 800288a:	065b      	lsls	r3, r3, #25
 800288c:	f53f af2c 	bmi.w	80026e8 <_svfiprintf_r+0x28>
 8002890:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002892:	b01d      	add	sp, #116	; 0x74
 8002894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002898:	ab03      	add	r3, sp, #12
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	462a      	mov	r2, r5
 800289e:	4638      	mov	r0, r7
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <_svfiprintf_r+0x1fc>)
 80028a2:	a904      	add	r1, sp, #16
 80028a4:	f000 f87c 	bl	80029a0 <_printf_i>
 80028a8:	e7eb      	b.n	8002882 <_svfiprintf_r+0x1c2>
 80028aa:	bf00      	nop
 80028ac:	08002d34 	.word	0x08002d34
 80028b0:	08002d3a 	.word	0x08002d3a
 80028b4:	08002d3e 	.word	0x08002d3e
 80028b8:	00000000 	.word	0x00000000
 80028bc:	08002609 	.word	0x08002609

080028c0 <_printf_common>:
 80028c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028c4:	4616      	mov	r6, r2
 80028c6:	4699      	mov	r9, r3
 80028c8:	688a      	ldr	r2, [r1, #8]
 80028ca:	690b      	ldr	r3, [r1, #16]
 80028cc:	4607      	mov	r7, r0
 80028ce:	4293      	cmp	r3, r2
 80028d0:	bfb8      	it	lt
 80028d2:	4613      	movlt	r3, r2
 80028d4:	6033      	str	r3, [r6, #0]
 80028d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028da:	460c      	mov	r4, r1
 80028dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80028e0:	b10a      	cbz	r2, 80028e6 <_printf_common+0x26>
 80028e2:	3301      	adds	r3, #1
 80028e4:	6033      	str	r3, [r6, #0]
 80028e6:	6823      	ldr	r3, [r4, #0]
 80028e8:	0699      	lsls	r1, r3, #26
 80028ea:	bf42      	ittt	mi
 80028ec:	6833      	ldrmi	r3, [r6, #0]
 80028ee:	3302      	addmi	r3, #2
 80028f0:	6033      	strmi	r3, [r6, #0]
 80028f2:	6825      	ldr	r5, [r4, #0]
 80028f4:	f015 0506 	ands.w	r5, r5, #6
 80028f8:	d106      	bne.n	8002908 <_printf_common+0x48>
 80028fa:	f104 0a19 	add.w	sl, r4, #25
 80028fe:	68e3      	ldr	r3, [r4, #12]
 8002900:	6832      	ldr	r2, [r6, #0]
 8002902:	1a9b      	subs	r3, r3, r2
 8002904:	42ab      	cmp	r3, r5
 8002906:	dc28      	bgt.n	800295a <_printf_common+0x9a>
 8002908:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800290c:	1e13      	subs	r3, r2, #0
 800290e:	6822      	ldr	r2, [r4, #0]
 8002910:	bf18      	it	ne
 8002912:	2301      	movne	r3, #1
 8002914:	0692      	lsls	r2, r2, #26
 8002916:	d42d      	bmi.n	8002974 <_printf_common+0xb4>
 8002918:	4649      	mov	r1, r9
 800291a:	4638      	mov	r0, r7
 800291c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002920:	47c0      	blx	r8
 8002922:	3001      	adds	r0, #1
 8002924:	d020      	beq.n	8002968 <_printf_common+0xa8>
 8002926:	6823      	ldr	r3, [r4, #0]
 8002928:	68e5      	ldr	r5, [r4, #12]
 800292a:	f003 0306 	and.w	r3, r3, #6
 800292e:	2b04      	cmp	r3, #4
 8002930:	bf18      	it	ne
 8002932:	2500      	movne	r5, #0
 8002934:	6832      	ldr	r2, [r6, #0]
 8002936:	f04f 0600 	mov.w	r6, #0
 800293a:	68a3      	ldr	r3, [r4, #8]
 800293c:	bf08      	it	eq
 800293e:	1aad      	subeq	r5, r5, r2
 8002940:	6922      	ldr	r2, [r4, #16]
 8002942:	bf08      	it	eq
 8002944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002948:	4293      	cmp	r3, r2
 800294a:	bfc4      	itt	gt
 800294c:	1a9b      	subgt	r3, r3, r2
 800294e:	18ed      	addgt	r5, r5, r3
 8002950:	341a      	adds	r4, #26
 8002952:	42b5      	cmp	r5, r6
 8002954:	d11a      	bne.n	800298c <_printf_common+0xcc>
 8002956:	2000      	movs	r0, #0
 8002958:	e008      	b.n	800296c <_printf_common+0xac>
 800295a:	2301      	movs	r3, #1
 800295c:	4652      	mov	r2, sl
 800295e:	4649      	mov	r1, r9
 8002960:	4638      	mov	r0, r7
 8002962:	47c0      	blx	r8
 8002964:	3001      	adds	r0, #1
 8002966:	d103      	bne.n	8002970 <_printf_common+0xb0>
 8002968:	f04f 30ff 	mov.w	r0, #4294967295
 800296c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002970:	3501      	adds	r5, #1
 8002972:	e7c4      	b.n	80028fe <_printf_common+0x3e>
 8002974:	2030      	movs	r0, #48	; 0x30
 8002976:	18e1      	adds	r1, r4, r3
 8002978:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800297c:	1c5a      	adds	r2, r3, #1
 800297e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002982:	4422      	add	r2, r4
 8002984:	3302      	adds	r3, #2
 8002986:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800298a:	e7c5      	b.n	8002918 <_printf_common+0x58>
 800298c:	2301      	movs	r3, #1
 800298e:	4622      	mov	r2, r4
 8002990:	4649      	mov	r1, r9
 8002992:	4638      	mov	r0, r7
 8002994:	47c0      	blx	r8
 8002996:	3001      	adds	r0, #1
 8002998:	d0e6      	beq.n	8002968 <_printf_common+0xa8>
 800299a:	3601      	adds	r6, #1
 800299c:	e7d9      	b.n	8002952 <_printf_common+0x92>
	...

080029a0 <_printf_i>:
 80029a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029a4:	7e0f      	ldrb	r7, [r1, #24]
 80029a6:	4691      	mov	r9, r2
 80029a8:	2f78      	cmp	r7, #120	; 0x78
 80029aa:	4680      	mov	r8, r0
 80029ac:	460c      	mov	r4, r1
 80029ae:	469a      	mov	sl, r3
 80029b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80029b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80029b6:	d807      	bhi.n	80029c8 <_printf_i+0x28>
 80029b8:	2f62      	cmp	r7, #98	; 0x62
 80029ba:	d80a      	bhi.n	80029d2 <_printf_i+0x32>
 80029bc:	2f00      	cmp	r7, #0
 80029be:	f000 80d9 	beq.w	8002b74 <_printf_i+0x1d4>
 80029c2:	2f58      	cmp	r7, #88	; 0x58
 80029c4:	f000 80a4 	beq.w	8002b10 <_printf_i+0x170>
 80029c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029d0:	e03a      	b.n	8002a48 <_printf_i+0xa8>
 80029d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029d6:	2b15      	cmp	r3, #21
 80029d8:	d8f6      	bhi.n	80029c8 <_printf_i+0x28>
 80029da:	a101      	add	r1, pc, #4	; (adr r1, 80029e0 <_printf_i+0x40>)
 80029dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80029e0:	08002a39 	.word	0x08002a39
 80029e4:	08002a4d 	.word	0x08002a4d
 80029e8:	080029c9 	.word	0x080029c9
 80029ec:	080029c9 	.word	0x080029c9
 80029f0:	080029c9 	.word	0x080029c9
 80029f4:	080029c9 	.word	0x080029c9
 80029f8:	08002a4d 	.word	0x08002a4d
 80029fc:	080029c9 	.word	0x080029c9
 8002a00:	080029c9 	.word	0x080029c9
 8002a04:	080029c9 	.word	0x080029c9
 8002a08:	080029c9 	.word	0x080029c9
 8002a0c:	08002b5b 	.word	0x08002b5b
 8002a10:	08002a7d 	.word	0x08002a7d
 8002a14:	08002b3d 	.word	0x08002b3d
 8002a18:	080029c9 	.word	0x080029c9
 8002a1c:	080029c9 	.word	0x080029c9
 8002a20:	08002b7d 	.word	0x08002b7d
 8002a24:	080029c9 	.word	0x080029c9
 8002a28:	08002a7d 	.word	0x08002a7d
 8002a2c:	080029c9 	.word	0x080029c9
 8002a30:	080029c9 	.word	0x080029c9
 8002a34:	08002b45 	.word	0x08002b45
 8002a38:	682b      	ldr	r3, [r5, #0]
 8002a3a:	1d1a      	adds	r2, r3, #4
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	602a      	str	r2, [r5, #0]
 8002a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0a4      	b.n	8002b96 <_printf_i+0x1f6>
 8002a4c:	6820      	ldr	r0, [r4, #0]
 8002a4e:	6829      	ldr	r1, [r5, #0]
 8002a50:	0606      	lsls	r6, r0, #24
 8002a52:	f101 0304 	add.w	r3, r1, #4
 8002a56:	d50a      	bpl.n	8002a6e <_printf_i+0xce>
 8002a58:	680e      	ldr	r6, [r1, #0]
 8002a5a:	602b      	str	r3, [r5, #0]
 8002a5c:	2e00      	cmp	r6, #0
 8002a5e:	da03      	bge.n	8002a68 <_printf_i+0xc8>
 8002a60:	232d      	movs	r3, #45	; 0x2d
 8002a62:	4276      	negs	r6, r6
 8002a64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a68:	230a      	movs	r3, #10
 8002a6a:	485e      	ldr	r0, [pc, #376]	; (8002be4 <_printf_i+0x244>)
 8002a6c:	e019      	b.n	8002aa2 <_printf_i+0x102>
 8002a6e:	680e      	ldr	r6, [r1, #0]
 8002a70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a74:	602b      	str	r3, [r5, #0]
 8002a76:	bf18      	it	ne
 8002a78:	b236      	sxthne	r6, r6
 8002a7a:	e7ef      	b.n	8002a5c <_printf_i+0xbc>
 8002a7c:	682b      	ldr	r3, [r5, #0]
 8002a7e:	6820      	ldr	r0, [r4, #0]
 8002a80:	1d19      	adds	r1, r3, #4
 8002a82:	6029      	str	r1, [r5, #0]
 8002a84:	0601      	lsls	r1, r0, #24
 8002a86:	d501      	bpl.n	8002a8c <_printf_i+0xec>
 8002a88:	681e      	ldr	r6, [r3, #0]
 8002a8a:	e002      	b.n	8002a92 <_printf_i+0xf2>
 8002a8c:	0646      	lsls	r6, r0, #25
 8002a8e:	d5fb      	bpl.n	8002a88 <_printf_i+0xe8>
 8002a90:	881e      	ldrh	r6, [r3, #0]
 8002a92:	2f6f      	cmp	r7, #111	; 0x6f
 8002a94:	bf0c      	ite	eq
 8002a96:	2308      	moveq	r3, #8
 8002a98:	230a      	movne	r3, #10
 8002a9a:	4852      	ldr	r0, [pc, #328]	; (8002be4 <_printf_i+0x244>)
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002aa2:	6865      	ldr	r5, [r4, #4]
 8002aa4:	2d00      	cmp	r5, #0
 8002aa6:	bfa8      	it	ge
 8002aa8:	6821      	ldrge	r1, [r4, #0]
 8002aaa:	60a5      	str	r5, [r4, #8]
 8002aac:	bfa4      	itt	ge
 8002aae:	f021 0104 	bicge.w	r1, r1, #4
 8002ab2:	6021      	strge	r1, [r4, #0]
 8002ab4:	b90e      	cbnz	r6, 8002aba <_printf_i+0x11a>
 8002ab6:	2d00      	cmp	r5, #0
 8002ab8:	d04d      	beq.n	8002b56 <_printf_i+0x1b6>
 8002aba:	4615      	mov	r5, r2
 8002abc:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ac0:	fb03 6711 	mls	r7, r3, r1, r6
 8002ac4:	5dc7      	ldrb	r7, [r0, r7]
 8002ac6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aca:	4637      	mov	r7, r6
 8002acc:	42bb      	cmp	r3, r7
 8002ace:	460e      	mov	r6, r1
 8002ad0:	d9f4      	bls.n	8002abc <_printf_i+0x11c>
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d10b      	bne.n	8002aee <_printf_i+0x14e>
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	07de      	lsls	r6, r3, #31
 8002ada:	d508      	bpl.n	8002aee <_printf_i+0x14e>
 8002adc:	6923      	ldr	r3, [r4, #16]
 8002ade:	6861      	ldr	r1, [r4, #4]
 8002ae0:	4299      	cmp	r1, r3
 8002ae2:	bfde      	ittt	le
 8002ae4:	2330      	movle	r3, #48	; 0x30
 8002ae6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002aea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002aee:	1b52      	subs	r2, r2, r5
 8002af0:	6122      	str	r2, [r4, #16]
 8002af2:	464b      	mov	r3, r9
 8002af4:	4621      	mov	r1, r4
 8002af6:	4640      	mov	r0, r8
 8002af8:	f8cd a000 	str.w	sl, [sp]
 8002afc:	aa03      	add	r2, sp, #12
 8002afe:	f7ff fedf 	bl	80028c0 <_printf_common>
 8002b02:	3001      	adds	r0, #1
 8002b04:	d14c      	bne.n	8002ba0 <_printf_i+0x200>
 8002b06:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0a:	b004      	add	sp, #16
 8002b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b10:	4834      	ldr	r0, [pc, #208]	; (8002be4 <_printf_i+0x244>)
 8002b12:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b16:	6829      	ldr	r1, [r5, #0]
 8002b18:	6823      	ldr	r3, [r4, #0]
 8002b1a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b1e:	6029      	str	r1, [r5, #0]
 8002b20:	061d      	lsls	r5, r3, #24
 8002b22:	d514      	bpl.n	8002b4e <_printf_i+0x1ae>
 8002b24:	07df      	lsls	r7, r3, #31
 8002b26:	bf44      	itt	mi
 8002b28:	f043 0320 	orrmi.w	r3, r3, #32
 8002b2c:	6023      	strmi	r3, [r4, #0]
 8002b2e:	b91e      	cbnz	r6, 8002b38 <_printf_i+0x198>
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	f023 0320 	bic.w	r3, r3, #32
 8002b36:	6023      	str	r3, [r4, #0]
 8002b38:	2310      	movs	r3, #16
 8002b3a:	e7af      	b.n	8002a9c <_printf_i+0xfc>
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	f043 0320 	orr.w	r3, r3, #32
 8002b42:	6023      	str	r3, [r4, #0]
 8002b44:	2378      	movs	r3, #120	; 0x78
 8002b46:	4828      	ldr	r0, [pc, #160]	; (8002be8 <_printf_i+0x248>)
 8002b48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b4c:	e7e3      	b.n	8002b16 <_printf_i+0x176>
 8002b4e:	0659      	lsls	r1, r3, #25
 8002b50:	bf48      	it	mi
 8002b52:	b2b6      	uxthmi	r6, r6
 8002b54:	e7e6      	b.n	8002b24 <_printf_i+0x184>
 8002b56:	4615      	mov	r5, r2
 8002b58:	e7bb      	b.n	8002ad2 <_printf_i+0x132>
 8002b5a:	682b      	ldr	r3, [r5, #0]
 8002b5c:	6826      	ldr	r6, [r4, #0]
 8002b5e:	1d18      	adds	r0, r3, #4
 8002b60:	6961      	ldr	r1, [r4, #20]
 8002b62:	6028      	str	r0, [r5, #0]
 8002b64:	0635      	lsls	r5, r6, #24
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	d501      	bpl.n	8002b6e <_printf_i+0x1ce>
 8002b6a:	6019      	str	r1, [r3, #0]
 8002b6c:	e002      	b.n	8002b74 <_printf_i+0x1d4>
 8002b6e:	0670      	lsls	r0, r6, #25
 8002b70:	d5fb      	bpl.n	8002b6a <_printf_i+0x1ca>
 8002b72:	8019      	strh	r1, [r3, #0]
 8002b74:	2300      	movs	r3, #0
 8002b76:	4615      	mov	r5, r2
 8002b78:	6123      	str	r3, [r4, #16]
 8002b7a:	e7ba      	b.n	8002af2 <_printf_i+0x152>
 8002b7c:	682b      	ldr	r3, [r5, #0]
 8002b7e:	2100      	movs	r1, #0
 8002b80:	1d1a      	adds	r2, r3, #4
 8002b82:	602a      	str	r2, [r5, #0]
 8002b84:	681d      	ldr	r5, [r3, #0]
 8002b86:	6862      	ldr	r2, [r4, #4]
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f000 f831 	bl	8002bf0 <memchr>
 8002b8e:	b108      	cbz	r0, 8002b94 <_printf_i+0x1f4>
 8002b90:	1b40      	subs	r0, r0, r5
 8002b92:	6060      	str	r0, [r4, #4]
 8002b94:	6863      	ldr	r3, [r4, #4]
 8002b96:	6123      	str	r3, [r4, #16]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b9e:	e7a8      	b.n	8002af2 <_printf_i+0x152>
 8002ba0:	462a      	mov	r2, r5
 8002ba2:	4649      	mov	r1, r9
 8002ba4:	4640      	mov	r0, r8
 8002ba6:	6923      	ldr	r3, [r4, #16]
 8002ba8:	47d0      	blx	sl
 8002baa:	3001      	adds	r0, #1
 8002bac:	d0ab      	beq.n	8002b06 <_printf_i+0x166>
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	079b      	lsls	r3, r3, #30
 8002bb2:	d413      	bmi.n	8002bdc <_printf_i+0x23c>
 8002bb4:	68e0      	ldr	r0, [r4, #12]
 8002bb6:	9b03      	ldr	r3, [sp, #12]
 8002bb8:	4298      	cmp	r0, r3
 8002bba:	bfb8      	it	lt
 8002bbc:	4618      	movlt	r0, r3
 8002bbe:	e7a4      	b.n	8002b0a <_printf_i+0x16a>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	4632      	mov	r2, r6
 8002bc4:	4649      	mov	r1, r9
 8002bc6:	4640      	mov	r0, r8
 8002bc8:	47d0      	blx	sl
 8002bca:	3001      	adds	r0, #1
 8002bcc:	d09b      	beq.n	8002b06 <_printf_i+0x166>
 8002bce:	3501      	adds	r5, #1
 8002bd0:	68e3      	ldr	r3, [r4, #12]
 8002bd2:	9903      	ldr	r1, [sp, #12]
 8002bd4:	1a5b      	subs	r3, r3, r1
 8002bd6:	42ab      	cmp	r3, r5
 8002bd8:	dcf2      	bgt.n	8002bc0 <_printf_i+0x220>
 8002bda:	e7eb      	b.n	8002bb4 <_printf_i+0x214>
 8002bdc:	2500      	movs	r5, #0
 8002bde:	f104 0619 	add.w	r6, r4, #25
 8002be2:	e7f5      	b.n	8002bd0 <_printf_i+0x230>
 8002be4:	08002d45 	.word	0x08002d45
 8002be8:	08002d56 	.word	0x08002d56

08002bec <__retarget_lock_acquire_recursive>:
 8002bec:	4770      	bx	lr

08002bee <__retarget_lock_release_recursive>:
 8002bee:	4770      	bx	lr

08002bf0 <memchr>:
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	b510      	push	{r4, lr}
 8002bf4:	b2c9      	uxtb	r1, r1
 8002bf6:	4402      	add	r2, r0
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	d101      	bne.n	8002c02 <memchr+0x12>
 8002bfe:	2000      	movs	r0, #0
 8002c00:	e003      	b.n	8002c0a <memchr+0x1a>
 8002c02:	7804      	ldrb	r4, [r0, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	428c      	cmp	r4, r1
 8002c08:	d1f6      	bne.n	8002bf8 <memchr+0x8>
 8002c0a:	bd10      	pop	{r4, pc}

08002c0c <memcpy>:
 8002c0c:	440a      	add	r2, r1
 8002c0e:	4291      	cmp	r1, r2
 8002c10:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c14:	d100      	bne.n	8002c18 <memcpy+0xc>
 8002c16:	4770      	bx	lr
 8002c18:	b510      	push	{r4, lr}
 8002c1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c1e:	4291      	cmp	r1, r2
 8002c20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c24:	d1f9      	bne.n	8002c1a <memcpy+0xe>
 8002c26:	bd10      	pop	{r4, pc}

08002c28 <memmove>:
 8002c28:	4288      	cmp	r0, r1
 8002c2a:	b510      	push	{r4, lr}
 8002c2c:	eb01 0402 	add.w	r4, r1, r2
 8002c30:	d902      	bls.n	8002c38 <memmove+0x10>
 8002c32:	4284      	cmp	r4, r0
 8002c34:	4623      	mov	r3, r4
 8002c36:	d807      	bhi.n	8002c48 <memmove+0x20>
 8002c38:	1e43      	subs	r3, r0, #1
 8002c3a:	42a1      	cmp	r1, r4
 8002c3c:	d008      	beq.n	8002c50 <memmove+0x28>
 8002c3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c46:	e7f8      	b.n	8002c3a <memmove+0x12>
 8002c48:	4601      	mov	r1, r0
 8002c4a:	4402      	add	r2, r0
 8002c4c:	428a      	cmp	r2, r1
 8002c4e:	d100      	bne.n	8002c52 <memmove+0x2a>
 8002c50:	bd10      	pop	{r4, pc}
 8002c52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c5a:	e7f7      	b.n	8002c4c <memmove+0x24>

08002c5c <_realloc_r>:
 8002c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c60:	4680      	mov	r8, r0
 8002c62:	4614      	mov	r4, r2
 8002c64:	460e      	mov	r6, r1
 8002c66:	b921      	cbnz	r1, 8002c72 <_realloc_r+0x16>
 8002c68:	4611      	mov	r1, r2
 8002c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c6e:	f7ff bc1b 	b.w	80024a8 <_malloc_r>
 8002c72:	b92a      	cbnz	r2, 8002c80 <_realloc_r+0x24>
 8002c74:	f7ff fbb0 	bl	80023d8 <_free_r>
 8002c78:	4625      	mov	r5, r4
 8002c7a:	4628      	mov	r0, r5
 8002c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c80:	f000 f81b 	bl	8002cba <_malloc_usable_size_r>
 8002c84:	4284      	cmp	r4, r0
 8002c86:	4607      	mov	r7, r0
 8002c88:	d802      	bhi.n	8002c90 <_realloc_r+0x34>
 8002c8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002c8e:	d812      	bhi.n	8002cb6 <_realloc_r+0x5a>
 8002c90:	4621      	mov	r1, r4
 8002c92:	4640      	mov	r0, r8
 8002c94:	f7ff fc08 	bl	80024a8 <_malloc_r>
 8002c98:	4605      	mov	r5, r0
 8002c9a:	2800      	cmp	r0, #0
 8002c9c:	d0ed      	beq.n	8002c7a <_realloc_r+0x1e>
 8002c9e:	42bc      	cmp	r4, r7
 8002ca0:	4622      	mov	r2, r4
 8002ca2:	4631      	mov	r1, r6
 8002ca4:	bf28      	it	cs
 8002ca6:	463a      	movcs	r2, r7
 8002ca8:	f7ff ffb0 	bl	8002c0c <memcpy>
 8002cac:	4631      	mov	r1, r6
 8002cae:	4640      	mov	r0, r8
 8002cb0:	f7ff fb92 	bl	80023d8 <_free_r>
 8002cb4:	e7e1      	b.n	8002c7a <_realloc_r+0x1e>
 8002cb6:	4635      	mov	r5, r6
 8002cb8:	e7df      	b.n	8002c7a <_realloc_r+0x1e>

08002cba <_malloc_usable_size_r>:
 8002cba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cbe:	1f18      	subs	r0, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bfbc      	itt	lt
 8002cc4:	580b      	ldrlt	r3, [r1, r0]
 8002cc6:	18c0      	addlt	r0, r0, r3
 8002cc8:	4770      	bx	lr
	...

08002ccc <_init>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	bf00      	nop
 8002cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd2:	bc08      	pop	{r3}
 8002cd4:	469e      	mov	lr, r3
 8002cd6:	4770      	bx	lr

08002cd8 <_fini>:
 8002cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cda:	bf00      	nop
 8002cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cde:	bc08      	pop	{r3}
 8002ce0:	469e      	mov	lr, r3
 8002ce2:	4770      	bx	lr
