$date
	Thu Oct 25 16:07:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tgout $end
$var wire 1 ! out $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ cbit $end
$scope module obj $end
$var wire 1 % d0 $end
$var wire 1 & d1 $end
$var wire 1 ! o $end
$var wire 1 ' s $end
$scope module t1 $end
$var wire 1 % a $end
$var wire 1 ( en $end
$var wire 1 ! y $end
$upscope $end
$scope module t2 $end
$var wire 1 & a $end
$var wire 1 ' en $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1%
1!
#40
1#
1&
0"
0%
0!
#60
1"
1%
1!
#80
0(
1$
1'
0#
0&
0"
0%
0!
#100
1"
1%
#120
1#
1&
1!
0"
0%
#140
1"
1%
