{
 "Files" : [
  {
   "Path" : "/home/lrw04/ddca/lab2/adder/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/lrw04/ddca/lab2/adder/src/fulladder.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/lrw04/ddca/lab2/adder/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}