// Seed: 1394293275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_7 = 1'd0, id_8, id_9 = (~{1'b0{id_4}} - 1), id_10;
  initial id_2 = id_7;
  tri1 id_11, id_12;
  assign id_11 = 1;
endmodule : id_13
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_3 - 1'b0)
  ); module_0(
      id_3, id_3, id_3, id_3, id_4, id_4
  );
  assign id_2 = 1;
endmodule
