Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 13:06:42 2024
| Host         : gustavo-silva-pc running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : hfrisc_soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       882         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (882)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2958)
5. checking no_input_delay (33)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (882)
--------------------------
 There are 848 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: vga_core/vga/freq_div/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2958)
---------------------------------------------------
 There are 2958 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.160        0.000                      0                   44        0.152        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.160        0.000                      0                   44        0.152        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.267%)  route 2.731ns (76.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.584     8.799    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.267%)  route 2.731ns (76.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.584     8.799    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.267%)  route 2.731ns (76.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.584     8.799    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.828ns (23.267%)  route 2.731ns (76.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.584     8.799    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.828ns (23.586%)  route 2.683ns (76.414%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.536     8.751    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.828ns (23.776%)  route 2.654ns (76.224%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.508     8.723    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517    14.940    vga_core/vga/vsync_gen/CLK
    SLICE_X40Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[0]/C
                         clock pessimism              0.276    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X40Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.975    vga_core/vga/vsync_gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.403     8.618    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.403     8.618    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[7]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.403     8.618    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.638     5.241    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.729     6.425    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.549 r  vga_core/vga/hsync_gen/count[9]_i_5/O
                         net (fo=1, routed)           0.316     6.865    vga_core/vga/hsync_gen/count[9]_i_5_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  vga_core/vga/hsync_gen/count[9]_i_3/O
                         net (fo=22, routed)          1.102     8.091    vga_core/vga/vsync_gen/vsync_enable
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.215 r  vga_core/vga/vsync_gen/count[9]_i_1/O
                         net (fo=10, routed)          0.403     8.618    vga_core/vga/vsync_gen/count[9]_i_1_n_0
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518    14.941    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X36Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.959    vga_core/vga/vsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_core/vga/freq_div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/freq_div/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    vga_core/vga/freq_div/CLK
    SLICE_X51Y91         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  vga_core/vga/freq_div/count_reg[0]/Q
                         net (fo=3, routed)           0.099     1.724    vga_core/vga/freq_div/count[0]
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  vga_core/vga/freq_div/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga_core/vga/freq_div/clk_o_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    vga_core/vga/freq_div/CLK
    SLICE_X50Y91         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.120     1.616    vga_core/vga/freq_div/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  vga_core/vga/vsync_gen/count_reg[8]/Q
                         net (fo=7, routed)           0.092     1.709    vga_core/vga/vsync_gen/count_reg[8]
    SLICE_X36Y92         LUT6 (Prop_lut6_I3_O)        0.099     1.808 r  vga_core/vga/vsync_gen/count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.808    vga_core/vga/vsync_gen/p_0_in__0[9]
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[9]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X36Y92         FDCE (Hold_fdce_C_D)         0.092     1.580    vga_core/vga/vsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=8, routed)           0.144     1.773    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X35Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  vga_core/vga/vsync_gen/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga_core/vga/vsync_gen/p_0_in__0[4]
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y91         FDCE (Hold_fdce_C_D)         0.092     1.580    vga_core/vga/vsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.224%)  route 0.163ns (46.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.163     1.793    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  vga_core/vga/vsync_gen/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_core/vga/vsync_gen/p_0_in__0[5]
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X35Y92         FDCE (Hold_fdce_C_D)         0.091     1.595    vga_core/vga/vsync_gen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=8, routed)           0.192     1.822    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.043     1.865 r  vga_core/vga/vsync_gen/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga_core/vga/vsync_gen/p_0_in__0[3]
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y91         FDCE (Hold_fdce_C_D)         0.107     1.595    vga_core/vga/vsync_gen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.381%)  route 0.176ns (48.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[0]/Q
                         net (fo=9, routed)           0.176     1.803    vga_core/vga/hsync_gen/count_reg[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  vga_core/vga/hsync_gen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    vga_core/vga/hsync_gen/p_0_in[4]
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.837     2.002    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[4]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y92         FDCE (Hold_fdce_C_D)         0.092     1.578    vga_core/vga/hsync_gen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_core/vga/hsync_gen/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/hsync_gen/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[7]/Q
                         net (fo=7, routed)           0.180     1.807    vga_core/vga/hsync_gen/count_reg[7]
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  vga_core/vga/hsync_gen/count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.852    vga_core/vga/hsync_gen/p_0_in[9]
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X41Y92         FDCE (Hold_fdce_C_D)         0.092     1.578    vga_core/vga/hsync_gen/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clock_reg/Q
                         net (fo=2, routed)           0.185     1.809    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  clock_i_1/O
                         net (fo=1, routed)           0.000     1.854    p_0_in__0
    SLICE_X52Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=8, routed)           0.190     1.820    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X35Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  vga_core/vga/vsync_gen/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga_core/vga/vsync_gen/p_0_in__0[1]
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y91         FDCE (Hold_fdce_C_D)         0.091     1.579    vga_core/vga/vsync_gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_core/vga/vsync_gen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vsync_gen/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[1]/Q
                         net (fo=8, routed)           0.192     1.822    vga_core/vga/vsync_gen/count_reg[1]
    SLICE_X35Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  vga_core/vga/vsync_gen/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_core/vga/vsync_gen/p_0_in__0[2]
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y91         FDCE (Hold_fdce_C_D)         0.092     1.580    vga_core/vga/vsync_gen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    vga_core/vga/freq_div/clk_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    vga_core/vga/freq_div/clk_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    vga_core/vga/freq_div/clk_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    vga_core/vga/freq_div/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y92    vga_core/vga/hsync_gen/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3002 Endpoints
Min Delay          3002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.073ns  (logic 2.880ns (12.482%)  route 20.193ns (87.518%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.871    17.568    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.692 r  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=5, routed)           1.751    19.443    processor/int_control/registers_reg_r1_0_15_12_17_i_10
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.152    19.595 r  processor/int_control/registers_reg_r1_0_15_6_11_i_27/O
                         net (fo=4, routed)           0.826    20.421    processor/int_control/periph_data_reg[23]_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.326    20.747 f  processor/int_control/registers_reg_r1_0_15_6_11_i_15/O
                         net (fo=22, routed)          1.348    22.095    processor/core/register_bank/registers_reg_r2_0_15_6_11_1
    SLICE_X50Y84         LUT6 (Prop_lut6_I3_O)        0.124    22.219 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_2/O
                         net (fo=2, routed)           0.854    23.073    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIA0
    SLICE_X42Y85         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.069ns  (logic 2.650ns (11.487%)  route 20.419ns (88.513%))
  Logic Levels:           15  (FDCE=1 LUT4=1 LUT5=4 LUT6=8 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.871    17.568    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.692 r  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=5, routed)           1.564    19.256    processor/core/register_bank/ram1_reg_1
    SLICE_X52Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.380 f  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25/O
                         net (fo=16, routed)          2.214    21.594    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.718 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_9/O
                         net (fo=1, routed)           0.579    22.297    processor/core/register_bank/registers_reg_r1_0_15_24_29_i_9_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.124    22.421 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_2/O
                         net (fo=2, routed)           0.648    23.069    processor/core/register_bank/registers_reg_r1_0_15_24_29/DIA0
    SLICE_X46Y89         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.054ns  (logic 2.650ns (11.495%)  route 20.404ns (88.505%))
  Logic Levels:           15  (FDCE=1 LUT4=1 LUT5=4 LUT6=8 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.871    17.568    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.692 r  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=5, routed)           1.564    19.256    processor/core/register_bank/ram1_reg_1
    SLICE_X52Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.380 f  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25/O
                         net (fo=16, routed)          2.214    21.594    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.718 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_9/O
                         net (fo=1, routed)           0.579    22.297    processor/core/register_bank/registers_reg_r1_0_15_24_29_i_9_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.124    22.421 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_2/O
                         net (fo=2, routed)           0.633    23.054    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIA0
    SLICE_X46Y90         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.965ns  (logic 2.650ns (11.539%)  route 20.315ns (88.461%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.651    17.348    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.472 r  processor/core/register_bank/inst_reg[15]_i_2/O
                         net (fo=4, routed)           1.750    19.223    processor/int_control/registers_reg_r1_0_15_18_23_i_15
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.124    19.347 r  processor/int_control/registers_reg_r1_0_15_6_11_i_26/O
                         net (fo=4, routed)           1.184    20.531    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.124    20.655 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10/O
                         net (fo=25, routed)          1.349    22.004    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.128 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.837    22.965    processor/core/register_bank/registers_reg_r2_0_15_24_29/DIB1
    SLICE_X46Y90         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.960ns  (logic 2.650ns (11.542%)  route 20.310ns (88.458%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.651    17.348    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.472 r  processor/core/register_bank/inst_reg[15]_i_2/O
                         net (fo=4, routed)           1.750    19.223    processor/int_control/registers_reg_r1_0_15_18_23_i_15
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.124    19.347 r  processor/int_control/registers_reg_r1_0_15_6_11_i_26/O
                         net (fo=4, routed)           1.184    20.531    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.124    20.655 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10/O
                         net (fo=25, routed)          0.915    21.569    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    21.693 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_4/O
                         net (fo=2, routed)           1.267    22.960    processor/core/register_bank/registers_reg_r2_0_15_12_17/DIB0
    SLICE_X46Y85         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.897ns  (logic 2.650ns (11.574%)  route 20.247ns (88.426%))
  Logic Levels:           15  (FDCE=1 LUT4=1 LUT5=4 LUT6=8 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.871    17.568    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.692 r  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=5, routed)           1.564    19.256    processor/core/register_bank/ram1_reg_1
    SLICE_X52Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.380 f  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25/O
                         net (fo=16, routed)          1.690    21.071    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_25_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I4_O)        0.124    21.195 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_17/O
                         net (fo=1, routed)           0.645    21.839    processor/core/register_bank/registers_reg_r1_0_15_24_29_i_17_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I4_O)        0.124    21.963 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_6/O
                         net (fo=2, routed)           0.933    22.897    processor/core/register_bank/registers_reg_r1_0_15_24_29/DIC0
    SLICE_X46Y89         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.859ns  (logic 2.880ns (12.599%)  route 19.979ns (87.401%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=7 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.871    17.568    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.692 r  processor/core/register_bank/inst_reg[23]_i_2/O
                         net (fo=5, routed)           1.751    19.443    processor/int_control/registers_reg_r1_0_15_12_17_i_10
    SLICE_X52Y86         LUT3 (Prop_lut3_I2_O)        0.152    19.595 r  processor/int_control/registers_reg_r1_0_15_6_11_i_27/O
                         net (fo=4, routed)           0.826    20.421    processor/int_control/periph_data_reg[23]_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I2_O)        0.326    20.747 f  processor/int_control/registers_reg_r1_0_15_6_11_i_15/O
                         net (fo=22, routed)          0.997    21.743    processor/core/register_bank/registers_reg_r2_0_15_6_11_1
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.124    21.867 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.992    22.859    processor/core/register_bank/registers_reg_r1_0_15_12_17/DIA1
    SLICE_X42Y85         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.824ns  (logic 2.650ns (11.611%)  route 20.174ns (88.389%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 f  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.971     8.144    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.152     8.296 f  processor/core/register_bank/irq_mask_reg[7]_i_14/O
                         net (fo=2, routed)           0.951     9.247    processor/core/register_bank/irq_mask_reg[7]_i_14_n_0
    SLICE_X29Y85         LUT6 (Prop_lut6_I1_O)        0.326     9.573 f  processor/core/register_bank/data_read[14]_i_15/O
                         net (fo=1, routed)           1.285    10.858    processor/core/register_bank/data_read[14]_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  processor/core/register_bank/data_read[14]_i_7/O
                         net (fo=4, routed)           0.835    11.817    processor/core/register_bank/data_read[14]_i_7_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.941 f  processor/core/register_bank/imm_u_r[14]_i_12/O
                         net (fo=1, routed)           1.177    13.119    processor/core/register_bank/imm_u_r[14]_i_12_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.124    13.243 f  processor/core/register_bank/imm_u_r[14]_i_10/O
                         net (fo=5, routed)           1.331    14.574    processor/core/register_bank/imm_u_r[14]_i_10_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.698 f  processor/core/register_bank/imm_u_r[14]_i_4/O
                         net (fo=63, routed)          2.651    17.348    processor/core/register_bank/ext_periph_dly_reg
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124    17.472 r  processor/core/register_bank/inst_reg[15]_i_2/O
                         net (fo=4, routed)           1.750    19.223    processor/int_control/registers_reg_r1_0_15_18_23_i_15
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.124    19.347 r  processor/int_control/registers_reg_r1_0_15_6_11_i_26/O
                         net (fo=4, routed)           1.184    20.531    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_1_0
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.124    20.655 r  processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10/O
                         net (fo=25, routed)          1.349    22.004    processor/core/register_bank/registers_reg_r1_0_15_6_11_i_10_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I3_O)        0.124    22.128 r  processor/core/register_bank/registers_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.697    22.824    processor/core/register_bank/registers_reg_r1_0_15_24_29/DIB1
    SLICE_X46Y89         RAMD32                                       r  processor/core/register_bank/registers_reg_r1_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/paddr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.824ns  (logic 2.884ns (12.636%)  route 19.940ns (87.364%))
  Logic Levels:           15  (FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.837     8.009    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  processor/core/register_bank/periph_data[31]_i_37/O
                         net (fo=2, routed)           1.135     9.269    processor/core/register_bank/periph_data[31]_i_37_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  processor/core/register_bank/periph_data[31]_i_14/O
                         net (fo=1, routed)           1.078    10.471    processor/core/register_bank/periph_data[31]_i_14_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.124    10.595 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=6, routed)           1.458    12.053    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.177 f  processor/core/register_bank/periph_data[31]_i_1/O
                         net (fo=35, routed)          2.084    14.261    processor/core/register_bank/alu_op_ctl_r_reg[1]_5[0]
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.124    14.385 r  processor/core/register_bank/ram1_reg_0_i_8/O
                         net (fo=4, routed)           0.702    15.087    processor/core/register_bank/ram1_reg_0_i_8_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I2_O)        0.150    15.237 r  processor/core/register_bank/ram1_reg_0_i_1__1/O
                         net (fo=3, routed)           0.824    16.061    processor/core/register_bank/data_we[1]
    SLICE_X56Y78         LUT4 (Prop_lut4_I0_O)        0.328    16.389 r  processor/core/register_bank/uart0_enable_w_i_3/O
                         net (fo=5, routed)           1.741    18.130    processor/core/register_bank/neqOp
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124    18.254 r  processor/core/register_bank/uart0_divisor[15]_i_3/O
                         net (fo=15, routed)          0.973    19.227    processor/core/register_bank/peripherals/paaltcfg01
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.150    19.377 r  processor/core/register_bank/uartmask[3]_i_2/O
                         net (fo=4, routed)           0.686    20.063    processor/core/register_bank/uartmask[3]_i_2_n_0
    SLICE_X42Y74         LUT3 (Prop_lut3_I2_O)        0.332    20.395 r  processor/core/register_bank/paddr[15]_i_1/O
                         net (fo=16, routed)          2.428    22.824    peripherals/paddr
    SLICE_X36Y84         FDPE                                         r  peripherals/paddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/paddr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.824ns  (logic 2.884ns (12.636%)  route 19.940ns (87.364%))
  Logic Levels:           15  (FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[2]/C
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[2]/Q
                         net (fo=54, routed)          1.949     2.405    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA2
    SLICE_X46Y81         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.529 f  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=7, routed)           0.965     3.494    processor/core/register_bank/read_data20[0]
    SLICE_X45Y79         LUT5 (Prop_lut5_I4_O)        0.150     3.644 r  processor/core/register_bank/ram1_reg_0_i_51/O
                         net (fo=1, routed)           0.577     4.221    processor/core/register_bank/ram1_reg_0_i_51_n_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.326     4.547 r  processor/core/register_bank/ram1_reg_0_i_40/O
                         net (fo=109, routed)         2.502     7.049    processor/core/register_bank/rs2_r_reg[1]
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124     7.173 r  processor/core/register_bank/irq_mask_reg[7]_i_23/O
                         net (fo=3, routed)           0.837     8.009    processor/core/register_bank/irq_mask_reg[7]_i_23_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  processor/core/register_bank/periph_data[31]_i_37/O
                         net (fo=2, routed)           1.135     9.269    processor/core/register_bank/periph_data[31]_i_37_n_0
    SLICE_X31Y86         LUT5 (Prop_lut5_I2_O)        0.124     9.393 r  processor/core/register_bank/periph_data[31]_i_14/O
                         net (fo=1, routed)           1.078    10.471    processor/core/register_bank/periph_data[31]_i_14_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.124    10.595 f  processor/core/register_bank/periph_data[31]_i_3/O
                         net (fo=6, routed)           1.458    12.053    processor/core/register_bank/periph_data[31]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.177 f  processor/core/register_bank/periph_data[31]_i_1/O
                         net (fo=35, routed)          2.084    14.261    processor/core/register_bank/alu_op_ctl_r_reg[1]_5[0]
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.124    14.385 r  processor/core/register_bank/ram1_reg_0_i_8/O
                         net (fo=4, routed)           0.702    15.087    processor/core/register_bank/ram1_reg_0_i_8_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I2_O)        0.150    15.237 r  processor/core/register_bank/ram1_reg_0_i_1__1/O
                         net (fo=3, routed)           0.824    16.061    processor/core/register_bank/data_we[1]
    SLICE_X56Y78         LUT4 (Prop_lut4_I0_O)        0.328    16.389 r  processor/core/register_bank/uart0_enable_w_i_3/O
                         net (fo=5, routed)           1.741    18.130    processor/core/register_bank/neqOp
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124    18.254 r  processor/core/register_bank/uart0_divisor[15]_i_3/O
                         net (fo=15, routed)          0.973    19.227    processor/core/register_bank/peripherals/paaltcfg01
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.150    19.377 r  processor/core/register_bank/uartmask[3]_i_2/O
                         net (fo=4, routed)           0.686    20.063    processor/core/register_bank/uartmask[3]_i_2_n_0
    SLICE_X42Y74         LUT3 (Prop_lut3_I2_O)        0.332    20.395 r  processor/core/register_bank/paddr[15]_i_1/O
                         net (fo=16, routed)          2.428    22.824    peripherals/paddr
    SLICE_X36Y84         FDPE                                         r  peripherals/paddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[4]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  peripherals/uart0/data_read_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     0.203    peripherals/uart0/data_read_reg[4]
    SLICE_X41Y72         FDCE                                         r  peripherals/uart0/data_save_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[5]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  peripherals/uart0/data_read_reg_reg[5]/Q
                         net (fo=2, routed)           0.080     0.208    peripherals/uart0/data_read_reg[5]
    SLICE_X41Y72         FDCE                                         r  peripherals/uart0/data_save_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE                         0.000     0.000 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/C
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  processor/int_control/FSM_sequential_pulse_next_state_reg[2]/Q
                         net (fo=2, routed)           0.067     0.231    processor/int_control/pulse_next_state__0[2]
    SLICE_X54Y78         FDCE                                         r  processor/int_control/FSM_sequential_pulse_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[14]/C
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[14]/Q
                         net (fo=3, routed)           0.112     0.253    processor/core/pc_last[14]
    SLICE_X47Y85         FDCE                                         r  processor/core/pc_last2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[5]/C
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[5]/Q
                         net (fo=3, routed)           0.113     0.254    processor/core/pc_last[5]
    SLICE_X46Y80         FDCE                                         r  processor/core/pc_last2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/irq_vector_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE                         0.000     0.000 r  processor/int_control/irq_vector_reg_reg[1]/C
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_vector_reg_reg[1]/Q
                         net (fo=2, routed)           0.070     0.211    processor/core/register_bank/pc_reg[31][1]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  processor/core/register_bank/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    processor/core/pc_next[1]
    SLICE_X52Y82         FDCE                                         r  processor/core/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/int_control/irq_epc_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.029%)  route 0.115ns (44.971%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  processor/core/pc_reg[21]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[21]/Q
                         net (fo=5, routed)           0.115     0.256    processor/int_control/D[21]
    SLICE_X54Y86         FDCE                                         r  processor/int_control/irq_epc_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_write_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_write_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE                         0.000     0.000 r  peripherals/uart0/data_write_reg_reg[5]/C
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  peripherals/uart0/data_write_reg_reg[5]/Q
                         net (fo=1, routed)           0.049     0.213    peripherals/uart0/data_write_reg[5]
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.258 r  peripherals/uart0/data_write_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.258    peripherals/uart0/p_0_in[4]
    SLICE_X35Y73         FDCE                                         r  peripherals/uart0/data_write_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[1]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.118     0.259    peripherals/uart0/data_read_reg[1]
    SLICE_X41Y72         FDCE                                         r  peripherals/uart0/data_save_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[0]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    peripherals/uart0/data_read_reg[0]
    SLICE_X40Y71         FDCE                                         r  peripherals/uart0/data_save_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.098ns  (logic 4.404ns (43.608%)  route 5.695ns (56.392%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.634     5.237    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  vga_core/vga/hsync_gen/count_reg[3]/Q
                         net (fo=7, routed)           0.882     6.538    vga_core/vga/hsync_gen/count_reg[3]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.296     6.834 f  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.829     7.663    vga_core/vga/hsync_gen/hsync_OBUF_inst_i_2_n_0
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.787 r  vga_core/vga/hsync_gen/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.983    11.770    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    15.335 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.335    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 4.497ns (44.904%)  route 5.518ns (55.096%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[6]/Q
                         net (fo=9, routed)           1.070     6.767    vga_core/vga/vsync_gen/count_reg[6]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.148     6.915 r  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.469     7.384    vga_core/vga/vsync_gen/vsync_OBUF_inst_i_3_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.328     7.712 r  vga_core/vga/vsync_gen/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.979    11.692    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    15.257 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.257    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 1.101ns (12.161%)  route 7.953ns (87.839%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.245    11.186    vga_core/vga/hsync_gen/creset
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.149    11.335 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_12/O
                         net (fo=8, routed)           2.961    14.295    vga_core/vga/vram/ADDRARDADDR[3]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.988ns  (logic 1.101ns (12.249%)  route 7.887ns (87.751%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.131    11.073    vga_core/vga/hsync_gen/creset
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.149    11.222 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_16/O
                         net (fo=8, routed)           3.009    14.230    vga_core/vga/vram/WEA[0]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 1.068ns (12.056%)  route 7.791ns (87.944%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.049    10.990    vga_core/vga/hsync_gen/creset
    SLICE_X42Y76         LUT3 (Prop_lut3_I1_O)        0.116    11.106 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_6/O
                         net (fo=8, routed)           2.995    14.100    vga_core/vga/vram/ADDRARDADDR[9]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 1.105ns (12.594%)  route 7.669ns (87.406%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.242    11.183    vga_core/vga/hsync_gen/creset
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.153    11.336 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_11/O
                         net (fo=8, routed)           2.680    14.016    vga_core/vga/vram/ADDRARDADDR[4]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 1.076ns (12.285%)  route 7.682ns (87.715%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.245    11.186    vga_core/vga/hsync_gen/creset
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.124    11.310 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_3/O
                         net (fo=8, routed)           2.690    14.000    vga_core/vga/vram/ADDRARDADDR[12]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 1.102ns (12.585%)  route 7.655ns (87.415%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          0.816    10.758    vga_core/vga/hsync_gen/creset
    SLICE_X41Y77         LUT3 (Prop_lut3_I1_O)        0.150    10.908 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_1/O
                         net (fo=8, routed)           3.091    13.998    vga_core/vga/vram/ADDRARDADDR[14]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 1.076ns (12.362%)  route 7.628ns (87.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          1.242    11.183    vga_core/vga/hsync_gen/creset
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.124    11.307 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_4/O
                         net (fo=8, routed)           2.639    13.946    vga_core/vga/vram/ADDRARDADDR[11]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 1.076ns (12.389%)  route 7.609ns (87.611%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.639     5.242    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  vga_core/vga/vsync_gen/count_reg[4]/Q
                         net (fo=7, routed)           0.852     6.550    vga_core/vga/vsync_gen/count_reg[4]
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  vga_core/vga/vsync_gen/reset_r_i_8/O
                         net (fo=1, routed)           0.162     6.836    vga_core/vga/vsync_gen/reset_r_i_8_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.960 r  vga_core/vga/vsync_gen/reset_r_i_6/O
                         net (fo=1, routed)           0.712     7.672    vga_core/vga/vsync_gen/reset_r_i_6_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.796 r  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          2.021     9.817    vga_core/vga/hsync_gen/vreset
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.941 r  vga_core/vga/hsync_gen/reset_r_i_1/O
                         net (fo=18, routed)          0.816    10.758    vga_core/vga/hsync_gen/creset
    SLICE_X41Y77         LUT3 (Prop_lut3_I1_O)        0.124    10.882 r  vga_core/vga/hsync_gen/ram1_reg_0_0_i_15/O
                         net (fo=8, routed)           3.045    13.927    vga_core/vga/vram/ADDRARDADDR[0]
    RAMB36_X2Y13         RAMB36E1                                     r  vga_core/vga/vram/ram1_reg_0_4/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.296ns (38.219%)  route 0.478ns (61.781%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.297     2.151    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.196 r  vga_core/vga/hsync_gen/pixel_col[12]_i_2/O
                         net (fo=1, routed)           0.000     2.196    vga_core/vga/hsync_gen/pixel_col[12]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.261 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.261    vga_core/vga/hsync_gen_n_12
    SLICE_X38Y79         FDCE                                         r  vga_core/vga/pixel_col_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.775ns  (logic 0.297ns (38.299%)  route 0.478ns (61.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.297     2.151    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.196 r  vga_core/vga/hsync_gen/pixel_col[12]_i_3/O
                         net (fo=1, routed)           0.000     2.196    vga_core/vga/hsync_gen/pixel_col[12]_i_3_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.262 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.262    vga_core/vga/hsync_gen_n_13
    SLICE_X38Y79         FDCE                                         r  vga_core/vga/pixel_col_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.295ns (34.242%)  route 0.567ns (65.758%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.385     2.239    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.284 r  vga_core/vga/hsync_gen/pixel_col[8]_i_2/O
                         net (fo=1, routed)           0.000     2.284    vga_core/vga/hsync_gen/pixel_col[8]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.348 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.348    vga_core/vga/hsync_gen_n_8
    SLICE_X38Y78         FDCE                                         r  vga_core/vga/pixel_col_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.296ns (34.239%)  route 0.569ns (65.761%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.387     2.241    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.286 r  vga_core/vga/hsync_gen/pixel_col[8]_i_3/O
                         net (fo=1, routed)           0.000     2.286    vga_core/vga/hsync_gen/pixel_col[8]_i_3_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.351 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.351    vga_core/vga/hsync_gen_n_9
    SLICE_X38Y78         FDCE                                         r  vga_core/vga/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.301ns (34.778%)  route 0.564ns (65.222%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.383     2.237    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.282 r  vga_core/vga/hsync_gen/pixel_col[12]_i_4/O
                         net (fo=1, routed)           0.000     2.282    vga_core/vga/hsync_gen/pixel_col[12]_i_4_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.352 r  vga_core/vga/hsync_gen/pixel_col_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.352    vga_core/vga/hsync_gen_n_14
    SLICE_X38Y79         FDCE                                         r  vga_core/vga/pixel_col_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.297ns (31.246%)  route 0.654ns (68.754%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.472     2.326    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.371 r  vga_core/vga/hsync_gen/pixel_col[8]_i_4/O
                         net (fo=1, routed)           0.000     2.371    vga_core/vga/hsync_gen/pixel_col[8]_i_4_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.437 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.437    vga_core/vga/hsync_gen_n_10
    SLICE_X38Y78         FDCE                                         r  vga_core/vga/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.295ns (31.002%)  route 0.657ns (68.998%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.475     2.329    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.374 r  vga_core/vga/hsync_gen/pixel_col[4]_i_2/O
                         net (fo=1, routed)           0.000     2.374    vga_core/vga/hsync_gen/pixel_col[4]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.438 r  vga_core/vga/hsync_gen/pixel_col_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.438    vga_core/vga/hsync_gen_n_4
    SLICE_X38Y77         FDCE                                         r  vga_core/vga/pixel_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.296ns (31.010%)  route 0.659ns (68.990%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.477     2.331    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.376 r  vga_core/vga/hsync_gen/pixel_col[4]_i_3/O
                         net (fo=1, routed)           0.000     2.376    vga_core/vga/hsync_gen/pixel_col[4]_i_3_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.441 r  vga_core/vga/hsync_gen/pixel_col_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.441    vga_core/vga/hsync_gen_n_5
    SLICE_X38Y77         FDCE                                         r  vga_core/vga/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/hsync_gen/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_col_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.301ns (31.501%)  route 0.655ns (68.499%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.567     1.486    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  vga_core/vga/hsync_gen/count_reg[9]/Q
                         net (fo=5, routed)           0.181     1.808    vga_core/vga/hsync_gen/count_reg[9]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 f  vga_core/vga/hsync_gen/reset_r_i_3/O
                         net (fo=17, routed)          0.473     2.327    vga_core/vga/hsync_gen/hreset
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.045     2.372 r  vga_core/vga/hsync_gen/pixel_col[8]_i_5/O
                         net (fo=1, routed)           0.000     2.372    vga_core/vga/hsync_gen/pixel_col[8]_i_5_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.442 r  vga_core/vga/hsync_gen/pixel_col_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.442    vga_core/vga/hsync_gen_n_11
    SLICE_X38Y78         FDCE                                         r  vga_core/vga/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_core/vga/vsync_gen/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_core/vga/pixel_line_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.297ns (30.974%)  route 0.662ns (69.026%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.569     1.488    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  vga_core/vga/vsync_gen/count_reg[5]/Q
                         net (fo=6, routed)           0.185     1.815    vga_core/vga/vsync_gen/count_reg[5]
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.860 f  vga_core/vga/vsync_gen/reset_r_i_4/O
                         net (fo=20, routed)          0.476     2.336    vga_core/vga/vsync_gen/vreset
    SLICE_X39Y79         LUT2 (Prop_lut2_I1_O)        0.045     2.381 r  vga_core/vga/vsync_gen/pixel_line[12]_i_2/O
                         net (fo=1, routed)           0.000     2.381    vga_core/vga/vsync_gen/pixel_line[12]_i_2_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.447 r  vga_core/vga/vsync_gen/pixel_line_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.447    vga_core/vga/vsync_gen_n_11
    SLICE_X39Y79         FDCE                                         r  vga_core/vga/pixel_line_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.631ns (28.057%)  route 4.182ns (71.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_i_IBUF_inst/O
                         net (fo=1, routed)           3.678     5.185    rst_i_IBUF
    SLICE_X52Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.309 f  clock_i_2/O
                         net (fo=3, routed)           0.504     5.813    clock_i_2_n_0
    SLICE_X52Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.504     4.927    clk_i_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  clock_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 0.456ns (22.918%)  route 1.534ns (77.082%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.534     1.990    vga_core/vga/vsync_gen/reset
    SLICE_X35Y92         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[5]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.389%)  route 1.494ns (76.611%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.494     1.950    vga_core/vga/vsync_gen/reset
    SLICE_X35Y91         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.389%)  route 1.494ns (76.611%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.494     1.950    vga_core/vga/vsync_gen/reset
    SLICE_X35Y91         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.389%)  route 1.494ns (76.611%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.494     1.950    vga_core/vga/vsync_gen/reset
    SLICE_X35Y91         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[3]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.389%)  route 1.494ns (76.611%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.494     1.950    vga_core/vga/vsync_gen/reset
    SLICE_X35Y91         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.518     4.941    vga_core/vga/vsync_gen/CLK
    SLICE_X35Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[4]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.456ns (25.149%)  route 1.357ns (74.851%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.357     1.813    vga_core/vga/hsync_gen/reset
    SLICE_X43Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514     4.937    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.456ns (25.149%)  route 1.357ns (74.851%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.357     1.813    vga_core/vga/hsync_gen/reset
    SLICE_X43Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514     4.937    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.456ns (25.149%)  route 1.357ns (74.851%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.357     1.813    vga_core/vga/hsync_gen/reset
    SLICE_X43Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514     4.937    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[2]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.456ns (25.149%)  route 1.357ns (74.851%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  reset_reg/Q
                         net (fo=795, routed)         1.357     1.813    vga_core/vga/hsync_gen/reset
    SLICE_X43Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514     4.937    vga_core/vga/hsync_gen/CLK
    SLICE_X43Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.994%)  route 0.230ns (62.006%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.230     0.371    vga_core/vga/freq_div/reset
    SLICE_X51Y91         FDCE                                         f  vga_core/vga/freq_div/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    vga_core/vga/freq_div/CLK
    SLICE_X51Y91         FDCE                                         r  vga_core/vga/freq_div/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.994%)  route 0.230ns (62.006%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.230     0.371    vga_core/vga/freq_div/reset
    SLICE_X51Y91         FDCE                                         f  vga_core/vga/freq_div/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    vga_core/vga/freq_div/CLK
    SLICE_X51Y91         FDCE                                         r  vga_core/vga/freq_div/count_reg[1]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.833%)  route 0.316ns (69.167%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.316     0.457    vga_core/vga/vsync_gen/reset
    SLICE_X40Y91         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/vsync_gen/CLK
    SLICE_X40Y91         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/freq_div/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.790%)  route 0.334ns (64.210%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reset_reg/Q
                         net (fo=795, routed)         0.334     0.475    vga_core/vga/freq_div/reset
    SLICE_X50Y91         LUT4 (Prop_lut4_I1_O)        0.045     0.520 r  vga_core/vga/freq_div/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.520    vga_core/vga/freq_div/clk_o_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    vga_core/vga/freq_div/CLK
    SLICE_X50Y91         FDRE                                         r  vga_core/vga/freq_div/clk_o_reg/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.702%)  route 0.454ns (76.298%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.454     0.595    vga_core/vga/hsync_gen/reset
    SLICE_X41Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[6]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.702%)  route 0.454ns (76.298%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.454     0.595    vga_core/vga/hsync_gen/reset
    SLICE_X41Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[7]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.702%)  route 0.454ns (76.298%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.454     0.595    vga_core/vga/hsync_gen/reset
    SLICE_X41Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[8]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.702%)  route 0.454ns (76.298%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.454     0.595    vga_core/vga/hsync_gen/reset
    SLICE_X41Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X41Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[9]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/hsync_gen/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.530%)  route 0.458ns (76.470%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.458     0.599    vga_core/vga/hsync_gen/reset
    SLICE_X40Y92         FDCE                                         f  vga_core/vga/hsync_gen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.839     2.004    vga_core/vga/hsync_gen/CLK
    SLICE_X40Y92         FDCE                                         r  vga_core/vga/hsync_gen/count_reg[5]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            vga_core/vga/vsync_gen/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.498%)  route 0.515ns (78.502%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDPE                         0.000     0.000 r  reset_reg/C
    SLICE_X52Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reset_reg/Q
                         net (fo=795, routed)         0.515     0.656    vga_core/vga/vsync_gen/reset
    SLICE_X36Y92         FDCE                                         f  vga_core/vga/vsync_gen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.840     2.005    vga_core/vga/vsync_gen/CLK
    SLICE_X36Y92         FDCE                                         r  vga_core/vga/vsync_gen/count_reg[6]/C





