Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sum_tb_behav xil_defaultlib.sum_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'inPort' [C:/EE552_project/gate_level/sum.sv:25]
WARNING: [VRFC 10-3823] variable 'w3' might have multiple concurrent drivers [C:/EE552_project/gate_level/sum.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.c_element
Compiling module xil_defaultlib.inverter
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.sum_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sum_tb_behav
