// xbar_main module generated by tlgen
// all reset signals should be generated from one reset signal to not make any deadlock
//
// Interconnect
// corei
//   -> s1n_8
//     -> sm1_9
//       -> bram_main
//     -> sm1_10
//       -> peri
//     -> sm1_11
//       -> ddr
//     -> sm1_12
//       -> student_device_fast
// cored
//   -> s1n_13
//     -> sm1_9
//       -> bram_main
//     -> sm1_10
//       -> peri
//     -> sm1_11
//       -> ddr
//     -> sm1_12
//       -> student_device_fast
// dbgsba
//   -> s1n_14
//     -> sm1_9
//       -> bram_main
//     -> sm1_10
//       -> peri
//     -> sm1_11
//       -> ddr
//     -> sm1_12
//       -> student_device_fast
// student_host
//   -> s1n_15
//     -> sm1_9
//       -> bram_main
//     -> sm1_10
//       -> peri
//     -> sm1_11
//       -> ddr
//     -> sm1_12
//       -> student_device_fast

module xbar_main (
  input clk_main_i,
  input rst_main_ni,

  // Host interfaces
  input  tlul_pkg::tl_h2d_t tl_corei_i,
  output tlul_pkg::tl_d2h_t tl_corei_o,
  input  tlul_pkg::tl_h2d_t tl_cored_i,
  output tlul_pkg::tl_d2h_t tl_cored_o,
  input  tlul_pkg::tl_h2d_t tl_dbgsba_i,
  output tlul_pkg::tl_d2h_t tl_dbgsba_o,
  input  tlul_pkg::tl_h2d_t tl_student_host_i,
  output tlul_pkg::tl_d2h_t tl_student_host_o,

  // Device interfaces
  output tlul_pkg::tl_h2d_t tl_bram_main_o,
  input  tlul_pkg::tl_d2h_t tl_bram_main_i,
  output tlul_pkg::tl_h2d_t tl_ddr_o,
  input  tlul_pkg::tl_d2h_t tl_ddr_i,
  output tlul_pkg::tl_h2d_t tl_peri_o,
  input  tlul_pkg::tl_d2h_t tl_peri_i,
  output tlul_pkg::tl_h2d_t tl_student_device_fast_o,
  input  tlul_pkg::tl_d2h_t tl_student_device_fast_i,

  input scanmode_i
);

  import tlul_pkg::*;
  import tl_main_pkg::*;

  // scanmode_i is currently not used, but provisioned for future use
  // this assignment prevents lint warnings
  logic unused_scanmode;
  assign unused_scanmode = scanmode_i;

  tl_h2d_t tl_s1n_8_us_h2d ;
  tl_d2h_t tl_s1n_8_us_d2h ;


  tl_h2d_t tl_s1n_8_ds_h2d [4];
  tl_d2h_t tl_s1n_8_ds_d2h [4];

  // Create steering signal
  logic [2:0] dev_sel_s1n_8;


  tl_h2d_t tl_sm1_9_us_h2d [4];
  tl_d2h_t tl_sm1_9_us_d2h [4];

  tl_h2d_t tl_sm1_9_ds_h2d ;
  tl_d2h_t tl_sm1_9_ds_d2h ;


  tl_h2d_t tl_sm1_10_us_h2d [4];
  tl_d2h_t tl_sm1_10_us_d2h [4];

  tl_h2d_t tl_sm1_10_ds_h2d ;
  tl_d2h_t tl_sm1_10_ds_d2h ;


  tl_h2d_t tl_sm1_11_us_h2d [4];
  tl_d2h_t tl_sm1_11_us_d2h [4];

  tl_h2d_t tl_sm1_11_ds_h2d ;
  tl_d2h_t tl_sm1_11_ds_d2h ;


  tl_h2d_t tl_sm1_12_us_h2d [4];
  tl_d2h_t tl_sm1_12_us_d2h [4];

  tl_h2d_t tl_sm1_12_ds_h2d ;
  tl_d2h_t tl_sm1_12_ds_d2h ;

  tl_h2d_t tl_s1n_13_us_h2d ;
  tl_d2h_t tl_s1n_13_us_d2h ;


  tl_h2d_t tl_s1n_13_ds_h2d [4];
  tl_d2h_t tl_s1n_13_ds_d2h [4];

  // Create steering signal
  logic [2:0] dev_sel_s1n_13;

  tl_h2d_t tl_s1n_14_us_h2d ;
  tl_d2h_t tl_s1n_14_us_d2h ;


  tl_h2d_t tl_s1n_14_ds_h2d [4];
  tl_d2h_t tl_s1n_14_ds_d2h [4];

  // Create steering signal
  logic [2:0] dev_sel_s1n_14;

  tl_h2d_t tl_s1n_15_us_h2d ;
  tl_d2h_t tl_s1n_15_us_d2h ;


  tl_h2d_t tl_s1n_15_ds_h2d [4];
  tl_d2h_t tl_s1n_15_ds_d2h [4];

  // Create steering signal
  logic [2:0] dev_sel_s1n_15;



  assign tl_sm1_9_us_h2d[0] = tl_s1n_8_ds_h2d[0];
  assign tl_s1n_8_ds_d2h[0] = tl_sm1_9_us_d2h[0];

  assign tl_sm1_10_us_h2d[0] = tl_s1n_8_ds_h2d[1];
  assign tl_s1n_8_ds_d2h[1] = tl_sm1_10_us_d2h[0];

  assign tl_sm1_11_us_h2d[0] = tl_s1n_8_ds_h2d[2];
  assign tl_s1n_8_ds_d2h[2] = tl_sm1_11_us_d2h[0];

  assign tl_sm1_12_us_h2d[0] = tl_s1n_8_ds_h2d[3];
  assign tl_s1n_8_ds_d2h[3] = tl_sm1_12_us_d2h[0];

  assign tl_sm1_9_us_h2d[1] = tl_s1n_13_ds_h2d[0];
  assign tl_s1n_13_ds_d2h[0] = tl_sm1_9_us_d2h[1];

  assign tl_sm1_10_us_h2d[1] = tl_s1n_13_ds_h2d[1];
  assign tl_s1n_13_ds_d2h[1] = tl_sm1_10_us_d2h[1];

  assign tl_sm1_11_us_h2d[1] = tl_s1n_13_ds_h2d[2];
  assign tl_s1n_13_ds_d2h[2] = tl_sm1_11_us_d2h[1];

  assign tl_sm1_12_us_h2d[1] = tl_s1n_13_ds_h2d[3];
  assign tl_s1n_13_ds_d2h[3] = tl_sm1_12_us_d2h[1];

  assign tl_sm1_9_us_h2d[2] = tl_s1n_14_ds_h2d[0];
  assign tl_s1n_14_ds_d2h[0] = tl_sm1_9_us_d2h[2];

  assign tl_sm1_10_us_h2d[2] = tl_s1n_14_ds_h2d[1];
  assign tl_s1n_14_ds_d2h[1] = tl_sm1_10_us_d2h[2];

  assign tl_sm1_11_us_h2d[2] = tl_s1n_14_ds_h2d[2];
  assign tl_s1n_14_ds_d2h[2] = tl_sm1_11_us_d2h[2];

  assign tl_sm1_12_us_h2d[2] = tl_s1n_14_ds_h2d[3];
  assign tl_s1n_14_ds_d2h[3] = tl_sm1_12_us_d2h[2];

  assign tl_sm1_9_us_h2d[3] = tl_s1n_15_ds_h2d[0];
  assign tl_s1n_15_ds_d2h[0] = tl_sm1_9_us_d2h[3];

  assign tl_sm1_10_us_h2d[3] = tl_s1n_15_ds_h2d[1];
  assign tl_s1n_15_ds_d2h[1] = tl_sm1_10_us_d2h[3];

  assign tl_sm1_11_us_h2d[3] = tl_s1n_15_ds_h2d[2];
  assign tl_s1n_15_ds_d2h[2] = tl_sm1_11_us_d2h[3];

  assign tl_sm1_12_us_h2d[3] = tl_s1n_15_ds_h2d[3];
  assign tl_s1n_15_ds_d2h[3] = tl_sm1_12_us_d2h[3];

  assign tl_s1n_8_us_h2d = tl_corei_i;
  assign tl_corei_o = tl_s1n_8_us_d2h;

  assign tl_bram_main_o = tl_sm1_9_ds_h2d;
  assign tl_sm1_9_ds_d2h = tl_bram_main_i;

  assign tl_peri_o = tl_sm1_10_ds_h2d;
  assign tl_sm1_10_ds_d2h = tl_peri_i;

  assign tl_ddr_o = tl_sm1_11_ds_h2d;
  assign tl_sm1_11_ds_d2h = tl_ddr_i;

  assign tl_student_device_fast_o = tl_sm1_12_ds_h2d;
  assign tl_sm1_12_ds_d2h = tl_student_device_fast_i;

  assign tl_s1n_13_us_h2d = tl_cored_i;
  assign tl_cored_o = tl_s1n_13_us_d2h;

  assign tl_s1n_14_us_h2d = tl_dbgsba_i;
  assign tl_dbgsba_o = tl_s1n_14_us_d2h;

  assign tl_s1n_15_us_h2d = tl_student_host_i;
  assign tl_student_host_o = tl_s1n_15_us_d2h;

  always_comb begin
    // default steering to generate error response if address is not within the range
    dev_sel_s1n_8 = 3'd4;
    if ((tl_s1n_8_us_h2d.a_address & ~(ADDR_MASK_BRAM_MAIN)) == ADDR_SPACE_BRAM_MAIN) begin
      dev_sel_s1n_8 = 3'd0;
    
    end else if ((tl_s1n_8_us_h2d.a_address & ~(ADDR_MASK_PERI)) == ADDR_SPACE_PERI) begin
      dev_sel_s1n_8 = 3'd1;
    
    end else if ((tl_s1n_8_us_h2d.a_address & ~(ADDR_MASK_DDR)) == ADDR_SPACE_DDR) begin
      dev_sel_s1n_8 = 3'd2;
    
    end else if ((tl_s1n_8_us_h2d.a_address & ~(ADDR_MASK_STUDENT_DEVICE_FAST)) == ADDR_SPACE_STUDENT_DEVICE_FAST) begin
      dev_sel_s1n_8 = 3'd3;
    end
  end

  always_comb begin
    // default steering to generate error response if address is not within the range
    dev_sel_s1n_13 = 3'd4;
    if ((tl_s1n_13_us_h2d.a_address & ~(ADDR_MASK_BRAM_MAIN)) == ADDR_SPACE_BRAM_MAIN) begin
      dev_sel_s1n_13 = 3'd0;
    
    end else if ((tl_s1n_13_us_h2d.a_address & ~(ADDR_MASK_PERI)) == ADDR_SPACE_PERI) begin
      dev_sel_s1n_13 = 3'd1;
    
    end else if ((tl_s1n_13_us_h2d.a_address & ~(ADDR_MASK_DDR)) == ADDR_SPACE_DDR) begin
      dev_sel_s1n_13 = 3'd2;
    
    end else if ((tl_s1n_13_us_h2d.a_address & ~(ADDR_MASK_STUDENT_DEVICE_FAST)) == ADDR_SPACE_STUDENT_DEVICE_FAST) begin
      dev_sel_s1n_13 = 3'd3;
    end
  end

  always_comb begin
    // default steering to generate error response if address is not within the range
    dev_sel_s1n_14 = 3'd4;
    if ((tl_s1n_14_us_h2d.a_address & ~(ADDR_MASK_BRAM_MAIN)) == ADDR_SPACE_BRAM_MAIN) begin
      dev_sel_s1n_14 = 3'd0;
    
    end else if ((tl_s1n_14_us_h2d.a_address & ~(ADDR_MASK_PERI)) == ADDR_SPACE_PERI) begin
      dev_sel_s1n_14 = 3'd1;
    
    end else if ((tl_s1n_14_us_h2d.a_address & ~(ADDR_MASK_DDR)) == ADDR_SPACE_DDR) begin
      dev_sel_s1n_14 = 3'd2;
    
    end else if ((tl_s1n_14_us_h2d.a_address & ~(ADDR_MASK_STUDENT_DEVICE_FAST)) == ADDR_SPACE_STUDENT_DEVICE_FAST) begin
      dev_sel_s1n_14 = 3'd3;
    end
  end

  always_comb begin
    // default steering to generate error response if address is not within the range
    dev_sel_s1n_15 = 3'd4;
    if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_BRAM_MAIN)) == ADDR_SPACE_BRAM_MAIN) begin
      dev_sel_s1n_15 = 3'd0;
    
    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_PERI)) == ADDR_SPACE_PERI) begin
      dev_sel_s1n_15 = 3'd1;
    
    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_DDR)) == ADDR_SPACE_DDR) begin
      dev_sel_s1n_15 = 3'd2;
    
    end else if ((tl_s1n_15_us_h2d.a_address & ~(ADDR_MASK_STUDENT_DEVICE_FAST)) == ADDR_SPACE_STUDENT_DEVICE_FAST) begin
      dev_sel_s1n_15 = 3'd3;
    end
  end


  // Instantiation phase
  tlul_socket_1n #(
    .HReqDepth (4'h0),
    .HRspDepth (4'h0),
    .DReqDepth ({4{4'h0}}),
    .DRspDepth ({4{4'h0}}),
    .N         (4)
  ) u_s1n_8 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_s1n_8_us_h2d),
    .tl_h_o       (tl_s1n_8_us_d2h),
    .tl_d_o       (tl_s1n_8_ds_h2d),
    .tl_d_i       (tl_s1n_8_ds_d2h),
    .dev_select   (dev_sel_s1n_8)
  );
  tlul_socket_m1 #(
    .HReqDepth ({4{4'h0}}),
    .HRspDepth ({4{4'h0}}),
    .DReqDepth (4'h0),
    .DRspDepth (4'h0),
    .M         (4)
  ) u_sm1_9 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_sm1_9_us_h2d),
    .tl_h_o       (tl_sm1_9_us_d2h),
    .tl_d_o       (tl_sm1_9_ds_h2d),
    .tl_d_i       (tl_sm1_9_ds_d2h)
  );
  tlul_socket_m1 #(
    .HReqPass  (4'h0),
    .HRspPass  (4'h0),
    .DReqPass  (1'b0),
    .DRspPass  (1'b0),
    .M         (4)
  ) u_sm1_10 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_sm1_10_us_h2d),
    .tl_h_o       (tl_sm1_10_us_d2h),
    .tl_d_o       (tl_sm1_10_ds_h2d),
    .tl_d_i       (tl_sm1_10_ds_d2h)
  );
  tlul_socket_m1 #(
    .HReqDepth ({4{4'h0}}),
    .HRspDepth ({4{4'h0}}),
    .DReqDepth (4'h0),
    .DRspDepth (4'h0),
    .M         (4)
  ) u_sm1_11 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_sm1_11_us_h2d),
    .tl_h_o       (tl_sm1_11_us_d2h),
    .tl_d_o       (tl_sm1_11_ds_h2d),
    .tl_d_i       (tl_sm1_11_ds_d2h)
  );
  tlul_socket_m1 #(
    .HReqDepth ({4{4'h0}}),
    .HRspDepth ({4{4'h0}}),
    .DReqDepth (4'h0),
    .DRspDepth (4'h0),
    .M         (4)
  ) u_sm1_12 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_sm1_12_us_h2d),
    .tl_h_o       (tl_sm1_12_us_d2h),
    .tl_d_o       (tl_sm1_12_ds_h2d),
    .tl_d_i       (tl_sm1_12_ds_d2h)
  );
  tlul_socket_1n #(
    .HReqDepth (4'h0),
    .HRspDepth (4'h0),
    .DReqDepth ({4{4'h0}}),
    .DRspDepth ({4{4'h0}}),
    .N         (4)
  ) u_s1n_13 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_s1n_13_us_h2d),
    .tl_h_o       (tl_s1n_13_us_d2h),
    .tl_d_o       (tl_s1n_13_ds_h2d),
    .tl_d_i       (tl_s1n_13_ds_d2h),
    .dev_select   (dev_sel_s1n_13)
  );
  tlul_socket_1n #(
    .HReqPass  (1'b0),
    .HRspPass  (1'b0),
    .DReqPass  (4'h0),
    .DRspPass  (4'h0),
    .N         (4)
  ) u_s1n_14 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_s1n_14_us_h2d),
    .tl_h_o       (tl_s1n_14_us_d2h),
    .tl_d_o       (tl_s1n_14_ds_h2d),
    .tl_d_i       (tl_s1n_14_ds_d2h),
    .dev_select   (dev_sel_s1n_14)
  );
  tlul_socket_1n #(
    .HReqPass  (1'b0),
    .HRspPass  (1'b0),
    .DReqPass  (4'h0),
    .DRspPass  (4'h0),
    .N         (4)
  ) u_s1n_15 (
    .clk_i        (clk_main_i),
    .rst_ni       (rst_main_ni),
    .tl_h_i       (tl_s1n_15_us_h2d),
    .tl_h_o       (tl_s1n_15_us_d2h),
    .tl_d_o       (tl_s1n_15_ds_h2d),
    .tl_d_i       (tl_s1n_15_ds_d2h),
    .dev_select   (dev_sel_s1n_15)
  );

endmodule
