{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/51-openroad-fillinsertion/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/51-openroad-fillinsertion/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/52-odb-cellfrequencytables/mult.def",
    "lef": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/58-magic-writelef/mult.lef",
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/52-odb-cellfrequencytables/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/51-openroad-fillinsertion/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/53-openroad-rcx/nom/mult.nom.spef",
        "min_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/53-openroad-rcx/min/mult.min.spef",
        "max_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/53-openroad-rcx/max/mult.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/54-openroad-stapostpnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/66-magic-spiceextraction/mult.spice",
    "mag": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/56-magic-streamout/mult.mag",
    "gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/56-magic-streamout/mult.gds",
    "mag_gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/56-magic-streamout/mult.magic.gds",
    "klayout_gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/57-klayout-streamout/mult.klayout.gds",
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 17,
        "design__inferred_latch__count": 0,
        "design__instance__count": 972,
        "design__instance__area": 8114.03,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.002700438955798745,
        "power__switching__total": 0.0009833583608269691,
        "power__leakage__total": 9.553942525997172e-09,
        "power__total": 0.003683806862682104,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2574318331370274,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.26260003248512664,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.30993114507628844,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.6249059224737903,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.309931,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 2.624906,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2627992620125302,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2692627586000931,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.13915435864134898,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.48095084831588597,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.863513,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.480951,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25562411244605565,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2602567679475051,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11389872700714174,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.070290775189934,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113899,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 3.401052,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 11,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25535579928899094,
        "clock__skew__worst_setup": 0.25919458979423016,
        "timing__hold__ws": 0.11172801888800281,
        "timing__setup__ws": 0.4581539721727032,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.111728,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 0.458154,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 132.785 143.505",
        "design__core__bbox": "5.52 10.88 126.96 130.56",
        "design__io": 36,
        "design__die__area": 19055.3,
        "design__core__area": 14533.9,
        "design__instance__count__stdcell": 972,
        "design__instance__area__stdcell": 8114.03,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.558282,
        "design__instance__utilization__stdcell": 0.558282,
        "design__instance__count__class:inverter": 171,
        "design__instance__count__class:sequential_cell": 160,
        "design__instance__count__class:multi_input_combinational_cell": 276,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 923,
        "design__instance__count__class:tap_cell": 207,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1026525,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 9722.71,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 127,
        "design__instance__count__class:clock_buffer": 25,
        "design__instance__count__class:clock_inverter": 6,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 68,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 769,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 133,
        "route__wirelength__iter:1": 10937,
        "route__drc_errors__iter:2": 41,
        "route__wirelength__iter:2": 10805,
        "route__drc_errors__iter:3": 36,
        "route__wirelength__iter:3": 10788,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 10782,
        "route__drc_errors": 0,
        "route__wirelength": 10782,
        "route__vias": 4085,
        "route__vias__singlecut": 4085,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 304.76,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 14,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 14,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 14,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2570192187382559,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2613653256689455,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3066000873301456,
        "timing__setup__ws__corner:min_tt_025C_1v80": 2.641877902331235,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.3066,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 2.641878,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 14,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2622677982356113,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2678066455509643,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.16128931979853003,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.5023301916611368,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.855019,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.50233,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 14,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25535579928899094,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25919458979423016,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11172801888800281,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.0819170310326216,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111728,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 3.41303,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 14,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2582062692297572,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.26473837760218244,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.31321707225520384,
        "timing__setup__ws__corner:max_tt_025C_1v80": 2.606234857251405,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.313217,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 2.606235,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 14,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26276040420556934,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.27148814520474124,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.1199238520210334,
        "timing__setup__ws__corner:max_ss_100C_1v60": 0.4581539721727032,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.871375,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.458154,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 14,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2569902974276465,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26226915825885494,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11600842836935212,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.0597405475331456,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.116008,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 3.387902,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 14,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 14,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79692,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79926,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00307895,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0026141,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000645874,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0026141,
        "design_powergrid__voltage__worst": 0.0026141,
        "design_powergrid__voltage__worst__net:VPWR": 1.79692,
        "design_powergrid__drop__worst": 0.00307895,
        "design_powergrid__drop__worst__net:VPWR": 0.00307895,
        "design_powergrid__voltage__worst__net:VGND": 0.0026141,
        "design_powergrid__drop__worst__net:VGND": 0.0026141,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000737,
        "ir__drop__worst": 0.00308,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}