verilog xil_defaultlib --include "../../../../rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ipshared/1b7e/hdl/verilog" --include "../../../../rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ipshared/122e/hdl/verilog" --include "../../../../rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ipshared/6887/hdl/verilog" --include "../../../../rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ipshared/9623/hdl/verilog" --include "../../../../rfsoc_controller.srcs/sources_1/bd/rfsoc_data_pipeline/ipshared/8713/hdl" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_0_0/rfsoc_data_pipeline_axis_data_fifo_0_0_sim_netlist.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_dwidth_converter_0_0/rfsoc_data_pipeline_axis_dwidth_converter_0_0_sim_netlist.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_1_0/rfsoc_data_pipeline_axis_data_fifo_1_0_sim_netlist.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_mux_0_0/sim/rfsoc_data_pipeline_axis_mux_0_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_2_0/rfsoc_data_pipeline_axis_data_fifo_2_0_sim_netlist.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_tready_slice_0_0/sim/rfsoc_data_pipeline_axis_tready_slice_0_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_gpio_buffer_0_0/sim/rfsoc_data_pipeline_gpio_buffer_0_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_1_1/rfsoc_data_pipeline_axis_data_fifo_1_1_sim_netlist.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_0_0/bd_0/ip/ip_0/sim/bd_9af0_ila_lib_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_0_0/bd_0/ip/ip_1/bd_9af0_g_inst_0_gigantic_mux.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_0_0/bd_0/ip/ip_1/sim/bd_9af0_g_inst_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_0_0/bd_0/sim/bd_9af0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_0_0/sim/rfsoc_data_pipeline_system_ila_0_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_1_0/bd_0/ip/ip_0/sim/bd_5aa1_ila_lib_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_1_0/bd_0/ip/ip_1/bd_5aa1_g_inst_0_gigantic_mux.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_1_0/bd_0/ip/ip_1/sim/bd_5aa1_g_inst_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_1_0/bd_0/sim/bd_5aa1.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_1_0/sim/rfsoc_data_pipeline_system_ila_1_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_2_0/bd_0/ip/ip_0/sim/bd_5a51_ila_lib_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_2_0/bd_0/sim/bd_5a51.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_system_ila_2_0/sim/rfsoc_data_pipeline_system_ila_2_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_0_1/sim/rfsoc_data_pipeline_axis_data_fifo_0_1.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_dwidth_converter_0_1/sim/rfsoc_data_pipeline_axis_dwidth_converter_0_1.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_0/sim/rfsoc_data_pipeline_axis_data_fifo_clock_crossing_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_waveform_0/sim/rfsoc_data_pipeline_axis_data_fifo_waveform_0.v" \
"../../../bd/rfsoc_data_pipeline/ip/rfsoc_data_pipeline_axis_data_fifo_1_2/sim/rfsoc_data_pipeline_axis_data_fifo_1_2.v" \
"../../../bd/rfsoc_data_pipeline/sim/rfsoc_data_pipeline.v" \

verilog xil_defaultlib "glbl.v"

nosort
