// Seed: 3373830514
`define pp_5 0
`default_nettype id_3 `default_nettype id_2 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  reg id_5 = id_2[1 : 1];
  assign id_2 = id_2;
  reg id_6;
  assign id_6 = id_5;
  logic id_7 = id_3;
  always @(negedge 1) begin
    id_5 = id_5;
    id_5 <= 1;
    id_5 <= id_4;
    if (id_6) begin
      id_6 <= id_6;
    end
    #1;
    for (id_7 = 1; id_5; id_7 = 1) #1;
  end
endmodule
