// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "11/11/2019 17:31:02"

// 
// Device: Altera 10CL006YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_bmp (
	clk,
	reset_n,
	VGA_HSYNC,
	VGA_VSYNC,
	VGA_D);
input 	clk;
input 	reset_n;
output 	VGA_HSYNC;
output 	VGA_VSYNC;
output 	[11:0] VGA_D;

// Design Ports Information
// VGA_HSYNC	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VSYNC	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[7]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[10]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_D[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA_HSYNC~output_o ;
wire \VGA_VSYNC~output_o ;
wire \VGA_D[0]~output_o ;
wire \VGA_D[1]~output_o ;
wire \VGA_D[2]~output_o ;
wire \VGA_D[3]~output_o ;
wire \VGA_D[4]~output_o ;
wire \VGA_D[5]~output_o ;
wire \VGA_D[6]~output_o ;
wire \VGA_D[7]~output_o ;
wire \VGA_D[8]~output_o ;
wire \VGA_D[9]~output_o ;
wire \VGA_D[10]~output_o ;
wire \VGA_D[11]~output_o ;
wire \clk~input_o ;
wire \clk25M~0_combout ;
wire \clk25M~feeder_combout ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \clk25M~q ;
wire \clk25M~clkctrl_outclk ;
wire \u_VGA_Display|hcnt[0]~10_combout ;
wire \u_VGA_Display|hcnt[6]~23 ;
wire \u_VGA_Display|hcnt[7]~24_combout ;
wire \u_VGA_Display|LessThan2~0_combout ;
wire \u_VGA_Display|hcnt[7]~25 ;
wire \u_VGA_Display|hcnt[8]~26_combout ;
wire \u_VGA_Display|hcnt[8]~27 ;
wire \u_VGA_Display|hcnt[9]~28_combout ;
wire \u_VGA_Display|LessThan2~1_combout ;
wire \u_VGA_Display|hcnt[0]~11 ;
wire \u_VGA_Display|hcnt[1]~12_combout ;
wire \u_VGA_Display|hcnt[1]~13 ;
wire \u_VGA_Display|hcnt[2]~14_combout ;
wire \u_VGA_Display|hcnt[2]~15 ;
wire \u_VGA_Display|hcnt[3]~16_combout ;
wire \u_VGA_Display|hcnt[3]~17 ;
wire \u_VGA_Display|hcnt[4]~18_combout ;
wire \u_VGA_Display|hcnt[4]~19 ;
wire \u_VGA_Display|hcnt[5]~20_combout ;
wire \u_VGA_Display|hcnt[5]~21 ;
wire \u_VGA_Display|hcnt[6]~22_combout ;
wire \u_VGA_Display|Equal0~0_combout ;
wire \u_VGA_Display|always3~0_combout ;
wire \u_VGA_Display|hs~q ;
wire \u_VGA_Display|vcnt[0]~10_combout ;
wire \u_VGA_Display|vcnt[4]~19 ;
wire \u_VGA_Display|vcnt[5]~20_combout ;
wire \u_VGA_Display|Equal0~2_combout ;
wire \u_VGA_Display|Equal0~1_combout ;
wire \u_VGA_Display|Equal0~3_combout ;
wire \u_VGA_Display|vcnt[5]~21 ;
wire \u_VGA_Display|vcnt[6]~22_combout ;
wire \u_VGA_Display|vcnt[6]~23 ;
wire \u_VGA_Display|vcnt[7]~24_combout ;
wire \u_VGA_Display|vcnt[7]~25 ;
wire \u_VGA_Display|vcnt[8]~26_combout ;
wire \u_VGA_Display|vcnt[8]~27 ;
wire \u_VGA_Display|vcnt[9]~28_combout ;
wire \u_VGA_Display|LessThan3~1_combout ;
wire \u_VGA_Display|LessThan3~0_combout ;
wire \u_VGA_Display|LessThan3~2_combout ;
wire \u_VGA_Display|vcnt[0]~11 ;
wire \u_VGA_Display|vcnt[1]~12_combout ;
wire \u_VGA_Display|vcnt[1]~13 ;
wire \u_VGA_Display|vcnt[2]~14_combout ;
wire \u_VGA_Display|vcnt[2]~15 ;
wire \u_VGA_Display|vcnt[3]~16_combout ;
wire \u_VGA_Display|vcnt[3]~17 ;
wire \u_VGA_Display|vcnt[4]~18_combout ;
wire \u_VGA_Display|VGA_VSYNC~0_combout ;
wire \u_VGA_Display|VGA_D~0_combout ;
wire \u_VGA_Display|VGA_VSYNC~1_combout ;
wire \u_VGA_Display|always5~1_combout ;
wire \u_VGA_Display|always5~0_combout ;
wire \u_VGA_Display|always5~2_combout ;
wire \u_VGA_Display|hcnt[6]~_wirecell_combout ;
wire \u_VGA_Display|Add1~0_combout ;
wire \u_VGA_Display|vcnt[4]~_wirecell_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \u_VGA_Display|Add2~0_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \u_VGA_Display|Add2~1_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout ;
wire \u_VGA_Display|VGA_D~1_combout ;
wire \u_VGA_Display|VGA_D[0]~feeder_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \u_VGA_Display|VGA_D~2_combout ;
wire \u_VGA_Display|VGA_D[2]~feeder_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \u_VGA_Display|VGA_D~3_combout ;
wire \u_VGA_Display|VGA_D[4]~feeder_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \u_VGA_Display|VGA_D~4_combout ;
wire \u_VGA_Display|VGA_D[6]~feeder_combout ;
wire \u_VGA_Display|VGA_D~10_combout ;
wire \u_VGA_Display|VGA_D~9_combout ;
wire \u_VGA_Display|VGA_D~11_combout ;
wire \u_VGA_Display|VGA_D~6_combout ;
wire \u_VGA_Display|VGA_D~7_combout ;
wire \u_VGA_Display|VGA_D~5_combout ;
wire \u_VGA_Display|VGA_D~8_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \u_VGA_Display|VGA_D~12_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ;
wire \u_VGA_Display|VGA_D~13_combout ;
wire \u_VGA_Display|VGA_D[10]~feeder_combout ;
wire [9:0] \u_VGA_Display|vcnt ;
wire [9:0] \u_VGA_Display|hcnt ;
wire [11:0] \u_VGA_Display|VGA_D ;
wire [2:0] \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w ;
wire [1:0] \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w ;
wire [1:0] \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w ;
wire [2:0] \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w ;

wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y5_N23
cyclone10lp_io_obuf \VGA_HSYNC~output (
	.i(!\u_VGA_Display|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HSYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HSYNC~output .bus_hold = "false";
defparam \VGA_HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cyclone10lp_io_obuf \VGA_VSYNC~output (
	.i(\u_VGA_Display|VGA_VSYNC~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VSYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VSYNC~output .bus_hold = "false";
defparam \VGA_VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cyclone10lp_io_obuf \VGA_D[0]~output (
	.i(\u_VGA_Display|VGA_D [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[0]~output .bus_hold = "false";
defparam \VGA_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cyclone10lp_io_obuf \VGA_D[1]~output (
	.i(\u_VGA_Display|VGA_D [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[1]~output .bus_hold = "false";
defparam \VGA_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cyclone10lp_io_obuf \VGA_D[2]~output (
	.i(\u_VGA_Display|VGA_D [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[2]~output .bus_hold = "false";
defparam \VGA_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cyclone10lp_io_obuf \VGA_D[3]~output (
	.i(\u_VGA_Display|VGA_D [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[3]~output .bus_hold = "false";
defparam \VGA_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cyclone10lp_io_obuf \VGA_D[4]~output (
	.i(\u_VGA_Display|VGA_D [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[4]~output .bus_hold = "false";
defparam \VGA_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cyclone10lp_io_obuf \VGA_D[5]~output (
	.i(\u_VGA_Display|VGA_D [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[5]~output .bus_hold = "false";
defparam \VGA_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cyclone10lp_io_obuf \VGA_D[6]~output (
	.i(\u_VGA_Display|VGA_D [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[6]~output .bus_hold = "false";
defparam \VGA_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cyclone10lp_io_obuf \VGA_D[7]~output (
	.i(\u_VGA_Display|VGA_D [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[7]~output .bus_hold = "false";
defparam \VGA_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cyclone10lp_io_obuf \VGA_D[8]~output (
	.i(\u_VGA_Display|VGA_D [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[8]~output .bus_hold = "false";
defparam \VGA_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cyclone10lp_io_obuf \VGA_D[9]~output (
	.i(\u_VGA_Display|VGA_D [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[9]~output .bus_hold = "false";
defparam \VGA_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cyclone10lp_io_obuf \VGA_D[10]~output (
	.i(\u_VGA_Display|VGA_D [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[10]~output .bus_hold = "false";
defparam \VGA_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cyclone10lp_io_obuf \VGA_D[11]~output (
	.i(\u_VGA_Display|VGA_D [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_D[11]~output .bus_hold = "false";
defparam \VGA_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cyclone10lp_lcell_comb \clk25M~0 (
// Equation(s):
// \clk25M~0_combout  = !\clk25M~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk25M~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk25M~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~0 .lut_mask = 16'h0F0F;
defparam \clk25M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cyclone10lp_lcell_comb \clk25M~feeder (
// Equation(s):
// \clk25M~feeder_combout  = \clk25M~0_combout 

	.dataa(\clk25M~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk25M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk25M~feeder .lut_mask = 16'hAAAA;
defparam \clk25M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclone10lp_clkctrl \reset_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas clk25M(
	.clk(\clk~input_o ),
	.d(\clk25M~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk25M.is_wysiwyg = "true";
defparam clk25M.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclone10lp_clkctrl \clk25M~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25M~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25M~clkctrl_outclk ));
// synopsys translate_off
defparam \clk25M~clkctrl .clock_type = "global clock";
defparam \clk25M~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[0]~10 (
// Equation(s):
// \u_VGA_Display|hcnt[0]~10_combout  = \u_VGA_Display|hcnt [0] $ (VCC)
// \u_VGA_Display|hcnt[0]~11  = CARRY(\u_VGA_Display|hcnt [0])

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_VGA_Display|hcnt[0]~10_combout ),
	.cout(\u_VGA_Display|hcnt[0]~11 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[0]~10 .lut_mask = 16'h33CC;
defparam \u_VGA_Display|hcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[6]~22 (
// Equation(s):
// \u_VGA_Display|hcnt[6]~22_combout  = (\u_VGA_Display|hcnt [6] & (\u_VGA_Display|hcnt[5]~21  $ (GND))) # (!\u_VGA_Display|hcnt [6] & (!\u_VGA_Display|hcnt[5]~21  & VCC))
// \u_VGA_Display|hcnt[6]~23  = CARRY((\u_VGA_Display|hcnt [6] & !\u_VGA_Display|hcnt[5]~21 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[5]~21 ),
	.combout(\u_VGA_Display|hcnt[6]~22_combout ),
	.cout(\u_VGA_Display|hcnt[6]~23 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[6]~22 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|hcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[7]~24 (
// Equation(s):
// \u_VGA_Display|hcnt[7]~24_combout  = (\u_VGA_Display|hcnt [7] & (!\u_VGA_Display|hcnt[6]~23 )) # (!\u_VGA_Display|hcnt [7] & ((\u_VGA_Display|hcnt[6]~23 ) # (GND)))
// \u_VGA_Display|hcnt[7]~25  = CARRY((!\u_VGA_Display|hcnt[6]~23 ) # (!\u_VGA_Display|hcnt [7]))

	.dataa(\u_VGA_Display|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[6]~23 ),
	.combout(\u_VGA_Display|hcnt[7]~24_combout ),
	.cout(\u_VGA_Display|hcnt[7]~25 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \u_VGA_Display|hcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \u_VGA_Display|hcnt[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[7] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cyclone10lp_lcell_comb \u_VGA_Display|LessThan2~0 (
// Equation(s):
// \u_VGA_Display|LessThan2~0_combout  = (!\u_VGA_Display|hcnt [7] & !\u_VGA_Display|hcnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|hcnt [7]),
	.datad(\u_VGA_Display|hcnt [6]),
	.cin(gnd),
	.combout(\u_VGA_Display|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|LessThan2~0 .lut_mask = 16'h000F;
defparam \u_VGA_Display|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[8]~26 (
// Equation(s):
// \u_VGA_Display|hcnt[8]~26_combout  = (\u_VGA_Display|hcnt [8] & (\u_VGA_Display|hcnt[7]~25  $ (GND))) # (!\u_VGA_Display|hcnt [8] & (!\u_VGA_Display|hcnt[7]~25  & VCC))
// \u_VGA_Display|hcnt[8]~27  = CARRY((\u_VGA_Display|hcnt [8] & !\u_VGA_Display|hcnt[7]~25 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[7]~25 ),
	.combout(\u_VGA_Display|hcnt[8]~26_combout ),
	.cout(\u_VGA_Display|hcnt[8]~27 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[8]~26 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|hcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \u_VGA_Display|hcnt[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[8] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[9]~28 (
// Equation(s):
// \u_VGA_Display|hcnt[9]~28_combout  = \u_VGA_Display|hcnt [9] $ (\u_VGA_Display|hcnt[8]~27 )

	.dataa(\u_VGA_Display|hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_VGA_Display|hcnt[8]~27 ),
	.combout(\u_VGA_Display|hcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|hcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \u_VGA_Display|hcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \u_VGA_Display|hcnt[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[9] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cyclone10lp_lcell_comb \u_VGA_Display|LessThan2~1 (
// Equation(s):
// \u_VGA_Display|LessThan2~1_combout  = (\u_VGA_Display|hcnt [9] & (\u_VGA_Display|hcnt [8] & ((\u_VGA_Display|hcnt [5]) # (!\u_VGA_Display|LessThan2~0_combout ))))

	.dataa(\u_VGA_Display|LessThan2~0_combout ),
	.datab(\u_VGA_Display|hcnt [5]),
	.datac(\u_VGA_Display|hcnt [9]),
	.datad(\u_VGA_Display|hcnt [8]),
	.cin(gnd),
	.combout(\u_VGA_Display|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|LessThan2~1 .lut_mask = 16'hD000;
defparam \u_VGA_Display|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \u_VGA_Display|hcnt[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[0] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[1]~12 (
// Equation(s):
// \u_VGA_Display|hcnt[1]~12_combout  = (\u_VGA_Display|hcnt [1] & (!\u_VGA_Display|hcnt[0]~11 )) # (!\u_VGA_Display|hcnt [1] & ((\u_VGA_Display|hcnt[0]~11 ) # (GND)))
// \u_VGA_Display|hcnt[1]~13  = CARRY((!\u_VGA_Display|hcnt[0]~11 ) # (!\u_VGA_Display|hcnt [1]))

	.dataa(\u_VGA_Display|hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[0]~11 ),
	.combout(\u_VGA_Display|hcnt[1]~12_combout ),
	.cout(\u_VGA_Display|hcnt[1]~13 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \u_VGA_Display|hcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \u_VGA_Display|hcnt[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[1] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[2]~14 (
// Equation(s):
// \u_VGA_Display|hcnt[2]~14_combout  = (\u_VGA_Display|hcnt [2] & (\u_VGA_Display|hcnt[1]~13  $ (GND))) # (!\u_VGA_Display|hcnt [2] & (!\u_VGA_Display|hcnt[1]~13  & VCC))
// \u_VGA_Display|hcnt[2]~15  = CARRY((\u_VGA_Display|hcnt [2] & !\u_VGA_Display|hcnt[1]~13 ))

	.dataa(\u_VGA_Display|hcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[1]~13 ),
	.combout(\u_VGA_Display|hcnt[2]~14_combout ),
	.cout(\u_VGA_Display|hcnt[2]~15 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[2]~14 .lut_mask = 16'hA50A;
defparam \u_VGA_Display|hcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \u_VGA_Display|hcnt[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[2] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[3]~16 (
// Equation(s):
// \u_VGA_Display|hcnt[3]~16_combout  = (\u_VGA_Display|hcnt [3] & (!\u_VGA_Display|hcnt[2]~15 )) # (!\u_VGA_Display|hcnt [3] & ((\u_VGA_Display|hcnt[2]~15 ) # (GND)))
// \u_VGA_Display|hcnt[3]~17  = CARRY((!\u_VGA_Display|hcnt[2]~15 ) # (!\u_VGA_Display|hcnt [3]))

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[2]~15 ),
	.combout(\u_VGA_Display|hcnt[3]~16_combout ),
	.cout(\u_VGA_Display|hcnt[3]~17 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[3]~16 .lut_mask = 16'h3C3F;
defparam \u_VGA_Display|hcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \u_VGA_Display|hcnt[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[3] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[4]~18 (
// Equation(s):
// \u_VGA_Display|hcnt[4]~18_combout  = (\u_VGA_Display|hcnt [4] & (\u_VGA_Display|hcnt[3]~17  $ (GND))) # (!\u_VGA_Display|hcnt [4] & (!\u_VGA_Display|hcnt[3]~17  & VCC))
// \u_VGA_Display|hcnt[4]~19  = CARRY((\u_VGA_Display|hcnt [4] & !\u_VGA_Display|hcnt[3]~17 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[3]~17 ),
	.combout(\u_VGA_Display|hcnt[4]~18_combout ),
	.cout(\u_VGA_Display|hcnt[4]~19 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[4]~18 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|hcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \u_VGA_Display|hcnt[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[4] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[5]~20 (
// Equation(s):
// \u_VGA_Display|hcnt[5]~20_combout  = (\u_VGA_Display|hcnt [5] & (!\u_VGA_Display|hcnt[4]~19 )) # (!\u_VGA_Display|hcnt [5] & ((\u_VGA_Display|hcnt[4]~19 ) # (GND)))
// \u_VGA_Display|hcnt[5]~21  = CARRY((!\u_VGA_Display|hcnt[4]~19 ) # (!\u_VGA_Display|hcnt [5]))

	.dataa(gnd),
	.datab(\u_VGA_Display|hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|hcnt[4]~19 ),
	.combout(\u_VGA_Display|hcnt[5]~20_combout ),
	.cout(\u_VGA_Display|hcnt[5]~21 ));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \u_VGA_Display|hcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \u_VGA_Display|hcnt[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[5] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \u_VGA_Display|hcnt[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|hcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hcnt[6] .is_wysiwyg = "true";
defparam \u_VGA_Display|hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cyclone10lp_lcell_comb \u_VGA_Display|Equal0~0 (
// Equation(s):
// \u_VGA_Display|Equal0~0_combout  = (\u_VGA_Display|hcnt [9] & (\u_VGA_Display|hcnt [7] & !\u_VGA_Display|hcnt [8]))

	.dataa(\u_VGA_Display|hcnt [9]),
	.datab(\u_VGA_Display|hcnt [7]),
	.datac(gnd),
	.datad(\u_VGA_Display|hcnt [8]),
	.cin(gnd),
	.combout(\u_VGA_Display|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Equal0~0 .lut_mask = 16'h0088;
defparam \u_VGA_Display|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cyclone10lp_lcell_comb \u_VGA_Display|always3~0 (
// Equation(s):
// \u_VGA_Display|always3~0_combout  = (\u_VGA_Display|Equal0~0_combout  & ((\u_VGA_Display|hcnt [6] & ((!\u_VGA_Display|hcnt [4]) # (!\u_VGA_Display|hcnt [5]))) # (!\u_VGA_Display|hcnt [6] & ((\u_VGA_Display|hcnt [5]) # (\u_VGA_Display|hcnt [4])))))

	.dataa(\u_VGA_Display|hcnt [6]),
	.datab(\u_VGA_Display|hcnt [5]),
	.datac(\u_VGA_Display|Equal0~0_combout ),
	.datad(\u_VGA_Display|hcnt [4]),
	.cin(gnd),
	.combout(\u_VGA_Display|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|always3~0 .lut_mask = 16'h70E0;
defparam \u_VGA_Display|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \u_VGA_Display|hs (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|always3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|hs .is_wysiwyg = "true";
defparam \u_VGA_Display|hs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[0]~10 (
// Equation(s):
// \u_VGA_Display|vcnt[0]~10_combout  = \u_VGA_Display|vcnt [0] $ (VCC)
// \u_VGA_Display|vcnt[0]~11  = CARRY(\u_VGA_Display|vcnt [0])

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_VGA_Display|vcnt[0]~10_combout ),
	.cout(\u_VGA_Display|vcnt[0]~11 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[0]~10 .lut_mask = 16'h33CC;
defparam \u_VGA_Display|vcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[4]~18 (
// Equation(s):
// \u_VGA_Display|vcnt[4]~18_combout  = (\u_VGA_Display|vcnt [4] & (\u_VGA_Display|vcnt[3]~17  $ (GND))) # (!\u_VGA_Display|vcnt [4] & (!\u_VGA_Display|vcnt[3]~17  & VCC))
// \u_VGA_Display|vcnt[4]~19  = CARRY((\u_VGA_Display|vcnt [4] & !\u_VGA_Display|vcnt[3]~17 ))

	.dataa(\u_VGA_Display|vcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[3]~17 ),
	.combout(\u_VGA_Display|vcnt[4]~18_combout ),
	.cout(\u_VGA_Display|vcnt[4]~19 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[4]~18 .lut_mask = 16'hA50A;
defparam \u_VGA_Display|vcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[5]~20 (
// Equation(s):
// \u_VGA_Display|vcnt[5]~20_combout  = (\u_VGA_Display|vcnt [5] & (!\u_VGA_Display|vcnt[4]~19 )) # (!\u_VGA_Display|vcnt [5] & ((\u_VGA_Display|vcnt[4]~19 ) # (GND)))
// \u_VGA_Display|vcnt[5]~21  = CARRY((!\u_VGA_Display|vcnt[4]~19 ) # (!\u_VGA_Display|vcnt [5]))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[4]~19 ),
	.combout(\u_VGA_Display|vcnt[5]~20_combout ),
	.cout(\u_VGA_Display|vcnt[5]~21 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \u_VGA_Display|vcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cyclone10lp_lcell_comb \u_VGA_Display|Equal0~2 (
// Equation(s):
// \u_VGA_Display|Equal0~2_combout  = (\u_VGA_Display|hcnt [7] & (!\u_VGA_Display|hcnt [0] & (\u_VGA_Display|hcnt [9] & !\u_VGA_Display|hcnt [8])))

	.dataa(\u_VGA_Display|hcnt [7]),
	.datab(\u_VGA_Display|hcnt [0]),
	.datac(\u_VGA_Display|hcnt [9]),
	.datad(\u_VGA_Display|hcnt [8]),
	.cin(gnd),
	.combout(\u_VGA_Display|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Equal0~2 .lut_mask = 16'h0020;
defparam \u_VGA_Display|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cyclone10lp_lcell_comb \u_VGA_Display|Equal0~1 (
// Equation(s):
// \u_VGA_Display|Equal0~1_combout  = (!\u_VGA_Display|hcnt [1] & (!\u_VGA_Display|hcnt [4] & (!\u_VGA_Display|hcnt [6] & !\u_VGA_Display|hcnt [5])))

	.dataa(\u_VGA_Display|hcnt [1]),
	.datab(\u_VGA_Display|hcnt [4]),
	.datac(\u_VGA_Display|hcnt [6]),
	.datad(\u_VGA_Display|hcnt [5]),
	.cin(gnd),
	.combout(\u_VGA_Display|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Equal0~1 .lut_mask = 16'h0001;
defparam \u_VGA_Display|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cyclone10lp_lcell_comb \u_VGA_Display|Equal0~3 (
// Equation(s):
// \u_VGA_Display|Equal0~3_combout  = (\u_VGA_Display|hcnt [3] & (!\u_VGA_Display|hcnt [2] & (\u_VGA_Display|Equal0~2_combout  & \u_VGA_Display|Equal0~1_combout )))

	.dataa(\u_VGA_Display|hcnt [3]),
	.datab(\u_VGA_Display|hcnt [2]),
	.datac(\u_VGA_Display|Equal0~2_combout ),
	.datad(\u_VGA_Display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Equal0~3 .lut_mask = 16'h2000;
defparam \u_VGA_Display|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \u_VGA_Display|vcnt[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[5] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[6]~22 (
// Equation(s):
// \u_VGA_Display|vcnt[6]~22_combout  = (\u_VGA_Display|vcnt [6] & (\u_VGA_Display|vcnt[5]~21  $ (GND))) # (!\u_VGA_Display|vcnt [6] & (!\u_VGA_Display|vcnt[5]~21  & VCC))
// \u_VGA_Display|vcnt[6]~23  = CARRY((\u_VGA_Display|vcnt [6] & !\u_VGA_Display|vcnt[5]~21 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[5]~21 ),
	.combout(\u_VGA_Display|vcnt[6]~22_combout ),
	.cout(\u_VGA_Display|vcnt[6]~23 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[6]~22 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|vcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \u_VGA_Display|vcnt[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[6] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[7]~24 (
// Equation(s):
// \u_VGA_Display|vcnt[7]~24_combout  = (\u_VGA_Display|vcnt [7] & (!\u_VGA_Display|vcnt[6]~23 )) # (!\u_VGA_Display|vcnt [7] & ((\u_VGA_Display|vcnt[6]~23 ) # (GND)))
// \u_VGA_Display|vcnt[7]~25  = CARRY((!\u_VGA_Display|vcnt[6]~23 ) # (!\u_VGA_Display|vcnt [7]))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[6]~23 ),
	.combout(\u_VGA_Display|vcnt[7]~24_combout ),
	.cout(\u_VGA_Display|vcnt[7]~25 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[7]~24 .lut_mask = 16'h3C3F;
defparam \u_VGA_Display|vcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \u_VGA_Display|vcnt[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[7] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[8]~26 (
// Equation(s):
// \u_VGA_Display|vcnt[8]~26_combout  = (\u_VGA_Display|vcnt [8] & (\u_VGA_Display|vcnt[7]~25  $ (GND))) # (!\u_VGA_Display|vcnt [8] & (!\u_VGA_Display|vcnt[7]~25  & VCC))
// \u_VGA_Display|vcnt[8]~27  = CARRY((\u_VGA_Display|vcnt [8] & !\u_VGA_Display|vcnt[7]~25 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[7]~25 ),
	.combout(\u_VGA_Display|vcnt[8]~26_combout ),
	.cout(\u_VGA_Display|vcnt[8]~27 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[8]~26 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|vcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \u_VGA_Display|vcnt[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[8] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[9]~28 (
// Equation(s):
// \u_VGA_Display|vcnt[9]~28_combout  = \u_VGA_Display|vcnt [9] $ (\u_VGA_Display|vcnt[8]~27 )

	.dataa(\u_VGA_Display|vcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_VGA_Display|vcnt[8]~27 ),
	.combout(\u_VGA_Display|vcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|vcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \u_VGA_Display|vcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \u_VGA_Display|vcnt[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[9] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cyclone10lp_lcell_comb \u_VGA_Display|LessThan3~1 (
// Equation(s):
// \u_VGA_Display|LessThan3~1_combout  = (!\u_VGA_Display|vcnt [4] & (!\u_VGA_Display|vcnt [6] & (!\u_VGA_Display|vcnt [8] & !\u_VGA_Display|vcnt [7])))

	.dataa(\u_VGA_Display|vcnt [4]),
	.datab(\u_VGA_Display|vcnt [6]),
	.datac(\u_VGA_Display|vcnt [8]),
	.datad(\u_VGA_Display|vcnt [7]),
	.cin(gnd),
	.combout(\u_VGA_Display|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|LessThan3~1 .lut_mask = 16'h0001;
defparam \u_VGA_Display|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cyclone10lp_lcell_comb \u_VGA_Display|LessThan3~0 (
// Equation(s):
// \u_VGA_Display|LessThan3~0_combout  = (((!\u_VGA_Display|vcnt [1] & !\u_VGA_Display|vcnt [0])) # (!\u_VGA_Display|vcnt [2])) # (!\u_VGA_Display|vcnt [3])

	.dataa(\u_VGA_Display|vcnt [3]),
	.datab(\u_VGA_Display|vcnt [1]),
	.datac(\u_VGA_Display|vcnt [0]),
	.datad(\u_VGA_Display|vcnt [2]),
	.cin(gnd),
	.combout(\u_VGA_Display|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|LessThan3~0 .lut_mask = 16'h57FF;
defparam \u_VGA_Display|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cyclone10lp_lcell_comb \u_VGA_Display|LessThan3~2 (
// Equation(s):
// \u_VGA_Display|LessThan3~2_combout  = (\u_VGA_Display|vcnt [9] & (((\u_VGA_Display|vcnt [5]) # (!\u_VGA_Display|LessThan3~0_combout )) # (!\u_VGA_Display|LessThan3~1_combout )))

	.dataa(\u_VGA_Display|vcnt [9]),
	.datab(\u_VGA_Display|LessThan3~1_combout ),
	.datac(\u_VGA_Display|vcnt [5]),
	.datad(\u_VGA_Display|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|LessThan3~2 .lut_mask = 16'hA2AA;
defparam \u_VGA_Display|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \u_VGA_Display|vcnt[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[0] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[1]~12 (
// Equation(s):
// \u_VGA_Display|vcnt[1]~12_combout  = (\u_VGA_Display|vcnt [1] & (!\u_VGA_Display|vcnt[0]~11 )) # (!\u_VGA_Display|vcnt [1] & ((\u_VGA_Display|vcnt[0]~11 ) # (GND)))
// \u_VGA_Display|vcnt[1]~13  = CARRY((!\u_VGA_Display|vcnt[0]~11 ) # (!\u_VGA_Display|vcnt [1]))

	.dataa(\u_VGA_Display|vcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[0]~11 ),
	.combout(\u_VGA_Display|vcnt[1]~12_combout ),
	.cout(\u_VGA_Display|vcnt[1]~13 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \u_VGA_Display|vcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \u_VGA_Display|vcnt[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[1] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[2]~14 (
// Equation(s):
// \u_VGA_Display|vcnt[2]~14_combout  = (\u_VGA_Display|vcnt [2] & (\u_VGA_Display|vcnt[1]~13  $ (GND))) # (!\u_VGA_Display|vcnt [2] & (!\u_VGA_Display|vcnt[1]~13  & VCC))
// \u_VGA_Display|vcnt[2]~15  = CARRY((\u_VGA_Display|vcnt [2] & !\u_VGA_Display|vcnt[1]~13 ))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[1]~13 ),
	.combout(\u_VGA_Display|vcnt[2]~14_combout ),
	.cout(\u_VGA_Display|vcnt[2]~15 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[2]~14 .lut_mask = 16'hC30C;
defparam \u_VGA_Display|vcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \u_VGA_Display|vcnt[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[2] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[3]~16 (
// Equation(s):
// \u_VGA_Display|vcnt[3]~16_combout  = (\u_VGA_Display|vcnt [3] & (!\u_VGA_Display|vcnt[2]~15 )) # (!\u_VGA_Display|vcnt [3] & ((\u_VGA_Display|vcnt[2]~15 ) # (GND)))
// \u_VGA_Display|vcnt[3]~17  = CARRY((!\u_VGA_Display|vcnt[2]~15 ) # (!\u_VGA_Display|vcnt [3]))

	.dataa(\u_VGA_Display|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_VGA_Display|vcnt[2]~15 ),
	.combout(\u_VGA_Display|vcnt[3]~16_combout ),
	.cout(\u_VGA_Display|vcnt[3]~17 ));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[3]~16 .lut_mask = 16'h5A5F;
defparam \u_VGA_Display|vcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \u_VGA_Display|vcnt[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[3] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \u_VGA_Display|vcnt[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|vcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_VGA_Display|LessThan3~2_combout ),
	.sload(gnd),
	.ena(\u_VGA_Display|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|vcnt[4] .is_wysiwyg = "true";
defparam \u_VGA_Display|vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cyclone10lp_lcell_comb \u_VGA_Display|VGA_VSYNC~0 (
// Equation(s):
// \u_VGA_Display|VGA_VSYNC~0_combout  = (\u_VGA_Display|vcnt [4]) # (((\u_VGA_Display|vcnt [2]) # (!\reset_n~input_o )) # (!\u_VGA_Display|vcnt [5]))

	.dataa(\u_VGA_Display|vcnt [4]),
	.datab(\u_VGA_Display|vcnt [5]),
	.datac(\reset_n~input_o ),
	.datad(\u_VGA_Display|vcnt [2]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_VSYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_VSYNC~0 .lut_mask = 16'hFFBF;
defparam \u_VGA_Display|VGA_VSYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~0 (
// Equation(s):
// \u_VGA_Display|VGA_D~0_combout  = (\u_VGA_Display|vcnt [3] & (\u_VGA_Display|vcnt [1] & (\u_VGA_Display|vcnt [6] & \u_VGA_Display|vcnt [7])))

	.dataa(\u_VGA_Display|vcnt [3]),
	.datab(\u_VGA_Display|vcnt [1]),
	.datac(\u_VGA_Display|vcnt [6]),
	.datad(\u_VGA_Display|vcnt [7]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~0 .lut_mask = 16'h8000;
defparam \u_VGA_Display|VGA_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cyclone10lp_lcell_comb \u_VGA_Display|VGA_VSYNC~1 (
// Equation(s):
// \u_VGA_Display|VGA_VSYNC~1_combout  = (\u_VGA_Display|VGA_VSYNC~0_combout ) # (((\u_VGA_Display|vcnt [9]) # (!\u_VGA_Display|VGA_D~0_combout )) # (!\u_VGA_Display|vcnt [8]))

	.dataa(\u_VGA_Display|VGA_VSYNC~0_combout ),
	.datab(\u_VGA_Display|vcnt [8]),
	.datac(\u_VGA_Display|VGA_D~0_combout ),
	.datad(\u_VGA_Display|vcnt [9]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_VSYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_VSYNC~1 .lut_mask = 16'hFFBF;
defparam \u_VGA_Display|VGA_VSYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cyclone10lp_lcell_comb \u_VGA_Display|always5~1 (
// Equation(s):
// \u_VGA_Display|always5~1_combout  = (!\u_VGA_Display|vcnt [6] & ((!\u_VGA_Display|vcnt [4]) # (!\u_VGA_Display|vcnt [5])))

	.dataa(\u_VGA_Display|vcnt [5]),
	.datab(gnd),
	.datac(\u_VGA_Display|vcnt [6]),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\u_VGA_Display|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|always5~1 .lut_mask = 16'h050F;
defparam \u_VGA_Display|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cyclone10lp_lcell_comb \u_VGA_Display|always5~0 (
// Equation(s):
// \u_VGA_Display|always5~0_combout  = (!\u_VGA_Display|vcnt [9] & ((\u_VGA_Display|hcnt [9] & (!\u_VGA_Display|hcnt [8] & \u_VGA_Display|LessThan2~0_combout )) # (!\u_VGA_Display|hcnt [9] & (\u_VGA_Display|hcnt [8] & !\u_VGA_Display|LessThan2~0_combout ))))

	.dataa(\u_VGA_Display|hcnt [9]),
	.datab(\u_VGA_Display|hcnt [8]),
	.datac(\u_VGA_Display|vcnt [9]),
	.datad(\u_VGA_Display|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|always5~0 .lut_mask = 16'h0204;
defparam \u_VGA_Display|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cyclone10lp_lcell_comb \u_VGA_Display|always5~2 (
// Equation(s):
// \u_VGA_Display|always5~2_combout  = (\u_VGA_Display|always5~0_combout  & ((\u_VGA_Display|vcnt [8] & (!\u_VGA_Display|vcnt [7] & \u_VGA_Display|always5~1_combout )) # (!\u_VGA_Display|vcnt [8] & (\u_VGA_Display|vcnt [7] & !\u_VGA_Display|always5~1_combout 
// ))))

	.dataa(\u_VGA_Display|vcnt [8]),
	.datab(\u_VGA_Display|vcnt [7]),
	.datac(\u_VGA_Display|always5~1_combout ),
	.datad(\u_VGA_Display|always5~0_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|always5~2 .lut_mask = 16'h2400;
defparam \u_VGA_Display|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w[2] (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2] = (\u_VGA_Display|vcnt [6] & (\u_VGA_Display|vcnt [5] $ (\u_VGA_Display|vcnt [4])))

	.dataa(\u_VGA_Display|vcnt [5]),
	.datab(gnd),
	.datac(\u_VGA_Display|vcnt [6]),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w[2] .lut_mask = 16'h50A0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cyclone10lp_lcell_comb \u_VGA_Display|hcnt[6]~_wirecell (
// Equation(s):
// \u_VGA_Display|hcnt[6]~_wirecell_combout  = !\u_VGA_Display|hcnt [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|hcnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_VGA_Display|hcnt[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|hcnt[6]~_wirecell .lut_mask = 16'h0F0F;
defparam \u_VGA_Display|hcnt[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cyclone10lp_lcell_comb \u_VGA_Display|Add1~0 (
// Equation(s):
// \u_VGA_Display|Add1~0_combout  = \u_VGA_Display|hcnt [6] $ (!\u_VGA_Display|hcnt [7])

	.dataa(\u_VGA_Display|hcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|hcnt [7]),
	.cin(gnd),
	.combout(\u_VGA_Display|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Add1~0 .lut_mask = 16'hAA55;
defparam \u_VGA_Display|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cyclone10lp_lcell_comb \u_VGA_Display|vcnt[4]~_wirecell (
// Equation(s):
// \u_VGA_Display|vcnt[4]~_wirecell_combout  = !\u_VGA_Display|vcnt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\u_VGA_Display|vcnt[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|vcnt[4]~_wirecell .lut_mask = 16'h00FF;
defparam \u_VGA_Display|vcnt[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 4;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFF9FF8FFFDFF7FFFFFFFFFFCFFF7E7FFFF850E87FFFFC2FFE3FF1FAFFFFFFFFFFFDF9879DC007FFFFFFFFFF4FFF7E7FFFF078E07FFFFA5FFE3FFFFAFFFFFFFFFFFDF1F8CBDC74FFFFFFFFFF4FFFFC7FFFD038E0FFFFE97FFE3FFFF2FFFFFFFFFF801BF2C9FCF9FFFFFFFFFF4FFFFC7FFFE0E0E03FFF9DFFFE3E03F2FFFFFFFFFF8003D81BFCFBFFFFFFFFFF4FFE7C7FFFA0F0E07FFEE7FFFF3FC3F2FFFFFFFFFFFDE3A00BFCE3FFFFFFFFFF5FFCFCFFFF8070E01FF07FFFFF3FEFF2FFFFFFFFFFFDFFEFF3F207FFFFFFFFFF5FF7FCFFFF4150A82FFFFFFFFDBFDFF2FFFFFFFFFF801FEFE3E007FFFFFFFFFF7FC1FC3FFF01503817FFFFFFFCBE4FF6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFC021C003FFCFFFFFFFFFFF7FFC7D3FFF01C0300BFFFFFFFCFE03F7FFFFFFFFFFFDF3CFF3FF8FFFFFFFFFFFF7FFFF3FFF81C03405FFFFFFFE7FFFFDFFFFFFFFFFC03FEFF3FFCFFFFFFFFFFFB7FFFE7FFE81C05C02FFFFFFFA7FFFFDFFFFFFFFFF8007E8038001FFFFFFFFFFA7FFFE5FFE01C01800BFFFFFF97FFFF5FFFFFFFFFFF243E803FF3FFFFFFFFFFFAFFFFF9FFE01C03E0023FFFFFDFFFFE5FFFFFFFFFFE663EFF3FF9FFFFFFFFFFFBFFFFFBFFE01C00C0006FFFFF4FFFFEDFFFFFFFFFFE67FEFFFFFDFFFFFFFFFFFBBFDFF2FFF01C01F0002FFFFF2FF7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFCFFDFFF0150078003FFFFFBFE7FEB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FDFF97FF01700B4001FFFFE5FF7FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFAFFF006007A001FFFFF7FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFCBFF006803D005FFFFC3FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFD7FE00B801E807FFFFEFFFFF97FFFFFFFC3F1FFFFEFFF0787FFFFFFFFFEFFFFCE5FE00B4017A03FFFF87FFFFE7FFFFFFF23C479F00CFE0309F3FFFFFFFF6FFE17BFE02FC01FC83FFFF5E4DFFEFFFFFFFE798FF9FE1CFE233CF3FFFFFFFF5FFF771FE85FA00FF1BFFFFAEC9FF2FFFFFFFF39CFF9FE38067339F3FFFFFFFF37EEE7C7F8BFE02FFEFFFFF1F4DFFCF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFE79CFF9FC7004713CF3FFFFFFFFAFE6FFEBF2FFD03FFFFFFFC7FABFE5FFFFFFFF31C7F9FDFC44F981F3FFFFFFFF9BC3FFC5F5FFE81FFFFFFFABF93FF9FFFFFFFF87C1F9F1FCECF9C3F3FFFFFFFFD3FCFFE3F3FFF47FFFFFFF47FABFCFFFFFFFFF13C1F9F9FC9CF993F3FFFFFFFFCF566FF97FFFFA3FFFFFFECFFBDFF3FFFFFFFF39CFF9F3FC1E73B8F3FFFFFFFFF97A77FCBFFFFDBFFFFFFDBFA1FF9FFFFFFFFE799FF973FC1E733CF2FFFFFFFFE6FD7FFEDFFFFEFFFFFFFB7FDADFE7FFFFFFFE338FF83BBC7E7718F07FFFFFFFFDFDFFFF4FFFFFFFFFFFFAFFFBEF3FFFFFFFFF93C0F8781C7F0713F0FFFFFFFFF37FFFFFAFFFFFFFFFFFD5FFFDB7CFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cyclone10lp_lcell_comb \u_VGA_Display|Add2~0 (
// Equation(s):
// \u_VGA_Display|Add2~0_combout  = \u_VGA_Display|vcnt [5] $ (\u_VGA_Display|vcnt [4])

	.dataa(\u_VGA_Display|vcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\u_VGA_Display|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Add2~0 .lut_mask = 16'h55AA;
defparam \u_VGA_Display|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2] = (!\u_VGA_Display|vcnt [6] & (\u_VGA_Display|vcnt [5] $ (\u_VGA_Display|vcnt [4])))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [6]),
	.datac(\u_VGA_Display|vcnt [5]),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .lut_mask = 16'h0330;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF838003C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC601FF8063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60C00003067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30C7FFFFE18CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C7FFFFFFF313FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF423FFFFFFFFE46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD09FFFFFFFFFFD8BFFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46FFFE777FFFFF26FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1BFFF0EF7F7FFFC93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFE7E6366F3FFF25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8BFFF7EE961F7CFFD97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFF7DE564F707FF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45FFFF79E475E7FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8BF8FF7BE6F5EEFBFFE97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FF27FB43F77CEF3FFF4BFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FE7BFDFFFFFCEF7F9FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4BFE7FFFFFFFFFE67F0FEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97F7F9FFFFFFFFF8FE77F57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFBDFFFFFFFFFDFCF7FABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FB99FFFFFFFFFFFFBE7FD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF4CDFFFFFFFFFFFFBFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FF92FFFFE3FFC7FFFFFC3F57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFD97FFE67FFC67FFFFD9FAFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFB7FFFFEDFFFB7DFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBF1E7FFDBC3FFC3DBFFF7CFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FDF7FF5C3FFFFC36FFF7DFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFD71FFFFFF8FFFF79FF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFDFFF8FFFFFFFF35FF839F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5F1FBFEA3FFF3DFFFCD7FCF7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BF01FFDCFFC67DE7FF3BFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBCFFD5FF92F2E7FFBFFFB7FE7FF;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cyclone10lp_lcell_comb \u_VGA_Display|Add2~1 (
// Equation(s):
// \u_VGA_Display|Add2~1_combout  = \u_VGA_Display|vcnt [6] $ (((!\u_VGA_Display|vcnt [4]) # (!\u_VGA_Display|vcnt [5])))

	.dataa(\u_VGA_Display|vcnt [5]),
	.datab(gnd),
	.datac(\u_VGA_Display|vcnt [6]),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\u_VGA_Display|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|Add2~1 .lut_mask = 16'hA50F;
defparam \u_VGA_Display|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rom_bmp_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w[2] (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2] = (\u_VGA_Display|vcnt [4] & (\u_VGA_Display|vcnt [5] & \u_VGA_Display|vcnt [6])) # (!\u_VGA_Display|vcnt [4] & (!\u_VGA_Display|vcnt [5] & !\u_VGA_Display|vcnt [6]))

	.dataa(\u_VGA_Display|vcnt [4]),
	.datab(gnd),
	.datac(\u_VGA_Display|vcnt [5]),
	.datad(\u_VGA_Display|vcnt [6]),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w[2] .lut_mask = 16'hA005;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37F9FFFA7FFF3B3EFFFF5FF3FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCFFF6FFFF7BACFFFF2FFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FDFFFE7FFFF7FFCFFFFB7FF9FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F0E7FCFFFFFFFFFFFFFD3FEBCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6BFF9FFFFFFFFFFFFFE9FEFEFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EE7FF3FFFFFFFFFFFFFF47FFE7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFEDFC7FFFFFFF800FFFFA3F877F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FD9FABFFFFFE1F9FC7FFD7FB0FE5F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFD7FFFFE30000047FE3FDFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FC7FF1FFFFE300000009FF8FDFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FF9FEBFFFF98000000037F5FEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF57F5FFFEC180038000DF87FF3FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F9EFD3FFFB30FFFF0C002FEFF36F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDF36FCBFFED1FFFFFF90017D3F76FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF5FA7FFB9FFFFFFFF400BF7F7EFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFF97FF67FFFFFFFFD005E9F3CFCB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBEFFFCFFF9FFFFFFF3FE803FBF91FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEFFF2FFBFFFFFFE4FFF802F2FC3FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDDBFBFF5FFFFF999FFFC01F4FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFDDBE9FFBFFFFEBBBFFFF0179FFE3E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7C9BE5FFFFFFFBDDFFFFE80797E0BF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7E33E7FDFFFFF5FBFFFFF007A7FEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF3FBFFFFDAF5FFFFF407E7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFD3FFFFFF15EBFFFFFC07CFF3FF7;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FEF7DBFFFFFEAB7BFFFFF807CBE83F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F807CFFFFFFD54EFFFFFF807D3E3FF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF7C7FFFFFC3BA7FFFFF817F3FFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFC7FFFFF8F1C7FFFFF80FF3FF9F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFC7FFFFF15747FFFFFC2FF3FC3F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF7E7FFFFE1E317FFFFF41FE3F07F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFE7C7FFFF828397FFFFF87FE3EB7FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F807E7FFFF43CA87FFFFE0FFE3F87FA;
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w[2] (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2] = (\u_VGA_Display|vcnt [6] & (!\u_VGA_Display|vcnt [5] & !\u_VGA_Display|vcnt [4])) # (!\u_VGA_Display|vcnt [6] & (\u_VGA_Display|vcnt [5] & \u_VGA_Display|vcnt [4]))

	.dataa(gnd),
	.datab(\u_VGA_Display|vcnt [6]),
	.datac(\u_VGA_Display|vcnt [5]),
	.datad(\u_VGA_Display|vcnt [4]),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w[2] .lut_mask = 16'h300C;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFB7EDF9FDBCFFEFDBF3FFFFFFFFFEFFFFFFFDFFFFFFFFFFBDFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFDD7FFFFFFFFEABFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFB3FFFFFFFF8DFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFAC7FFFFFFE35FFF7FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFBC3FFB1FFFFFF8D7FFBFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE4FFF6E3FFFF875FFF7FFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFD9FFFDBE1FF87D7FEFDFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FDFFCFFB3FFFFCDFFFC0FFC7FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFFFDFFF31FF8CFFFBDFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFDFFFF1FF8FFFFDCFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFF9F7FFFFFFFAFFF57FEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFFBEFFBFFFFFA3FE9FFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFFDD7F3FFFFFEDFF5FFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97FFC1FFFFFFBFFEFF9FF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4BFF9BFE7FFFBFD3BFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFF4FE7BFEFFEF7FFFA5FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FEF3FF1AFF7FF3FFFF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8BFFFFD39FA7FF83FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5FFFF89C7A3FFBFFFA5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD17FFFCB1FEFFC1FFF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC9FFFCB7FFFFCDFFD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFBFFEFFFAFF45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC89FFD3FFE1FF9FC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF627FFF7FFFFFFF64FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD89FFFFFFFFFF993FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF633FFFFFFFFC46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC867FFFFFFE233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3043FFFFC309FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE706000060EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3003C0063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E00F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0 .lut_mask = 16'hB9A8;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout  & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout  & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1 .lut_mask = 16'hF388;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~1 (
// Equation(s):
// \u_VGA_Display|VGA_D~1_combout  = (\u_VGA_Display|always5~2_combout  & \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|always5~2_combout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~1 .lut_mask = 16'hF000;
defparam \u_VGA_Display|VGA_D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D[0]~feeder (
// Equation(s):
// \u_VGA_Display|VGA_D[0]~feeder_combout  = \u_VGA_Display|VGA_D~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|VGA_D~1_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[0]~feeder .lut_mask = 16'hFF00;
defparam \u_VGA_Display|VGA_D[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \u_VGA_Display|VGA_D[0] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[0] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \u_VGA_Display|VGA_D[1] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[1] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FE007F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F3FFFFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF3FFFFFFE73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFE77FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFF77EFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFF7FFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFEFFFFFEFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFF7BFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFF7BFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFBFFFBFFFFFFFB7FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFF7FBFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFBFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFF7FFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFBFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FBFFFFFFFFFFFFFFFEFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFC003FFFFFDFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFEFFFF9FFFF9FFFFBBFFD7FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFBEFFFFCFFFFFF3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFE7FFFFFFE7FFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFBFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFF7FFEFFFFFFFFFE7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFBFF9FFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF7FFFFFFFFFFEFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFEFFFFFFBFFFFF7FFE7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFBBFFFF7FFFFFD9FFDFFFDFF;
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF7FFFDFFEFFFFEEFFFB7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFEDFFFFFFFFFFFFF7FFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFBEFFDBFFFFFFFFFFFFDBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFB7FFFFFFFFFFFFEDFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF7FF6FFFFFFFFFFFFFF6FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEDFFFFFFFFFFFFFFBFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBFFFFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFE0603FFFEBFFF7FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFAFFFFFFCFFFFFBFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFCFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FF5FFFFE7FFFFFFFCFFAFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEFEBFFFF3E7FFC7FFF3FFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFCCFFFFFF3FFDFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFF2FFFFFFFEFFEFEFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFDFFFC7FFFFFFFFBFF7EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFF9FFFFFFFFFEFFBF7FFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFE7FFFFFFFFFF7FDF5FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE7FDFFCFFFFFFFFFFFFFDFDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF5FFBFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF7FF7FFFFF777FFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFCEEFFFFF7FFEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFFFFFFFB9DFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFE73BFFFFFBFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFEE77FFFFFBFFF7FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFE7FFFFFF5CE7FFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFEBBD7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF5DFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76FBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEBBFFFFFFBDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDEDFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF6FFFFFF7BFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBDB77FFFFFFF7FFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFCFF3FFFE7FFF9FE7FFFFFFFFFFFB7FFF7F9BFFFFFFFFFFDBFFFFBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFF7FEEFFFFFFFFFF77FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFF7FFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFDFFFFFFFFFFBFF6FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFE7FFFFFFFFEFFF6FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFF9FFFFFFFFBFFFBFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FE7FFFE7FFFFFFEFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFCFFFFFF3FFDFFFFFBFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFDFFEFFFCFFFF3FFFDE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFE7FFFE007FFFFEF7FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFDFFEFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFDFF7FFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFEFFFFFFFFF6FFBFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFF7FFFFFE7FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFDFFFFFF7FEFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF3BFFFDFF7FFFBFFFDBFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF7FFEFDFEFFFF3FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFEDFFD9FFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFBFDFFFDFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFF7FFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFF7FFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFDFFFF1FFDFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFF7FFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFF9BFFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9FFFF9F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC3FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 5;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFF9FBFFCDFFFFFFFFFFFFFFFFFFFDFFFFF7BF77FFFFFFDFFFFFFFFFFFFFFFFFFFF9F98309C007FFFFFFFFFFFFFFFDFFFFEFB77FFFFFFDBFFFFFFFFFFFFFFFFFFFF9FBF159FEFDFFFFFFFFFFFFFFFFFFFFEFF77F7FFFF6FFFFFFFFFFFFFFFFFFFFF9F3E4DBFEF8FFFFFFFFFFFFFFFFFFFFDF7F7FFFFFE3FFFFFFFFFFFFFFFFFFFF8013E643FEF1FFFFFFFFFFFFFFFFFFFFDF6F7FBFFF1FFFFEFFFFFFFFFFFFFFFFF9F7DFF3FEF3FFFFFFFFFFEFFFFF7FFFFFEF7FFFFFFFFFFEFFFFFFFFFFFFFFFFF9FFE00BECE7FFFFFFFFFFEFFBFF7FFFBEEF77DFFFFFFFFE7FFFFFFFFFFFFFFFC037FFFBE00FFFFFFFFFFFEFFFFFFFFFFEEFF7EFFFFFFFFF7FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFF9F3C003FFCFFFFFFFFFFFEFFFFEFFFFFEFFFFF7FFFFFFFF7FFFFFFFFFFFFFFFF9F9FFFFFFDFFFFFFFFFFFEFFFFEFFFF7EFFFBFBFFFFFFFDFFFFF7FFFFFFFFFFB9DFE007FF9FFFFFFFFFFFEFFFFFBFFF7EFFBBFDFFFFFFFDFFFFF7FFFFFFFFFF801FE7F7C001FFFFFFFFFFFFFFFFBFFFFEFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFF6E7E7F7FF9FFFFFFFFFFFF7FFFF7FFFFEFFDDFFDFFFFFFAFFFFFFFFFFFFFFFFE673E007FF3FFFFFFFFFFFF7FFFF5FFFFEFFFFFFF9FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFF3FFFFFFFFFFFF7FFFFDFFEFEFFEEFFFDFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFAFFEFEEFFF7FFDFFFFF5FF7FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFEFEEFF7BFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD7FEFFFFFBDFFFFFFFEBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FEFFF7FDEFFBFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFEBFFFF77FEF7FBFFFFD7FFFFFFFFFFFFF87E0F9F01CFF8FC3F3FFFFFFFFDFFFFFBFFFF7BFEFDFFFFFFFFFFFFBFFFFFFFF11C0F9F01CFF0791F3FFFFFFFFDFFFEF5FFFDFBFEFF7FFFFFAFFFFFBFFFFFFFF39CFF9FF3CFE7339F3FFFFFFFFEFFF8FEFF7BFDFFFFE7FFFF5F7FFFFFFFFFFFE799FF9FE7CFE733CF3FFFFFFFFEFFF7FBFF77FDFDFFF7FFFEFFBBFF7F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFF399FF9FCF8067339F3FFFFFFFFF7FFFFD7FDFFEFDFFFFFFFFBFDFFFFFFFFFFFF13CFF9F8FCE67319F3FFFFFFFFF7FFFFFBFBFFF7FFFFFFFFD7FEFFEFFFFFFFFF83E1F9F9FCCE7383F3FFFFFFFFFFDFFFFDFFFFFBBFFFFFFFBFFF7FFBFFFFFFFF83E7F9F3FCCE7381F3FFFFFFFFFBBFF7F6FFFFFDFFFFFFFF7FFF3FDFFFFFFFFF31CFF9F3FC9E7319F3FFFFFFFFEFF7EFFB7FFFFE7FFFFFFEDFDF9FF7FFFFFFFF39CFF9F3FC3E7339F3FFFFFFFFFDFEFFFDBFFFFF7FFFFFFDBFBDEFBFFFFFFFFF39CEF871DC3E2339F0FFFFFFFFF6FFFFFEFFFFFFFFFFFFF77FFDF7EFFFFFFFFF03C0F8F81C7F0781F1FFFFFFFFFEFFFFFF77FFFFFFFFFFEEFFFFFF7FF;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .lut_mask = 16'hDC98;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout  & 
// (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout  & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 16'hDDA0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~2 (
// Equation(s):
// \u_VGA_Display|VGA_D~2_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  & \u_VGA_Display|always5~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datad(\u_VGA_Display|always5~2_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~2 .lut_mask = 16'hF000;
defparam \u_VGA_Display|VGA_D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D[2]~feeder (
// Equation(s):
// \u_VGA_Display|VGA_D[2]~feeder_combout  = \u_VGA_Display|VGA_D~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|VGA_D~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[2]~feeder .lut_mask = 16'hF0F0;
defparam \u_VGA_Display|VGA_D[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \u_VGA_Display|VGA_D[2] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[2] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \u_VGA_Display|VGA_D[3] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[3] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFF9FF8FFFDFF7FFFFFFFFFF5FFEF8FFFFE038307FFFFC8FFE3FEBF3FFFFFFFFFFFDF9879DC007FFFFFFFFFF5FFE78FFFFE030307FFFF13FFE3FFDF3FFFFFFFFFFFDF1F8CBDC74FFFFFFFFFF5FFF787FFFE020703FFFF03FFE3FFFF3FFFFFFFFFF801BF2C9FCF9FFFFFFFFFF4FFFFC7FFFC030707FFF82FFFE3F7FF7FFFFFFFFFF8003D81BFCFBFFFFFFFFFF6FFFFC7FFFC060301FFD1BFFFC7FA9FEFFFFFFFFFFFDE3A00BFCE3FFFFFFFFFF6FFDFC3FFF8040301FCCBFFFFC7FCFFEFFFFFFFFFFFDFFEFF3F207FFFFFFFFFF6FE9FE3FFF00E0301FEFFFFFFE7FEFFAFFFFFFFFFF801FEFE3E007FFFFFFFFFF479AFE7FFF80606007FFFFFFFE7F8FF2;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFC021C003FFCFFFFFFFFFFF47FC7C7FFF00603003FFFFFFFC3FF7F4FFFFFFFFFFFDF3CFF3FF8FFFFFFFFFFF2FFF7C3FFE00603803FFFFFFF87FFBF4FFFFFFFFFFC03FEFF3FFCFFFFFFFFFFF2FFFFE1FFE00C030007FFFFFF8FFFFF7FFFFFFFFFF8007E8038001FFFFFFFFFFE7FFFF3FFF00C018005FFFFFFCFFFFE7FFFFFFFFFFF243E803FF3FFFFFFFFFFFF7FFFE1FFE00E0080009FFFFF87FFFFFFFFFFFFFFFE663EFF3FF9FFFFFFFFFFFE3FFFF0FFE00600E0000FFFFF0FFFFE3FFFFFFFFFFE67FEFFFFFDFFFFFFFFFFFD3FCFF9FFC0060060000FFFFF1FF7FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7F9FF0FFC0040060000FFFFE1FF3FCF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFF8FFC00C0078001FFFFF3FEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFF87FC00E001C003FFFFC1FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFC7FC007000E003FFFFE7FFFF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFC3FE0020007001FFFF83FFFFF7FFFFFFFC3F1FFFFEFFF0787FFFFFFFFFF0FFFE63FE0030007003FFFF8FFFFF8FFFFFFFF23C479F00CFE0309F3FFFFFFFEDFFF460FE0070007C07FFFF8EE9FF2FFFFFFFE798FF9FE1CFE233CF3FFFFFFFF6FFF078FF03FC00FF47FFFE5F3BFF0FFFFFFFF39CFF9FE38067339F3FFFFFFFFAFF11FA7E07FC01FFD3FFFE1F89FF7F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFE79CFF9FC7004713CF3FFFFFFFFB7F67F97F07FC01FFFFFFFC9FD9FFDFFFFFFFF31C7F9FDFC44F981F3FFFFFFFF83FFFFEBF3FFF03FFFFFFFD7F2BFE7FFFFFFFF87C1F9F1FCECF9C3F3FFFFFFFF939DFFECFFFFF81FFFFFFF87F33FEBFFFFFFFF13C1F9F9FC9CF993F3FFFFFFFFC1AA77F47FFFFC3FFFFFFF0FCB1FCFFFFFFFFF39CFF9F3FC1E73B8F3FFFFFFFFC0B6EFF23FFFFE7FFFFFFE5F960FC7FFFFFFFE799FF973FC1E733CF2FFFFFFFFE8F67FF93FFFFF7FFFFFFCBF9C8F9FFFFFFFFE338FF83BBC7E7718F07FFFFFFFE2FEFFFCCFFFFFFFFFFFF67FFCE7CFFFFFFFFF93C0F8781C7F0713F0FFFFFFFFFCFFFFFE73FFFFFFFFFFCCFFFB3E1FF;
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000781F000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8019FFFFC801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01BFFFFFFE805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80BFFFFFFFFD017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF843FFFFFFFFFFA05FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE817FF8EFEFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05FFE7632FEFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF097FDFF67BA63FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21FFCFCF7B6F3AFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFEFCF5AFEFBBFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFF7FFFFDF679FF88FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23FFFFBB3E7BEE7FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F37F7BEEFBDFFBFFF87FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF3F3BFFFF86F7FFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FEFBF3FFFFFEE3FF67E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47F37FFFFFFFFFF2FEE7F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FF33DFFFFFFFFFCFFF7FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91F7D9FFFFFFFFFFFFDF7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23FBE9FFFFF81FFFFFFCFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FE47FFFD8001BFFFFCE7FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FBDEFFFD09FF917FFF9BFF93FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99F1CEFFF0BC003D0FFF33FFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7F5F7FFE7B87E3DE7FFEFCFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FEFFFF899FFFFB91FFEFEFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFE7FFE2FFFFFFFF43FF3FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFF1FF097FFFFFFE91FFB7FFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FEFFFF67FEF9EFFFA67FF79FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F55FFC67FCF79FFFE67FFC7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93FBBFF19FFF739EFFFC9FFCBFE9FF;
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF9FFE67FF8FD26FFFCE7F3B3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFDFFC9FFFEB55CFFFF13FF87F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBE7F81FFFE73DEFFFFC9FF9FF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE6FF33FFFEFFFFFFFFC5FE7FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F67FE67FFFFFFFFFFFFE2FF7CFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93E70FECFFFFFFFFFFFFFF27FFF7CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83ECCFC9FFFFFFE3FE3FFFD7FBB7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FEFFD7FFFFFD80000BFFE9F8F3E5F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27DF3F2FFFFFD0000001FFE5FBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FC73F0FFFFE800000002FF1FCFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFE3FE0FFFF4000000000FF07DF9FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FEE7E3FFFD0003C000003F87FE1F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDF667E3FFF4063FFC60001F83FA5FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBF6CFC3FFD04FFFFFF40007E3F7FFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF9FC7FFC2FFFFFFFE8003E1FFEFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF8FFF97FFFFFFDFA003F1F7FFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFF0FFC1FFFFFF81FE000F0FA1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3CC3F9FF87FFFFE5B7FF901F9FEBFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EDFF0FF3FFFFFE4FFFFC0070FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EBFE1FE3FFFFF667FFFE00F87FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DBFF3FC7FFFF8E67FFFE007CFC77E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FF7FE1FCFFFFE30CFFFFF0078FED7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FF7C3F9FFFFE73BFFFFF00787FDFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFE7FBFFFF0E33FFFFF007C3FFBF0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F837E7FFFFFF1CC7FFFFFC07E7E3DF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F987E3FFFFFCB0C3FFFFFC0FE7FDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFEFC3FFFFF130C7FFFFFC0FC7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFC7FFFFE0218FFFFFF80FC7FF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF7C7FFFFC0E18FFFFFF01FE3FE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFE787FFFFC0C30FFFFFF81FE3ECFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FCEF8FFFFF81C60FFFFFF03FE3F7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F9EF8FFFFF81870FFFFFE03FE3F67F3;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFB7EDF9FDBCFFEFDBF3FFFFFFFFF93FFE7F93FFFFFFFFFF81FFFFBEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE7FE67FFFFFFFFF37FFFF3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFF7FE29FFFFFFFF947F7FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFF9B7FFFFFFE5BFF6FFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FF5A1FC6EFFFFFF6E3FF47FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27F197FF1DDFFFF3B8FFFBFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FA1FFFC19C003B83FEF9FFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFE5FDFF41F00FA2FF8E7FFC3FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8F8FFE7FE847E217FF9E7FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07DFFE3FFEC0037DFFCC3FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFEFFFFFFFFDDFCEFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91FFF9E7FBFFFFFF4FF1FFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FFFBEBFFFFFFFF6FF9FF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFFDDFE7FFF9FE3FFFFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFC8FF7DFE1FC7FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE1AFF7CFE7FC79FFFC3FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE47F3FFE1CFE9FFB3FFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFE9BFC0FF7BFFC47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10FFFFCFB3C3FF8BFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFFF192FF7FFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFF87FE3FFEFFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC87FFDBFFF0FFCFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC21FFB63FE7FFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFEFFFFFFFE81FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE805FFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA009FFFFFFD807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400CFFFF9802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8003FFC0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FF87FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hB9A8;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hF388;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~3 (
// Equation(s):
// \u_VGA_Display|VGA_D~3_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  & \u_VGA_Display|always5~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datad(\u_VGA_Display|always5~2_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~3 .lut_mask = 16'hF000;
defparam \u_VGA_Display|VGA_D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D[4]~feeder (
// Equation(s):
// \u_VGA_Display|VGA_D[4]~feeder_combout  = \u_VGA_Display|VGA_D~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|VGA_D~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[4]~feeder .lut_mask = 16'hF0F0;
defparam \u_VGA_Display|VGA_D[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \u_VGA_Display|VGA_D[4] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[4] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \u_VGA_Display|VGA_D[5] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[5] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFCFF3FFFE7FFF9FE7FFFFFFFFFFFA7FFF7F99FFFFFFFFFF99FFFF3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFF7FCCFFFFFFFFFE63FFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFF33FFFFFFFFCCFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFF8CFFFFFFFF31FF67FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFBC3FE31FFFFFF9C7FF2FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F80FFF8E3FFFFC71FFF3FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC1FFFE3E3FFC7C7FFF9FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCFFCFF87FFFFC1FFDC0FFC3FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FDFFCFFF03FFC0FFFDC7FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFC7FFF0000FFFFCE7FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFF9F7FFFFFFF8FFE57FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFBEFFFFFFFFA1FE1FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFDC7F3FFFFFE4FF1FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFC1FF7FFFFFE6FF9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF9DFE7FFF3FC3BFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF30FEF9FE7FFF3FFF81FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FE73FED9FE7FF33FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFC19F81FF83FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF898787FFDFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFEB1FE7FC1FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFCB7FF7FCDFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFDBFFE1FF8FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFD37FF1FF9FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFF7FFFFFFF00FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 3;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFF9FBFFCDFFFFFFFFFFFFFFCFFF7C7FFFF010607FFFFC0FFE3FF1FAFFFFFFFFFFF9F98309C007FFFFFFFFFFCFFF7C7FFFE030607FFFF81FFE3FFFFAFFFFFFFFFFF9FBF159FEFDFFFFFFFFFFCFFFFC7FFFC030607FFFE07FFE3FFFFAFFFFFFFFFFF9F3E4DBFEF8FFFFFFFFFFCFFFFC7FFFC060603FFFC1FFFE3E03FAFFFFFFFFFF8013E643FEF1FFFFFFFFFFCFFE7C7FFF8060603FFE07FFFE3FC3F3FFFFFFFFFFF9F7DFF3FEF3FFFFFFFFFFCFFCFC7FFF8060601FF07FFFFE3FFFF3FFFFFFFFFFF9FFE00BECE7FFFFFFFFFFCFF3FC7FFF8040600FFFFFFFFC3FDFF7FFFFFFFFFFC037FFFBE00FFFFFFFFFFFEFC1FC3FFF00C0300FFFFFFFFC3E5FF7;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFF9F3C003FFCFFFFFFFFFFFEFFE7E3FFF00C03007FFFFFFFC7E03F7FFFFFFFFFFF9F9FFFFFFDFFFFFFFFFFFE7FFFE3FFF00C03001FFFFFFFC7FFFF7FFFFFFFFFFB9DFE007FF9FFFFFFFFFFFE7FFFE3FFF00C01800FFFFFFFC7FFFF5FFFFFFFFFF801FE7F7C001FFFFFFFFFFA7FFFE1FFE00C018003FFFFFF87FFFF5FFFFFFFFFFF6E7E7F7FF9FFFFFFFFFFFA7FFFF1FFE00C01C0007FFFFF8FFFFE5FFFFFFFFFFE673E007FF3FFFFFFFFFFFB7FFFF1FFE00C00C0000FFFFF8FFFFEDFFFFFFFFFFF7FFFFFFFF3FFFFFFFFFFFB7FFFF0FFE00C00E0001FFFFF0FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FCFF8FFE00E0070001FFFFF1FE7FEB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FDFF87FE0060030001FFFFE1FF7FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFC7FE0060038001FFFFE3FFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFC3FE006001C001FFFFC3FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFE3FE007000E003FFFFC7FFFF97FFFFFFF87E0F9F01CFF8FC3F3FFFFFFFEDFFFCE1FE0070007803FFFF87FFFFB7FFFFFFF11C0F9F01CFF0791F3FFFFFFFF4FFE071FE00F800FE03FFFF0E5FFFAFFFFFFFF39CFF9FF3CFE7339F3FFFFFFFF4FFF070FE01F800FF83FFFF0E49FF6FFFFFFFE799FF9FE7CFE733CF3FFFFFFFF67EE6787F03FC00FFE7FFFE1F1BFF4F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFF399FF9FCF8067339F3FFFFFFFFA7E7FFC3F0FFE01FFFFFFFC3F8BFE5FFFFFFFF13CFF9F8FCE67319F3FFFFFFFFB7C3FFC1F1FFE01FFFFFFF83FC3FE9FFFFFFFF83E1F9F9FCCE7383F3FFFFFFFFD3DCFFE1F3FFF03FFFFFFF27FA3FCBFFFFFFFF83E7F9F3FCCE7381F3FFFFFFFFDB17E7F2FFFFF83FFFFFFE4FFB3FD3FFFFFFFF31CFF9F3FC9E7319F3FFFFFFFFE97367F97FFFFC3FFFFFFC9FC99F97FFFFFFFF39CFF9F3FC3E7339F3FFFFFFFFE5FCFFFC9FFFFE7FFFFFF93FB8CFA7FFFFFFFF39CEF871DC3E2339F0FFFFFFFFF4FDFFFE4FFFFFFFFFFFF27FF9E72FFFFFFFFF03C0F8F81C7F0781F1FFFFFFFFF27FFFFF27FFFFFFFFFFE4FFFDB74FF;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hDC98;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFC03FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFF777FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFF0776F7FFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFE7EF36773FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFE7EE960F7DFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF7DED74F707FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF79E475EF7BFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F8FF7BE671EEFBFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF67FB03F73EEF7FFF03FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE77F9FFFFFCEF7F9FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF7BFFFFFFFFF67F0FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF779FFFFFFFFF8FE77F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFBBDFFFFFFFFFFFCF7F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FB9BFFFFFFFFFFFF9E7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0DDFFFFFFFFFFFFBEFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF92FFFFE00007FFFFDC3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFD87FFE07FFE0FFFFB99F87FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FBEFFFF87FFFFE1FFFF7DFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F9E7FFC3C7FFC3C3FFF7FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FCF7FF1E7FFFFC78FFF7DFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFF7FFC71FFFFFF8E7FF79FF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF9FF9CFFFFFFFF39FF839F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9F1FBFE33FFF7DFFFCCFFCF3FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93F23FFCCFFF67BE7FF33FFE7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FBCFF93FF9272E7FF99FF97FE5FF;
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FDFFF27FFD3B6EFFFE4FFBB7F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFCFFE4FFFF7BAEFFFF27FFCFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDF9EFFDBFFFFFFFCFFFF93FF9FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F0F7F87FFFFFFFFFFFFE9FF3CFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBF73FF0FFFFFFFFFFFFFF4FEFEFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EEDFE1FFFFFFFFFFFFFF87FFEFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FEDFC3FFFFFFFC01FFFF83F877E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FD9F83FFFFFE000007FFC3FB07F5F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFBF87FFFFE00000007FE1FDFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FCFFF0FFFFF000000001FF0FDFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF1FF1FFFF80000000007F8FEFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFF4FE1FFFE00000000001F87FF1FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F8EFC3FFF801FFFF80000FC7F76F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F36FC7FFE03FFFFFF80007C3F76FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF1F87FF81FFFFFFFF0003E3F7EFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFF87FF0FFFFFFFFFC001E1FBCFCB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EFFF8FFE3FFFFFFFFFF001F1F99FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7EE7F0FFCFFFFFFE4FFF800F0FC7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DDBF1FF9FFFFF999FFFC00F8FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7DDBF1FF7FFFFE333FFFE0078FFF3E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7E9BE1FEFFFFFCCCFFFFF00787E03F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E33E3FDFFFFF199FFFFF007C7FEFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE3FFFFFFC231FFFFF807C7F9FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC3FFFFFF8463FFFFF807C7F3FF7;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFFC3FFFFFE0863FFFFF807C3E43F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC07C7FFFFFC18C7FFFFF807C3E3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF7C7FFFFF83187FFFFF807E3FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFC7FFFFF06187FFFFF80FE3FF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFC7FFFFE04307FFFFF80FE3FC3FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF7C7FFFFC0C307FFFFF01FE3F37FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF7C7FFFF808307FFFFF03FE3E37FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC07C7FFFF018207FFFFE07FE3F87FA;
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & 
// (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hE6C4;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~4 (
// Equation(s):
// \u_VGA_Display|VGA_D~4_combout  = (\u_VGA_Display|always5~2_combout  & \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_VGA_Display|always5~2_combout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~4 .lut_mask = 16'hF000;
defparam \u_VGA_Display|VGA_D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D[6]~feeder (
// Equation(s):
// \u_VGA_Display|VGA_D[6]~feeder_combout  = \u_VGA_Display|VGA_D~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|VGA_D~4_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[6]~feeder .lut_mask = 16'hFF00;
defparam \u_VGA_Display|VGA_D[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \u_VGA_Display|VGA_D[6] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[6] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \u_VGA_Display|VGA_D[7] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[7] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~10 (
// Equation(s):
// \u_VGA_Display|VGA_D~10_combout  = (!\u_VGA_Display|vcnt [2] & (\u_VGA_Display|LessThan3~1_combout  & (!\u_VGA_Display|vcnt [1] & !\u_VGA_Display|vcnt [3])))

	.dataa(\u_VGA_Display|vcnt [2]),
	.datab(\u_VGA_Display|LessThan3~1_combout ),
	.datac(\u_VGA_Display|vcnt [1]),
	.datad(\u_VGA_Display|vcnt [3]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~10 .lut_mask = 16'h0004;
defparam \u_VGA_Display|VGA_D~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~9 (
// Equation(s):
// \u_VGA_Display|VGA_D~9_combout  = (\u_VGA_Display|vcnt [4] & (\u_VGA_Display|vcnt [8] & (\u_VGA_Display|VGA_D~0_combout  & \u_VGA_Display|vcnt [2])))

	.dataa(\u_VGA_Display|vcnt [4]),
	.datab(\u_VGA_Display|vcnt [8]),
	.datac(\u_VGA_Display|VGA_D~0_combout ),
	.datad(\u_VGA_Display|vcnt [2]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~9 .lut_mask = 16'h8000;
defparam \u_VGA_Display|VGA_D~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~11 (
// Equation(s):
// \u_VGA_Display|VGA_D~11_combout  = (!\u_VGA_Display|vcnt [5] & (!\u_VGA_Display|vcnt [9] & ((\u_VGA_Display|VGA_D~10_combout ) # (\u_VGA_Display|VGA_D~9_combout ))))

	.dataa(\u_VGA_Display|vcnt [5]),
	.datab(\u_VGA_Display|vcnt [9]),
	.datac(\u_VGA_Display|VGA_D~10_combout ),
	.datad(\u_VGA_Display|VGA_D~9_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~11 .lut_mask = 16'h1110;
defparam \u_VGA_Display|VGA_D~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~6 (
// Equation(s):
// \u_VGA_Display|VGA_D~6_combout  = (\u_VGA_Display|hcnt [9] & (\u_VGA_Display|hcnt [4] & (\u_VGA_Display|hcnt [6] & \u_VGA_Display|hcnt [5])))

	.dataa(\u_VGA_Display|hcnt [9]),
	.datab(\u_VGA_Display|hcnt [4]),
	.datac(\u_VGA_Display|hcnt [6]),
	.datad(\u_VGA_Display|hcnt [5]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~6 .lut_mask = 16'h8000;
defparam \u_VGA_Display|VGA_D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~7 (
// Equation(s):
// \u_VGA_Display|VGA_D~7_combout  = (\u_VGA_Display|hcnt [2] & (\u_VGA_Display|VGA_D~6_combout  & (\u_VGA_Display|hcnt [3] & \u_VGA_Display|hcnt [1])))

	.dataa(\u_VGA_Display|hcnt [2]),
	.datab(\u_VGA_Display|VGA_D~6_combout ),
	.datac(\u_VGA_Display|hcnt [3]),
	.datad(\u_VGA_Display|hcnt [1]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~7 .lut_mask = 16'h8000;
defparam \u_VGA_Display|VGA_D~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~5 (
// Equation(s):
// \u_VGA_Display|VGA_D~5_combout  = (!\u_VGA_Display|hcnt [2] & (!\u_VGA_Display|hcnt [3] & (!\u_VGA_Display|hcnt [9] & \u_VGA_Display|Equal0~1_combout )))

	.dataa(\u_VGA_Display|hcnt [2]),
	.datab(\u_VGA_Display|hcnt [3]),
	.datac(\u_VGA_Display|hcnt [9]),
	.datad(\u_VGA_Display|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~5 .lut_mask = 16'h0100;
defparam \u_VGA_Display|VGA_D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~8 (
// Equation(s):
// \u_VGA_Display|VGA_D~8_combout  = (!\u_VGA_Display|hcnt [8] & (!\u_VGA_Display|hcnt [7] & ((\u_VGA_Display|VGA_D~7_combout ) # (\u_VGA_Display|VGA_D~5_combout ))))

	.dataa(\u_VGA_Display|VGA_D~7_combout ),
	.datab(\u_VGA_Display|hcnt [8]),
	.datac(\u_VGA_Display|VGA_D~5_combout ),
	.datad(\u_VGA_Display|hcnt [7]),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~8 .lut_mask = 16'h0032;
defparam \u_VGA_Display|VGA_D~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFF9FF8FFFDFF7FFFFFFFFFFCFFF787FFFF030207FFFFC07FE1FE9FBFFFFFFFFFFFDF9879DC007FFFFFFFFFFCFFF787FFFE030203FFFF01FFE1FFDFBFFFFFFFFFFFDF1F8CBDC74FFFFFFFFFFCFFF787FFFC030207FFFF03FFE3FFFFBFFFFFFFFFF801BF2C9FCF9FFFFFFFFFFCFFFF87FFF8060203FFFC0FFFC3E1DFBFFFFFFFFFF8003D81BFCFBFFFFFFFFFFCFFE7C3FFFC060201FFC0BFFFC3FABFBFFFFFFFFFFFDE3A00BFCE3FFFFFFFFFFCFFCFC3FFF8040201FC8BFFFFE3FDFF3FFFFFFFFFFFDFFEFF3F207FFFFFFFFFFEFC9FC7FFF8060701FC7FFFFFC3FFFF5FFFFFFFFFF801FEFE3E007FFFFFFFFFFE782FC3FFF00C0200FFFFFFFFC7CDFF1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFC021C003FFCFFFFFFFFFFF87FE3E3FFF00403007FFFFFFFC3F03F1FFFFFFFFFFFDF3CFF3FF8FFFFFFFFFFFAFFF3C3FFE00403003FFFFFFF87FFBF6FFFFFFFFFFC03FEFF3FFCFFFFFFFFFFF67FFFE1FFF004030007FFFFFFC7FFFE5FFFFFFFFFF8007E8038001FFFFFFFFFFA7FFFE3FFE004018001FFFFFF8FFFFF5FFFFFFFFFFF243E803FF3FFFFFFFFFFFA7FFFF1FFE0040080004FFFFF07FFFE9FFFFFFFFFFE663EFF3FF9FFFFFFFFFFF83FFFF0FFC00400C0000FFFFF8FFFFE3FFFFFFFFFFE67FEFFFFFDFFFFFFFFFFFF7FEFF0FFC00400C0001FFFFF1FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3F8FF0FFC00E0070000FFFFE0FE7FCB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FEFF87FC0040030001FFFFE1FEFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFC7FC0060038001FFFFC1FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFC7FC006000C003FFFFC3FFFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFE1FC0060007001FFFF83FFFF97FFFFFFFC3F1FFFFEFFF0787FFFFFFFFFE0FFEC61FE0070007003FFFF87FFFF9FFFFFFFF23C479F00CFE0309F3FFFFFFFE4FFF061FE0070007E03FFFF86DBFF27FFFFFFE798FF9FE1CFE233CF3FFFFFFFF07FF070FF01F800FF87FFFE0E19FF4FFFFFFFF39CFF9FE38067339F3FFFFFFFF6FE02787E07F801FFD3FFFE1F9BFF5F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFE79CFF9FC7004713CF3FFFFFFFF87E17FC3E07FE00FFFFFFFC1F89FE1FFFFFFFF31C7F9FDFC44F981F3FFFFFFFFA7E1FFC3F1FFE01FFFFFFF87F49FE1FFFFFFFF87C1F9F1FCECF9C3F3FFFFFFFF939DFFE5FFFFF01FFFFFFFA7FA3FEBFFFFFFFF13C1F9F9FC9CF993F3FFFFFFFFDB0FE7F2FFFFF83FFFFFFF4FCB3FC3FFFFFFFF39CFF9F3FC1E73B8F3FFFFFFFFC0B367F37FFFFC7FFFFFFE9FC90FC7FFFFFFFE799FF973FC1E733CF2FFFFFFFFE9FEFFF93FFFFF7FFFFFF83FB08787FFFFFFFE338FF83BBC7E7718F07FFFFFFFE0FFFFFC0FFFFFFFFFFFF03FB9E72FFFFFFFFF93C0F8781C7F0713F0FFFFFFFFF07FFFFE13FFFFFFFFFFC8FFF9BE1FF;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C0033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FF8000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8009FFFF9001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800BFFFFFFD801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005FFFFFFFFD007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFF801FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FF9E7FFFFFE807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFF0732F2FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE7EF32363FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFCFCFF34F3BFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF7CED36F7A3FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF7DEE25EF7BFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0FF7A6673E67BFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E67F3066FBEEF7FFF87FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FEF7F9BFFFF86F7FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FF73FBFFFFFE737F27C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF339FFFFFFFFF8FE67F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FF3BDFFFFFFFFFFFCF3F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F7DBFFFFFFFFFFFF9F7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F959FFFFF00FFFFFFCFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F807FFFD0000BFFFF8C7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FDDC7FFD04FF20BFFF121F87FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F9CEFFF83800180FFF73CFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FDE7FFC7BC3C7D87FFE7FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE7FFF0BDFFFFBD9FFE7CFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFF3FFE2BFFFFFF563FF39FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FFF1FF0C7FFFFFFE18FF33FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBF0F9FF61FEFDEFFF80FFF79FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93F22FFC47FF67BE7FE73FFC7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FBCFF1BFF9731E7FFC1FFC3FE5FF;
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FDFFF47FF83D66FFFC07FB33E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFDFFE8FFFC3DCEFFFF03FF8FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDF9E7FDBFFFEFBDEFFFFC9FF9FF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F277FB3FFFEFFFFFFFFECFF7DFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBE73FE27FFFFFFFFFFFFF4FF7CFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EF8FE0FFFFFFFFFFFFFFA7FFEFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7ECCFC1FFFFFFC78F3FFFC3F0C7E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FCDFC7FFFFF900000DFFC3FA87F1F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FBF3F07FFFFC0000000FFE1F9F7F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F8F7F0FFFFF000000000FE0FDFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FE3FF0FFFF40000000003F87EF9F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FE2FE1FFFC00000000003F87FE1F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F06FE3FFF0031FFCC0000F87F76F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F44FC7FFC02FFFFFE40007C3F26F93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFF0F87FFC0FFFFFFFE0003C3F3EFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFBF8FFE0FFFFFFEDF8001E1FBCFC3;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3F6FF0FFC3FFFFFFCDFF000E0F89FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7CE3F0FFCFFFFFE4A7FF000F1FE7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83DCBE0FF9FFFFFE41FFFC0078FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7C9BF1FF7FFFFF627FFFC00787F9FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7EBBE3FC7FFFFC467FFFF0078FE27F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67F33E1FCFFFFE109FFFFF007C7CC7E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF7C3FDFFFF8711FFFFF80387FDFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF879FFE3FBFFFF8C33FFFFF003C3F79F1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D3FC7FFFFFE1CE7FFFFF807C7E41F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC07C7FFFFF818C3FFFFF807E3EEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBE7C3FFFFF02087FFFFF80FE3FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFC7FFFFE02187FFFFF80FC3FF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF787FFFFC06307FFFFF01FC3FA7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE787FFFF80830FFFFFF01FE3E37FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC3787FFFF81820FFFFFE01FE1E77FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC0787FFFF010707FFFFE03FE1F03FB;
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFB7EDF9FDBCFFEFDBF3FFFFFFFFFB3FFF3F81FFFFFFFFFF81FFFF1EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFF7FCEFFFFFFFFFF77FFFF3E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFF01FFFFFFFFC07F7FFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF98FFFFFFFF11FF0FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47F5C1FC6AFFFFFF123FF07FF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F807FF91EFFFF789FFF9FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F81FFFE1BF00FDC3FFF1FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FC5FCFF05C003A2FF9E0FF81FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F8FFC7FE023C417FFCC3FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FDFFE3BFE00017DFFCE3FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFF8E3FFFC3FF89FC7FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFBEFF7FFFFFF0FF1FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFDEBF7FFFFFE6FF1FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFD9FE7FFF9FC6FF9FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF9CFF79FE1FC37FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FE18FEFCFE7FD71FFFC3FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE7BFECDFE0FF91FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFE1BFC0FF63FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFF8F2387FFDFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFA92FF7FC5FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFDA7FE3FFCFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFC3FFF0FF8FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FF923FF6FFEFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFEFFFFFFFE01FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE805FFFFFFFFA017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA005FFFFFFD005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8004FFFF2001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00003C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC700E7FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'hB9A8;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  & 
// ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hF388;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~12 (
// Equation(s):
// \u_VGA_Display|VGA_D~12_combout  = (\u_VGA_Display|VGA_D~11_combout ) # ((\u_VGA_Display|VGA_D~8_combout ) # ((\u_VGA_Display|always5~2_combout  & \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout )))

	.dataa(\u_VGA_Display|always5~2_combout ),
	.datab(\u_VGA_Display|VGA_D~11_combout ),
	.datac(\u_VGA_Display|VGA_D~8_combout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~12 .lut_mask = 16'hFEFC;
defparam \u_VGA_Display|VGA_D~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \u_VGA_Display|VGA_D[8] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_VGA_Display|VGA_D~12_combout ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[8] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \u_VGA_Display|VGA_D[9] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[9] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFC03FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFE776FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFE0676F7FFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFC7E636673FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFE7EE160F7CFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFE7DE564E707FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFF79E475E679FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F8FF3BA671EEFBFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF27FB03F73CEF3FFF03FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE73F1FFFFFCEF7F9FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FE7BF7FFFFFFE67F0FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F779FFFFFFFFF0FE77F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFB3DFFFFFFFFFCFCF7F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FB99FFFFFFFFFFFF9E7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F0CDFFFFFFFFFFFFBEFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF92FFFFE00007FFFFDC3F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FBD87FFE03FFC07FFFB99F83FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F3EFFFF07FFFFE1FFFB7DFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F1E7FFC3C3FF83C3FFF7CFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FCF7FF1C3FFFFC30FFF7DFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFE7FFC71FFFFFF8C7FF79FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF9FF98FFFFFFFF31FF839F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F1FBFE33FFF3DFFFCC7FCF3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F01FFCCFFC679E7FF23FFE7FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FB8FF91FF9272E7FF99FF97FE1FF;
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode110w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFCFF3FFFE7FFF9FE7FFFFFFFFFFF87FFE7F99FFFFFFFFFF99FFFF3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE7FC47FFFFFFFFE23FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF7FE33FFFFFFFF8CFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFF8C7FFFFFFE31FF67FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFB83FE31FFFFFF8C7FF2FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F00FFF0E1FFFF870FFF3FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FC1FFFC3C0FF0387FEF9FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FCFFCFF83FFFFC1FFCC0FFC3FFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FDFFCFFF01FF80FFF9C7FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFC7FFF0000FFFFCC7FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFF9F7FFFFFFF8FFE47FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFF9E7FBFFFFFA1FE1FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFF9C7F3FFFFFE4FF1FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFC1FF7FFFFFE2FF9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FF89FE7FFF3FC3BFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FF30FE79FE7FEF3FFF81FFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07E33FE18FE7FF33FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFC19F81FF83FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFF898783FF8BFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF4B1FE7FC1FFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFC97FF7FCDFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFDBFFE1FF8FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFD37FE1FF9FC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFF7FFFFFFF00FFFFFFFF;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode124w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFF9FBFFCDFFFFFFFFFFFFFF4FFE7C7FFFE010607FFFFC0FFE3FF1F2FFFFFFFFFFF9F98309C007FFFFFFFFFF4FFE7C7FFFE030607FFFF81FFE3FFFF2FFFFFFFFFFF9FBF159FEFDFFFFFFFFFF4FFFFC7FFFC020603FFFE07FFE3FFFF2FFFFFFFFFFF9F3E4DBFEF8FFFFFFFFFF4FFFFC7FFFC020603FFF81FFFE3E03F2FFFFFFFFFF8013E643FEF1FFFFFFFFFF4FFE7C7FFF8060603FFE07FFFE3FC1F2FFFFFFFFFFF9F7DFF3FEF3FFFFFFFFFF4FFCFC7FFF8060601FF07FFFFC3FEFF2FFFFFFFFFFF9FFE00BECE7FFFFFFFFFF4FF3FC3FFF0040200FFFFFFFFC3FCFF2FFFFFFFFFFC037FFFBE00FFFFFFFFFFF4FC1FC3FFF00403007FFFFFFFC3E0FF6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFF9F3C003FFCFFFFFFFFFFF6FFC7C3FFF00C03003FFFFFFFC7E03F6FFFFFFFFFFF9F9FFFFFFDFFFFFFFFFFF67FFFE3FFF00C03001FFFFFFFC7FFFF5FFFFFFFFFFB9DFE007FF9FFFFFFFFFFFA7FFFE3FFE00C01800FFFFFFF87FFFF5FFFFFFFFFF801FE7F7C001FFFFFFFFFFA7FFFE1FFE00C018003FFFFFF87FFFE5FFFFFFFFFFF6E7E7F7FF9FFFFFFFFFFFA7FFFE1FFE00C01C0003FFFFF8FFFFE5FFFFFFFFFFE673E007FF3FFFFFFFFFFFB7FFFF1FFE00C00C0000FFFFF0FFFFEDFFFFFFFFFFF7FFFFFFFF3FFFFFFFFFFF93FDFF0FFE00C0060000FFFFF0FF7FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FCFF8FFE0040060001FFFFF1FE3FEB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FDFF87FE0060030001FFFFE1FF7FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFF87FE0060018001FFFFE3FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFC3FE006001C001FFFFC3FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFC3FE003000E003FFFFC7FFFF97FFFFFFF87E0F9F01CFF8FC3F3FFFFFFFEDFFFCE1FE0030007803FFFF87FFFFA7FFFFFFF11C0F9F01CFF0791F3FFFFFFFF4FFE070FE00F800FC03FFFF0E4DFFAFFFFFFFF39CFF9FF3CFE7339F3FFFFFFFF4FFF070FE01F800FF03FFFF0E49FF2FFFFFFFE799FF9FE7CFE733CF3FFFFFFFF27EE4787F03FC00FFE7FFFE1F09FF4F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFF399FF9FCF8067339F3FFFFFFFFA7E6FF83F0FFC01FFFFFFFC3F8BFE5FFFFFFFF13CFF9F8FCE67319F3FFFFFFFF93C3FFC1F1FFE01FFFFFFF83F83FE9FFFFFFFF83E1F9F9FCCE7383F3FFFFFFFFD3DCFFE0F3FFF03FFFFFFF07F23FCBFFFFFFFF83E7F9F3FCCE7381F3FFFFFFFFC11267F07FFFF83FFFFFFE0FFB1FD3FFFFFFFF31CFF9F3FC9E7319F3FFFFFFFFE97267F83FFFFC3FFFFFFC1F809F97FFFFFFFF39CFF9F3FC3E7339F3FFFFFFFFE4F47FFC9FFFFE7FFFFFF93F98CFA7FFFFFFFF39CEF871DC3E2339F0FFFFFFFFF4FCFFFE4FFFFFFFFFFFF27FF8E70FFFFFFFFF03C0F8F81C7F0781F1FFFFFFFFF27FFFFF27FFFFFFFFFFE4FFFD374FF;
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'hDC98;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cyclone10lp_ram_block \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25M~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_bmp_inst|altsyncram_component|auto_generated|rden_decode|w_anode133w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_VGA_Display|vcnt[4]~_wirecell_combout ,\u_VGA_Display|vcnt [3],\u_VGA_Display|vcnt [2],\u_VGA_Display|vcnt [1],\u_VGA_Display|vcnt [0],\u_VGA_Display|Add1~0_combout ,\u_VGA_Display|hcnt[6]~_wirecell_combout ,\u_VGA_Display|hcnt [5],\u_VGA_Display|hcnt [4],\u_VGA_Display|hcnt [3],
\u_VGA_Display|hcnt [2],\u_VGA_Display|hcnt [1],\u_VGA_Display|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "C:/Users/zuo-c/Desktop/18042138.mif";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom_bmp:rom_bmp_inst|altsyncram:altsyncram_component|altsyncram_09b1:auto_generated|ALTSYNCRAM";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F9FFE27FFD3B2EFFFE4FF3B7F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFCFFC4FFFF732CFFFF27FFC7F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F9EFF81FFFF77FCFFFF93FF9FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9F0E7F07FFFFFFFFFFFFC1FE3CF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1F63FF0FFFFFFFFFFFFFE0FEFEFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93E65FE1FFFFFFFFFFFFFF07FFE7CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FEDFC3FFFFFFF800FFFF83F837E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FD9F83FFFFFE000003FFC1F903E5F;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27DFBF87FFFFE00000007FE1FDFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FC7BF0FFFFE000000001FF0FCFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FF1FE1FFFF80000000007F0FCFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FF47E1FFFE00000000001F87FF1FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9F8E7C3FFF800FFFF00000FC3F24F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9F36FC3FFE01FFFFFF80007C3F76FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1FF1F87FF81FFFFFFFF0003E1F7EFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFF87FF07FFFFFFFFC001E1F3CFCB;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3EFFF8FFE1FFFFFFB3FE001F1F91FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3EC7F0FF87FFFFFE4FFF800F0FC3FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7CDBF1FF1FFFFF999FFFC00F0FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7DDBE1FE3FFFFE333FFFE0078FFE3E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7C9BE1FEFFFFF8CCFFFFE00787C03E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7E33E3FDFFFFF198FFFFF00787FEFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFE3FBFFFFC231FFFFF007C7F9FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFC3FFFFFF0463FFFFF807C7F3FF6;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F8F7C3FFFFFE0843FFFFF807C3E03F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F807C3FFFFFC10C7FFFFF807C3E1FF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF7C7FFFFF83187FFFFF807C3FFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFC7FFFFF06187FFFFF80FE3FF9F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFC7FFFFE04107FFFFF80FE3FC3F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF7C7FFFFC0C307FFFFF01FE3F07F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFE7C7FFFF808307FFFFF03FE3E37F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F807C7FFFF018207FFFFE07FE3F87F2;
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cyclone10lp_lcell_comb \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout  = (\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout  & 
// (\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (!\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout  & ((\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ))))

	.dataa(\rom_bmp_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hDAD0;
defparam \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D~13 (
// Equation(s):
// \u_VGA_Display|VGA_D~13_combout  = (\u_VGA_Display|VGA_D~11_combout ) # ((\u_VGA_Display|VGA_D~8_combout ) # ((\u_VGA_Display|always5~2_combout  & \rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout )))

	.dataa(\u_VGA_Display|always5~2_combout ),
	.datab(\u_VGA_Display|VGA_D~11_combout ),
	.datac(\u_VGA_Display|VGA_D~8_combout ),
	.datad(\rom_bmp_inst|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D~13 .lut_mask = 16'hFEFC;
defparam \u_VGA_Display|VGA_D~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cyclone10lp_lcell_comb \u_VGA_Display|VGA_D[10]~feeder (
// Equation(s):
// \u_VGA_Display|VGA_D[10]~feeder_combout  = \u_VGA_Display|VGA_D~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_VGA_Display|VGA_D~13_combout ),
	.cin(gnd),
	.combout(\u_VGA_Display|VGA_D[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[10]~feeder .lut_mask = 16'hFF00;
defparam \u_VGA_Display|VGA_D[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \u_VGA_Display|VGA_D[10] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[10] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \u_VGA_Display|VGA_D[11] (
	.clk(\clk25M~clkctrl_outclk ),
	.d(\u_VGA_Display|VGA_D~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_VGA_Display|VGA_D [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_VGA_Display|VGA_D[11] .is_wysiwyg = "true";
defparam \u_VGA_Display|VGA_D[11] .power_up = "low";
// synopsys translate_on

assign VGA_HSYNC = \VGA_HSYNC~output_o ;

assign VGA_VSYNC = \VGA_VSYNC~output_o ;

assign VGA_D[0] = \VGA_D[0]~output_o ;

assign VGA_D[1] = \VGA_D[1]~output_o ;

assign VGA_D[2] = \VGA_D[2]~output_o ;

assign VGA_D[3] = \VGA_D[3]~output_o ;

assign VGA_D[4] = \VGA_D[4]~output_o ;

assign VGA_D[5] = \VGA_D[5]~output_o ;

assign VGA_D[6] = \VGA_D[6]~output_o ;

assign VGA_D[7] = \VGA_D[7]~output_o ;

assign VGA_D[8] = \VGA_D[8]~output_o ;

assign VGA_D[9] = \VGA_D[9]~output_o ;

assign VGA_D[10] = \VGA_D[10]~output_o ;

assign VGA_D[11] = \VGA_D[11]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
