// Seed: 173262648
module module_0;
  wire id_2;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output uwire id_5,
    output wand id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri0 id_12
    , id_14
);
  logic [7:0] id_15;
  assign id_14 = id_12;
  module_0 modCall_1 ();
  assign id_15[1] = 1;
endmodule
