DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "constants"
)
]
instances [
(Instance
name "i_mult_seq"
duLibraryName "common"
duName "mult_addr_seq_trasp"
elements [
]
mwi 0
uid 220,0
)
(Instance
name "i_mult"
duLibraryName "common"
duName "mult_3x3_3x3"
elements [
]
mwi 0
uid 305,0
)
(Instance
name "i_addr_cntr"
duLibraryName "common"
duName "linear_3x3_addr_cntr"
elements [
]
mwi 0
uid 556,0
)
(Instance
name "i_start_d"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 989,0
)
(Instance
name "i_res_d"
duLibraryName "common"
duName "reg"
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
mwi 0
uid 1320,0
)
(Instance
name "i_done_d"
duLibraryName "common"
duName "ff"
elements [
]
mwi 0
uid 1370,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\TFG2015\\src\\design\\prediction\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\TFG2015\\src\\design\\prediction\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\TFG2015\\src\\design\\prediction\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a"
)
(vvPair
variable "d_logical"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a"
)
(vvPair
variable "date"
value "15/05/2015"
)
(vvPair
variable "day"
value "vie"
)
(vvPair
variable "day_long"
value "viernes"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "mult_ap_a"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "FERNANDO-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "prediction"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/prediction"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/prediction/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/prediction/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/prediction/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "mult_ap_a"
)
(vvPair
variable "month"
value "may"
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\TFG2015\\src\\design\\prediction\\hds\\mult_ap_a\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "TFG2015"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "11:46:30"
)
(vvPair
variable "unit"
value "mult_ap_a"
)
(vvPair
variable "user"
value "Fernando"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 132,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "12500,18625,14000,19375"
)
(Line
uid 12,0
sl 0
ro 270
xt "12000,19000,12500,19000"
pts [
"12000,19000"
"12500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "15000,18500,18100,19500"
st "addr_ap"
blo "15000,19300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "addr_ap"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,6200,66500,7000"
st "addr_ap    : std_logic_vector(3 DOWNTO 0)"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "12500,19625,14000,20375"
)
(Line
uid 26,0
sl 0
ro 270
xt "12000,20000,12500,20000"
pts [
"12000,20000"
"12500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "15000,19500,17900,20500"
st "addr_at"
blo "15000,20300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "addr_at"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,7000,66500,7800"
st "addr_at    : std_logic_vector(3 DOWNTO 0)"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-1000,43625,500,44375"
)
(Line
uid 40,0
sl 0
ro 270
xt "500,44000,1000,44000"
pts [
"500,44000"
"1000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-3300,43500,-2000,44500"
st "clk"
ju 2
blo "-2000,44300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,2200,56500,3000"
st "clk        : std_logic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-1000,45625,500,46375"
)
(Line
uid 54,0
sl 0
ro 270
xt "500,46000,1000,46000"
pts [
"500,46000"
"1000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "-3300,45500,-2000,46500"
st "rst"
ju 2
blo "-2000,46300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "rst"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,4600,56500,5400"
st "rst        : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-7000,14625,-5500,15375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-5500,15000,-5000,15000"
pts [
"-5500,15000"
"-5000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-9900,14500,-8000,15500"
st "start"
ju 2
blo "-8000,15300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "start"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,5400,56500,6200"
st "start      : std_logic"
)
)
*11 (Grouping
uid 89,0
optionalChildren [
*12 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 93,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41100,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,52000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 96,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,51200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,46000,48000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 99,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,46000,41200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,31000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,46000,29300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,45000,68000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,45200,67600,49200"
st "
modulo que realiza la multiplicacion efectiva de dos matrices 3x3, generando las direcciones, multipliacando los datos y generando las direcciones para su guardado en memoria
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,44000,68000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,44000,55800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 109,0
shape (Rectangle
uid 110,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,44000,48000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 111,0
va (VaSet
fg "32768,0,0"
)
xt "34950,44500,40050,45500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,31000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47000,29300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,47000,48000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,47000,40200,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 90,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,44000,68000,49000"
)
oxt "14000,66000,55000,71000"
)
*22 (SaComponent
uid 220,0
optionalChildren [
*23 (CptPort
uid 189,0
optionalChildren [
*24 (FFT
pts [
"-2250,21000"
"-3000,21375"
"-3000,20625"
]
uid 193,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-3000,20625,-2250,21375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,20625,-3000,21375"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 192,0
va (VaSet
font "arial,8,0"
)
xt "-2000,20500,-700,21500"
st "clk"
blo "-2000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*25 (CptPort
uid 194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,19625,-3000,20375"
)
tg (CPTG
uid 196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 197,0
va (VaSet
font "arial,8,0"
)
xt "-2000,19500,-700,20500"
st "rst"
blo "-2000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 2,0
)
)
)
*26 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,14625,-3000,15375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
font "arial,8,0"
)
xt "-2000,14500,-100,15500"
st "start"
blo "-2000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
suid 3,0
)
)
)
*27 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,18625,7750,19375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
font "arial,8,0"
)
xt "900,18500,6000,19500"
st "addr_matrix1"
ju 2
blo "6000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
suid 10,0
)
)
)
*28 (CptPort
uid 210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,19625,7750,20375"
)
tg (CPTG
uid 212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "900,19500,6000,20500"
st "addr_matrix2"
ju 2
blo "6000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr_matrix2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
suid 11,0
)
)
)
*29 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,20625,7750,21375"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "arial,8,0"
)
xt "3700,20500,6000,21500"
st "rd_en"
ju 2
blo "6000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_en"
t "std_logic"
o 6
suid 12,0
)
)
)
*30 (CommentGraphic
uid 218,0
shape (CustomPolygon
pts [
"-2997,13002"
"6997,13002"
"6997,23998"
"-2997,23998"
"-2997,13002"
]
uid 219,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2997,13002,6997,23998"
)
oxt "41003,33002,50997,43998"
)
]
shape (Rectangle
uid 221,0
va (VaSet
vasetType 1
transparent 1
lineColor "26368,26368,26368"
lineStyle 2
)
xt "-3000,13000,7000,24000"
fos 1
)
oxt "41000,33000,51000,44000"
ttg (MlTextGroup
uid 222,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 223,0
va (VaSet
font "arial,8,1"
)
xt "-2800,10000,900,11000"
st "common"
blo "-2800,10800"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 224,0
va (VaSet
font "arial,8,1"
)
xt "-2800,11000,5800,12000"
st "mult_addr_seq_trasp"
blo "-2800,11800"
tm "CptNameMgr"
)
*33 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "-2800,12000,2000,13000"
st "i_mult_seq"
blo "-2800,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 226,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 227,0
text (MLText
uid 228,0
va (VaSet
font "Courier New,8,0"
)
xt "-18000,10800,-18000,10800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 229,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-2750,22250,-1250,23750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*34 (SaComponent
uid 305,0
optionalChildren [
*35 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,32625,40750,33375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "37500,32500,39000,33500"
st "res"
ju 2
blo "39000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "res"
t "t_data"
o 7
suid 1,0
)
)
)
*36 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,35625,25000,36375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "26000,35500,27300,36500"
st "rst"
blo "26000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 2,0
)
)
)
*37 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,29250,30375,30000"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "29000,31000,30900,32000"
st "start"
blo "29000,31800"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
suid 3,0
)
)
)
*38 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,36625,25000,37375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "26000,36500,27300,37500"
st "clk"
blo "26000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 4,0
)
)
)
*39 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,29250,34375,30000"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "33000,31000,35000,32000"
st "done"
blo "33000,31800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 6
suid 5,0
)
)
)
*40 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,32625,25000,33375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "26000,32500,28300,33500"
st "oper1"
blo "26000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "oper1"
t "t_data"
o 2
suid 6,0
)
)
)
*41 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,33625,25000,34375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
font "arial,8,0"
)
xt "26000,33500,28300,34500"
st "oper2"
blo "26000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "oper2"
t "t_data"
o 3
suid 7,0
)
)
)
*42 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40000,31625,40750,32375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
font "arial,8,0"
)
xt "34900,31500,39000,32500"
st "valid_data"
ju 2
blo "39000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "valid_data"
t "std_logic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 306,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,30000,40000,39000"
)
oxt "15000,17000,30000,26000"
ttg (MlTextGroup
uid 307,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 308,0
va (VaSet
font "arial,8,1"
)
xt "25200,39000,28900,40000"
st "common"
blo "25200,39800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 309,0
va (VaSet
font "arial,8,1"
)
xt "25200,40000,30900,41000"
st "mult_3x3_3x3"
blo "25200,40800"
tm "CptNameMgr"
)
*45 (Text
uid 310,0
va (VaSet
font "arial,8,1"
)
xt "25200,41000,27900,42000"
st "i_mult"
blo "25200,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 311,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 312,0
text (MLText
uid 313,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,25800,10000,25800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 314,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,37250,26750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*46 (Net
uid 315,0
decl (Decl
n "rd_en"
t "std_logic"
o 12
suid 6,0
)
declText (MLText
uid 316,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,3000,60000,3800"
st "signal rd_en      : std_logic"
)
)
*47 (PortIoIn
uid 327,0
shape (CompositeShape
uid 328,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 329,0
sl 0
ro 270
xt "19000,32625,20500,33375"
)
(Line
uid 330,0
sl 0
ro 270
xt "20500,33000,21000,33000"
pts [
"20500,33000"
"21000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 331,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
font "arial,8,0"
)
xt "15000,32500,18000,33500"
st "data_ap"
ju 2
blo "18000,33300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 339,0
decl (Decl
n "data_ap"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 7,0
)
declText (MLText
uid 340,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,3000,67000,3800"
st "data_ap    : std_logic_vector(15 DOWNTO 0)"
)
)
*49 (PortIoIn
uid 341,0
shape (CompositeShape
uid 342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343,0
sl 0
ro 270
xt "19000,33625,20500,34375"
)
(Line
uid 344,0
sl 0
ro 270
xt "20500,34000,21000,34000"
pts [
"20500,34000"
"21000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "15200,33500,18000,34500"
st "data_at"
ju 2
blo "18000,34300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 353,0
decl (Decl
n "data_at"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 8,0
)
declText (MLText
uid 354,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,3800,67000,4600"
st "data_at    : std_logic_vector(15 DOWNTO 0)"
)
)
*51 (PortIoOut
uid 357,0
shape (CompositeShape
uid 358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 359,0
sl 0
ro 270
xt "62500,20625,64000,21375"
)
(Line
uid 360,0
sl 0
ro 270
xt "62000,21000,62500,21000"
pts [
"62000,21000"
"62500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "arial,8,0"
)
xt "65000,20500,67000,21500"
st "done"
blo "65000,21300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 369,0
decl (Decl
n "done"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 370,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,8600,56500,9400"
st "done       : std_logic"
)
)
*53 (PortIoOut
uid 375,0
shape (CompositeShape
uid 376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 377,0
sl 0
ro 270
xt "62500,34625,64000,35375"
)
(Line
uid 378,0
sl 0
ro 270
xt "62000,35000,62500,35000"
pts [
"62000,35000"
"62500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 379,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 380,0
va (VaSet
font "arial,8,0"
)
xt "65000,34500,66800,35500"
st "dout"
blo "65000,35300"
tm "WireNameMgr"
)
)
)
*54 (GlobalConnector
uid 415,0
shape (Circle
uid 416,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,43000,4000,45000"
radius 1000
)
name (Text
uid 417,0
va (VaSet
font "arial,8,1"
)
xt "2500,43500,3500,44500"
st "G"
blo "2500,44300"
)
)
*55 (GlobalConnector
uid 424,0
shape (Circle
uid 425,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "2000,45000,4000,47000"
radius 1000
)
name (Text
uid 426,0
va (VaSet
font "arial,8,1"
)
xt "2500,45500,3500,46500"
st "G"
blo "2500,46300"
)
)
*56 (SaComponent
uid 556,0
optionalChildren [
*57 (CptPort
uid 566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,25625,48000,26375"
)
tg (CPTG
uid 568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 569,0
va (VaSet
font "arial,8,0"
)
xt "49000,25500,50300,26500"
st "clk"
blo "49000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*58 (CptPort
uid 570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,26625,48000,27375"
)
tg (CPTG
uid 572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 573,0
va (VaSet
font "arial,8,0"
)
xt "49000,26500,50300,27500"
st "rst"
blo "49000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*59 (CptPort
uid 574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,27625,48000,28375"
)
tg (CPTG
uid 576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 577,0
va (VaSet
font "arial,8,0"
)
xt "49000,27500,50900,28500"
st "start"
blo "49000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 3
)
)
)
*60 (CptPort
uid 578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,25625,60750,26375"
)
tg (CPTG
uid 580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 581,0
va (VaSet
font "arial,8,0"
)
xt "54500,25500,59000,26500"
st "addr : (3:0)"
ju 2
blo "59000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*61 (CptPort
uid 582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,26625,60750,27375"
)
tg (CPTG
uid 584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 585,0
va (VaSet
font "arial,8,0"
)
xt "56600,26500,59000,27500"
st "wr_en"
ju 2
blo "59000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 557,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,25000,60000,31000"
)
oxt "15000,20000,27000,26000"
ttg (MlTextGroup
uid 558,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 559,0
va (VaSet
font "arial,8,1"
)
xt "48200,22000,51900,23000"
st "common"
blo "48200,22800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 560,0
va (VaSet
font "arial,8,1"
)
xt "48200,23000,57000,24000"
st "linear_3x3_addr_cntr"
blo "48200,23800"
tm "CptNameMgr"
)
*64 (Text
uid 561,0
va (VaSet
font "arial,8,1"
)
xt "48200,24000,53200,25000"
st "i_addr_cntr"
blo "48200,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 562,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 563,0
text (MLText
uid 564,0
va (VaSet
font "Courier New,8,0"
)
xt "33000,17800,33000,17800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 565,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,29250,49750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*65 (Net
uid 598,0
decl (Decl
n "valid_data"
t "std_logic"
o 14
suid 12,0
)
declText (MLText
uid 599,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,5400,60000,6200"
st "signal valid_data : std_logic"
)
)
*66 (Net
uid 759,0
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
declText (MLText
uid 760,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,9400,67000,10200"
st "dout       : std_logic_vector(15 DOWNTO 0)"
)
)
*67 (Net
uid 805,0
decl (Decl
n "wr_en"
t "std_logic"
o 11
suid 19,0
)
declText (MLText
uid 806,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,10200,56500,11000"
st "wr_en      : std_logic"
)
)
*68 (Net
uid 873,0
decl (Decl
n "addr_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 21,0
)
declText (MLText
uid 874,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,7800,66500,8600"
st "addr_out   : std_logic_vector(3 DOWNTO 0)"
)
)
*69 (SaComponent
uid 989,0
optionalChildren [
*70 (CptPort
uid 999,0
optionalChildren [
*71 (FFT
pts [
"18750,26000"
"18000,26375"
"18000,25625"
]
uid 1003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,25625,18750,26375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,25625,18000,26375"
)
tg (CPTG
uid 1001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1002,0
va (VaSet
font "arial,8,0"
)
xt "19000,25500,20300,26500"
st "clk"
blo "19000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*72 (CptPort
uid 1004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,20625,18000,21375"
)
tg (CPTG
uid 1006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1007,0
va (VaSet
font "arial,8,0"
)
xt "19000,20500,20400,21500"
st "din"
blo "19000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*73 (CptPort
uid 1008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,20625,24750,21375"
)
tg (CPTG
uid 1010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1011,0
va (VaSet
font "arial,8,0"
)
xt "21200,20500,23000,21500"
st "dout"
ju 2
blo "23000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*74 (CptPort
uid 1012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,24625,18000,25375"
)
tg (CPTG
uid 1014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "19000,24500,20300,25500"
st "rst"
blo "19000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 990,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,20000,24000,28000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 991,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 992,0
va (VaSet
font "arial,8,1"
)
xt "18200,17000,21900,18000"
st "common"
blo "18200,17800"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 993,0
va (VaSet
font "arial,8,1"
)
xt "18200,18000,19200,19000"
st "ff"
blo "18200,18800"
tm "CptNameMgr"
)
*77 (Text
uid 994,0
va (VaSet
font "arial,8,1"
)
xt "18200,19000,21800,20000"
st "i_start_d"
blo "18200,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 995,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 996,0
text (MLText
uid 997,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,28600,16000,28600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 998,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,26250,19750,27750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*78 (Net
uid 1040,0
decl (Decl
n "start_mult"
t "std_logic"
o 13
suid 23,0
)
declText (MLText
uid 1041,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,4600,60000,5400"
st "signal start_mult : std_logic"
)
)
*79 (PortIoOut
uid 1195,0
shape (CompositeShape
uid 1196,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1197,0
sl 0
ro 270
xt "62500,25625,64000,26375"
)
(Line
uid 1198,0
sl 0
ro 270
xt "62000,26000,62500,26000"
pts [
"62000,26000"
"62500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1199,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1200,0
va (VaSet
font "arial,8,0"
)
xt "65000,25500,68300,26500"
st "addr_out"
blo "65000,26300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 1201,0
shape (CompositeShape
uid 1202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1203,0
sl 0
ro 270
xt "62500,26625,64000,27375"
)
(Line
uid 1204,0
sl 0
ro 270
xt "62000,27000,62500,27000"
pts [
"62000,27000"
"62500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
font "arial,8,0"
)
xt "65000,26500,67400,27500"
st "wr_en"
blo "65000,27300"
tm "WireNameMgr"
)
)
)
*81 (SaComponent
uid 1320,0
optionalChildren [
*82 (CptPort
uid 1303,0
optionalChildren [
*83 (FFT
pts [
"48750,40000"
"48000,40375"
"48000,39625"
]
uid 1307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,39625,48750,40375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,39625,48000,40375"
)
tg (CPTG
uid 1305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1306,0
va (VaSet
font "arial,8,0"
)
xt "49000,39500,50300,40500"
st "clk"
blo "49000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
o 1
suid 1,0
)
)
)
*84 (CptPort
uid 1308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,34625,48000,35375"
)
tg (CPTG
uid 1310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1311,0
va (VaSet
font "arial,8,0"
)
xt "49000,34500,50400,35500"
st "din"
blo "49000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*85 (CptPort
uid 1312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,34625,54750,35375"
)
tg (CPTG
uid 1314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1315,0
va (VaSet
font "arial,8,0"
)
xt "51200,34500,53000,35500"
st "dout"
ju 2
blo "53000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "STD_LOGIC_VECTOR"
b "(g_vector_length-1 DOWNTO 0)"
o 4
suid 3,0
)
)
)
*86 (CptPort
uid 1316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,38625,48000,39375"
)
tg (CPTG
uid 1318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1319,0
va (VaSet
font "arial,8,0"
)
xt "49000,38500,50300,39500"
st "rst"
blo "49000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "STD_LOGIC"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 1321,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,34000,54000,42000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 1322,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 1323,0
va (VaSet
font "arial,8,1"
)
xt "48200,31000,51900,32000"
st "common"
blo "48200,31800"
tm "BdLibraryNameMgr"
)
*88 (Text
uid 1324,0
va (VaSet
font "arial,8,1"
)
xt "48200,32000,49800,33000"
st "reg"
blo "48200,32800"
tm "CptNameMgr"
)
*89 (Text
uid 1325,0
va (VaSet
font "arial,8,1"
)
xt "48200,33000,51200,34000"
st "i_res_d"
blo "48200,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1326,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1327,0
text (MLText
uid 1328,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "46000,42600,66500,43400"
st "g_vector_length = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_vector_length"
type "positive"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1329,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,40250,49750,41750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*90 (Net
uid 1354,0
decl (Decl
n "res"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 15
suid 25,0
)
declText (MLText
uid 1355,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,3800,70500,4600"
st "signal res        : STD_LOGIC_VECTOR(15 DOWNTO 0)"
)
)
*91 (SaComponent
uid 1370,0
optionalChildren [
*92 (CptPort
uid 1380,0
optionalChildren [
*93 (FFT
pts [
"37750,26000"
"37000,26375"
"37000,25625"
]
uid 1384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,25625,37750,26375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,25625,37000,26375"
)
tg (CPTG
uid 1382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1383,0
va (VaSet
font "arial,8,0"
)
xt "38000,25500,39300,26500"
st "clk"
blo "38000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "clock"
o 1
)
)
)
*94 (CptPort
uid 1385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,20625,37000,21375"
)
tg (CPTG
uid 1387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1388,0
va (VaSet
font "arial,8,0"
)
xt "38000,20500,39400,21500"
st "din"
blo "38000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "Data in"
o 2
)
)
)
*95 (CptPort
uid 1389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,20625,43750,21375"
)
tg (CPTG
uid 1391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1392,0
va (VaSet
font "arial,8,0"
)
xt "40200,20500,42000,21500"
st "dout"
ju 2
blo "42000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "Data out"
o 4
)
)
)
*96 (CptPort
uid 1393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,24625,37000,25375"
)
tg (CPTG
uid 1395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1396,0
va (VaSet
font "arial,8,0"
)
xt "38000,24500,39300,25500"
st "rst"
blo "38000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 3
)
)
)
]
shape (Rectangle
uid 1371,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,20000,43000,28000"
)
oxt "39000,28000,45000,36000"
ttg (MlTextGroup
uid 1372,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 1373,0
va (VaSet
font "arial,8,1"
)
xt "37200,17000,40900,18000"
st "common"
blo "37200,17800"
tm "BdLibraryNameMgr"
)
*98 (Text
uid 1374,0
va (VaSet
font "arial,8,1"
)
xt "37200,18000,38200,19000"
st "ff"
blo "37200,18800"
tm "CptNameMgr"
)
*99 (Text
uid 1375,0
va (VaSet
font "arial,8,1"
)
xt "37200,19000,41000,20000"
st "i_done_d"
blo "37200,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1376,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1377,0
text (MLText
uid 1378,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,28600,35000,28600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1379,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "37250,26250,38750,27750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*100 (Net
uid 1403,0
decl (Decl
n "done1"
t "std_logic"
o 16
suid 26,0
)
declText (MLText
uid 1404,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "44000,2200,60000,3000"
st "signal done1      : std_logic"
)
)
*101 (CommentText
uid 1523,0
shape (Rectangle
uid 1524,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "-3000,26000,8000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1525,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "-2800,26200,8000,29200"
st "
Generador de direcciones para matrices 3x3, siendo la segunda matriz A traspuesta
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 11000
)
)
*102 (CommentText
uid 1526,0
shape (Rectangle
uid 1527,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "21000,12000,35000,16000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1528,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "21200,12200,34300,15200"
st "
Los flipflops y el registro se usan para asegurar la sincronización de las señales
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
*103 (CommentText
uid 1529,0
shape (Rectangle
uid 1530,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "33000,40000,39000,42000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1531,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "33200,40200,38400,41200"
st "
Multiplicador
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
)
*104 (CommentText
uid 1532,0
shape (Rectangle
uid 1533,0
layer 0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
)
xt "62000,29000,70400,33000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1534,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "62200,29200,70200,32200"
st "
Generador de direcciones para guardar el resultado
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 8400
)
)
*105 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,19000,12000,19000"
pts [
"12000,19000"
"7750,19000"
]
)
start &1
end &27
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,18000,16700,19000"
st "addr_ap : (3:0)"
blo "11000,18800"
tm "WireNameMgr"
)
)
on &2
)
*106 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,20000,12000,20000"
pts [
"12000,20000"
"7750,20000"
]
)
start &3
end &28
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11000,19000,16500,20000"
st "addr_at : (3:0)"
blo "11000,19800"
tm "WireNameMgr"
)
)
on &4
)
*107 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "1000,44000,2000,44000"
pts [
"1000,44000"
"2000,44000"
]
)
start &5
end &54
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,43000,3300,44000"
st "clk"
blo "2000,43800"
tm "WireNameMgr"
)
)
on &6
)
*108 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "1000,46000,2000,46000"
pts [
"1000,46000"
"2000,46000"
]
)
start &7
end &55
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,45000,3300,46000"
st "rst"
blo "2000,45800"
tm "WireNameMgr"
)
)
on &8
)
*109 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "-5000,15000,-3750,15000"
pts [
"-5000,15000"
"-3750,15000"
]
)
start &9
end &26
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-3000,14000,-1100,15000"
st "start"
blo "-3000,14800"
tm "WireNameMgr"
)
)
on &10
)
*110 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
)
xt "-6000,21000,-3750,21000"
pts [
"-6000,21000"
"-3750,21000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-6000,20000,-4700,21000"
st "clk"
blo "-6000,20800"
tm "WireNameMgr"
)
)
on &6
)
*111 (Wire
uid 236,0
shape (OrthoPolyLine
uid 237,0
va (VaSet
vasetType 3
)
xt "-6000,20000,-3750,20000"
pts [
"-6000,20000"
"-3750,20000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 241,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-6000,19000,-4700,20000"
st "rst"
blo "-6000,19800"
tm "WireNameMgr"
)
)
on &8
)
*112 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "7750,21000,17250,21000"
pts [
"7750,21000"
"17250,21000"
]
)
start &29
end &72
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 320,0
va (VaSet
font "arial,8,0"
)
xt "9750,20000,12050,21000"
st "rd_en"
blo "9750,20800"
tm "WireNameMgr"
)
)
on &46
)
*113 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,33000,24250,33000"
pts [
"21000,33000"
"24250,33000"
]
)
start &47
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 338,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,32000,28000,33000"
st "data_ap : (15:0)"
blo "22000,32800"
tm "WireNameMgr"
)
)
on &48
)
*114 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,34000,24250,34000"
pts [
"21000,34000"
"24250,34000"
]
)
start &49
end &41
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "22000,33000,27800,34000"
st "data_at : (15:0)"
blo "22000,33800"
tm "WireNameMgr"
)
)
on &50
)
*115 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
)
xt "43750,21000,62000,21000"
pts [
"43750,21000"
"62000,21000"
]
)
start &95
end &51
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 368,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "63000,20250,65000,21250"
st "done"
blo "63000,21050"
tm "WireNameMgr"
)
)
on &52
)
*116 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54750,35000,62000,35000"
pts [
"54750,35000"
"62000,35000"
]
)
start &85
end &53
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,34000,64800,35000"
st "dout : (15:0)"
blo "60000,34800"
tm "WireNameMgr"
)
)
on &66
)
*117 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
)
xt "23000,36000,24250,36000"
pts [
"23000,36000"
"24250,36000"
]
)
end &36
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,35000,24300,36000"
st "rst"
blo "23000,35800"
tm "WireNameMgr"
)
)
on &8
)
*118 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "23000,37000,24250,37000"
pts [
"23000,37000"
"24250,37000"
]
)
end &38
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,36000,24300,37000"
st "clk"
blo "23000,36800"
tm "WireNameMgr"
)
)
on &6
)
*119 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "45000,26000,47250,26000"
pts [
"45000,26000"
"47250,26000"
]
)
end &57
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 591,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,25000,46300,26000"
st "clk"
blo "45000,25800"
tm "WireNameMgr"
)
)
on &6
)
*120 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "45000,27000,47250,27000"
pts [
"45000,27000"
"47250,27000"
]
)
end &58
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,26000,46300,27000"
st "rst"
blo "45000,26800"
tm "WireNameMgr"
)
)
on &8
)
*121 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "40750,28000,47250,32000"
pts [
"40750,32000"
"44000,32000"
"44000,28000"
"47250,28000"
]
)
start &42
end &59
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 603,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "42000,27900,43000,32000"
st "valid_data"
blo "42800,32000"
tm "WireNameMgr"
)
)
on &65
)
*122 (Wire
uid 1036,0
shape (OrthoPolyLine
uid 1037,0
va (VaSet
vasetType 3
)
xt "24750,21000,30000,29250"
pts [
"24750,21000"
"30000,21000"
"30000,29250"
]
)
start &73
end &37
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1039,0
va (VaSet
font "arial,8,0"
)
xt "26750,20000,30850,21000"
st "start_mult"
blo "26750,20800"
tm "WireNameMgr"
)
)
on &78
)
*123 (Wire
uid 1130,0
shape (OrthoPolyLine
uid 1131,0
va (VaSet
vasetType 3
)
xt "15000,26000,17250,26000"
pts [
"15000,26000"
"17250,26000"
]
)
end &70
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "15000,25000,16300,26000"
st "clk"
blo "15000,25800"
tm "WireNameMgr"
)
)
on &6
)
*124 (Wire
uid 1136,0
shape (OrthoPolyLine
uid 1137,0
va (VaSet
vasetType 3
)
xt "15000,25000,17250,25000"
pts [
"15000,25000"
"17250,25000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "15000,24000,16300,25000"
st "rst"
blo "15000,24800"
tm "WireNameMgr"
)
)
on &8
)
*125 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "60750,27000,62000,27000"
pts [
"60750,27000"
"62000,27000"
]
)
start &61
end &80
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "63000,26000,65400,27000"
st "wr_en"
blo "63000,26800"
tm "WireNameMgr"
)
)
on &67
)
*126 (Wire
uid 1213,0
shape (OrthoPolyLine
uid 1214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,26000,62000,26000"
pts [
"60750,26000"
"62000,26000"
]
)
start &60
end &79
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1218,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,25000,66900,26000"
st "addr_out : (3:0)"
blo "61000,25800"
tm "WireNameMgr"
)
)
on &68
)
*127 (Wire
uid 1330,0
shape (OrthoPolyLine
uid 1331,0
va (VaSet
vasetType 3
)
xt "45000,40000,47250,40000"
pts [
"45000,40000"
"47250,40000"
]
)
end &82
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1335,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,39000,46300,40000"
st "clk"
blo "45000,39800"
tm "WireNameMgr"
)
)
on &6
)
*128 (Wire
uid 1336,0
shape (OrthoPolyLine
uid 1337,0
va (VaSet
vasetType 3
)
xt "45000,39000,47250,39000"
pts [
"45000,39000"
"47250,39000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1341,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,38000,46300,39000"
st "rst"
blo "45000,38800"
tm "WireNameMgr"
)
)
on &8
)
*129 (Wire
uid 1348,0
shape (OrthoPolyLine
uid 1349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,33000,47250,35000"
pts [
"40750,33000"
"44000,33000"
"44000,35000"
"47250,35000"
]
)
start &35
end &84
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1353,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "43000,32000,44500,33000"
st "res"
blo "43000,32800"
tm "WireNameMgr"
)
)
on &90
)
*130 (Wire
uid 1405,0
shape (OrthoPolyLine
uid 1406,0
va (VaSet
vasetType 3
)
xt "34000,21000,36250,29250"
pts [
"34000,29250"
"34000,21000"
"36250,21000"
]
)
start &39
end &94
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1408,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "33000,26250,34000,28650"
st "done1"
blo "33800,28650"
tm "WireNameMgr"
)
)
on &100
)
*131 (Wire
uid 1415,0
shape (OrthoPolyLine
uid 1416,0
va (VaSet
vasetType 3
)
xt "35000,26000,36250,26000"
pts [
"35000,26000"
"36250,26000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1420,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,25000,35300,26000"
st "clk"
blo "34000,25800"
tm "WireNameMgr"
)
)
on &6
)
*132 (Wire
uid 1421,0
shape (OrthoPolyLine
uid 1422,0
va (VaSet
vasetType 3
)
xt "35000,25000,36250,25000"
pts [
"35000,25000"
"36250,25000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1426,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,24000,35300,25000"
st "rst"
blo "34000,24800"
tm "WireNameMgr"
)
)
on &8
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *133 (PackageList
uid 121,0
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 122,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-5000,0,400,1000"
st "Package List"
blo "-5000,800"
)
*135 (MLText
uid 123,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-5000,1000,5900,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library common;
use common.constants.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 124,0
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
uid 125,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*137 (Text
uid 126,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*138 (MLText
uid 127,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*139 (Text
uid 128,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*140 (MLText
uid 129,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*141 (Text
uid 130,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*142 (MLText
uid 131,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1297,1000"
viewArea "-27536,-4148,55378,60670"
cachedDiagramExtent "-9900,0,70500,49200"
hasePageBreakOrigin 1
pageBreakOrigin "-78000,0"
lastUid 1581,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*144 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*148 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*150 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*151 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*153 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*154 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*159 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*161 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*163 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,200,47400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,1200,44700,2200"
st "Ports:"
blo "42000,2000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,200,45800,1200"
st "Pre User:"
blo "42000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,200,42000,200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,1200,49100,2200"
st "Diagram Signals:"
blo "42000,2000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,200,46700,1200"
st "Post User:"
blo "42000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,200,42000,200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 26,0
usingSuid 1
emptyRow *164 (LEmptyRow
)
uid 134,0
optionalChildren [
*165 (RefLabelRowHdr
)
*166 (TitleRowHdr
)
*167 (FilterRowHdr
)
*168 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*169 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*170 (GroupColHdr
tm "GroupColHdrMgr"
)
*171 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*172 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*173 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*174 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*175 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*176 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*177 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 3,0
)
)
uid 79,0
)
*178 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 4,0
)
)
uid 81,0
)
*179 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "addr_ap"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 1,0
)
)
uid 83,0
)
*180 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "addr_at"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 2,0
)
)
uid 85,0
)
*181 (LeafLogPort
port (LogicalPort
decl (Decl
n "start"
t "std_logic"
o 5
suid 5,0
)
)
uid 87,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_en"
t "std_logic"
o 12
suid 6,0
)
)
uid 321,0
)
*183 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_ap"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 7,0
)
)
uid 323,0
scheme 0
)
*184 (LeafLogPort
port (LogicalPort
decl (Decl
n "data_at"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 8,0
)
)
uid 325,0
scheme 0
)
*185 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 9
suid 9,0
)
)
uid 355,0
scheme 0
)
*186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "valid_data"
t "std_logic"
o 14
suid 12,0
)
)
uid 604,0
)
*187 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 15,0
)
)
uid 817,0
)
*188 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
o 11
suid 19,0
)
)
uid 823,0
)
*189 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "addr_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 8
suid 21,0
)
)
uid 859,0
scheme 0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start_mult"
t "std_logic"
o 13
suid 23,0
)
)
uid 1042,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "res"
t "STD_LOGIC_VECTOR"
b "(15 DOWNTO 0)"
o 15
suid 25,0
)
)
uid 1368,0
)
*192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done1"
t "std_logic"
o 16
suid 26,0
)
)
uid 1427,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 147,0
optionalChildren [
*193 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *194 (MRCItem
litem &164
pos 16
dimension 20
)
uid 149,0
optionalChildren [
*195 (MRCItem
litem &165
pos 0
dimension 20
uid 150,0
)
*196 (MRCItem
litem &166
pos 1
dimension 23
uid 151,0
)
*197 (MRCItem
litem &167
pos 2
hidden 1
dimension 20
uid 152,0
)
*198 (MRCItem
litem &177
pos 0
dimension 20
uid 80,0
)
*199 (MRCItem
litem &178
pos 1
dimension 20
uid 82,0
)
*200 (MRCItem
litem &179
pos 2
dimension 20
uid 84,0
)
*201 (MRCItem
litem &180
pos 3
dimension 20
uid 86,0
)
*202 (MRCItem
litem &181
pos 4
dimension 20
uid 88,0
)
*203 (MRCItem
litem &182
pos 11
dimension 20
uid 322,0
)
*204 (MRCItem
litem &183
pos 5
dimension 20
uid 324,0
)
*205 (MRCItem
litem &184
pos 6
dimension 20
uid 326,0
)
*206 (MRCItem
litem &185
pos 7
dimension 20
uid 356,0
)
*207 (MRCItem
litem &186
pos 12
dimension 20
uid 605,0
)
*208 (MRCItem
litem &187
pos 8
dimension 20
uid 818,0
)
*209 (MRCItem
litem &188
pos 10
dimension 20
uid 824,0
)
*210 (MRCItem
litem &189
pos 9
dimension 20
uid 860,0
)
*211 (MRCItem
litem &190
pos 13
dimension 20
uid 1043,0
)
*212 (MRCItem
litem &191
pos 14
dimension 20
uid 1369,0
)
*213 (MRCItem
litem &192
pos 15
dimension 20
uid 1428,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 153,0
optionalChildren [
*214 (MRCItem
litem &168
pos 0
dimension 20
uid 154,0
)
*215 (MRCItem
litem &170
pos 1
dimension 50
uid 155,0
)
*216 (MRCItem
litem &171
pos 2
dimension 100
uid 156,0
)
*217 (MRCItem
litem &172
pos 3
dimension 50
uid 157,0
)
*218 (MRCItem
litem &173
pos 4
dimension 100
uid 158,0
)
*219 (MRCItem
litem &174
pos 5
dimension 100
uid 159,0
)
*220 (MRCItem
litem &175
pos 6
dimension 50
uid 160,0
)
*221 (MRCItem
litem &176
pos 7
dimension 80
uid 161,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 148,0
vaOverrides [
]
)
]
)
uid 133,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *222 (LEmptyRow
)
uid 163,0
optionalChildren [
*223 (RefLabelRowHdr
)
*224 (TitleRowHdr
)
*225 (FilterRowHdr
)
*226 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*227 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*228 (GroupColHdr
tm "GroupColHdrMgr"
)
*229 (NameColHdr
tm "GenericNameColHdrMgr"
)
*230 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*231 (InitColHdr
tm "GenericValueColHdrMgr"
)
*232 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*233 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 175,0
optionalChildren [
*234 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *235 (MRCItem
litem &222
pos 0
dimension 20
)
uid 177,0
optionalChildren [
*236 (MRCItem
litem &223
pos 0
dimension 20
uid 178,0
)
*237 (MRCItem
litem &224
pos 1
dimension 23
uid 179,0
)
*238 (MRCItem
litem &225
pos 2
hidden 1
dimension 20
uid 180,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 181,0
optionalChildren [
*239 (MRCItem
litem &226
pos 0
dimension 20
uid 182,0
)
*240 (MRCItem
litem &228
pos 1
dimension 50
uid 183,0
)
*241 (MRCItem
litem &229
pos 2
dimension 100
uid 184,0
)
*242 (MRCItem
litem &230
pos 3
dimension 100
uid 185,0
)
*243 (MRCItem
litem &231
pos 4
dimension 50
uid 186,0
)
*244 (MRCItem
litem &232
pos 5
dimension 50
uid 187,0
)
*245 (MRCItem
litem &233
pos 6
dimension 80
uid 188,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 176,0
vaOverrides [
]
)
]
)
uid 162,0
type 1
)
activeModelName "BlockDiag"
)
