// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu May 11 11:44:00 2023
// Host        : NORMANDI running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/work/2022/BP/Korner/RISC-V/RISCVonZED/RISCVonZED_Vivado/RISCVonZED_Vivado.gen/sources_1/bd/top/ip/top_korner_RISC_V_0_0/top_korner_RISC_V_0_0_sim_netlist.v
// Design      : top_korner_RISC_V_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "top_korner_RISC_V_0_0,RISCV_wrapper,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "RISCV_wrapper,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module top_korner_RISC_V_0_0
   (LEDS_IO_T,
    LEDS_IO_O,
    LEDS_IO_I,
    SWITCH_IO_T,
    SWITCH_IO_O,
    SWITCH_IO_I,
    GPIO_IO_T,
    GPIO_IO_O,
    GPIO_IO_I,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 LEDS_IO TRI_T" *) output [7:0]LEDS_IO_T;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 LEDS_IO TRI_O" *) output [7:0]LEDS_IO_O;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 LEDS_IO TRI_I" *) input [7:0]LEDS_IO_I;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 SWITCH_IO TRI_T" *) output [7:0]SWITCH_IO_T;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 SWITCH_IO TRI_O" *) output [7:0]SWITCH_IO_O;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 SWITCH_IO TRI_I" *) input [7:0]SWITCH_IO_I;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO_IO TRI_T" *) output [7:0]GPIO_IO_T;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO_IO TRI_O" *) output [7:0]GPIO_IO_O;
  (* x_interface_info = "xilinx.com:interface:gpio:1.0 GPIO_IO TRI_I" *) input [7:0]GPIO_IO_I;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 17, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [16:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [16:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire [7:0]GPIO_IO_I;
  wire [7:0]GPIO_IO_O;
  wire [7:0]GPIO_IO_T;
  wire [7:0]LEDS_IO_I;
  wire [7:0]LEDS_IO_O;
  wire [7:0]LEDS_IO_T;
  wire [7:0]SWITCH_IO_I;
  wire [7:0]SWITCH_IO_O;
  wire [7:0]SWITCH_IO_T;
  wire s00_axi_aclk;
  wire [16:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [16:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign s00_axi_wready = s00_axi_awready;
  GND GND
       (.G(\<const0> ));
  top_korner_RISC_V_0_0_RISCV_wrapper U0
       (.GPIO_IO_I(GPIO_IO_I),
        .GPIO_IO_O(GPIO_IO_O),
        .GPIO_IO_T(GPIO_IO_T),
        .LEDS_IO_I(LEDS_IO_I),
        .LEDS_IO_O(LEDS_IO_O),
        .LEDS_IO_T(LEDS_IO_T),
        .SWITCH_IO_I(SWITCH_IO_I),
        .SWITCH_IO_O(SWITCH_IO_O),
        .SWITCH_IO_T(SWITCH_IO_T),
        .bvalid_reg_0(s00_axi_bvalid),
        .rvalid_reg_0(s00_axi_rvalid),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr({s00_axi_araddr[16],s00_axi_araddr[11:2]}),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr({s00_axi_awaddr[16],s00_axi_awaddr[11:2]}),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "Computer" *) 
module top_korner_RISC_V_0_0_Computer
   (LEDS_IO_O,
    LEDS_IO_T,
    SWITCH_IO_O,
    SWITCH_IO_T,
    GPIO_IO_O,
    GPIO_IO_T,
    D,
    \s00_axi_araddr[4] ,
    LEDS_IO_I,
    SWITCH_IO_I,
    GPIO_IO_I,
    \regfile_reg[1][0] ,
    \regfile_reg[1][0]_0 ,
    \regfile_reg[1][0]_1 ,
    s00_axi_wdata,
    s00_axi_araddr,
    \s00_axi_rdata_reg[31] ,
    \s00_axi_rdata_reg[31]_0 ,
    \s00_axi_rdata_reg[0] ,
    \s00_axi_rdata_reg[0]_0 ,
    \s00_axi_rdata_reg[1] ,
    \s00_axi_rdata_reg[1]_0 ,
    \s00_axi_rdata_reg[2] ,
    \s00_axi_rdata_reg[2]_0 ,
    \s00_axi_rdata_reg[3] ,
    \s00_axi_rdata_reg[3]_0 ,
    \s00_axi_rdata_reg[4] ,
    \s00_axi_rdata_reg[4]_0 ,
    \s00_axi_rdata_reg[5] ,
    \s00_axi_rdata_reg[5]_0 ,
    \s00_axi_rdata_reg[6] ,
    \s00_axi_rdata_reg[6]_0 ,
    \s00_axi_rdata_reg[7] ,
    \s00_axi_rdata_reg[7]_0 ,
    \s00_axi_rdata_reg[8] ,
    \s00_axi_rdata_reg[8]_0 ,
    \s00_axi_rdata_reg[9] ,
    \s00_axi_rdata_reg[9]_0 ,
    \s00_axi_rdata_reg[10] ,
    \s00_axi_rdata_reg[10]_0 ,
    \s00_axi_rdata_reg[11] ,
    \s00_axi_rdata_reg[11]_0 ,
    \s00_axi_rdata_reg[12] ,
    \s00_axi_rdata_reg[12]_0 ,
    \s00_axi_rdata_reg[13] ,
    \s00_axi_rdata_reg[13]_0 ,
    \s00_axi_rdata_reg[14] ,
    \s00_axi_rdata_reg[14]_0 ,
    \s00_axi_rdata_reg[15] ,
    \s00_axi_rdata_reg[15]_0 ,
    \s00_axi_rdata_reg[16] ,
    \s00_axi_rdata_reg[16]_0 ,
    \s00_axi_rdata_reg[17] ,
    \s00_axi_rdata_reg[17]_0 ,
    \s00_axi_rdata_reg[18] ,
    \s00_axi_rdata_reg[18]_0 ,
    \s00_axi_rdata_reg[19] ,
    \s00_axi_rdata_reg[19]_0 ,
    \s00_axi_rdata_reg[20] ,
    \s00_axi_rdata_reg[20]_0 ,
    \s00_axi_rdata_reg[21] ,
    \s00_axi_rdata_reg[21]_0 ,
    \s00_axi_rdata_reg[22] ,
    \s00_axi_rdata_reg[22]_0 ,
    \s00_axi_rdata_reg[23] ,
    \s00_axi_rdata_reg[23]_0 ,
    \s00_axi_rdata_reg[24] ,
    \s00_axi_rdata_reg[24]_0 ,
    \s00_axi_rdata_reg[25] ,
    \s00_axi_rdata_reg[25]_0 ,
    \s00_axi_rdata_reg[26] ,
    \s00_axi_rdata_reg[26]_0 ,
    \s00_axi_rdata_reg[27] ,
    \s00_axi_rdata_reg[27]_0 ,
    \s00_axi_rdata_reg[28] ,
    \s00_axi_rdata_reg[28]_0 ,
    \s00_axi_rdata_reg[29] ,
    \s00_axi_rdata_reg[29]_0 ,
    \s00_axi_rdata_reg[30] ,
    \s00_axi_rdata_reg[30]_0 ,
    Q,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ,
    computer_reset,
    s00_axi_aclk,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ,
    debug_ce);
  output [7:0]LEDS_IO_O;
  output [7:0]LEDS_IO_T;
  output [7:0]SWITCH_IO_O;
  output [7:0]SWITCH_IO_T;
  output [7:0]GPIO_IO_O;
  output [7:0]GPIO_IO_T;
  output [3:0]D;
  output [31:0]\s00_axi_araddr[4] ;
  input [7:0]LEDS_IO_I;
  input [7:0]SWITCH_IO_I;
  input [7:0]GPIO_IO_I;
  input \regfile_reg[1][0] ;
  input \regfile_reg[1][0]_0 ;
  input \regfile_reg[1][0]_1 ;
  input [3:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input \s00_axi_rdata_reg[31] ;
  input \s00_axi_rdata_reg[31]_0 ;
  input \s00_axi_rdata_reg[0] ;
  input \s00_axi_rdata_reg[0]_0 ;
  input \s00_axi_rdata_reg[1] ;
  input \s00_axi_rdata_reg[1]_0 ;
  input \s00_axi_rdata_reg[2] ;
  input \s00_axi_rdata_reg[2]_0 ;
  input \s00_axi_rdata_reg[3] ;
  input \s00_axi_rdata_reg[3]_0 ;
  input \s00_axi_rdata_reg[4] ;
  input \s00_axi_rdata_reg[4]_0 ;
  input \s00_axi_rdata_reg[5] ;
  input \s00_axi_rdata_reg[5]_0 ;
  input \s00_axi_rdata_reg[6] ;
  input \s00_axi_rdata_reg[6]_0 ;
  input \s00_axi_rdata_reg[7] ;
  input \s00_axi_rdata_reg[7]_0 ;
  input \s00_axi_rdata_reg[8] ;
  input \s00_axi_rdata_reg[8]_0 ;
  input \s00_axi_rdata_reg[9] ;
  input \s00_axi_rdata_reg[9]_0 ;
  input \s00_axi_rdata_reg[10] ;
  input \s00_axi_rdata_reg[10]_0 ;
  input \s00_axi_rdata_reg[11] ;
  input \s00_axi_rdata_reg[11]_0 ;
  input \s00_axi_rdata_reg[12] ;
  input \s00_axi_rdata_reg[12]_0 ;
  input \s00_axi_rdata_reg[13] ;
  input \s00_axi_rdata_reg[13]_0 ;
  input \s00_axi_rdata_reg[14] ;
  input \s00_axi_rdata_reg[14]_0 ;
  input \s00_axi_rdata_reg[15] ;
  input \s00_axi_rdata_reg[15]_0 ;
  input \s00_axi_rdata_reg[16] ;
  input \s00_axi_rdata_reg[16]_0 ;
  input \s00_axi_rdata_reg[17] ;
  input \s00_axi_rdata_reg[17]_0 ;
  input \s00_axi_rdata_reg[18] ;
  input \s00_axi_rdata_reg[18]_0 ;
  input \s00_axi_rdata_reg[19] ;
  input \s00_axi_rdata_reg[19]_0 ;
  input \s00_axi_rdata_reg[20] ;
  input \s00_axi_rdata_reg[20]_0 ;
  input \s00_axi_rdata_reg[21] ;
  input \s00_axi_rdata_reg[21]_0 ;
  input \s00_axi_rdata_reg[22] ;
  input \s00_axi_rdata_reg[22]_0 ;
  input \s00_axi_rdata_reg[23] ;
  input \s00_axi_rdata_reg[23]_0 ;
  input \s00_axi_rdata_reg[24] ;
  input \s00_axi_rdata_reg[24]_0 ;
  input \s00_axi_rdata_reg[25] ;
  input \s00_axi_rdata_reg[25]_0 ;
  input \s00_axi_rdata_reg[26] ;
  input \s00_axi_rdata_reg[26]_0 ;
  input \s00_axi_rdata_reg[27] ;
  input \s00_axi_rdata_reg[27]_0 ;
  input \s00_axi_rdata_reg[28] ;
  input \s00_axi_rdata_reg[28]_0 ;
  input \s00_axi_rdata_reg[29] ;
  input \s00_axi_rdata_reg[29]_0 ;
  input \s00_axi_rdata_reg[30] ;
  input \s00_axi_rdata_reg[30]_0 ;
  input [9:0]Q;
  input [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  input \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  input \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  input computer_reset;
  input s00_axi_aclk;
  input [3:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  input [31:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ;
  input debug_ce;

  wire [1:0]ALU_result;
  wire [3:0]D;
  wire [7:0]GPIO_IO_I;
  wire [7:0]GPIO_IO_O;
  wire [7:0]GPIO_IO_T;
  wire GPIO_n_0;
  wire GPIO_n_1;
  wire GPIO_n_10;
  wire GPIO_n_11;
  wire GPIO_n_12;
  wire GPIO_n_13;
  wire GPIO_n_14;
  wire GPIO_n_15;
  wire GPIO_n_16;
  wire GPIO_n_17;
  wire GPIO_n_18;
  wire GPIO_n_19;
  wire GPIO_n_2;
  wire GPIO_n_20;
  wire GPIO_n_21;
  wire GPIO_n_22;
  wire GPIO_n_23;
  wire GPIO_n_24;
  wire GPIO_n_3;
  wire GPIO_n_33;
  wire GPIO_n_34;
  wire GPIO_n_35;
  wire GPIO_n_36;
  wire GPIO_n_37;
  wire GPIO_n_38;
  wire GPIO_n_39;
  wire GPIO_n_4;
  wire GPIO_n_40;
  wire GPIO_n_41;
  wire GPIO_n_42;
  wire GPIO_n_43;
  wire GPIO_n_44;
  wire GPIO_n_45;
  wire GPIO_n_46;
  wire GPIO_n_47;
  wire GPIO_n_48;
  wire GPIO_n_49;
  wire GPIO_n_5;
  wire GPIO_n_50;
  wire GPIO_n_51;
  wire GPIO_n_52;
  wire GPIO_n_53;
  wire GPIO_n_54;
  wire GPIO_n_55;
  wire GPIO_n_56;
  wire GPIO_n_6;
  wire GPIO_n_65;
  wire GPIO_n_66;
  wire GPIO_n_67;
  wire GPIO_n_68;
  wire GPIO_n_69;
  wire GPIO_n_7;
  wire GPIO_n_70;
  wire GPIO_n_71;
  wire GPIO_n_72;
  wire GPIO_n_73;
  wire GPIO_n_74;
  wire GPIO_n_75;
  wire GPIO_n_76;
  wire GPIO_n_77;
  wire GPIO_n_78;
  wire GPIO_n_79;
  wire GPIO_n_8;
  wire GPIO_n_80;
  wire GPIO_n_81;
  wire GPIO_n_82;
  wire GPIO_n_83;
  wire GPIO_n_84;
  wire GPIO_n_85;
  wire GPIO_n_86;
  wire GPIO_n_87;
  wire GPIO_n_88;
  wire GPIO_n_89;
  wire GPIO_n_9;
  wire GPIO_n_90;
  wire GPIO_n_91;
  wire GPIO_n_92;
  wire GPIO_n_93;
  wire GPIO_n_94;
  wire GPIO_n_95;
  wire GPIO_n_96;
  wire [7:0]LEDS_IO_I;
  wire [7:0]LEDS_IO_O;
  wire [7:0]LEDS_IO_T;
  wire LED_n_0;
  wire LED_n_1;
  wire LED_n_10;
  wire LED_n_11;
  wire LED_n_12;
  wire LED_n_13;
  wire LED_n_14;
  wire LED_n_15;
  wire LED_n_16;
  wire LED_n_17;
  wire LED_n_18;
  wire LED_n_19;
  wire LED_n_2;
  wire LED_n_20;
  wire LED_n_21;
  wire LED_n_22;
  wire LED_n_23;
  wire LED_n_24;
  wire LED_n_25;
  wire LED_n_26;
  wire LED_n_27;
  wire LED_n_28;
  wire LED_n_29;
  wire LED_n_3;
  wire LED_n_30;
  wire LED_n_31;
  wire LED_n_32;
  wire LED_n_33;
  wire LED_n_34;
  wire LED_n_35;
  wire LED_n_36;
  wire LED_n_37;
  wire LED_n_38;
  wire LED_n_39;
  wire LED_n_4;
  wire LED_n_40;
  wire LED_n_41;
  wire LED_n_42;
  wire LED_n_43;
  wire LED_n_44;
  wire LED_n_45;
  wire LED_n_46;
  wire LED_n_47;
  wire LED_n_48;
  wire LED_n_49;
  wire LED_n_5;
  wire LED_n_50;
  wire LED_n_51;
  wire LED_n_52;
  wire LED_n_53;
  wire LED_n_54;
  wire LED_n_55;
  wire LED_n_56;
  wire LED_n_57;
  wire LED_n_6;
  wire LED_n_66;
  wire LED_n_67;
  wire LED_n_68;
  wire LED_n_69;
  wire LED_n_7;
  wire LED_n_70;
  wire LED_n_71;
  wire LED_n_72;
  wire LED_n_73;
  wire LED_n_74;
  wire LED_n_75;
  wire LED_n_76;
  wire LED_n_77;
  wire LED_n_78;
  wire LED_n_79;
  wire LED_n_8;
  wire LED_n_80;
  wire LED_n_81;
  wire LED_n_82;
  wire LED_n_83;
  wire LED_n_84;
  wire LED_n_85;
  wire LED_n_86;
  wire LED_n_87;
  wire LED_n_88;
  wire LED_n_89;
  wire LED_n_9;
  wire LED_wraper_n_1;
  wire LED_wraper_n_2;
  wire [9:0]Q;
  wire RAM_selected;
  wire RISC_V_Core_n_10;
  wire RISC_V_Core_n_100;
  wire RISC_V_Core_n_101;
  wire RISC_V_Core_n_102;
  wire RISC_V_Core_n_103;
  wire RISC_V_Core_n_11;
  wire RISC_V_Core_n_12;
  wire RISC_V_Core_n_13;
  wire RISC_V_Core_n_14;
  wire RISC_V_Core_n_140;
  wire RISC_V_Core_n_141;
  wire RISC_V_Core_n_142;
  wire RISC_V_Core_n_143;
  wire RISC_V_Core_n_144;
  wire RISC_V_Core_n_145;
  wire RISC_V_Core_n_146;
  wire RISC_V_Core_n_15;
  wire RISC_V_Core_n_151;
  wire RISC_V_Core_n_152;
  wire RISC_V_Core_n_153;
  wire RISC_V_Core_n_154;
  wire RISC_V_Core_n_155;
  wire RISC_V_Core_n_156;
  wire RISC_V_Core_n_157;
  wire RISC_V_Core_n_158;
  wire RISC_V_Core_n_159;
  wire RISC_V_Core_n_160;
  wire RISC_V_Core_n_161;
  wire RISC_V_Core_n_162;
  wire RISC_V_Core_n_163;
  wire RISC_V_Core_n_164;
  wire RISC_V_Core_n_165;
  wire RISC_V_Core_n_166;
  wire RISC_V_Core_n_167;
  wire RISC_V_Core_n_168;
  wire RISC_V_Core_n_169;
  wire RISC_V_Core_n_170;
  wire RISC_V_Core_n_171;
  wire RISC_V_Core_n_172;
  wire RISC_V_Core_n_173;
  wire RISC_V_Core_n_174;
  wire RISC_V_Core_n_175;
  wire RISC_V_Core_n_176;
  wire RISC_V_Core_n_177;
  wire RISC_V_Core_n_178;
  wire RISC_V_Core_n_179;
  wire RISC_V_Core_n_180;
  wire RISC_V_Core_n_181;
  wire RISC_V_Core_n_182;
  wire RISC_V_Core_n_183;
  wire RISC_V_Core_n_184;
  wire RISC_V_Core_n_185;
  wire RISC_V_Core_n_186;
  wire RISC_V_Core_n_187;
  wire RISC_V_Core_n_188;
  wire RISC_V_Core_n_189;
  wire RISC_V_Core_n_190;
  wire RISC_V_Core_n_191;
  wire RISC_V_Core_n_192;
  wire RISC_V_Core_n_193;
  wire RISC_V_Core_n_194;
  wire RISC_V_Core_n_195;
  wire RISC_V_Core_n_196;
  wire RISC_V_Core_n_197;
  wire RISC_V_Core_n_198;
  wire RISC_V_Core_n_199;
  wire RISC_V_Core_n_2;
  wire RISC_V_Core_n_200;
  wire RISC_V_Core_n_201;
  wire RISC_V_Core_n_202;
  wire RISC_V_Core_n_203;
  wire RISC_V_Core_n_204;
  wire RISC_V_Core_n_205;
  wire RISC_V_Core_n_206;
  wire RISC_V_Core_n_207;
  wire RISC_V_Core_n_208;
  wire RISC_V_Core_n_209;
  wire RISC_V_Core_n_210;
  wire RISC_V_Core_n_211;
  wire RISC_V_Core_n_212;
  wire RISC_V_Core_n_213;
  wire RISC_V_Core_n_214;
  wire RISC_V_Core_n_215;
  wire RISC_V_Core_n_216;
  wire RISC_V_Core_n_217;
  wire RISC_V_Core_n_218;
  wire RISC_V_Core_n_219;
  wire RISC_V_Core_n_220;
  wire RISC_V_Core_n_221;
  wire RISC_V_Core_n_222;
  wire RISC_V_Core_n_223;
  wire RISC_V_Core_n_224;
  wire RISC_V_Core_n_225;
  wire RISC_V_Core_n_226;
  wire RISC_V_Core_n_227;
  wire RISC_V_Core_n_228;
  wire RISC_V_Core_n_229;
  wire RISC_V_Core_n_230;
  wire RISC_V_Core_n_231;
  wire RISC_V_Core_n_232;
  wire RISC_V_Core_n_233;
  wire RISC_V_Core_n_234;
  wire RISC_V_Core_n_235;
  wire RISC_V_Core_n_236;
  wire RISC_V_Core_n_237;
  wire RISC_V_Core_n_238;
  wire RISC_V_Core_n_239;
  wire RISC_V_Core_n_240;
  wire RISC_V_Core_n_241;
  wire RISC_V_Core_n_4;
  wire RISC_V_Core_n_5;
  wire RISC_V_Core_n_6;
  wire RISC_V_Core_n_7;
  wire RISC_V_Core_n_72;
  wire RISC_V_Core_n_73;
  wire RISC_V_Core_n_74;
  wire RISC_V_Core_n_75;
  wire RISC_V_Core_n_76;
  wire RISC_V_Core_n_77;
  wire RISC_V_Core_n_78;
  wire RISC_V_Core_n_79;
  wire RISC_V_Core_n_8;
  wire RISC_V_Core_n_80;
  wire RISC_V_Core_n_81;
  wire RISC_V_Core_n_82;
  wire RISC_V_Core_n_83;
  wire RISC_V_Core_n_84;
  wire RISC_V_Core_n_85;
  wire RISC_V_Core_n_86;
  wire RISC_V_Core_n_87;
  wire RISC_V_Core_n_88;
  wire RISC_V_Core_n_89;
  wire RISC_V_Core_n_9;
  wire RISC_V_Core_n_90;
  wire RISC_V_Core_n_91;
  wire RISC_V_Core_n_92;
  wire RISC_V_Core_n_93;
  wire RISC_V_Core_n_94;
  wire RISC_V_Core_n_95;
  wire RISC_V_Core_n_96;
  wire RISC_V_Core_n_97;
  wire RISC_V_Core_n_98;
  wire RISC_V_Core_n_99;
  wire [7:0]SWITCH_IO_I;
  wire [7:0]SWITCH_IO_O;
  wire [7:0]SWITCH_IO_T;
  wire SWITCH_n_0;
  wire SWITCH_n_17;
  wire SWITCH_n_18;
  wire SWITCH_n_19;
  wire SWITCH_n_20;
  wire SWITCH_n_21;
  wire SWITCH_n_22;
  wire SWITCH_n_23;
  wire SWITCH_n_24;
  wire SWITCH_n_25;
  wire SWITCH_n_26;
  wire SWITCH_n_27;
  wire SWITCH_n_28;
  wire SWITCH_n_29;
  wire SWITCH_n_30;
  wire SWITCH_n_31;
  wire SWITCH_n_32;
  wire SWITCH_n_33;
  wire SWITCH_n_34;
  wire SWITCH_n_35;
  wire SWITCH_n_36;
  wire SWITCH_n_37;
  wire SWITCH_n_38;
  wire SWITCH_n_39;
  wire SWITCH_n_40;
  wire SWITCH_n_41;
  wire SWITCH_n_42;
  wire SWITCH_n_43;
  wire SWITCH_n_44;
  wire SWITCH_n_45;
  wire SWITCH_n_46;
  wire SWITCH_n_47;
  wire SWITCH_n_48;
  wire [30:2]address_global;
  wire [11:11]address_peripheral_unsigned;
  wire clkp;
  wire computer_reset;
  wire debug_ce;
  wire [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  wire [3:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  wire [31:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ;
  wire [31:0]mem_data_in;
  wire mem_done;
  wire mem_en;
  wire [3:0]mem_wren;
  wire [31:0]p_1_in;
  wire [31:0]ram_data_out;
  wire \regfile_reg[1][0] ;
  wire \regfile_reg[1][0]_0 ;
  wire \regfile_reg[1][0]_1 ;
  wire reset_all;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire [31:0]\s00_axi_araddr[4] ;
  wire \s00_axi_rdata_reg[0] ;
  wire \s00_axi_rdata_reg[0]_0 ;
  wire \s00_axi_rdata_reg[10] ;
  wire \s00_axi_rdata_reg[10]_0 ;
  wire \s00_axi_rdata_reg[11] ;
  wire \s00_axi_rdata_reg[11]_0 ;
  wire \s00_axi_rdata_reg[12] ;
  wire \s00_axi_rdata_reg[12]_0 ;
  wire \s00_axi_rdata_reg[13] ;
  wire \s00_axi_rdata_reg[13]_0 ;
  wire \s00_axi_rdata_reg[14] ;
  wire \s00_axi_rdata_reg[14]_0 ;
  wire \s00_axi_rdata_reg[15] ;
  wire \s00_axi_rdata_reg[15]_0 ;
  wire \s00_axi_rdata_reg[16] ;
  wire \s00_axi_rdata_reg[16]_0 ;
  wire \s00_axi_rdata_reg[17] ;
  wire \s00_axi_rdata_reg[17]_0 ;
  wire \s00_axi_rdata_reg[18] ;
  wire \s00_axi_rdata_reg[18]_0 ;
  wire \s00_axi_rdata_reg[19] ;
  wire \s00_axi_rdata_reg[19]_0 ;
  wire \s00_axi_rdata_reg[1] ;
  wire \s00_axi_rdata_reg[1]_0 ;
  wire \s00_axi_rdata_reg[20] ;
  wire \s00_axi_rdata_reg[20]_0 ;
  wire \s00_axi_rdata_reg[21] ;
  wire \s00_axi_rdata_reg[21]_0 ;
  wire \s00_axi_rdata_reg[22] ;
  wire \s00_axi_rdata_reg[22]_0 ;
  wire \s00_axi_rdata_reg[23] ;
  wire \s00_axi_rdata_reg[23]_0 ;
  wire \s00_axi_rdata_reg[24] ;
  wire \s00_axi_rdata_reg[24]_0 ;
  wire \s00_axi_rdata_reg[25] ;
  wire \s00_axi_rdata_reg[25]_0 ;
  wire \s00_axi_rdata_reg[26] ;
  wire \s00_axi_rdata_reg[26]_0 ;
  wire \s00_axi_rdata_reg[27] ;
  wire \s00_axi_rdata_reg[27]_0 ;
  wire \s00_axi_rdata_reg[28] ;
  wire \s00_axi_rdata_reg[28]_0 ;
  wire \s00_axi_rdata_reg[29] ;
  wire \s00_axi_rdata_reg[29]_0 ;
  wire \s00_axi_rdata_reg[2] ;
  wire \s00_axi_rdata_reg[2]_0 ;
  wire \s00_axi_rdata_reg[30] ;
  wire \s00_axi_rdata_reg[30]_0 ;
  wire \s00_axi_rdata_reg[31] ;
  wire \s00_axi_rdata_reg[31]_0 ;
  wire \s00_axi_rdata_reg[3] ;
  wire \s00_axi_rdata_reg[3]_0 ;
  wire \s00_axi_rdata_reg[4] ;
  wire \s00_axi_rdata_reg[4]_0 ;
  wire \s00_axi_rdata_reg[5] ;
  wire \s00_axi_rdata_reg[5]_0 ;
  wire \s00_axi_rdata_reg[6] ;
  wire \s00_axi_rdata_reg[6]_0 ;
  wire \s00_axi_rdata_reg[7] ;
  wire \s00_axi_rdata_reg[7]_0 ;
  wire \s00_axi_rdata_reg[8] ;
  wire \s00_axi_rdata_reg[8]_0 ;
  wire \s00_axi_rdata_reg[9] ;
  wire \s00_axi_rdata_reg[9]_0 ;
  wire [3:0]s00_axi_wdata;
  wire selected;

  top_korner_RISC_V_0_0_GPIO GPIO
       (.D(mem_data_in),
        .E({RISC_V_Core_n_167,RISC_V_Core_n_168,RISC_V_Core_n_169,RISC_V_Core_n_170}),
        .O({RISC_V_Core_n_234,RISC_V_Core_n_235,RISC_V_Core_n_236,RISC_V_Core_n_237}),
        .Q({GPIO_n_1,GPIO_n_2,GPIO_n_3,GPIO_n_4,GPIO_n_5,GPIO_n_6,GPIO_n_7,GPIO_n_8,GPIO_n_9,GPIO_n_10,GPIO_n_11,GPIO_n_12,GPIO_n_13,GPIO_n_14,GPIO_n_15,GPIO_n_16,GPIO_n_17,GPIO_n_18,GPIO_n_19,GPIO_n_20,GPIO_n_21,GPIO_n_22,GPIO_n_23,GPIO_n_24,GPIO_IO_O}),
        .SR(RISC_V_Core_n_5),
        .\direction[7]_i_2__1_0 ({RISC_V_Core_n_226,RISC_V_Core_n_227,RISC_V_Core_n_228,RISC_V_Core_n_229}),
        .\direction[7]_i_2__1_1 (RISC_V_Core_n_217),
        .\direction[7]_i_2__1_2 ({RISC_V_Core_n_218,RISC_V_Core_n_219,RISC_V_Core_n_220,RISC_V_Core_n_221}),
        .\direction[7]_i_3__0_0 ({RISC_V_Core_n_222,RISC_V_Core_n_223,RISC_V_Core_n_224,RISC_V_Core_n_225}),
        .\direction[7]_i_4__1_0 ({RISC_V_Core_n_238,RISC_V_Core_n_239,RISC_V_Core_n_240,RISC_V_Core_n_241}),
        .\direction[7]_i_5__0_0 (GPIO_n_0),
        .\direction[7]_i_5__0_1 ({RISC_V_Core_n_230,RISC_V_Core_n_231,RISC_V_Core_n_232,RISC_V_Core_n_233}),
        .\direction_reg[25]_0 ({RISC_V_Core_n_171,RISC_V_Core_n_172,RISC_V_Core_n_173,RISC_V_Core_n_174}),
        .\direction_reg[31]_0 ({GPIO_n_33,GPIO_n_34,GPIO_n_35,GPIO_n_36,GPIO_n_37,GPIO_n_38,GPIO_n_39,GPIO_n_40,GPIO_n_41,GPIO_n_42,GPIO_n_43,GPIO_n_44,GPIO_n_45,GPIO_n_46,GPIO_n_47,GPIO_n_48,GPIO_n_49,GPIO_n_50,GPIO_n_51,GPIO_n_52,GPIO_n_53,GPIO_n_54,GPIO_n_55,GPIO_n_56,GPIO_IO_T}),
        .\mem_data_out_reg[31]_0 ({GPIO_n_65,GPIO_n_66,GPIO_n_67,GPIO_n_68,GPIO_n_69,GPIO_n_70,GPIO_n_71,GPIO_n_72,GPIO_n_73,GPIO_n_74,GPIO_n_75,GPIO_n_76,GPIO_n_77,GPIO_n_78,GPIO_n_79,GPIO_n_80,GPIO_n_81,GPIO_n_82,GPIO_n_83,GPIO_n_84,GPIO_n_85,GPIO_n_86,GPIO_n_87,GPIO_n_88,GPIO_n_89,GPIO_n_90,GPIO_n_91,GPIO_n_92,GPIO_n_93,GPIO_n_94,GPIO_n_95,GPIO_n_96}),
        .\mem_data_out_reg[31]_1 ({RISC_V_Core_n_72,RISC_V_Core_n_73,RISC_V_Core_n_74,RISC_V_Core_n_75,RISC_V_Core_n_76,RISC_V_Core_n_77,RISC_V_Core_n_78,RISC_V_Core_n_79,RISC_V_Core_n_80,RISC_V_Core_n_81,RISC_V_Core_n_82,RISC_V_Core_n_83,RISC_V_Core_n_84,RISC_V_Core_n_85,RISC_V_Core_n_86,RISC_V_Core_n_87,RISC_V_Core_n_88,RISC_V_Core_n_89,RISC_V_Core_n_90,RISC_V_Core_n_91,RISC_V_Core_n_92,RISC_V_Core_n_93,RISC_V_Core_n_94,RISC_V_Core_n_95,RISC_V_Core_n_96,RISC_V_Core_n_97,RISC_V_Core_n_98,RISC_V_Core_n_99,RISC_V_Core_n_100,RISC_V_Core_n_101,RISC_V_Core_n_102,RISC_V_Core_n_103}),
        .reset_all(reset_all),
        .s00_axi_aclk(s00_axi_aclk));
  top_korner_RISC_V_0_0_GPIO_0 LED
       (.ALU_result(ALU_result),
        .D({LED_n_4,LED_n_5,LED_n_6,LED_n_7,LED_n_8,LED_n_9,LED_n_10,LED_n_11,LED_n_12,LED_n_13,LED_n_14,LED_n_15,LED_n_16,LED_n_17,LED_n_18,LED_n_19,LED_n_20,LED_n_21,LED_n_22,LED_n_23,LED_n_24,LED_n_25,LED_n_26,LED_n_27,LED_n_28,LED_n_29,LED_n_30,LED_n_31,LED_n_32,LED_n_33}),
        .E({RISC_V_Core_n_143,RISC_V_Core_n_144,RISC_V_Core_n_145,RISC_V_Core_n_146}),
        .Q({SWITCH_n_17,SWITCH_n_18,SWITCH_n_19,SWITCH_n_20,SWITCH_n_21,SWITCH_n_22,SWITCH_n_23,SWITCH_n_24,SWITCH_n_25,SWITCH_n_26,SWITCH_n_27,SWITCH_n_28,SWITCH_n_29,SWITCH_n_30,SWITCH_n_31,SWITCH_n_32,SWITCH_n_33,SWITCH_n_34,SWITCH_n_35,SWITCH_n_36,SWITCH_n_37,SWITCH_n_38,SWITCH_n_39,SWITCH_n_40,SWITCH_n_41,SWITCH_n_42,SWITCH_n_43,SWITCH_n_44,SWITCH_n_45,SWITCH_n_46,SWITCH_n_47,SWITCH_n_48}),
        .RAM_selected(RAM_selected),
        .SR(RISC_V_Core_n_2),
        .\direction_reg[25]_0 ({RISC_V_Core_n_151,RISC_V_Core_n_152,RISC_V_Core_n_153,RISC_V_Core_n_154}),
        .\direction_reg[31]_0 ({LED_n_66,LED_n_67,LED_n_68,LED_n_69,LED_n_70,LED_n_71,LED_n_72,LED_n_73,LED_n_74,LED_n_75,LED_n_76,LED_n_77,LED_n_78,LED_n_79,LED_n_80,LED_n_81,LED_n_82,LED_n_83,LED_n_84,LED_n_85,LED_n_86,LED_n_87,LED_n_88,LED_n_89,LEDS_IO_T}),
        .douta(ram_data_out),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (LED_n_0),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (LED_n_1),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (LED_n_2),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (LED_n_3),
        .\instruction_reg[31] ({GPIO_n_65,GPIO_n_66,GPIO_n_67,GPIO_n_68,GPIO_n_69,GPIO_n_70,GPIO_n_71,GPIO_n_72,GPIO_n_73,GPIO_n_74,GPIO_n_75,GPIO_n_76,GPIO_n_77,GPIO_n_78,GPIO_n_79,GPIO_n_80,GPIO_n_81,GPIO_n_82,GPIO_n_83,GPIO_n_84,GPIO_n_85,GPIO_n_86,GPIO_n_87,GPIO_n_88,GPIO_n_89,GPIO_n_90,GPIO_n_91,GPIO_n_92,GPIO_n_93,GPIO_n_94,GPIO_n_95,GPIO_n_96}),
        .\instruction_reg[31]_0 (GPIO_n_0),
        .\instruction_reg[31]_1 (SWITCH_n_0),
        .\mem_data_out_reg[31]_0 (p_1_in),
        .reset_all(reset_all),
        .s00_axi_aclk(s00_axi_aclk),
        .selected(selected),
        .\values_out_reg[31]_0 ({LED_n_34,LED_n_35,LED_n_36,LED_n_37,LED_n_38,LED_n_39,LED_n_40,LED_n_41,LED_n_42,LED_n_43,LED_n_44,LED_n_45,LED_n_46,LED_n_47,LED_n_48,LED_n_49,LED_n_50,LED_n_51,LED_n_52,LED_n_53,LED_n_54,LED_n_55,LED_n_56,LED_n_57,LEDS_IO_O}),
        .\values_out_reg[31]_1 (mem_data_in));
  top_korner_RISC_V_0_0_memory_wraper__parameterized0 LED_wraper
       (.O(address_peripheral_unsigned),
        .Q(address_global[30:11]),
        .S({RISC_V_Core_n_140,RISC_V_Core_n_141,RISC_V_Core_n_142}),
        .\direction[7]_i_12_0 ({RISC_V_Core_n_175,RISC_V_Core_n_176,RISC_V_Core_n_177,RISC_V_Core_n_178}),
        .\direction[7]_i_13__0_0 ({RISC_V_Core_n_183,RISC_V_Core_n_184,RISC_V_Core_n_185,RISC_V_Core_n_186}),
        .\direction[7]_i_14__0_0 ({RISC_V_Core_n_187,RISC_V_Core_n_188,RISC_V_Core_n_189,RISC_V_Core_n_190}),
        .\direction[7]_i_23__0_0 (RISC_V_Core_n_191),
        .\direction[7]_i_7_0 ({RISC_V_Core_n_179,RISC_V_Core_n_180,RISC_V_Core_n_181,RISC_V_Core_n_182}),
        .\mem_address_reg[14] (LED_wraper_n_2),
        .\mem_address_reg[18] (LED_wraper_n_1));
  top_korner_RISC_V_0_0_bram_xpm_wrapper RAM
       (.CLK(clkp),
        .D(mem_data_in),
        .Q(mem_wren),
        .RAM_selected(RAM_selected),
        .addra({RISC_V_Core_n_6,RISC_V_Core_n_7,RISC_V_Core_n_8,RISC_V_Core_n_9,RISC_V_Core_n_10,RISC_V_Core_n_11,RISC_V_Core_n_12,RISC_V_Core_n_13,RISC_V_Core_n_14,RISC_V_Core_n_15}),
        .douta(ram_data_out),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (Q),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .\s00_axi_araddr[4] (\s00_axi_araddr[4] ),
        .\s00_axi_rdata_reg[0] (\s00_axi_rdata_reg[0] ),
        .\s00_axi_rdata_reg[0]_0 (\s00_axi_rdata_reg[0]_0 ),
        .\s00_axi_rdata_reg[10] (\s00_axi_rdata_reg[10] ),
        .\s00_axi_rdata_reg[10]_0 (\s00_axi_rdata_reg[10]_0 ),
        .\s00_axi_rdata_reg[11] (\s00_axi_rdata_reg[11] ),
        .\s00_axi_rdata_reg[11]_0 (\s00_axi_rdata_reg[11]_0 ),
        .\s00_axi_rdata_reg[12] (\s00_axi_rdata_reg[12] ),
        .\s00_axi_rdata_reg[12]_0 (\s00_axi_rdata_reg[12]_0 ),
        .\s00_axi_rdata_reg[13] (\s00_axi_rdata_reg[13] ),
        .\s00_axi_rdata_reg[13]_0 (\s00_axi_rdata_reg[13]_0 ),
        .\s00_axi_rdata_reg[14] (\s00_axi_rdata_reg[14] ),
        .\s00_axi_rdata_reg[14]_0 (\s00_axi_rdata_reg[14]_0 ),
        .\s00_axi_rdata_reg[15] (\s00_axi_rdata_reg[15] ),
        .\s00_axi_rdata_reg[15]_0 (\s00_axi_rdata_reg[15]_0 ),
        .\s00_axi_rdata_reg[16] (\s00_axi_rdata_reg[16] ),
        .\s00_axi_rdata_reg[16]_0 (\s00_axi_rdata_reg[16]_0 ),
        .\s00_axi_rdata_reg[17] (\s00_axi_rdata_reg[17] ),
        .\s00_axi_rdata_reg[17]_0 (\s00_axi_rdata_reg[17]_0 ),
        .\s00_axi_rdata_reg[18] (\s00_axi_rdata_reg[18] ),
        .\s00_axi_rdata_reg[18]_0 (\s00_axi_rdata_reg[18]_0 ),
        .\s00_axi_rdata_reg[19] (\s00_axi_rdata_reg[19] ),
        .\s00_axi_rdata_reg[19]_0 (\s00_axi_rdata_reg[19]_0 ),
        .\s00_axi_rdata_reg[1] (\s00_axi_rdata_reg[1] ),
        .\s00_axi_rdata_reg[1]_0 (\s00_axi_rdata_reg[1]_0 ),
        .\s00_axi_rdata_reg[20] (\s00_axi_rdata_reg[20] ),
        .\s00_axi_rdata_reg[20]_0 (\s00_axi_rdata_reg[20]_0 ),
        .\s00_axi_rdata_reg[21] (\s00_axi_rdata_reg[21] ),
        .\s00_axi_rdata_reg[21]_0 (\s00_axi_rdata_reg[21]_0 ),
        .\s00_axi_rdata_reg[22] (\s00_axi_rdata_reg[22] ),
        .\s00_axi_rdata_reg[22]_0 (\s00_axi_rdata_reg[22]_0 ),
        .\s00_axi_rdata_reg[23] (\s00_axi_rdata_reg[23] ),
        .\s00_axi_rdata_reg[23]_0 (\s00_axi_rdata_reg[23]_0 ),
        .\s00_axi_rdata_reg[24] (\s00_axi_rdata_reg[24] ),
        .\s00_axi_rdata_reg[24]_0 (\s00_axi_rdata_reg[24]_0 ),
        .\s00_axi_rdata_reg[25] (\s00_axi_rdata_reg[25] ),
        .\s00_axi_rdata_reg[25]_0 (\s00_axi_rdata_reg[25]_0 ),
        .\s00_axi_rdata_reg[26] (\s00_axi_rdata_reg[26] ),
        .\s00_axi_rdata_reg[26]_0 (\s00_axi_rdata_reg[26]_0 ),
        .\s00_axi_rdata_reg[27] (\s00_axi_rdata_reg[27] ),
        .\s00_axi_rdata_reg[27]_0 (\s00_axi_rdata_reg[27]_0 ),
        .\s00_axi_rdata_reg[28] (\s00_axi_rdata_reg[28] ),
        .\s00_axi_rdata_reg[28]_0 (\s00_axi_rdata_reg[28]_0 ),
        .\s00_axi_rdata_reg[29] (\s00_axi_rdata_reg[29] ),
        .\s00_axi_rdata_reg[29]_0 (\s00_axi_rdata_reg[29]_0 ),
        .\s00_axi_rdata_reg[2] (\s00_axi_rdata_reg[2] ),
        .\s00_axi_rdata_reg[2]_0 (\s00_axi_rdata_reg[2]_0 ),
        .\s00_axi_rdata_reg[30] (\s00_axi_rdata_reg[30] ),
        .\s00_axi_rdata_reg[30]_0 (\s00_axi_rdata_reg[30]_0 ),
        .\s00_axi_rdata_reg[31] (\s00_axi_rdata_reg[31] ),
        .\s00_axi_rdata_reg[31]_0 (\s00_axi_rdata_reg[31]_0 ),
        .\s00_axi_rdata_reg[3] (\s00_axi_rdata_reg[3] ),
        .\s00_axi_rdata_reg[3]_0 (\s00_axi_rdata_reg[3]_0 ),
        .\s00_axi_rdata_reg[4] (\s00_axi_rdata_reg[4] ),
        .\s00_axi_rdata_reg[4]_0 (\s00_axi_rdata_reg[4]_0 ),
        .\s00_axi_rdata_reg[5] (\s00_axi_rdata_reg[5] ),
        .\s00_axi_rdata_reg[5]_0 (\s00_axi_rdata_reg[5]_0 ),
        .\s00_axi_rdata_reg[6] (\s00_axi_rdata_reg[6] ),
        .\s00_axi_rdata_reg[6]_0 (\s00_axi_rdata_reg[6]_0 ),
        .\s00_axi_rdata_reg[7] (\s00_axi_rdata_reg[7] ),
        .\s00_axi_rdata_reg[7]_0 (\s00_axi_rdata_reg[7]_0 ),
        .\s00_axi_rdata_reg[8] (\s00_axi_rdata_reg[8] ),
        .\s00_axi_rdata_reg[8]_0 (\s00_axi_rdata_reg[8]_0 ),
        .\s00_axi_rdata_reg[9] (\s00_axi_rdata_reg[9] ),
        .\s00_axi_rdata_reg[9]_0 (\s00_axi_rdata_reg[9]_0 ));
  top_korner_RISC_V_0_0_Core RISC_V_Core
       (.CLK(clkp),
        .\CPU_state_reg[3] (D),
        .D({LED_n_4,LED_n_5,LED_n_6,LED_n_7,LED_n_8,LED_n_9,LED_n_10,LED_n_11,LED_n_12,LED_n_13,LED_n_14,LED_n_15,LED_n_16,LED_n_17,LED_n_18,LED_n_19,LED_n_20,LED_n_21,LED_n_22,LED_n_23,LED_n_24,LED_n_25,LED_n_26,LED_n_27,LED_n_28,LED_n_29,LED_n_30,LED_n_31,LED_n_32,LED_n_33}),
        .E({RISC_V_Core_n_143,RISC_V_Core_n_144,RISC_V_Core_n_145,RISC_V_Core_n_146}),
        .GPIO_IO_I(GPIO_IO_I),
        .LEDS_IO_I(LEDS_IO_I),
        .O({RISC_V_Core_n_159,RISC_V_Core_n_160,RISC_V_Core_n_161,RISC_V_Core_n_162}),
        .Q({address_global[30:11],address_global[2]}),
        .RAM_selected(RAM_selected),
        .S({RISC_V_Core_n_140,RISC_V_Core_n_141,RISC_V_Core_n_142}),
        .SR(RISC_V_Core_n_2),
        .addra({RISC_V_Core_n_6,RISC_V_Core_n_7,RISC_V_Core_n_8,RISC_V_Core_n_9,RISC_V_Core_n_10,RISC_V_Core_n_11,RISC_V_Core_n_12,RISC_V_Core_n_13,RISC_V_Core_n_14,RISC_V_Core_n_15}),
        .\alufunc_reg[3] (ALU_result),
        .computer_reset(computer_reset),
        .\data_to_cpu_reg[15] (LED_n_0),
        .\data_to_cpu_reg[7] (LED_n_2),
        .\direction[7]_i_3 (address_peripheral_unsigned),
        .\direction[7]_i_3_0 (LED_wraper_n_2),
        .\instruction_reg[23] (LED_n_3),
        .\instruction_reg[24] (mem_data_in),
        .\instruction_reg[31] (LED_n_1),
        .\mem_address_reg[10] ({RISC_V_Core_n_192,RISC_V_Core_n_193,RISC_V_Core_n_194,RISC_V_Core_n_195}),
        .\mem_address_reg[11] ({RISC_V_Core_n_218,RISC_V_Core_n_219,RISC_V_Core_n_220,RISC_V_Core_n_221}),
        .\mem_address_reg[14] ({RISC_V_Core_n_196,RISC_V_Core_n_197,RISC_V_Core_n_198,RISC_V_Core_n_199}),
        .\mem_address_reg[15] ({RISC_V_Core_n_222,RISC_V_Core_n_223,RISC_V_Core_n_224,RISC_V_Core_n_225}),
        .\mem_address_reg[18] ({RISC_V_Core_n_175,RISC_V_Core_n_176,RISC_V_Core_n_177,RISC_V_Core_n_178}),
        .\mem_address_reg[18]_0 ({RISC_V_Core_n_200,RISC_V_Core_n_201,RISC_V_Core_n_202,RISC_V_Core_n_203}),
        .\mem_address_reg[19] ({RISC_V_Core_n_226,RISC_V_Core_n_227,RISC_V_Core_n_228,RISC_V_Core_n_229}),
        .\mem_address_reg[22] ({RISC_V_Core_n_179,RISC_V_Core_n_180,RISC_V_Core_n_181,RISC_V_Core_n_182}),
        .\mem_address_reg[22]_0 ({RISC_V_Core_n_204,RISC_V_Core_n_205,RISC_V_Core_n_206,RISC_V_Core_n_207}),
        .\mem_address_reg[23] ({RISC_V_Core_n_230,RISC_V_Core_n_231,RISC_V_Core_n_232,RISC_V_Core_n_233}),
        .\mem_address_reg[26] ({RISC_V_Core_n_183,RISC_V_Core_n_184,RISC_V_Core_n_185,RISC_V_Core_n_186}),
        .\mem_address_reg[26]_0 ({RISC_V_Core_n_208,RISC_V_Core_n_209,RISC_V_Core_n_210,RISC_V_Core_n_211}),
        .\mem_address_reg[27] ({RISC_V_Core_n_234,RISC_V_Core_n_235,RISC_V_Core_n_236,RISC_V_Core_n_237}),
        .\mem_address_reg[2] (p_1_in),
        .\mem_address_reg[2]_0 ({RISC_V_Core_n_72,RISC_V_Core_n_73,RISC_V_Core_n_74,RISC_V_Core_n_75,RISC_V_Core_n_76,RISC_V_Core_n_77,RISC_V_Core_n_78,RISC_V_Core_n_79,RISC_V_Core_n_80,RISC_V_Core_n_81,RISC_V_Core_n_82,RISC_V_Core_n_83,RISC_V_Core_n_84,RISC_V_Core_n_85,RISC_V_Core_n_86,RISC_V_Core_n_87,RISC_V_Core_n_88,RISC_V_Core_n_89,RISC_V_Core_n_90,RISC_V_Core_n_91,RISC_V_Core_n_92,RISC_V_Core_n_93,RISC_V_Core_n_94,RISC_V_Core_n_95,RISC_V_Core_n_96,RISC_V_Core_n_97,RISC_V_Core_n_98,RISC_V_Core_n_99,RISC_V_Core_n_100,RISC_V_Core_n_101,RISC_V_Core_n_102,RISC_V_Core_n_103}),
        .\mem_address_reg[2]_1 ({RISC_V_Core_n_155,RISC_V_Core_n_156,RISC_V_Core_n_157,RISC_V_Core_n_158}),
        .\mem_address_reg[30] ({RISC_V_Core_n_187,RISC_V_Core_n_188,RISC_V_Core_n_189,RISC_V_Core_n_190}),
        .\mem_address_reg[30]_0 ({RISC_V_Core_n_212,RISC_V_Core_n_213,RISC_V_Core_n_214,RISC_V_Core_n_215}),
        .\mem_address_reg[30]_1 (RISC_V_Core_n_216),
        .\mem_address_reg[30]_2 ({RISC_V_Core_n_238,RISC_V_Core_n_239,RISC_V_Core_n_240,RISC_V_Core_n_241}),
        .\mem_address_reg[31] (RISC_V_Core_n_191),
        .\mem_address_reg[3] ({RISC_V_Core_n_151,RISC_V_Core_n_152,RISC_V_Core_n_153,RISC_V_Core_n_154}),
        .\mem_address_reg[3]_0 ({RISC_V_Core_n_167,RISC_V_Core_n_168,RISC_V_Core_n_169,RISC_V_Core_n_170}),
        .\mem_address_reg[3]_1 ({RISC_V_Core_n_171,RISC_V_Core_n_172,RISC_V_Core_n_173,RISC_V_Core_n_174}),
        .\mem_address_reg[7] (RISC_V_Core_n_217),
        .\mem_data_out_reg[0] (SWITCH_n_0),
        .\mem_data_out_reg[0]_0 (GPIO_n_0),
        .\mem_data_out_reg[0]_1 (LED_wraper_n_1),
        .\mem_data_out_reg[31] ({LED_n_34,LED_n_35,LED_n_36,LED_n_37,LED_n_38,LED_n_39,LED_n_40,LED_n_41,LED_n_42,LED_n_43,LED_n_44,LED_n_45,LED_n_46,LED_n_47,LED_n_48,LED_n_49,LED_n_50,LED_n_51,LED_n_52,LED_n_53,LED_n_54,LED_n_55,LED_n_56,LED_n_57,LEDS_IO_O}),
        .\mem_data_out_reg[31]_0 ({LED_n_66,LED_n_67,LED_n_68,LED_n_69,LED_n_70,LED_n_71,LED_n_72,LED_n_73,LED_n_74,LED_n_75,LED_n_76,LED_n_77,LED_n_78,LED_n_79,LED_n_80,LED_n_81,LED_n_82,LED_n_83,LED_n_84,LED_n_85,LED_n_86,LED_n_87,LED_n_88,LED_n_89,LEDS_IO_T}),
        .\mem_data_out_reg[31]_1 ({GPIO_n_1,GPIO_n_2,GPIO_n_3,GPIO_n_4,GPIO_n_5,GPIO_n_6,GPIO_n_7,GPIO_n_8,GPIO_n_9,GPIO_n_10,GPIO_n_11,GPIO_n_12,GPIO_n_13,GPIO_n_14,GPIO_n_15,GPIO_n_16,GPIO_n_17,GPIO_n_18,GPIO_n_19,GPIO_n_20,GPIO_n_21,GPIO_n_22,GPIO_n_23,GPIO_n_24,GPIO_IO_O}),
        .\mem_data_out_reg[31]_2 ({GPIO_n_33,GPIO_n_34,GPIO_n_35,GPIO_n_36,GPIO_n_37,GPIO_n_38,GPIO_n_39,GPIO_n_40,GPIO_n_41,GPIO_n_42,GPIO_n_43,GPIO_n_44,GPIO_n_45,GPIO_n_46,GPIO_n_47,GPIO_n_48,GPIO_n_49,GPIO_n_50,GPIO_n_51,GPIO_n_52,GPIO_n_53,GPIO_n_54,GPIO_n_55,GPIO_n_56,GPIO_IO_T}),
        .mem_done(mem_done),
        .mem_en(mem_en),
        .\mem_wren_reg[3] (mem_wren),
        .\mem_wren_reg[3]_0 ({RISC_V_Core_n_163,RISC_V_Core_n_164,RISC_V_Core_n_165,RISC_V_Core_n_166}),
        .\regfile_reg[1][0] (\regfile_reg[1][0] ),
        .\regfile_reg[1][0]_0 (\regfile_reg[1][0]_0 ),
        .\regfile_reg[1][0]_1 (\regfile_reg[1][0]_1 ),
        .reset_all(reset_all),
        .reset_all_reg(RISC_V_Core_n_4),
        .reset_all_reg_0(RISC_V_Core_n_5),
        .s00_axi_wdata(s00_axi_wdata),
        .selected(selected));
  top_korner_RISC_V_0_0_GPIO_1 SWITCH
       (.E({RISC_V_Core_n_155,RISC_V_Core_n_156,RISC_V_Core_n_157,RISC_V_Core_n_158}),
        .O({RISC_V_Core_n_159,RISC_V_Core_n_160,RISC_V_Core_n_161,RISC_V_Core_n_162}),
        .Q(address_global[2]),
        .SR(RISC_V_Core_n_4),
        .SWITCH_IO_I(SWITCH_IO_I),
        .SWITCH_IO_O(SWITCH_IO_O),
        .SWITCH_IO_T(SWITCH_IO_T),
        .\direction[7]_i_19__1_0 ({RISC_V_Core_n_212,RISC_V_Core_n_213,RISC_V_Core_n_214,RISC_V_Core_n_215}),
        .\direction[7]_i_19__1_1 (RISC_V_Core_n_216),
        .\direction[7]_i_2__0_0 ({RISC_V_Core_n_192,RISC_V_Core_n_193,RISC_V_Core_n_194,RISC_V_Core_n_195}),
        .\direction[7]_i_2__0_1 ({RISC_V_Core_n_200,RISC_V_Core_n_201,RISC_V_Core_n_202,RISC_V_Core_n_203}),
        .\direction[7]_i_4__0_0 ({RISC_V_Core_n_196,RISC_V_Core_n_197,RISC_V_Core_n_198,RISC_V_Core_n_199}),
        .\direction[7]_i_6__0_0 ({RISC_V_Core_n_204,RISC_V_Core_n_205,RISC_V_Core_n_206,RISC_V_Core_n_207}),
        .\direction[7]_i_6__0_1 ({RISC_V_Core_n_208,RISC_V_Core_n_209,RISC_V_Core_n_210,RISC_V_Core_n_211}),
        .\direction_reg[25]_0 ({RISC_V_Core_n_163,RISC_V_Core_n_164,RISC_V_Core_n_165,RISC_V_Core_n_166}),
        .\mem_address_reg[6] (SWITCH_n_0),
        .\mem_data_out_reg[31]_0 ({SWITCH_n_17,SWITCH_n_18,SWITCH_n_19,SWITCH_n_20,SWITCH_n_21,SWITCH_n_22,SWITCH_n_23,SWITCH_n_24,SWITCH_n_25,SWITCH_n_26,SWITCH_n_27,SWITCH_n_28,SWITCH_n_29,SWITCH_n_30,SWITCH_n_31,SWITCH_n_32,SWITCH_n_33,SWITCH_n_34,SWITCH_n_35,SWITCH_n_36,SWITCH_n_37,SWITCH_n_38,SWITCH_n_39,SWITCH_n_40,SWITCH_n_41,SWITCH_n_42,SWITCH_n_43,SWITCH_n_44,SWITCH_n_45,SWITCH_n_46,SWITCH_n_47,SWITCH_n_48}),
        .reset_all(reset_all),
        .s00_axi_aclk(s00_axi_aclk),
        .\values_out_reg[31]_0 (mem_data_in));
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0 GND:S1,IGNORE0,CE1 VCC:S0,IGNORE1,I1" *) 
  (* box_type = "PRIMITIVE" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE"),
    .SIM_DEVICE("7SERIES")) 
    cpu_clock
       (.CE0(debug_ce),
        .CE1(1'b0),
        .I0(s00_axi_aclk),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(clkp),
        .S0(1'b1),
        .S1(1'b0));
  top_korner_RISC_V_0_0_shift_registr shifter
       (.CLK(clkp),
        .mem_done(mem_done),
        .mem_en(mem_en),
        .reset_all(reset_all));
endmodule

(* ORIG_REF_NAME = "ControlUnit" *) 
module top_korner_RISC_V_0_0_ControlUnit
   (reset_all_reg_0,
    mem_en,
    S,
    \instruction_reg[23]_0 ,
    \mem_address[19]_i_6_0 ,
    \mem_address[15]_i_18_0 ,
    \mem_address[11]_i_6_0 ,
    \mem_address[7]_i_18_0 ,
    \mem_address[3]_i_10_0 ,
    Q,
    \instruction_reg[31]_0 ,
    \instruction_reg[24]_0 ,
    SR,
    \mem_address_reg[5]_0 ,
    reset_all_reg_1,
    reset_all_reg_2,
    addra,
    \mem_address_reg[14]_0 ,
    \mem_address_reg[30]_0 ,
    \mem_address[31]_i_22_0 ,
    \instruction_reg[27]_0 ,
    \instruction_reg[24]_1 ,
    \alufunc_reg[3]_0 ,
    p_2_in,
    \alufunc_reg[3]_1 ,
    \mem_address_reg[2]_0 ,
    \mem_address_reg[2]_1 ,
    \CPU_state_reg[3]_0 ,
    \alufunc_reg[3]_2 ,
    \alufunc_reg[3]_3 ,
    \alufunc_reg[3]_4 ,
    \alufunc_reg[3]_5 ,
    \instruction_reg[24]_2 ,
    \instruction_reg[24]_3 ,
    \instruction_reg[20]_rep__0_0 ,
    \instruction_reg[20]_rep_0 ,
    \mem_address_reg[14]_1 ,
    E,
    \mem_wren_reg[3]_0 ,
    \mem_address_reg[3]_0 ,
    \mem_address_reg[2]_2 ,
    O,
    \mem_wren_reg[3]_1 ,
    \mem_address_reg[3]_1 ,
    \mem_address_reg[3]_2 ,
    \mem_address_reg[18]_0 ,
    \mem_address_reg[22]_0 ,
    \mem_address_reg[26]_0 ,
    \mem_address_reg[30]_1 ,
    \mem_address_reg[31]_0 ,
    \mem_address_reg[10]_0 ,
    \mem_address_reg[14]_2 ,
    \mem_address_reg[18]_1 ,
    \mem_address_reg[22]_1 ,
    \mem_address_reg[26]_1 ,
    \mem_address_reg[30]_2 ,
    \mem_address_reg[30]_3 ,
    \mem_address_reg[7]_0 ,
    \mem_address_reg[11]_0 ,
    \mem_address_reg[15]_0 ,
    \mem_address_reg[19]_0 ,
    \mem_address_reg[23]_0 ,
    \mem_address_reg[27]_0 ,
    \mem_address_reg[30]_4 ,
    \instruction_reg[24]_4 ,
    \instruction_reg[24]_5 ,
    \instruction_reg[27]_1 ,
    \instruction_reg[7]_0 ,
    \instruction_reg[15]_0 ,
    \instruction_reg[19]_0 ,
    \instruction_reg[23]_1 ,
    \instruction_reg[27]_2 ,
    \instruction_reg[30]_0 ,
    PC_jump_handler_reg_0,
    PC_jump_handler_reg_1,
    PC_jump_handler_reg_2,
    PC_jump_handler_reg_3,
    PC_ce_reg_0,
    PC_ce_reg_1,
    \PC_reg[31] ,
    \PC_reg[3] ,
    \PC_reg[7] ,
    \PC_reg[10] ,
    \PC_reg[23] ,
    \PC_reg[27] ,
    reset_all_reg_3,
    \data_to_cpu_reg[31]_0 ,
    \instruction_reg[3]_0 ,
    reg_write_reg_0,
    reg_write_reg_1,
    reg_write_reg_2,
    reg_write_reg_3,
    reg_write_reg_4,
    reg_write_reg_5,
    reg_write_reg_6,
    reg_write_reg_7,
    reg_write_reg_8,
    reg_write_reg_9,
    reg_write_reg_10,
    reg_write_reg_11,
    reg_write_reg_12,
    reg_write_reg_13,
    reg_write_reg_14,
    reg_write_reg_15,
    reg_write_reg_16,
    reg_write_reg_17,
    reg_write_reg_18,
    reg_write_reg_19,
    reg_write_reg_20,
    reg_write_reg_21,
    reg_write_reg_22,
    reg_write_reg_23,
    reg_write_reg_24,
    reg_write_reg_25,
    reg_write_reg_26,
    reg_write_reg_27,
    reg_write_reg_28,
    reg_write_reg_29,
    reg_write_reg_30,
    computer_reset,
    CLK,
    \mem_address[24]_i_6_0 ,
    \mem_address_reg[31]_i_33 ,
    \mem_data_out_reg[0] ,
    \mem_data_out_reg[0]_0 ,
    \data_to_cpu_reg[15]_i_16_0 ,
    \mem_address_reg[31]_i_38 ,
    \mem_address[20]_i_21_0 ,
    \mem_address_reg[31]_i_38_0 ,
    \data_to_cpu_reg[15]_i_34_0 ,
    \mem_address_reg[23]_i_22 ,
    \data_to_cpu_reg[15]_i_25_0 ,
    \mem_address_reg[4]_i_22 ,
    \PC[31]_i_39_0 ,
    \mem_address[19]_i_5_0 ,
    \mem_address[19]_i_5_1 ,
    \data_to_cpu_reg[15]_i_68_0 ,
    \mem_address[5]_i_8_0 ,
    \mem_address[5]_i_8_1 ,
    \mem_address_reg[5]_1 ,
    \mem_address[20]_i_21_1 ,
    D,
    data1,
    PC,
    PC_plus_4,
    \mem_data_out_reg[31] ,
    \mem_data_out_reg[31]_0 ,
    LEDS_IO_I,
    \mem_data_out_reg[31]_1 ,
    \mem_data_out_reg[31]_2 ,
    GPIO_IO_I,
    \regfile_reg[1][0] ,
    \regfile_reg[1][0]_0 ,
    \regfile_reg[1][0]_1 ,
    s00_axi_wdata,
    \data_to_cpu_reg[15]_0 ,
    \data_to_cpu_reg[7]_0 ,
    mem_done,
    \mem_data_out_reg[0]_1 ,
    \direction[7]_i_3_0 ,
    \direction[7]_i_3_1 ,
    \mem_address_reg[31]_i_33_0 ,
    \mem_address_reg[31]_i_33_1 ,
    \mem_address_reg[20]_0 ,
    \mem_address_reg[23]_i_35 ,
    \mem_address_reg[23]_i_35_0 ,
    \mem_address_reg[16]_0 ,
    \mem_address_reg[16]_i_5_0 ,
    \mem_address_reg[17]_0 ,
    \mem_address_reg[17]_i_5_0 ,
    \mem_address_reg[17]_i_5_1 ,
    \mem_address_reg[14]_3 ,
    \mem_address_reg[14]_i_5_0 ,
    \mem_address_reg[14]_i_5_1 ,
    \mem_address_reg[15]_1 ,
    \mem_address_reg[15]_i_5_0 ,
    \mem_address_reg[15]_i_5_1 ,
    \mem_address_reg[12]_i_2_0 ,
    \mem_address_reg[15]_i_29 ,
    \mem_address_reg[13]_i_2_0 ,
    \mem_address_reg[15]_i_29_0 ,
    \mem_address_reg[10]_i_2_0 ,
    \mem_address_reg[11]_i_23 ,
    \mem_address_reg[11]_i_2_0 ,
    \mem_address_reg[11]_i_23_0 ,
    \mem_address_reg[11]_i_23_1 ,
    \mem_address_reg[9]_i_2_0 ,
    \mem_address_reg[11]_i_23_2 ,
    \mem_address_reg[6]_0 ,
    \mem_address_reg[6]_i_5_0 ,
    \mem_address_reg[7]_1 ,
    \mem_address_reg[7]_i_5_0 ,
    \mem_address_reg[7]_i_5_1 ,
    \mem_address_reg[5]_i_5_0 ,
    \PC[31]_i_31_0 ,
    \mem_address[31]_i_3_0 ,
    \mem_address[30]_i_2_0 ,
    data1_0,
    data0,
    \mem_address[24]_i_3_0 ,
    \mem_address[22]_i_2_0 ,
    \mem_address[25]_i_3_0 ,
    \mem_address[26]_i_3_0 ,
    \mem_address[27]_i_3_0 ,
    \mem_address[28]_i_2_0 ,
    \mem_address[29]_i_2_0 ,
    \mem_address[30]_i_2_1 ,
    \mem_address_reg[20]_i_7_0 ,
    \mem_address[18]_i_3_0 ,
    \mem_address[21]_i_2_0 ,
    \mem_address[22]_i_2_1 ,
    \mem_address[18]_i_3_1 ,
    \mem_address_reg[16]_i_5_1 ,
    \mem_address_reg[15]_i_5_2 ,
    \mem_address[6]_i_9_0 ,
    \PC[31]_i_35_0 ,
    \mem_address[6]_i_9_1 ,
    \mem_address[8]_i_3_0 ,
    \mem_address[8]_i_3_1 ,
    \mem_address[8]_i_5_0 ,
    \mem_address[18]_i_3_2 ,
    \mem_address[21]_i_4_0 ,
    \mem_address[16]_i_9_0 ,
    \mem_address[19]_i_11_0 ,
    \mem_address[16]_i_9_1 ,
    \mem_address[18]_i_5_0 ,
    \data_to_cpu[15]_i_6_0 ,
    \data_to_cpu[15]_i_6_1 ,
    \mem_address[3]_i_4_0 ,
    rs2_data,
    \mem_address[17]_i_18 ,
    \mem_address[18]_i_11_0 ,
    \mem_address[20]_i_21_2 ,
    \mem_address[21]_i_9_0 ,
    \mem_address[4]_i_5_0 ,
    \mem_address_reg[7]_i_5_2 ,
    \mem_address[8]_i_3_2 ,
    \mem_address[9]_i_3_0 ,
    \mem_address[10]_i_3_0 ,
    \mem_address[11]_i_3_0 ,
    \mem_address[12]_i_3_0 ,
    \mem_address[13]_i_3_0 ,
    \mem_address_reg[14]_i_5_2 ,
    \mem_address_reg[15]_i_5_3 ,
    \mem_address[21]_i_9_1 ,
    \mem_address[18]_i_11_1 ,
    \mem_address[2]_i_3_0 ,
    \mem_wren[3]_i_8_0 ,
    \mem_wren[3]_i_8_1 ,
    \mem_address[6]_i_16_0 ,
    \mem_address[6]_i_16_1 ,
    DI,
    \data_to_cpu[15]_i_9_0 ,
    \PC_reg[31]_0 ,
    \mem_address[14]_i_14 ,
    \mem_address[14]_i_14_0 ,
    \data_to_cpu[15]_i_24 ,
    \data_to_cpu[15]_i_24_0 ,
    \data_to_cpu[15]_i_24_1 ,
    \data_to_cpu[15]_i_24_2 );
  output reset_all_reg_0;
  output mem_en;
  output [2:0]S;
  output [3:0]\instruction_reg[23]_0 ;
  output [3:0]\mem_address[19]_i_6_0 ;
  output [3:0]\mem_address[15]_i_18_0 ;
  output [3:0]\mem_address[11]_i_6_0 ;
  output [3:0]\mem_address[7]_i_18_0 ;
  output [2:0]\mem_address[3]_i_10_0 ;
  output [0:0]Q;
  output [6:0]\instruction_reg[31]_0 ;
  output \instruction_reg[24]_0 ;
  output [0:0]SR;
  output \mem_address_reg[5]_0 ;
  output [0:0]reset_all_reg_1;
  output [0:0]reset_all_reg_2;
  output [9:0]addra;
  output \mem_address_reg[14]_0 ;
  output [20:0]\mem_address_reg[30]_0 ;
  output \mem_address[31]_i_22_0 ;
  output [3:0]\instruction_reg[27]_0 ;
  output \instruction_reg[24]_1 ;
  output \alufunc_reg[3]_0 ;
  output [27:0]p_2_in;
  output \alufunc_reg[3]_1 ;
  output [31:0]\mem_address_reg[2]_0 ;
  output [31:0]\mem_address_reg[2]_1 ;
  output [3:0]\CPU_state_reg[3]_0 ;
  output \alufunc_reg[3]_2 ;
  output \alufunc_reg[3]_3 ;
  output \alufunc_reg[3]_4 ;
  output \alufunc_reg[3]_5 ;
  output [10:0]\instruction_reg[24]_2 ;
  output [9:0]\instruction_reg[24]_3 ;
  output \instruction_reg[20]_rep__0_0 ;
  output \instruction_reg[20]_rep_0 ;
  output [2:0]\mem_address_reg[14]_1 ;
  output [3:0]E;
  output [3:0]\mem_wren_reg[3]_0 ;
  output [3:0]\mem_address_reg[3]_0 ;
  output [3:0]\mem_address_reg[2]_2 ;
  output [3:0]O;
  output [3:0]\mem_wren_reg[3]_1 ;
  output [3:0]\mem_address_reg[3]_1 ;
  output [3:0]\mem_address_reg[3]_2 ;
  output [3:0]\mem_address_reg[18]_0 ;
  output [3:0]\mem_address_reg[22]_0 ;
  output [3:0]\mem_address_reg[26]_0 ;
  output [3:0]\mem_address_reg[30]_1 ;
  output [0:0]\mem_address_reg[31]_0 ;
  output [3:0]\mem_address_reg[10]_0 ;
  output [3:0]\mem_address_reg[14]_2 ;
  output [3:0]\mem_address_reg[18]_1 ;
  output [3:0]\mem_address_reg[22]_1 ;
  output [3:0]\mem_address_reg[26]_1 ;
  output [3:0]\mem_address_reg[30]_2 ;
  output [0:0]\mem_address_reg[30]_3 ;
  output [0:0]\mem_address_reg[7]_0 ;
  output [3:0]\mem_address_reg[11]_0 ;
  output [3:0]\mem_address_reg[15]_0 ;
  output [3:0]\mem_address_reg[19]_0 ;
  output [3:0]\mem_address_reg[23]_0 ;
  output [3:0]\mem_address_reg[27]_0 ;
  output [3:0]\mem_address_reg[30]_4 ;
  output \instruction_reg[24]_4 ;
  output [2:0]\instruction_reg[24]_5 ;
  output [3:0]\instruction_reg[27]_1 ;
  output [3:0]\instruction_reg[7]_0 ;
  output [3:0]\instruction_reg[15]_0 ;
  output [3:0]\instruction_reg[19]_0 ;
  output [3:0]\instruction_reg[23]_1 ;
  output [3:0]\instruction_reg[27]_2 ;
  output [2:0]\instruction_reg[30]_0 ;
  output PC_jump_handler_reg_0;
  output PC_jump_handler_reg_1;
  output PC_jump_handler_reg_2;
  output PC_jump_handler_reg_3;
  output PC_ce_reg_0;
  output PC_ce_reg_1;
  output [3:0]\PC_reg[31] ;
  output [2:0]\PC_reg[3] ;
  output [3:0]\PC_reg[7] ;
  output [2:0]\PC_reg[10] ;
  output [3:0]\PC_reg[23] ;
  output [2:0]\PC_reg[27] ;
  output reset_all_reg_3;
  output [31:0]\data_to_cpu_reg[31]_0 ;
  output \instruction_reg[3]_0 ;
  output [0:0]reg_write_reg_0;
  output [0:0]reg_write_reg_1;
  output [0:0]reg_write_reg_2;
  output [0:0]reg_write_reg_3;
  output [0:0]reg_write_reg_4;
  output [0:0]reg_write_reg_5;
  output [0:0]reg_write_reg_6;
  output [0:0]reg_write_reg_7;
  output [0:0]reg_write_reg_8;
  output [0:0]reg_write_reg_9;
  output [0:0]reg_write_reg_10;
  output [0:0]reg_write_reg_11;
  output [0:0]reg_write_reg_12;
  output [0:0]reg_write_reg_13;
  output [0:0]reg_write_reg_14;
  output [0:0]reg_write_reg_15;
  output [0:0]reg_write_reg_16;
  output [0:0]reg_write_reg_17;
  output [0:0]reg_write_reg_18;
  output [0:0]reg_write_reg_19;
  output [0:0]reg_write_reg_20;
  output [0:0]reg_write_reg_21;
  output [0:0]reg_write_reg_22;
  output [0:0]reg_write_reg_23;
  output [0:0]reg_write_reg_24;
  output [0:0]reg_write_reg_25;
  output [0:0]reg_write_reg_26;
  output [0:0]reg_write_reg_27;
  output [0:0]reg_write_reg_28;
  output [0:0]reg_write_reg_29;
  output [0:0]reg_write_reg_30;
  input computer_reset;
  input CLK;
  input \mem_address[24]_i_6_0 ;
  input \mem_address_reg[31]_i_33 ;
  input \mem_data_out_reg[0] ;
  input \mem_data_out_reg[0]_0 ;
  input \data_to_cpu_reg[15]_i_16_0 ;
  input \mem_address_reg[31]_i_38 ;
  input \mem_address[20]_i_21_0 ;
  input \mem_address_reg[31]_i_38_0 ;
  input \data_to_cpu_reg[15]_i_34_0 ;
  input \mem_address_reg[23]_i_22 ;
  input \data_to_cpu_reg[15]_i_25_0 ;
  input \mem_address_reg[4]_i_22 ;
  input \PC[31]_i_39_0 ;
  input \mem_address[19]_i_5_0 ;
  input \mem_address[19]_i_5_1 ;
  input \data_to_cpu_reg[15]_i_68_0 ;
  input \mem_address[5]_i_8_0 ;
  input \mem_address[5]_i_8_1 ;
  input \mem_address_reg[5]_1 ;
  input \mem_address[20]_i_21_1 ;
  input [31:0]D;
  input [31:0]data1;
  input [31:0]PC;
  input [30:0]PC_plus_4;
  input [31:0]\mem_data_out_reg[31] ;
  input [31:0]\mem_data_out_reg[31]_0 ;
  input [7:0]LEDS_IO_I;
  input [31:0]\mem_data_out_reg[31]_1 ;
  input [31:0]\mem_data_out_reg[31]_2 ;
  input [7:0]GPIO_IO_I;
  input \regfile_reg[1][0] ;
  input \regfile_reg[1][0]_0 ;
  input \regfile_reg[1][0]_1 ;
  input [3:0]s00_axi_wdata;
  input \data_to_cpu_reg[15]_0 ;
  input \data_to_cpu_reg[7]_0 ;
  input mem_done;
  input \mem_data_out_reg[0]_1 ;
  input [0:0]\direction[7]_i_3_0 ;
  input \direction[7]_i_3_1 ;
  input \mem_address_reg[31]_i_33_0 ;
  input \mem_address_reg[31]_i_33_1 ;
  input \mem_address_reg[20]_0 ;
  input \mem_address_reg[23]_i_35 ;
  input \mem_address_reg[23]_i_35_0 ;
  input \mem_address_reg[16]_0 ;
  input \mem_address_reg[16]_i_5_0 ;
  input \mem_address_reg[17]_0 ;
  input \mem_address_reg[17]_i_5_0 ;
  input \mem_address_reg[17]_i_5_1 ;
  input \mem_address_reg[14]_3 ;
  input \mem_address_reg[14]_i_5_0 ;
  input \mem_address_reg[14]_i_5_1 ;
  input \mem_address_reg[15]_1 ;
  input \mem_address_reg[15]_i_5_0 ;
  input \mem_address_reg[15]_i_5_1 ;
  input \mem_address_reg[12]_i_2_0 ;
  input \mem_address_reg[15]_i_29 ;
  input \mem_address_reg[13]_i_2_0 ;
  input \mem_address_reg[15]_i_29_0 ;
  input \mem_address_reg[10]_i_2_0 ;
  input \mem_address_reg[11]_i_23 ;
  input \mem_address_reg[11]_i_2_0 ;
  input \mem_address_reg[11]_i_23_0 ;
  input \mem_address_reg[11]_i_23_1 ;
  input \mem_address_reg[9]_i_2_0 ;
  input \mem_address_reg[11]_i_23_2 ;
  input \mem_address_reg[6]_0 ;
  input \mem_address_reg[6]_i_5_0 ;
  input \mem_address_reg[7]_1 ;
  input \mem_address_reg[7]_i_5_0 ;
  input \mem_address_reg[7]_i_5_1 ;
  input \mem_address_reg[5]_i_5_0 ;
  input \PC[31]_i_31_0 ;
  input \mem_address[31]_i_3_0 ;
  input \mem_address[30]_i_2_0 ;
  input [31:0]data1_0;
  input [31:0]data0;
  input \mem_address[24]_i_3_0 ;
  input \mem_address[22]_i_2_0 ;
  input \mem_address[25]_i_3_0 ;
  input \mem_address[26]_i_3_0 ;
  input \mem_address[27]_i_3_0 ;
  input \mem_address[28]_i_2_0 ;
  input \mem_address[29]_i_2_0 ;
  input \mem_address[30]_i_2_1 ;
  input \mem_address_reg[20]_i_7_0 ;
  input \mem_address[18]_i_3_0 ;
  input \mem_address[21]_i_2_0 ;
  input \mem_address[22]_i_2_1 ;
  input \mem_address[18]_i_3_1 ;
  input \mem_address_reg[16]_i_5_1 ;
  input \mem_address_reg[15]_i_5_2 ;
  input \mem_address[6]_i_9_0 ;
  input \PC[31]_i_35_0 ;
  input \mem_address[6]_i_9_1 ;
  input \mem_address[8]_i_3_0 ;
  input \mem_address[8]_i_3_1 ;
  input \mem_address[8]_i_5_0 ;
  input \mem_address[18]_i_3_2 ;
  input \mem_address[21]_i_4_0 ;
  input \mem_address[16]_i_9_0 ;
  input \mem_address[19]_i_11_0 ;
  input \mem_address[16]_i_9_1 ;
  input \mem_address[18]_i_5_0 ;
  input \data_to_cpu[15]_i_6_0 ;
  input \data_to_cpu[15]_i_6_1 ;
  input \mem_address[3]_i_4_0 ;
  input [28:0]rs2_data;
  input \mem_address[17]_i_18 ;
  input \mem_address[18]_i_11_0 ;
  input \mem_address[20]_i_21_2 ;
  input \mem_address[21]_i_9_0 ;
  input \mem_address[4]_i_5_0 ;
  input \mem_address_reg[7]_i_5_2 ;
  input \mem_address[8]_i_3_2 ;
  input \mem_address[9]_i_3_0 ;
  input \mem_address[10]_i_3_0 ;
  input \mem_address[11]_i_3_0 ;
  input \mem_address[12]_i_3_0 ;
  input \mem_address[13]_i_3_0 ;
  input \mem_address_reg[14]_i_5_2 ;
  input \mem_address_reg[15]_i_5_3 ;
  input \mem_address[21]_i_9_1 ;
  input \mem_address[18]_i_11_1 ;
  input \mem_address[2]_i_3_0 ;
  input \mem_wren[3]_i_8_0 ;
  input \mem_wren[3]_i_8_1 ;
  input \mem_address[6]_i_16_0 ;
  input \mem_address[6]_i_16_1 ;
  input [0:0]DI;
  input [0:0]\data_to_cpu[15]_i_9_0 ;
  input \PC_reg[31]_0 ;
  input \mem_address[14]_i_14 ;
  input \mem_address[14]_i_14_0 ;
  input \data_to_cpu[15]_i_24 ;
  input \data_to_cpu[15]_i_24_0 ;
  input \data_to_cpu[15]_i_24_1 ;
  input \data_to_cpu[15]_i_24_2 ;

  wire \ALU/data2 ;
  wire \ALU/data3 ;
  wire [31:2]ALU_result;
  wire CLK;
  wire [1:1]CPU_state;
  wire \CPU_state[0]_i_1_n_0 ;
  wire \CPU_state[0]_i_2_n_0 ;
  wire \CPU_state[0]_i_3_n_0 ;
  wire \CPU_state[1]_i_1_n_0 ;
  wire \CPU_state[2]_i_1_n_0 ;
  wire \CPU_state[2]_i_2_n_0 ;
  wire \CPU_state[2]_i_3_n_0 ;
  wire \CPU_state[2]_i_4_n_0 ;
  wire \CPU_state[3]_i_1_n_0 ;
  wire [3:0]\CPU_state_reg[3]_0 ;
  wire [31:0]D;
  wire [0:0]DI;
  wire [3:0]E;
  wire [7:0]GPIO_IO_I;
  wire [7:0]LEDS_IO_I;
  wire [3:0]O;
  wire [31:0]PC;
  wire \PC[10]_i_2_n_0 ;
  wire \PC[11]_i_3_n_0 ;
  wire \PC[31]_i_11_n_0 ;
  wire \PC[31]_i_12_n_0 ;
  wire \PC[31]_i_13_n_0 ;
  wire \PC[31]_i_15_n_0 ;
  wire \PC[31]_i_21_n_0 ;
  wire \PC[31]_i_22_n_0 ;
  wire \PC[31]_i_23_n_0 ;
  wire \PC[31]_i_24_n_0 ;
  wire \PC[31]_i_25_n_0 ;
  wire \PC[31]_i_26_n_0 ;
  wire \PC[31]_i_27_n_0 ;
  wire \PC[31]_i_28_n_0 ;
  wire \PC[31]_i_29_n_0 ;
  wire \PC[31]_i_30_n_0 ;
  wire \PC[31]_i_31_0 ;
  wire \PC[31]_i_31_n_0 ;
  wire \PC[31]_i_32_n_0 ;
  wire \PC[31]_i_33_n_0 ;
  wire \PC[31]_i_34_n_0 ;
  wire \PC[31]_i_35_0 ;
  wire \PC[31]_i_35_n_0 ;
  wire \PC[31]_i_36_n_0 ;
  wire \PC[31]_i_37_n_0 ;
  wire \PC[31]_i_38_n_0 ;
  wire \PC[31]_i_39_0 ;
  wire \PC[31]_i_39_n_0 ;
  wire \PC[31]_i_40_n_0 ;
  wire \PC[31]_i_41_n_0 ;
  wire \PC[31]_i_4_n_0 ;
  wire \PC[31]_i_5_n_0 ;
  wire \PC[31]_i_6_n_0 ;
  wire \PC[31]_i_8_n_0 ;
  wire \PC[7]_i_7_n_0 ;
  wire \PC[8]_i_2_n_0 ;
  wire \PC[9]_i_2_n_0 ;
  wire PC_ce;
  wire PC_ce_i_1_n_0;
  wire PC_ce_reg_0;
  wire PC_ce_reg_1;
  wire PC_jump_handler;
  wire PC_jump_handler_i_1_n_0;
  wire PC_jump_handler_i_2_n_0;
  wire PC_jump_handler_reg_0;
  wire PC_jump_handler_reg_1;
  wire PC_jump_handler_reg_2;
  wire PC_jump_handler_reg_3;
  wire [30:0]PC_plus_4;
  wire [2:0]\PC_reg[10] ;
  wire [3:0]\PC_reg[23] ;
  wire [2:0]\PC_reg[27] ;
  wire [3:0]\PC_reg[31] ;
  wire \PC_reg[31]_0 ;
  wire [2:0]\PC_reg[3] ;
  wire [3:0]\PC_reg[7] ;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [9:0]addra;
  wire [31:3]address_global;
  wire [3:1]alufunc;
  wire \alufunc[0]_i_1_n_0 ;
  wire \alufunc[0]_i_2_n_0 ;
  wire \alufunc[0]_i_3_n_0 ;
  wire \alufunc[0]_i_4_n_0 ;
  wire \alufunc[1]_i_1_n_0 ;
  wire \alufunc[1]_i_2_n_0 ;
  wire \alufunc[1]_i_3_n_0 ;
  wire \alufunc[2]_i_1_n_0 ;
  wire \alufunc[2]_i_2_n_0 ;
  wire \alufunc[2]_i_3_n_0 ;
  wire \alufunc[2]_i_4_n_0 ;
  wire \alufunc[2]_i_5_n_0 ;
  wire \alufunc[2]_i_6_n_0 ;
  wire \alufunc[3]_i_1_n_0 ;
  wire \alufunc[3]_i_2_n_0 ;
  wire \alufunc[3]_i_3_n_0 ;
  wire \alufunc_reg[3]_0 ;
  wire \alufunc_reg[3]_1 ;
  wire \alufunc_reg[3]_2 ;
  wire \alufunc_reg[3]_3 ;
  wire \alufunc_reg[3]_4 ;
  wire \alufunc_reg[3]_5 ;
  wire [3:0]computer_CPU_state_out;
  wire computer_reset;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:0]data1_0;
  wire [29:5]data2;
  wire [31:0]data_from_memory_formater;
  wire [31:0]data_to_cpu;
  wire \data_to_cpu[0]_i_2_n_0 ;
  wire \data_to_cpu[10]_i_2_n_0 ;
  wire \data_to_cpu[11]_i_2_n_0 ;
  wire \data_to_cpu[12]_i_2_n_0 ;
  wire \data_to_cpu[13]_i_2_n_0 ;
  wire \data_to_cpu[14]_i_2_n_0 ;
  wire \data_to_cpu[14]_i_3_n_0 ;
  wire \data_to_cpu[15]_i_10_n_0 ;
  wire \data_to_cpu[15]_i_15_n_0 ;
  wire \data_to_cpu[15]_i_17_n_0 ;
  wire \data_to_cpu[15]_i_24 ;
  wire \data_to_cpu[15]_i_24_0 ;
  wire \data_to_cpu[15]_i_24_1 ;
  wire \data_to_cpu[15]_i_24_2 ;
  wire \data_to_cpu[15]_i_27_n_0 ;
  wire \data_to_cpu[15]_i_28_n_0 ;
  wire \data_to_cpu[15]_i_29_n_0 ;
  wire \data_to_cpu[15]_i_2_n_0 ;
  wire \data_to_cpu[15]_i_30_n_0 ;
  wire \data_to_cpu[15]_i_31_n_0 ;
  wire \data_to_cpu[15]_i_32_n_0 ;
  wire \data_to_cpu[15]_i_33_n_0 ;
  wire \data_to_cpu[15]_i_36_n_0 ;
  wire \data_to_cpu[15]_i_37_n_0 ;
  wire \data_to_cpu[15]_i_38_n_0 ;
  wire \data_to_cpu[15]_i_39_n_0 ;
  wire \data_to_cpu[15]_i_3_n_0 ;
  wire \data_to_cpu[15]_i_47_n_0 ;
  wire \data_to_cpu[15]_i_48_n_0 ;
  wire \data_to_cpu[15]_i_49_n_0 ;
  wire \data_to_cpu[15]_i_4_n_0 ;
  wire \data_to_cpu[15]_i_50_n_0 ;
  wire \data_to_cpu[15]_i_51_n_0 ;
  wire \data_to_cpu[15]_i_52_n_0 ;
  wire \data_to_cpu[15]_i_53_n_0 ;
  wire \data_to_cpu[15]_i_54_n_0 ;
  wire \data_to_cpu[15]_i_56_n_0 ;
  wire \data_to_cpu[15]_i_57_n_0 ;
  wire \data_to_cpu[15]_i_58_n_0 ;
  wire \data_to_cpu[15]_i_59_n_0 ;
  wire \data_to_cpu[15]_i_69_n_0 ;
  wire \data_to_cpu[15]_i_6_0 ;
  wire \data_to_cpu[15]_i_6_1 ;
  wire \data_to_cpu[15]_i_70_n_0 ;
  wire \data_to_cpu[15]_i_71_n_0 ;
  wire \data_to_cpu[15]_i_72_n_0 ;
  wire \data_to_cpu[15]_i_73_n_0 ;
  wire \data_to_cpu[15]_i_74_n_0 ;
  wire \data_to_cpu[15]_i_75_n_0 ;
  wire \data_to_cpu[15]_i_76_n_0 ;
  wire \data_to_cpu[15]_i_78_n_0 ;
  wire \data_to_cpu[15]_i_79_n_0 ;
  wire \data_to_cpu[15]_i_7_n_0 ;
  wire \data_to_cpu[15]_i_80_n_0 ;
  wire \data_to_cpu[15]_i_81_n_0 ;
  wire \data_to_cpu[15]_i_82_n_0 ;
  wire \data_to_cpu[15]_i_83_n_0 ;
  wire \data_to_cpu[15]_i_84_n_0 ;
  wire \data_to_cpu[15]_i_85_n_0 ;
  wire \data_to_cpu[15]_i_86_n_0 ;
  wire \data_to_cpu[15]_i_87_n_0 ;
  wire \data_to_cpu[15]_i_88_n_0 ;
  wire \data_to_cpu[15]_i_89_n_0 ;
  wire \data_to_cpu[15]_i_8_n_0 ;
  wire \data_to_cpu[15]_i_90_n_0 ;
  wire \data_to_cpu[15]_i_91_n_0 ;
  wire \data_to_cpu[15]_i_92_n_0 ;
  wire \data_to_cpu[15]_i_93_n_0 ;
  wire [0:0]\data_to_cpu[15]_i_9_0 ;
  wire \data_to_cpu[15]_i_9_n_0 ;
  wire \data_to_cpu[1]_i_2_n_0 ;
  wire \data_to_cpu[23]_i_2_n_0 ;
  wire \data_to_cpu[2]_i_2_n_0 ;
  wire \data_to_cpu[31]_i_1_n_0 ;
  wire \data_to_cpu[31]_i_3_n_0 ;
  wire \data_to_cpu[31]_i_4_n_0 ;
  wire \data_to_cpu[31]_i_5_n_0 ;
  wire \data_to_cpu[31]_i_6_n_0 ;
  wire \data_to_cpu[31]_i_7_n_0 ;
  wire \data_to_cpu[3]_i_2_n_0 ;
  wire \data_to_cpu[4]_i_2_n_0 ;
  wire \data_to_cpu[5]_i_2_n_0 ;
  wire \data_to_cpu[6]_i_3_n_0 ;
  wire \data_to_cpu[6]_i_4_n_0 ;
  wire \data_to_cpu[6]_i_5_n_0 ;
  wire \data_to_cpu[6]_i_6_n_0 ;
  wire \data_to_cpu[8]_i_2_n_0 ;
  wire \data_to_cpu[9]_i_2_n_0 ;
  wire \data_to_cpu_reg[15]_0 ;
  wire \data_to_cpu_reg[15]_i_14_n_1 ;
  wire \data_to_cpu_reg[15]_i_14_n_2 ;
  wire \data_to_cpu_reg[15]_i_14_n_3 ;
  wire \data_to_cpu_reg[15]_i_16_0 ;
  wire \data_to_cpu_reg[15]_i_16_n_1 ;
  wire \data_to_cpu_reg[15]_i_16_n_2 ;
  wire \data_to_cpu_reg[15]_i_16_n_3 ;
  wire \data_to_cpu_reg[15]_i_25_0 ;
  wire \data_to_cpu_reg[15]_i_25_n_0 ;
  wire \data_to_cpu_reg[15]_i_25_n_1 ;
  wire \data_to_cpu_reg[15]_i_25_n_2 ;
  wire \data_to_cpu_reg[15]_i_25_n_3 ;
  wire \data_to_cpu_reg[15]_i_34_0 ;
  wire \data_to_cpu_reg[15]_i_34_n_0 ;
  wire \data_to_cpu_reg[15]_i_34_n_1 ;
  wire \data_to_cpu_reg[15]_i_34_n_2 ;
  wire \data_to_cpu_reg[15]_i_34_n_3 ;
  wire \data_to_cpu_reg[15]_i_46_n_0 ;
  wire \data_to_cpu_reg[15]_i_46_n_1 ;
  wire \data_to_cpu_reg[15]_i_46_n_2 ;
  wire \data_to_cpu_reg[15]_i_46_n_3 ;
  wire \data_to_cpu_reg[15]_i_55_n_0 ;
  wire \data_to_cpu_reg[15]_i_55_n_1 ;
  wire \data_to_cpu_reg[15]_i_55_n_2 ;
  wire \data_to_cpu_reg[15]_i_55_n_3 ;
  wire \data_to_cpu_reg[15]_i_68_0 ;
  wire \data_to_cpu_reg[15]_i_68_n_0 ;
  wire \data_to_cpu_reg[15]_i_68_n_1 ;
  wire \data_to_cpu_reg[15]_i_68_n_2 ;
  wire \data_to_cpu_reg[15]_i_68_n_3 ;
  wire \data_to_cpu_reg[15]_i_77_n_0 ;
  wire \data_to_cpu_reg[15]_i_77_n_1 ;
  wire \data_to_cpu_reg[15]_i_77_n_2 ;
  wire \data_to_cpu_reg[15]_i_77_n_3 ;
  wire [31:0]\data_to_cpu_reg[31]_0 ;
  wire \data_to_cpu_reg[7]_0 ;
  wire \direction[7]_i_12__1_n_0 ;
  wire \direction[7]_i_13__1_n_0 ;
  wire \direction[7]_i_13_n_0 ;
  wire \direction[7]_i_14__1_n_0 ;
  wire \direction[7]_i_14_n_0 ;
  wire \direction[7]_i_15__0_n_0 ;
  wire \direction[7]_i_15__1_n_0 ;
  wire \direction[7]_i_17__0_n_0 ;
  wire \direction[7]_i_18__0_n_0 ;
  wire \direction[7]_i_19__0_n_0 ;
  wire \direction[7]_i_20__0_n_0 ;
  wire \direction[7]_i_20__1_n_0 ;
  wire \direction[7]_i_21__0_n_0 ;
  wire \direction[7]_i_22__0_n_0 ;
  wire \direction[7]_i_22__1_n_0 ;
  wire \direction[7]_i_23_n_0 ;
  wire \direction[7]_i_24__0_n_0 ;
  wire \direction[7]_i_24_n_0 ;
  wire \direction[7]_i_25__0_n_0 ;
  wire \direction[7]_i_25_n_0 ;
  wire \direction[7]_i_26_n_0 ;
  wire \direction[7]_i_27__0_n_0 ;
  wire \direction[7]_i_27_n_0 ;
  wire \direction[7]_i_28__0_n_0 ;
  wire \direction[7]_i_28_n_0 ;
  wire \direction[7]_i_29__0_n_0 ;
  wire \direction[7]_i_29_n_0 ;
  wire \direction[7]_i_30__0_n_0 ;
  wire \direction[7]_i_30_n_0 ;
  wire \direction[7]_i_31__0_n_0 ;
  wire \direction[7]_i_31_n_0 ;
  wire \direction[7]_i_32_n_0 ;
  wire \direction[7]_i_33_n_0 ;
  wire \direction[7]_i_34__0_n_0 ;
  wire \direction[7]_i_34_n_0 ;
  wire \direction[7]_i_35__0_n_0 ;
  wire \direction[7]_i_35_n_0 ;
  wire \direction[7]_i_36__0_n_0 ;
  wire \direction[7]_i_36_n_0 ;
  wire \direction[7]_i_37__0_n_0 ;
  wire \direction[7]_i_37_n_0 ;
  wire \direction[7]_i_38__0_n_0 ;
  wire \direction[7]_i_38_n_0 ;
  wire \direction[7]_i_39__0_n_0 ;
  wire \direction[7]_i_39_n_0 ;
  wire [0:0]\direction[7]_i_3_0 ;
  wire \direction[7]_i_3_1 ;
  wire \direction[7]_i_40__0_n_0 ;
  wire \direction[7]_i_40_n_0 ;
  wire \direction[7]_i_41__0_n_0 ;
  wire \direction[7]_i_41_n_0 ;
  wire \direction[7]_i_43_n_0 ;
  wire \direction[7]_i_6_n_0 ;
  wire \direction[7]_i_7__1_n_0 ;
  wire \direction[7]_i_8_n_0 ;
  wire \direction[7]_i_9_n_0 ;
  wire \direction_reg[7]_i_10__0_n_0 ;
  wire \direction_reg[7]_i_10__0_n_1 ;
  wire \direction_reg[7]_i_10__0_n_2 ;
  wire \direction_reg[7]_i_10__0_n_3 ;
  wire \direction_reg[7]_i_11__0_n_0 ;
  wire \direction_reg[7]_i_11__0_n_1 ;
  wire \direction_reg[7]_i_11__0_n_2 ;
  wire \direction_reg[7]_i_11__0_n_3 ;
  wire \direction_reg[7]_i_16_n_0 ;
  wire \direction_reg[7]_i_16_n_1 ;
  wire \direction_reg[7]_i_16_n_2 ;
  wire \direction_reg[7]_i_16_n_3 ;
  wire \direction_reg[7]_i_17_n_0 ;
  wire \direction_reg[7]_i_17_n_1 ;
  wire \direction_reg[7]_i_17_n_2 ;
  wire \direction_reg[7]_i_17_n_3 ;
  wire \direction_reg[7]_i_18_n_0 ;
  wire \direction_reg[7]_i_18_n_1 ;
  wire \direction_reg[7]_i_18_n_2 ;
  wire \direction_reg[7]_i_18_n_3 ;
  wire \direction_reg[7]_i_21_n_0 ;
  wire \direction_reg[7]_i_21_n_1 ;
  wire \direction_reg[7]_i_21_n_2 ;
  wire \direction_reg[7]_i_21_n_3 ;
  wire \direction_reg[7]_i_23_n_0 ;
  wire \direction_reg[7]_i_23_n_1 ;
  wire \direction_reg[7]_i_23_n_2 ;
  wire \direction_reg[7]_i_23_n_3 ;
  wire \direction_reg[7]_i_26_n_1 ;
  wire \direction_reg[7]_i_26_n_2 ;
  wire \direction_reg[7]_i_26_n_3 ;
  wire \direction_reg[7]_i_32_n_0 ;
  wire \direction_reg[7]_i_32_n_1 ;
  wire \direction_reg[7]_i_32_n_2 ;
  wire \direction_reg[7]_i_32_n_3 ;
  wire \direction_reg[7]_i_3_n_0 ;
  wire \direction_reg[7]_i_3_n_1 ;
  wire \direction_reg[7]_i_3_n_2 ;
  wire \direction_reg[7]_i_3_n_3 ;
  wire \direction_reg[7]_i_5_n_0 ;
  wire \direction_reg[7]_i_5_n_1 ;
  wire \direction_reg[7]_i_5_n_2 ;
  wire \direction_reg[7]_i_5_n_3 ;
  wire \direction_reg[7]_i_6_n_0 ;
  wire \direction_reg[7]_i_6_n_1 ;
  wire \direction_reg[7]_i_6_n_2 ;
  wire \direction_reg[7]_i_6_n_3 ;
  wire \direction_reg[7]_i_8__0_n_0 ;
  wire \direction_reg[7]_i_8__0_n_1 ;
  wire \direction_reg[7]_i_8__0_n_2 ;
  wire \direction_reg[7]_i_8__0_n_3 ;
  wire \direction_reg[7]_i_9__0_n_0 ;
  wire \direction_reg[7]_i_9__0_n_1 ;
  wire \direction_reg[7]_i_9__0_n_2 ;
  wire \direction_reg[7]_i_9__0_n_3 ;
  wire [6:0]funct_7;
  wire [30:1]imm;
  wire instruction;
  wire [3:0]\instruction_reg[15]_0 ;
  wire [3:0]\instruction_reg[19]_0 ;
  wire \instruction_reg[20]_rep_0 ;
  wire \instruction_reg[20]_rep__0_0 ;
  wire [3:0]\instruction_reg[23]_0 ;
  wire [3:0]\instruction_reg[23]_1 ;
  wire \instruction_reg[24]_0 ;
  wire \instruction_reg[24]_1 ;
  wire [10:0]\instruction_reg[24]_2 ;
  wire [9:0]\instruction_reg[24]_3 ;
  wire \instruction_reg[24]_4 ;
  wire [2:0]\instruction_reg[24]_5 ;
  wire [3:0]\instruction_reg[27]_0 ;
  wire [3:0]\instruction_reg[27]_1 ;
  wire [3:0]\instruction_reg[27]_2 ;
  wire [2:0]\instruction_reg[30]_0 ;
  wire [6:0]\instruction_reg[31]_0 ;
  wire \instruction_reg[3]_0 ;
  wire [3:0]\instruction_reg[7]_0 ;
  wire \instruction_reg_n_0_[0] ;
  wire \instruction_reg_n_0_[12] ;
  wire \instruction_reg_n_0_[13] ;
  wire \instruction_reg_n_0_[14] ;
  wire \instruction_reg_n_0_[1] ;
  wire \instruction_reg_n_0_[2] ;
  wire \instruction_reg_n_0_[3] ;
  wire \instruction_reg_n_0_[4] ;
  wire \instruction_reg_n_0_[5] ;
  wire \instruction_reg_n_0_[6] ;
  wire \mem_address[10]_i_13_n_0 ;
  wire \mem_address[10]_i_1_n_0 ;
  wire \mem_address[10]_i_3_0 ;
  wire \mem_address[10]_i_3_n_0 ;
  wire \mem_address[10]_i_4_n_0 ;
  wire \mem_address[10]_i_6_n_0 ;
  wire \mem_address[10]_i_7_n_0 ;
  wire \mem_address[11]_i_13_n_0 ;
  wire \mem_address[11]_i_14_n_0 ;
  wire \mem_address[11]_i_1_n_0 ;
  wire \mem_address[11]_i_24_n_0 ;
  wire \mem_address[11]_i_25_n_0 ;
  wire \mem_address[11]_i_26_n_0 ;
  wire \mem_address[11]_i_3_0 ;
  wire \mem_address[11]_i_3_n_0 ;
  wire \mem_address[11]_i_4_n_0 ;
  wire [3:0]\mem_address[11]_i_6_0 ;
  wire \mem_address[11]_i_6_n_0 ;
  wire \mem_address[11]_i_7_n_0 ;
  wire \mem_address[12]_i_13_n_0 ;
  wire \mem_address[12]_i_14_n_0 ;
  wire \mem_address[12]_i_1_n_0 ;
  wire \mem_address[12]_i_20_n_0 ;
  wire \mem_address[12]_i_21_n_0 ;
  wire \mem_address[12]_i_3_0 ;
  wire \mem_address[12]_i_3_n_0 ;
  wire \mem_address[12]_i_4_n_0 ;
  wire \mem_address[12]_i_6_n_0 ;
  wire \mem_address[12]_i_7_n_0 ;
  wire \mem_address[13]_i_14_n_0 ;
  wire \mem_address[13]_i_1_n_0 ;
  wire \mem_address[13]_i_3_0 ;
  wire \mem_address[13]_i_3_n_0 ;
  wire \mem_address[13]_i_4_n_0 ;
  wire \mem_address[13]_i_6_n_0 ;
  wire \mem_address[13]_i_7_n_0 ;
  wire \mem_address[14]_i_14 ;
  wire \mem_address[14]_i_14_0 ;
  wire \mem_address[14]_i_15_n_0 ;
  wire \mem_address[14]_i_18_n_0 ;
  wire \mem_address[14]_i_1_n_0 ;
  wire \mem_address[14]_i_8_n_0 ;
  wire \mem_address[14]_i_9_n_0 ;
  wire \mem_address[15]_i_15_n_0 ;
  wire [3:0]\mem_address[15]_i_18_0 ;
  wire \mem_address[15]_i_18_n_0 ;
  wire \mem_address[15]_i_1_n_0 ;
  wire \mem_address[15]_i_8_n_0 ;
  wire \mem_address[15]_i_9_n_0 ;
  wire \mem_address[16]_i_15_n_0 ;
  wire \mem_address[16]_i_16_n_0 ;
  wire \mem_address[16]_i_18_n_0 ;
  wire \mem_address[16]_i_1_n_0 ;
  wire \mem_address[16]_i_8_n_0 ;
  wire \mem_address[16]_i_9_0 ;
  wire \mem_address[16]_i_9_1 ;
  wire \mem_address[16]_i_9_n_0 ;
  wire \mem_address[17]_i_10_n_0 ;
  wire \mem_address[17]_i_11_n_0 ;
  wire \mem_address[17]_i_17_n_0 ;
  wire \mem_address[17]_i_18 ;
  wire \mem_address[17]_i_1_n_0 ;
  wire \mem_address[17]_i_20_n_0 ;
  wire \mem_address[17]_i_6_n_0 ;
  wire \mem_address[17]_i_7_n_0 ;
  wire \mem_address[18]_i_11_0 ;
  wire \mem_address[18]_i_11_1 ;
  wire \mem_address[18]_i_11_n_0 ;
  wire \mem_address[18]_i_13_n_0 ;
  wire \mem_address[18]_i_1_n_0 ;
  wire \mem_address[18]_i_3_0 ;
  wire \mem_address[18]_i_3_1 ;
  wire \mem_address[18]_i_3_2 ;
  wire \mem_address[18]_i_3_n_0 ;
  wire \mem_address[18]_i_4_n_0 ;
  wire \mem_address[18]_i_5_0 ;
  wire \mem_address[18]_i_5_n_0 ;
  wire \mem_address[18]_i_6_n_0 ;
  wire \mem_address[18]_i_7_n_0 ;
  wire \mem_address[19]_i_10_n_0 ;
  wire \mem_address[19]_i_11_0 ;
  wire \mem_address[19]_i_11_n_0 ;
  wire \mem_address[19]_i_12_n_0 ;
  wire \mem_address[19]_i_14_n_0 ;
  wire \mem_address[19]_i_17_n_0 ;
  wire \mem_address[19]_i_19_n_0 ;
  wire \mem_address[19]_i_1_n_0 ;
  wire \mem_address[19]_i_3_n_0 ;
  wire \mem_address[19]_i_4_n_0 ;
  wire \mem_address[19]_i_5_0 ;
  wire \mem_address[19]_i_5_1 ;
  wire \mem_address[19]_i_5_n_0 ;
  wire [3:0]\mem_address[19]_i_6_0 ;
  wire \mem_address[19]_i_6_n_0 ;
  wire \mem_address[19]_i_7_n_0 ;
  wire \mem_address[20]_i_13_n_0 ;
  wire \mem_address[20]_i_14_n_0 ;
  wire \mem_address[20]_i_1_n_0 ;
  wire \mem_address[20]_i_20_n_0 ;
  wire \mem_address[20]_i_21_0 ;
  wire \mem_address[20]_i_21_1 ;
  wire \mem_address[20]_i_21_2 ;
  wire \mem_address[20]_i_21_n_0 ;
  wire \mem_address[20]_i_22_n_0 ;
  wire \mem_address[20]_i_23_n_0 ;
  wire \mem_address[20]_i_33_n_0 ;
  wire \mem_address[20]_i_34_n_0 ;
  wire \mem_address[20]_i_3_n_0 ;
  wire \mem_address[20]_i_4_n_0 ;
  wire \mem_address[20]_i_8_n_0 ;
  wire \mem_address[20]_i_9_n_0 ;
  wire \mem_address[21]_i_11_n_0 ;
  wire \mem_address[21]_i_15_n_0 ;
  wire \mem_address[21]_i_1_n_0 ;
  wire \mem_address[21]_i_25_n_0 ;
  wire \mem_address[21]_i_2_0 ;
  wire \mem_address[21]_i_3_n_0 ;
  wire \mem_address[21]_i_4_0 ;
  wire \mem_address[21]_i_4_n_0 ;
  wire \mem_address[21]_i_5_n_0 ;
  wire \mem_address[21]_i_8_n_0 ;
  wire \mem_address[21]_i_9_0 ;
  wire \mem_address[21]_i_9_1 ;
  wire \mem_address[21]_i_9_n_0 ;
  wire \mem_address[22]_i_11_n_0 ;
  wire \mem_address[22]_i_14_n_0 ;
  wire \mem_address[22]_i_15_n_0 ;
  wire \mem_address[22]_i_1_n_0 ;
  wire \mem_address[22]_i_21_n_0 ;
  wire \mem_address[22]_i_2_0 ;
  wire \mem_address[22]_i_2_1 ;
  wire \mem_address[22]_i_3_n_0 ;
  wire \mem_address[22]_i_4_n_0 ;
  wire \mem_address[22]_i_5_n_0 ;
  wire \mem_address[22]_i_8_n_0 ;
  wire \mem_address[22]_i_9_n_0 ;
  wire \mem_address[23]_i_12_n_0 ;
  wire \mem_address[23]_i_15_n_0 ;
  wire \mem_address[23]_i_16_n_0 ;
  wire \mem_address[23]_i_1_n_0 ;
  wire \mem_address[23]_i_29_n_0 ;
  wire \mem_address[23]_i_3_n_0 ;
  wire \mem_address[23]_i_4_n_0 ;
  wire \mem_address[23]_i_5_n_0 ;
  wire \mem_address[23]_i_8_n_0 ;
  wire \mem_address[23]_i_9_n_0 ;
  wire \mem_address[24]_i_11_n_0 ;
  wire \mem_address[24]_i_12_n_0 ;
  wire \mem_address[24]_i_13_n_0 ;
  wire \mem_address[24]_i_14_n_0 ;
  wire \mem_address[24]_i_15_n_0 ;
  wire \mem_address[24]_i_16_n_0 ;
  wire \mem_address[24]_i_17_n_0 ;
  wire \mem_address[24]_i_1_n_0 ;
  wire \mem_address[24]_i_20_n_0 ;
  wire \mem_address[24]_i_3_0 ;
  wire \mem_address[24]_i_3_n_0 ;
  wire \mem_address[24]_i_4_n_0 ;
  wire \mem_address[24]_i_5_n_0 ;
  wire \mem_address[24]_i_6_0 ;
  wire \mem_address[24]_i_6_n_0 ;
  wire \mem_address[24]_i_7_n_0 ;
  wire \mem_address[24]_i_8_n_0 ;
  wire \mem_address[25]_i_11_n_0 ;
  wire \mem_address[25]_i_12_n_0 ;
  wire \mem_address[25]_i_13_n_0 ;
  wire \mem_address[25]_i_15_n_0 ;
  wire \mem_address[25]_i_18_n_0 ;
  wire \mem_address[25]_i_1_n_0 ;
  wire \mem_address[25]_i_3_0 ;
  wire \mem_address[25]_i_3_n_0 ;
  wire \mem_address[25]_i_4_n_0 ;
  wire \mem_address[25]_i_5_n_0 ;
  wire \mem_address[25]_i_6_n_0 ;
  wire \mem_address[25]_i_7_n_0 ;
  wire \mem_address[25]_i_8_n_0 ;
  wire \mem_address[26]_i_11_n_0 ;
  wire \mem_address[26]_i_12_n_0 ;
  wire \mem_address[26]_i_13_n_0 ;
  wire \mem_address[26]_i_15_n_0 ;
  wire \mem_address[26]_i_18_n_0 ;
  wire \mem_address[26]_i_1_n_0 ;
  wire \mem_address[26]_i_3_0 ;
  wire \mem_address[26]_i_3_n_0 ;
  wire \mem_address[26]_i_4_n_0 ;
  wire \mem_address[26]_i_5_n_0 ;
  wire \mem_address[26]_i_6_n_0 ;
  wire \mem_address[26]_i_7_n_0 ;
  wire \mem_address[26]_i_8_n_0 ;
  wire \mem_address[27]_i_11_n_0 ;
  wire \mem_address[27]_i_12_n_0 ;
  wire \mem_address[27]_i_13_n_0 ;
  wire \mem_address[27]_i_14_n_0 ;
  wire \mem_address[27]_i_15_n_0 ;
  wire \mem_address[27]_i_17_n_0 ;
  wire \mem_address[27]_i_1_n_0 ;
  wire \mem_address[27]_i_20_n_0 ;
  wire \mem_address[27]_i_21_n_0 ;
  wire \mem_address[27]_i_22_n_0 ;
  wire \mem_address[27]_i_23_n_0 ;
  wire \mem_address[27]_i_24_n_0 ;
  wire \mem_address[27]_i_25_n_0 ;
  wire \mem_address[27]_i_26_n_0 ;
  wire \mem_address[27]_i_27_n_0 ;
  wire \mem_address[27]_i_28_n_0 ;
  wire \mem_address[27]_i_29_n_0 ;
  wire \mem_address[27]_i_30_n_0 ;
  wire \mem_address[27]_i_3_0 ;
  wire \mem_address[27]_i_3_n_0 ;
  wire \mem_address[27]_i_4_n_0 ;
  wire \mem_address[27]_i_5_n_0 ;
  wire \mem_address[27]_i_6_n_0 ;
  wire \mem_address[27]_i_7_n_0 ;
  wire \mem_address[27]_i_8_n_0 ;
  wire \mem_address[28]_i_10_n_0 ;
  wire \mem_address[28]_i_12_n_0 ;
  wire \mem_address[28]_i_15_n_0 ;
  wire \mem_address[28]_i_16_n_0 ;
  wire \mem_address[28]_i_1_n_0 ;
  wire \mem_address[28]_i_2_0 ;
  wire \mem_address[28]_i_3_n_0 ;
  wire \mem_address[28]_i_4_n_0 ;
  wire \mem_address[28]_i_5_n_0 ;
  wire \mem_address[28]_i_8_n_0 ;
  wire \mem_address[28]_i_9_n_0 ;
  wire \mem_address[29]_i_10_n_0 ;
  wire \mem_address[29]_i_12_n_0 ;
  wire \mem_address[29]_i_15_n_0 ;
  wire \mem_address[29]_i_16_n_0 ;
  wire \mem_address[29]_i_17_n_0 ;
  wire \mem_address[29]_i_1_n_0 ;
  wire \mem_address[29]_i_2_0 ;
  wire \mem_address[29]_i_3_n_0 ;
  wire \mem_address[29]_i_4_n_0 ;
  wire \mem_address[29]_i_5_n_0 ;
  wire \mem_address[29]_i_8_n_0 ;
  wire \mem_address[29]_i_9_n_0 ;
  wire \mem_address[2]_i_12_n_0 ;
  wire \mem_address[2]_i_15_n_0 ;
  wire \mem_address[2]_i_16_n_0 ;
  wire \mem_address[2]_i_1_n_0 ;
  wire \mem_address[2]_i_3_0 ;
  wire \mem_address[2]_i_3_n_0 ;
  wire \mem_address[2]_i_4_n_0 ;
  wire \mem_address[2]_i_5_n_0 ;
  wire \mem_address[2]_i_6_n_0 ;
  wire \mem_address[2]_i_7_n_0 ;
  wire \mem_address[2]_i_8_n_0 ;
  wire \mem_address[2]_i_9_n_0 ;
  wire \mem_address[30]_i_10_n_0 ;
  wire \mem_address[30]_i_12_n_0 ;
  wire \mem_address[30]_i_15_n_0 ;
  wire \mem_address[30]_i_1_n_0 ;
  wire \mem_address[30]_i_2_0 ;
  wire \mem_address[30]_i_2_1 ;
  wire \mem_address[30]_i_3_n_0 ;
  wire \mem_address[30]_i_4_n_0 ;
  wire \mem_address[30]_i_5_n_0 ;
  wire \mem_address[30]_i_8_n_0 ;
  wire \mem_address[30]_i_9_n_0 ;
  wire \mem_address[31]_i_10_n_0 ;
  wire \mem_address[31]_i_14_n_0 ;
  wire \mem_address[31]_i_17_n_0 ;
  wire \mem_address[31]_i_18_n_0 ;
  wire \mem_address[31]_i_19_n_0 ;
  wire \mem_address[31]_i_1_n_0 ;
  wire \mem_address[31]_i_20_n_0 ;
  wire \mem_address[31]_i_21_n_0 ;
  wire \mem_address[31]_i_22_0 ;
  wire \mem_address[31]_i_22_n_0 ;
  wire \mem_address[31]_i_2_n_0 ;
  wire \mem_address[31]_i_3_0 ;
  wire \mem_address[31]_i_4_n_0 ;
  wire \mem_address[31]_i_5_n_0 ;
  wire \mem_address[31]_i_6_n_0 ;
  wire [2:0]\mem_address[3]_i_10_0 ;
  wire \mem_address[3]_i_10_n_0 ;
  wire \mem_address[3]_i_11_n_0 ;
  wire \mem_address[3]_i_12_n_0 ;
  wire \mem_address[3]_i_1_n_0 ;
  wire \mem_address[3]_i_3_n_0 ;
  wire \mem_address[3]_i_4_0 ;
  wire \mem_address[3]_i_4_n_0 ;
  wire \mem_address[3]_i_5_n_0 ;
  wire \mem_address[3]_i_8_n_0 ;
  wire \mem_address[4]_i_10_n_0 ;
  wire \mem_address[4]_i_11_n_0 ;
  wire \mem_address[4]_i_12_n_0 ;
  wire \mem_address[4]_i_17_n_0 ;
  wire \mem_address[4]_i_1_n_0 ;
  wire \mem_address[4]_i_20_n_0 ;
  wire \mem_address[4]_i_3_n_0 ;
  wire \mem_address[4]_i_5_0 ;
  wire \mem_address[4]_i_5_n_0 ;
  wire \mem_address[4]_i_8_n_0 ;
  wire \mem_address[4]_i_9_n_0 ;
  wire \mem_address[5]_i_14_n_0 ;
  wire \mem_address[5]_i_15_n_0 ;
  wire \mem_address[5]_i_17_n_0 ;
  wire \mem_address[5]_i_1_n_0 ;
  wire \mem_address[5]_i_8_0 ;
  wire \mem_address[5]_i_8_1 ;
  wire \mem_address[5]_i_8_n_0 ;
  wire \mem_address[5]_i_9_n_0 ;
  wire \mem_address[6]_i_14_n_0 ;
  wire \mem_address[6]_i_15_n_0 ;
  wire \mem_address[6]_i_16_0 ;
  wire \mem_address[6]_i_16_1 ;
  wire \mem_address[6]_i_16_n_0 ;
  wire \mem_address[6]_i_18_n_0 ;
  wire \mem_address[6]_i_1_n_0 ;
  wire \mem_address[6]_i_27_n_0 ;
  wire \mem_address[6]_i_29_n_0 ;
  wire \mem_address[6]_i_8_n_0 ;
  wire \mem_address[6]_i_9_0 ;
  wire \mem_address[6]_i_9_1 ;
  wire \mem_address[6]_i_9_n_0 ;
  wire \mem_address[7]_i_15_n_0 ;
  wire [3:0]\mem_address[7]_i_18_0 ;
  wire \mem_address[7]_i_18_n_0 ;
  wire \mem_address[7]_i_1_n_0 ;
  wire \mem_address[7]_i_8_n_0 ;
  wire \mem_address[7]_i_9_n_0 ;
  wire \mem_address[8]_i_10_n_0 ;
  wire \mem_address[8]_i_13_n_0 ;
  wire \mem_address[8]_i_1_n_0 ;
  wire \mem_address[8]_i_3_0 ;
  wire \mem_address[8]_i_3_1 ;
  wire \mem_address[8]_i_3_2 ;
  wire \mem_address[8]_i_3_n_0 ;
  wire \mem_address[8]_i_4_n_0 ;
  wire \mem_address[8]_i_5_0 ;
  wire \mem_address[8]_i_5_n_0 ;
  wire \mem_address[8]_i_6_n_0 ;
  wire \mem_address[8]_i_7_n_0 ;
  wire \mem_address[9]_i_13_n_0 ;
  wire \mem_address[9]_i_1_n_0 ;
  wire \mem_address[9]_i_3_0 ;
  wire \mem_address[9]_i_3_n_0 ;
  wire \mem_address[9]_i_4_n_0 ;
  wire \mem_address[9]_i_6_n_0 ;
  wire \mem_address[9]_i_7_n_0 ;
  wire [3:0]\mem_address_reg[10]_0 ;
  wire \mem_address_reg[10]_i_2_0 ;
  wire [3:0]\mem_address_reg[11]_0 ;
  wire \mem_address_reg[11]_i_23 ;
  wire \mem_address_reg[11]_i_23_0 ;
  wire \mem_address_reg[11]_i_23_1 ;
  wire \mem_address_reg[11]_i_23_2 ;
  wire \mem_address_reg[11]_i_2_0 ;
  wire \mem_address_reg[12]_i_2_0 ;
  wire \mem_address_reg[13]_i_2_0 ;
  wire \mem_address_reg[14]_0 ;
  wire [2:0]\mem_address_reg[14]_1 ;
  wire [3:0]\mem_address_reg[14]_2 ;
  wire \mem_address_reg[14]_3 ;
  wire \mem_address_reg[14]_i_5_0 ;
  wire \mem_address_reg[14]_i_5_1 ;
  wire \mem_address_reg[14]_i_5_2 ;
  wire \mem_address_reg[14]_i_5_n_0 ;
  wire [3:0]\mem_address_reg[15]_0 ;
  wire \mem_address_reg[15]_1 ;
  wire \mem_address_reg[15]_i_29 ;
  wire \mem_address_reg[15]_i_29_0 ;
  wire \mem_address_reg[15]_i_5_0 ;
  wire \mem_address_reg[15]_i_5_1 ;
  wire \mem_address_reg[15]_i_5_2 ;
  wire \mem_address_reg[15]_i_5_3 ;
  wire \mem_address_reg[15]_i_5_n_0 ;
  wire \mem_address_reg[16]_0 ;
  wire \mem_address_reg[16]_i_5_0 ;
  wire \mem_address_reg[16]_i_5_1 ;
  wire \mem_address_reg[16]_i_5_n_0 ;
  wire \mem_address_reg[17]_0 ;
  wire \mem_address_reg[17]_i_5_0 ;
  wire \mem_address_reg[17]_i_5_1 ;
  wire \mem_address_reg[17]_i_5_n_0 ;
  wire [3:0]\mem_address_reg[18]_0 ;
  wire [3:0]\mem_address_reg[18]_1 ;
  wire [3:0]\mem_address_reg[19]_0 ;
  wire \mem_address_reg[20]_0 ;
  wire \mem_address_reg[20]_i_7_0 ;
  wire \mem_address_reg[20]_i_7_n_0 ;
  wire [3:0]\mem_address_reg[22]_0 ;
  wire [3:0]\mem_address_reg[22]_1 ;
  wire [3:0]\mem_address_reg[23]_0 ;
  wire \mem_address_reg[23]_i_22 ;
  wire \mem_address_reg[23]_i_35 ;
  wire \mem_address_reg[23]_i_35_0 ;
  wire [3:0]\mem_address_reg[26]_0 ;
  wire [3:0]\mem_address_reg[26]_1 ;
  wire [3:0]\mem_address_reg[27]_0 ;
  wire [31:0]\mem_address_reg[2]_0 ;
  wire [31:0]\mem_address_reg[2]_1 ;
  wire [3:0]\mem_address_reg[2]_2 ;
  wire [20:0]\mem_address_reg[30]_0 ;
  wire [3:0]\mem_address_reg[30]_1 ;
  wire [3:0]\mem_address_reg[30]_2 ;
  wire [0:0]\mem_address_reg[30]_3 ;
  wire [3:0]\mem_address_reg[30]_4 ;
  wire [0:0]\mem_address_reg[31]_0 ;
  wire \mem_address_reg[31]_i_33 ;
  wire \mem_address_reg[31]_i_33_0 ;
  wire \mem_address_reg[31]_i_33_1 ;
  wire \mem_address_reg[31]_i_38 ;
  wire \mem_address_reg[31]_i_38_0 ;
  wire [3:0]\mem_address_reg[3]_0 ;
  wire [3:0]\mem_address_reg[3]_1 ;
  wire [3:0]\mem_address_reg[3]_2 ;
  wire \mem_address_reg[4]_i_22 ;
  wire \mem_address_reg[4]_i_4_n_0 ;
  wire \mem_address_reg[5]_0 ;
  wire \mem_address_reg[5]_1 ;
  wire \mem_address_reg[5]_i_5_0 ;
  wire \mem_address_reg[5]_i_5_n_0 ;
  wire \mem_address_reg[6]_0 ;
  wire \mem_address_reg[6]_i_5_0 ;
  wire \mem_address_reg[6]_i_5_n_0 ;
  wire [0:0]\mem_address_reg[7]_0 ;
  wire \mem_address_reg[7]_1 ;
  wire \mem_address_reg[7]_i_5_0 ;
  wire \mem_address_reg[7]_i_5_1 ;
  wire \mem_address_reg[7]_i_5_2 ;
  wire \mem_address_reg[7]_i_5_n_0 ;
  wire \mem_address_reg[9]_i_2_0 ;
  wire \mem_data_out_reg[0] ;
  wire \mem_data_out_reg[0]_0 ;
  wire \mem_data_out_reg[0]_1 ;
  wire [31:0]\mem_data_out_reg[31] ;
  wire [31:0]\mem_data_out_reg[31]_0 ;
  wire [31:0]\mem_data_out_reg[31]_1 ;
  wire [31:0]\mem_data_out_reg[31]_2 ;
  wire mem_done;
  wire mem_en;
  wire mem_en_i_1_n_0;
  wire \mem_wren[0]_i_1_n_0 ;
  wire \mem_wren[1]_i_1_n_0 ;
  wire \mem_wren[2]_i_1_n_0 ;
  wire \mem_wren[3]_i_12_n_0 ;
  wire \mem_wren[3]_i_13_n_0 ;
  wire \mem_wren[3]_i_1_n_0 ;
  wire \mem_wren[3]_i_3_n_0 ;
  wire \mem_wren[3]_i_4_n_0 ;
  wire \mem_wren[3]_i_5_n_0 ;
  wire \mem_wren[3]_i_6_n_0 ;
  wire \mem_wren[3]_i_7_n_0 ;
  wire \mem_wren[3]_i_8_0 ;
  wire \mem_wren[3]_i_8_1 ;
  wire \mem_wren[3]_i_8_n_0 ;
  wire \mem_wren[3]_i_9_n_0 ;
  wire [3:0]\mem_wren_reg[3]_0 ;
  wire [3:0]\mem_wren_reg[3]_1 ;
  wire new_exception;
  wire new_exception_i_10_n_0;
  wire new_exception_i_11_n_0;
  wire new_exception_i_12_n_0;
  wire new_exception_i_13_n_0;
  wire new_exception_i_14_n_0;
  wire new_exception_i_15_n_0;
  wire new_exception_i_16_n_0;
  wire new_exception_i_17_n_0;
  wire new_exception_i_18_n_0;
  wire new_exception_i_19_n_0;
  wire new_exception_i_1_n_0;
  wire new_exception_i_20_n_0;
  wire new_exception_i_2_n_0;
  wire new_exception_i_3_n_0;
  wire new_exception_i_4_n_0;
  wire new_exception_i_5_n_0;
  wire new_exception_i_6_n_0;
  wire new_exception_i_7_n_0;
  wire new_exception_i_8_n_0;
  wire new_exception_i_9_n_0;
  wire [2:0]opcode;
  wire [27:0]p_2_in;
  wire \r[1][0]_i_2_n_0 ;
  wire \r[1][0]_i_4_n_0 ;
  wire \r[1][10]_i_2_n_0 ;
  wire \r[1][10]_i_3_n_0 ;
  wire \r[1][10]_i_4_n_0 ;
  wire \r[1][10]_i_5_n_0 ;
  wire \r[1][10]_i_6_n_0 ;
  wire \r[1][11]_i_2_n_0 ;
  wire \r[1][11]_i_4_n_0 ;
  wire \r[1][11]_i_5_n_0 ;
  wire \r[1][11]_i_6_n_0 ;
  wire \r[1][12]_i_2_n_0 ;
  wire \r[1][12]_i_4_n_0 ;
  wire \r[1][13]_i_2_n_0 ;
  wire \r[1][14]_i_2_n_0 ;
  wire \r[1][15]_i_2_n_0 ;
  wire \r[1][16]_i_2_n_0 ;
  wire \r[1][17]_i_2_n_0 ;
  wire \r[1][18]_i_2_n_0 ;
  wire \r[1][19]_i_2_n_0 ;
  wire \r[1][1]_i_2_n_0 ;
  wire \r[1][20]_i_2_n_0 ;
  wire \r[1][21]_i_2_n_0 ;
  wire \r[1][22]_i_2_n_0 ;
  wire \r[1][23]_i_2_n_0 ;
  wire \r[1][24]_i_2_n_0 ;
  wire \r[1][24]_i_4_n_0 ;
  wire \r[1][25]_i_2_n_0 ;
  wire \r[1][26]_i_2_n_0 ;
  wire \r[1][27]_i_2_n_0 ;
  wire \r[1][28]_i_2_n_0 ;
  wire \r[1][29]_i_2_n_0 ;
  wire \r[1][2]_i_2_n_0 ;
  wire \r[1][30]_i_2_n_0 ;
  wire \r[1][31]_i_10_n_0 ;
  wire \r[1][31]_i_11_n_0 ;
  wire \r[1][31]_i_12_n_0 ;
  wire \r[1][31]_i_13_n_0 ;
  wire \r[1][31]_i_3_n_0 ;
  wire \r[1][31]_i_4_n_0 ;
  wire \r[1][31]_i_5_n_0 ;
  wire \r[1][31]_i_6_n_0 ;
  wire \r[1][31]_i_7_n_0 ;
  wire \r[1][31]_i_8_n_0 ;
  wire \r[1][31]_i_9_n_0 ;
  wire \r[1][3]_i_2_n_0 ;
  wire \r[1][4]_i_2_n_0 ;
  wire \r[1][4]_i_4_n_0 ;
  wire \r[1][4]_i_5_n_0 ;
  wire \r[1][5]_i_2_n_0 ;
  wire \r[1][6]_i_2_n_0 ;
  wire \r[1][7]_i_2_n_0 ;
  wire \r[1][8]_i_2_n_0 ;
  wire \r[1][9]_i_2_n_0 ;
  wire [4:0]rd;
  wire reg_write0;
  wire reg_write_i_2_n_0;
  wire reg_write_i_3_n_0;
  wire reg_write_i_4_n_0;
  wire reg_write_i_5_n_0;
  wire [0:0]reg_write_reg_0;
  wire [0:0]reg_write_reg_1;
  wire [0:0]reg_write_reg_10;
  wire [0:0]reg_write_reg_11;
  wire [0:0]reg_write_reg_12;
  wire [0:0]reg_write_reg_13;
  wire [0:0]reg_write_reg_14;
  wire [0:0]reg_write_reg_15;
  wire [0:0]reg_write_reg_16;
  wire [0:0]reg_write_reg_17;
  wire [0:0]reg_write_reg_18;
  wire [0:0]reg_write_reg_19;
  wire [0:0]reg_write_reg_2;
  wire [0:0]reg_write_reg_20;
  wire [0:0]reg_write_reg_21;
  wire [0:0]reg_write_reg_22;
  wire [0:0]reg_write_reg_23;
  wire [0:0]reg_write_reg_24;
  wire [0:0]reg_write_reg_25;
  wire [0:0]reg_write_reg_26;
  wire [0:0]reg_write_reg_27;
  wire [0:0]reg_write_reg_28;
  wire [0:0]reg_write_reg_29;
  wire [0:0]reg_write_reg_3;
  wire [0:0]reg_write_reg_30;
  wire [0:0]reg_write_reg_4;
  wire [0:0]reg_write_reg_5;
  wire [0:0]reg_write_reg_6;
  wire [0:0]reg_write_reg_7;
  wire [0:0]reg_write_reg_8;
  wire [0:0]reg_write_reg_9;
  wire \regfile_reg[1][0] ;
  wire \regfile_reg[1][0]_0 ;
  wire \regfile_reg[1][0]_1 ;
  wire regwr;
  wire reset_all_reg_0;
  wire [0:0]reset_all_reg_1;
  wire [0:0]reset_all_reg_2;
  wire reset_all_reg_3;
  wire [28:0]rs2_data;
  wire [3:0]s00_axi_wdata;
  wire xpm_memory_tdpram_inst_i_46_n_0;
  wire xpm_memory_tdpram_inst_i_47_n_0;
  wire xpm_memory_tdpram_inst_i_72_n_0;
  wire xpm_memory_tdpram_inst_i_73_n_0;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_68_O_UNCONNECTED ;
  wire [3:0]\NLW_data_to_cpu_reg[15]_i_77_O_UNCONNECTED ;
  wire [3:3]\NLW_direction_reg[7]_i_26_CO_UNCONNECTED ;
  wire [3:0]\NLW_direction_reg[7]_i_42_CO_UNCONNECTED ;
  wire [3:1]\NLW_direction_reg[7]_i_42_O_UNCONNECTED ;
  wire [2:0]\NLW_direction_reg[7]_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAEAE)) 
    \CPU_state[0]_i_1 
       (.I0(\CPU_state[0]_i_2_n_0 ),
        .I1(\CPU_state[0]_i_3_n_0 ),
        .I2(computer_CPU_state_out[2]),
        .I3(mem_done),
        .I4(computer_CPU_state_out[0]),
        .I5(new_exception),
        .O(\CPU_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \CPU_state[0]_i_2 
       (.I0(computer_CPU_state_out[3]),
        .I1(computer_CPU_state_out[0]),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\alufunc[3]_i_3_n_0 ),
        .I4(computer_CPU_state_out[2]),
        .O(\CPU_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \CPU_state[0]_i_3 
       (.I0(computer_CPU_state_out[1]),
        .I1(computer_CPU_state_out[3]),
        .O(\CPU_state[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \CPU_state[1]_i_1 
       (.I0(CPU_state),
        .I1(new_exception),
        .O(\CPU_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C020C0C0C0200)) 
    \CPU_state[1]_i_2 
       (.I0(mem_done),
        .I1(computer_CPU_state_out[1]),
        .I2(computer_CPU_state_out[3]),
        .I3(computer_CPU_state_out[0]),
        .I4(computer_CPU_state_out[2]),
        .I5(\data_to_cpu[31]_i_4_n_0 ),
        .O(CPU_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA8)) 
    \CPU_state[2]_i_1 
       (.I0(\CPU_state[2]_i_2_n_0 ),
        .I1(computer_CPU_state_out[0]),
        .I2(\CPU_state[2]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\CPU_state[2]_i_4_n_0 ),
        .I5(new_exception),
        .O(\CPU_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \CPU_state[2]_i_2 
       (.I0(computer_CPU_state_out[1]),
        .I1(computer_CPU_state_out[3]),
        .O(\CPU_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \CPU_state[2]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[0] ),
        .I3(\instruction_reg_n_0_[1] ),
        .I4(\instruction_reg_n_0_[2] ),
        .I5(computer_CPU_state_out[2]),
        .O(\CPU_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \CPU_state[2]_i_4 
       (.I0(computer_CPU_state_out[2]),
        .I1(computer_CPU_state_out[0]),
        .I2(computer_CPU_state_out[3]),
        .I3(mem_done),
        .I4(\data_to_cpu[31]_i_4_n_0 ),
        .O(\CPU_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0000FE08)) 
    \CPU_state[3]_i_1 
       (.I0(computer_CPU_state_out[2]),
        .I1(computer_CPU_state_out[0]),
        .I2(computer_CPU_state_out[1]),
        .I3(computer_CPU_state_out[3]),
        .I4(new_exception),
        .O(\CPU_state[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \CPU_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\CPU_state[0]_i_1_n_0 ),
        .Q(computer_CPU_state_out[0]),
        .R(computer_reset));
  FDRE #(
    .INIT(1'b1)) 
    \CPU_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\CPU_state[1]_i_1_n_0 ),
        .Q(computer_CPU_state_out[1]),
        .R(computer_reset));
  FDRE #(
    .INIT(1'b1)) 
    \CPU_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\CPU_state[2]_i_1_n_0 ),
        .Q(computer_CPU_state_out[2]),
        .R(computer_reset));
  FDSE #(
    .INIT(1'b0)) 
    \CPU_state_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\CPU_state[3]_i_1_n_0 ),
        .Q(computer_CPU_state_out[3]),
        .S(computer_reset));
  LUT4 #(
    .INIT(16'hF888)) 
    \PC[0]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[0]),
        .I2(PC[0]),
        .I3(\PC[31]_i_8_n_0 ),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \PC[10]_i_1 
       (.I0(\PC[10]_i_2_n_0 ),
        .I1(PC_plus_4[9]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(data1[10]),
        .I4(\PC[31]_i_6_n_0 ),
        .I5(PC_jump_handler),
        .O(PC_jump_handler_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC[10]_i_2 
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(ALU_result[10]),
        .O(\PC[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFBAAA)) 
    \PC[11]_i_1 
       (.I0(\PC[31]_i_5_n_0 ),
        .I1(\alufunc_reg[3]_1 ),
        .I2(PC_ce),
        .I3(\PC[31]_i_4_n_0 ),
        .I4(PC_jump_handler),
        .O(PC_ce_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \PC[11]_i_2 
       (.I0(\PC[11]_i_3_n_0 ),
        .I1(PC_plus_4[10]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(data1[11]),
        .I4(\PC[31]_i_6_n_0 ),
        .I5(PC_jump_handler),
        .O(PC_jump_handler_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC[11]_i_3 
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(ALU_result[11]),
        .O(\PC[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[11]_i_6 
       (.I0(PC[10]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[5]),
        .O(\PC_reg[10] [2]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[11]_i_7 
       (.I0(PC[9]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[4]),
        .O(\PC_reg[10] [1]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[11]_i_8 
       (.I0(PC[8]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[3]),
        .O(\PC_reg[10] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[12]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[12]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[11]),
        .I4(ALU_result[12]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[13]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[13]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[12]),
        .I4(ALU_result[13]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[14]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[14]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[13]),
        .I4(ALU_result[14]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[15]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[15]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[14]),
        .I4(ALU_result[15]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[16]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[16]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[15]),
        .I4(ALU_result[16]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[17]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[17]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[16]),
        .I4(ALU_result[17]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[18]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[18]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[17]),
        .I4(ALU_result[18]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[19]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[19]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[18]),
        .I4(ALU_result[19]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[1]_i_1 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\PC[31]_i_4_n_0 ),
        .I2(data1[1]),
        .I3(\PC[31]_i_6_n_0 ),
        .I4(PC_plus_4[0]),
        .I5(\PC[31]_i_8_n_0 ),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[20]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[20]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[19]),
        .I4(ALU_result[20]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[21]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[21]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[20]),
        .I4(ALU_result[21]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[22]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[22]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[21]),
        .I4(ALU_result[22]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[23]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[23]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[22]),
        .I4(ALU_result[23]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[19]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[23]_i_3 
       (.I0(PC[23]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(\instruction_reg[24]_3 [8]),
        .O(\PC_reg[23] [3]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[23]_i_4 
       (.I0(PC[22]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(\instruction_reg[24]_3 [7]),
        .O(\PC_reg[23] [2]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[23]_i_5 
       (.I0(PC[21]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(\instruction_reg[24]_3 [6]),
        .O(\PC_reg[23] [1]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[23]_i_6 
       (.I0(PC[20]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(\instruction_reg[24]_3 [5]),
        .O(\PC_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[24]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[24]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[23]),
        .I4(ALU_result[24]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[25]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[25]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[24]),
        .I4(ALU_result[25]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[26]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[26]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[25]),
        .I4(ALU_result[26]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[27]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[27]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[26]),
        .I4(ALU_result[27]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[23]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[27]_i_3 
       (.I0(PC[27]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[2]),
        .O(\PC_reg[27] [2]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[27]_i_4 
       (.I0(PC[26]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[1]),
        .O(\PC_reg[27] [1]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[27]_i_5 
       (.I0(PC[25]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[0]),
        .O(\PC_reg[27] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[28]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[28]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[27]),
        .I4(ALU_result[28]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[29]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[29]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[28]),
        .I4(ALU_result[29]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[2]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[2]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[1]),
        .I4(ALU_result[2]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[30]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[30]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[29]),
        .I4(ALU_result[30]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \PC[31]_i_1 
       (.I0(reset_all_reg_0),
        .I1(PC_jump_handler),
        .O(reset_all_reg_3));
  LUT5 #(
    .INIT(32'h08002800)) 
    \PC[31]_i_11 
       (.I0(\alufunc[2]_i_6_n_0 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\alufunc_reg[3]_2 ),
        .I3(\instruction_reg_n_0_[12] ),
        .I4(\instruction_reg_n_0_[13] ),
        .O(\PC[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \PC[31]_i_12 
       (.I0(\PC[31]_i_21_n_0 ),
        .I1(\PC[31]_i_22_n_0 ),
        .I2(\PC[31]_i_23_n_0 ),
        .I3(\PC[31]_i_24_n_0 ),
        .I4(\PC[31]_i_25_n_0 ),
        .I5(\PC[31]_i_26_n_0 ),
        .O(\PC[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \PC[31]_i_13 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\alufunc[2]_i_6_n_0 ),
        .I4(\instruction_reg_n_0_[12] ),
        .O(\PC[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000050000100001)) 
    \PC[31]_i_14 
       (.I0(\alufunc[2]_i_5_n_0 ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(opcode[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5FFFDFE)) 
    \PC[31]_i_15 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[2] ),
        .I5(\alufunc[2]_i_5_n_0 ),
        .O(\PC[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF6FFFBFBFFF3)) 
    \PC[31]_i_16 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\alufunc[2]_i_5_n_0 ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(opcode[0]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[31]_i_17 
       (.I0(PC[31]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[6]),
        .O(\PC_reg[31] [3]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[31]_i_18 
       (.I0(PC[30]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[5]),
        .O(\PC_reg[31] [2]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[31]_i_19 
       (.I0(PC[29]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[4]),
        .O(\PC_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \PC[31]_i_2 
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(PC_ce),
        .I2(\alufunc_reg[3]_1 ),
        .I3(\PC[31]_i_5_n_0 ),
        .O(PC_ce_reg_1));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[31]_i_20 
       (.I0(PC[28]),
        .I1(\r[1][31]_i_8_n_0 ),
        .I2(\r[1][31]_i_7_n_0 ),
        .I3(funct_7[3]),
        .O(\PC_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \PC[31]_i_21 
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\alufunc[2]_i_6_n_0 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[14] ),
        .O(\PC[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PC[31]_i_22 
       (.I0(ALU_result[13]),
        .I1(ALU_result[12]),
        .I2(ALU_result[15]),
        .I3(ALU_result[14]),
        .O(\PC[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PC[31]_i_23 
       (.I0(ALU_result[17]),
        .I1(ALU_result[16]),
        .I2(ALU_result[19]),
        .I3(ALU_result[18]),
        .O(\PC[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \PC[31]_i_24 
       (.I0(\PC[31]_i_27_n_0 ),
        .I1(\PC[31]_i_28_n_0 ),
        .I2(ALU_result[10]),
        .I3(ALU_result[11]),
        .I4(ALU_result[8]),
        .I5(ALU_result[9]),
        .O(\PC[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \PC[31]_i_25 
       (.I0(\PC[31]_i_29_n_0 ),
        .I1(ALU_result[21]),
        .I2(ALU_result[20]),
        .I3(\PC[31]_i_30_n_0 ),
        .I4(\PC[31]_i_31_n_0 ),
        .I5(\PC[31]_i_32_n_0 ),
        .O(\PC[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000500100000000)) 
    \PC[31]_i_26 
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\alufunc_reg[3]_2 ),
        .I4(\alufunc_reg[3]_1 ),
        .I5(\alufunc[2]_i_6_n_0 ),
        .O(\PC[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \PC[31]_i_27 
       (.I0(\mem_address_reg[6]_i_5_n_0 ),
        .I1(\PC[31]_i_33_n_0 ),
        .I2(\mem_address_reg[7]_i_5_n_0 ),
        .I3(alufunc[3]),
        .I4(\PC[31]_i_34_n_0 ),
        .O(\PC[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \PC[31]_i_28 
       (.I0(\PC[31]_i_35_n_0 ),
        .I1(\mem_address[4]_i_3_n_0 ),
        .I2(\mem_address_reg[5]_i_5_n_0 ),
        .I3(alufunc[3]),
        .I4(\PC[31]_i_36_n_0 ),
        .O(\PC[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PC[31]_i_29 
       (.I0(ALU_result[25]),
        .I1(ALU_result[24]),
        .I2(ALU_result[27]),
        .I3(ALU_result[26]),
        .O(\PC[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[31]_i_3 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[31]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[30]),
        .I4(ALU_result[31]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[27]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \PC[31]_i_30 
       (.I0(\PC[31]_i_37_n_0 ),
        .I1(\mem_address[22]_i_3_n_0 ),
        .I2(\PC[31]_i_38_n_0 ),
        .I3(alufunc[3]),
        .I4(\mem_address[23]_i_3_n_0 ),
        .O(\PC[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \PC[31]_i_31 
       (.I0(ALU_result[2]),
        .I1(\mem_address[3]_i_5_n_0 ),
        .I2(alufunc[2]),
        .I3(\mem_address[3]_i_4_n_0 ),
        .I4(alufunc[3]),
        .I5(\mem_address[3]_i_3_n_0 ),
        .O(\PC[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PC[31]_i_32 
       (.I0(ALU_result[29]),
        .I1(ALU_result[28]),
        .I2(ALU_result[31]),
        .I3(ALU_result[30]),
        .O(\PC[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \PC[31]_i_33 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[6]),
        .I4(\mem_address_reg[6]_0 ),
        .O(\PC[31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \PC[31]_i_34 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[7]),
        .I4(\mem_address_reg[7]_1 ),
        .O(\PC[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC[31]_i_35 
       (.I0(\mem_address[4]_i_9_n_0 ),
        .I1(\mem_address[4]_i_8_n_0 ),
        .I2(alufunc[2]),
        .I3(\PC[31]_i_39_n_0 ),
        .I4(alufunc[1]),
        .I5(\mem_address[4]_i_12_n_0 ),
        .O(\PC[31]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \PC[31]_i_36 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[5]),
        .I4(\mem_address_reg[5]_1 ),
        .O(\PC[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \PC[31]_i_37 
       (.I0(\mem_address[22]_i_8_n_0 ),
        .I1(\mem_address[22]_i_9_n_0 ),
        .I2(alufunc[1]),
        .I3(\PC[31]_i_40_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[22]_i_5_n_0 ),
        .O(\PC[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \PC[31]_i_38 
       (.I0(\mem_address[23]_i_8_n_0 ),
        .I1(\mem_address[23]_i_9_n_0 ),
        .I2(alufunc[1]),
        .I3(\PC[31]_i_41_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[23]_i_5_n_0 ),
        .O(\PC[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PC[31]_i_39 
       (.I0(\mem_address[4]_i_5_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[4]_i_20_n_0 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\mem_address[4]_i_11_n_0 ),
        .I5(Q),
        .O(\PC[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \PC[31]_i_4 
       (.I0(\alufunc[2]_i_5_n_0 ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\PC[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \PC[31]_i_40 
       (.I0(data2[22]),
        .I1(\data_to_cpu_reg[15]_i_34_0 ),
        .I2(Q),
        .O(\PC[31]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \PC[31]_i_41 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(Q),
        .O(\PC[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h222222F200000000)) 
    \PC[31]_i_5 
       (.I0(\PC[31]_i_8_n_0 ),
        .I1(\PC_reg[31]_0 ),
        .I2(\PC[31]_i_6_n_0 ),
        .I3(data1[1]),
        .I4(data1[0]),
        .I5(PC_ce),
        .O(\PC[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FEFF)) 
    \PC[31]_i_6 
       (.I0(\PC[31]_i_11_n_0 ),
        .I1(\PC[31]_i_12_n_0 ),
        .I2(\PC[31]_i_13_n_0 ),
        .I3(opcode[2]),
        .I4(\PC[31]_i_15_n_0 ),
        .I5(opcode[0]),
        .O(\PC[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAB0000)) 
    \PC[31]_i_8 
       (.I0(opcode[0]),
        .I1(\PC[31]_i_11_n_0 ),
        .I2(\PC[31]_i_12_n_0 ),
        .I3(\PC[31]_i_13_n_0 ),
        .I4(opcode[2]),
        .I5(\PC[31]_i_15_n_0 ),
        .O(\PC[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[3]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[3]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[2]),
        .I4(ALU_result[3]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    \PC[3]_i_3 
       (.I0(PC[3]),
        .I1(\PC[7]_i_7_n_0 ),
        .I2(\instruction_reg[24]_3 [8]),
        .I3(\r[1][4]_i_4_n_0 ),
        .I4(rd[3]),
        .O(\PC_reg[3] [2]));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    \PC[3]_i_4 
       (.I0(PC[2]),
        .I1(\PC[7]_i_7_n_0 ),
        .I2(\instruction_reg[24]_3 [7]),
        .I3(\r[1][4]_i_4_n_0 ),
        .I4(rd[2]),
        .O(\PC_reg[3] [1]));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    \PC[3]_i_5 
       (.I0(PC[1]),
        .I1(\PC[7]_i_7_n_0 ),
        .I2(\instruction_reg[24]_3 [6]),
        .I3(\r[1][4]_i_4_n_0 ),
        .I4(rd[1]),
        .O(\PC_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[4]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[4]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[3]),
        .I4(ALU_result[4]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[5]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[5]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[4]),
        .I4(ALU_result[5]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[6]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[6]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[5]),
        .I4(ALU_result[6]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \PC[7]_i_1 
       (.I0(\PC[31]_i_6_n_0 ),
        .I1(data1[7]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(PC_plus_4[6]),
        .I4(ALU_result[7]),
        .I5(\PC[31]_i_4_n_0 ),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[7]_i_3 
       (.I0(PC[7]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[2]),
        .O(\PC_reg[7] [3]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[7]_i_4 
       (.I0(PC[6]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[1]),
        .O(\PC_reg[7] [2]));
  LUT4 #(
    .INIT(16'h5666)) 
    \PC[7]_i_5 
       (.I0(PC[5]),
        .I1(\r[1][10]_i_4_n_0 ),
        .I2(\r[1][10]_i_3_n_0 ),
        .I3(funct_7[0]),
        .O(\PC_reg[7] [1]));
  LUT5 #(
    .INIT(32'h556A6A6A)) 
    \PC[7]_i_6 
       (.I0(PC[4]),
        .I1(\PC[7]_i_7_n_0 ),
        .I2(\instruction_reg[24]_3 [9]),
        .I3(\r[1][4]_i_4_n_0 ),
        .I4(rd[4]),
        .O(\PC_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0040004000000003)) 
    \PC[7]_i_7 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\PC[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \PC[8]_i_1 
       (.I0(\PC[8]_i_2_n_0 ),
        .I1(PC_plus_4[7]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(data1[8]),
        .I4(\PC[31]_i_6_n_0 ),
        .I5(PC_jump_handler),
        .O(PC_jump_handler_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC[8]_i_2 
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(ALU_result[8]),
        .O(\PC[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \PC[9]_i_1 
       (.I0(\PC[9]_i_2_n_0 ),
        .I1(PC_plus_4[8]),
        .I2(\PC[31]_i_8_n_0 ),
        .I3(data1[9]),
        .I4(\PC[31]_i_6_n_0 ),
        .I5(PC_jump_handler),
        .O(PC_jump_handler_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PC[9]_i_2 
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(ALU_result[9]),
        .O(\PC[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    PC_ce_i_1
       (.I0(computer_CPU_state_out[3]),
        .I1(computer_CPU_state_out[1]),
        .I2(computer_CPU_state_out[2]),
        .I3(computer_CPU_state_out[0]),
        .O(PC_ce_i_1_n_0));
  FDRE PC_ce_reg
       (.C(CLK),
        .CE(1'b1),
        .D(PC_ce_i_1_n_0),
        .Q(PC_ce),
        .R(PC_jump_handler_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    PC_jump_handler_i_1
       (.I0(computer_reset),
        .I1(new_exception),
        .O(PC_jump_handler_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    PC_jump_handler_i_2
       (.I0(computer_CPU_state_out[0]),
        .I1(computer_CPU_state_out[1]),
        .I2(computer_CPU_state_out[3]),
        .I3(computer_CPU_state_out[2]),
        .O(PC_jump_handler_i_2_n_0));
  FDRE PC_jump_handler_reg
       (.C(CLK),
        .CE(1'b1),
        .D(PC_jump_handler_i_2_n_0),
        .Q(PC_jump_handler),
        .R(PC_jump_handler_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__0_i_1
       (.I0(\mem_address_reg[30]_0 [8]),
        .O(\mem_address_reg[18]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__0_i_2
       (.I0(\mem_address_reg[30]_0 [7]),
        .O(\mem_address_reg[18]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__0_i_3
       (.I0(\mem_address_reg[30]_0 [6]),
        .O(\mem_address_reg[18]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__0_i_4
       (.I0(\mem_address_reg[30]_0 [5]),
        .O(\mem_address_reg[18]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__1_i_1
       (.I0(\mem_address_reg[30]_0 [12]),
        .O(\mem_address_reg[22]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__1_i_2
       (.I0(\mem_address_reg[30]_0 [11]),
        .O(\mem_address_reg[22]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__1_i_3
       (.I0(\mem_address_reg[30]_0 [10]),
        .O(\mem_address_reg[22]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__1_i_4
       (.I0(\mem_address_reg[30]_0 [9]),
        .O(\mem_address_reg[22]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__2_i_1
       (.I0(\mem_address_reg[30]_0 [16]),
        .O(\mem_address_reg[26]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__2_i_2
       (.I0(\mem_address_reg[30]_0 [15]),
        .O(\mem_address_reg[26]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__2_i_3
       (.I0(\mem_address_reg[30]_0 [14]),
        .O(\mem_address_reg[26]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__2_i_4
       (.I0(\mem_address_reg[30]_0 [13]),
        .O(\mem_address_reg[26]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__3_i_1
       (.I0(\mem_address_reg[30]_0 [20]),
        .O(\mem_address_reg[30]_1 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__3_i_2
       (.I0(\mem_address_reg[30]_0 [19]),
        .O(\mem_address_reg[30]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__3_i_3
       (.I0(\mem_address_reg[30]_0 [18]),
        .O(\mem_address_reg[30]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__3_i_4
       (.I0(\mem_address_reg[30]_0 [17]),
        .O(\mem_address_reg[30]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry__4_i_1
       (.I0(address_global[31]),
        .O(\mem_address_reg[31]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry_i_1
       (.I0(\mem_address_reg[30]_0 [4]),
        .O(\mem_address_reg[14]_1 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry_i_2
       (.I0(\mem_address_reg[30]_0 [3]),
        .O(\mem_address_reg[14]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    address_peripheral_unsigned_carry_i_3
       (.I0(\mem_address_reg[30]_0 [2]),
        .O(\mem_address_reg[14]_1 [0]));
  LUT6 #(
    .INIT(64'hFEEEEFFECCCCCCCC)) 
    \alufunc[0]_i_1 
       (.I0(\alufunc[0]_i_2_n_0 ),
        .I1(\alufunc[0]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(\instruction_reg_n_0_[12] ),
        .I5(\alufunc[2]_i_3_n_0 ),
        .O(\alufunc[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h50040000)) 
    \alufunc[0]_i_2 
       (.I0(funct_7[0]),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\instruction_reg_n_0_[12] ),
        .I4(\alufunc[0]_i_4_n_0 ),
        .O(\alufunc[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \alufunc[0]_i_3 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(computer_CPU_state_out[2]),
        .I2(\alufunc[2]_i_6_n_0 ),
        .O(\alufunc[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \alufunc[0]_i_4 
       (.I0(funct_7[3]),
        .I1(funct_7[4]),
        .I2(funct_7[1]),
        .I3(funct_7[2]),
        .I4(funct_7[6]),
        .I5(funct_7[5]),
        .O(\alufunc[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEAA)) 
    \alufunc[1]_i_1 
       (.I0(computer_CPU_state_out[2]),
        .I1(\alufunc[2]_i_2_n_0 ),
        .I2(\alufunc[1]_i_2_n_0 ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\alufunc[3]_i_3_n_0 ),
        .I5(\alufunc[1]_i_3_n_0 ),
        .O(\alufunc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \alufunc[1]_i_2 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .O(\alufunc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000003008B888888)) 
    \alufunc[1]_i_3 
       (.I0(\alufunc[2]_i_6_n_0 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\alufunc[3]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[12] ),
        .I5(\instruction_reg_n_0_[13] ),
        .O(\alufunc[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0CB00000)) 
    \alufunc[2]_i_1 
       (.I0(\alufunc[2]_i_2_n_0 ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(\alufunc[2]_i_3_n_0 ),
        .I5(\alufunc[2]_i_4_n_0 ),
        .O(\alufunc[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \alufunc[2]_i_2 
       (.I0(funct_7[2]),
        .I1(funct_7[3]),
        .I2(funct_7[0]),
        .I3(funct_7[1]),
        .I4(funct_7[6]),
        .I5(funct_7[4]),
        .O(\alufunc[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \alufunc[2]_i_3 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(computer_CPU_state_out[2]),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\alufunc[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \alufunc[2]_i_4 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(computer_CPU_state_out[2]),
        .I3(\alufunc[2]_i_6_n_0 ),
        .O(\alufunc[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \alufunc[2]_i_5 
       (.I0(\instruction_reg_n_0_[0] ),
        .I1(\instruction_reg_n_0_[1] ),
        .O(\alufunc[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \alufunc[2]_i_6 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\alufunc[2]_i_5_n_0 ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(\alufunc[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    \alufunc[3]_i_1 
       (.I0(computer_reset),
        .I1(new_exception),
        .I2(computer_CPU_state_out[1]),
        .I3(computer_CPU_state_out[3]),
        .I4(computer_CPU_state_out[0]),
        .I5(computer_CPU_state_out[2]),
        .O(\alufunc[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \alufunc[3]_i_2 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\alufunc[3]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(computer_CPU_state_out[2]),
        .O(\alufunc[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \alufunc[3]_i_3 
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[1] ),
        .I2(\instruction_reg_n_0_[0] ),
        .I3(\instruction_reg_n_0_[3] ),
        .I4(\instruction_reg_n_0_[6] ),
        .O(\alufunc[3]_i_3_n_0 ));
  FDRE \alufunc_reg[0] 
       (.C(CLK),
        .CE(\alufunc[3]_i_1_n_0 ),
        .D(\alufunc[0]_i_1_n_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \alufunc_reg[1] 
       (.C(CLK),
        .CE(\alufunc[3]_i_1_n_0 ),
        .D(\alufunc[1]_i_1_n_0 ),
        .Q(alufunc[1]),
        .R(1'b0));
  FDRE \alufunc_reg[2] 
       (.C(CLK),
        .CE(\alufunc[3]_i_1_n_0 ),
        .D(\alufunc[2]_i_1_n_0 ),
        .Q(alufunc[2]),
        .R(1'b0));
  FDRE \alufunc_reg[3] 
       (.C(CLK),
        .CE(\alufunc[3]_i_1_n_0 ),
        .D(\alufunc[3]_i_2_n_0 ),
        .Q(alufunc[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[0]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[24]),
        .I5(\data_to_cpu[0]_i_2_n_0 ),
        .O(data_from_memory_formater[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[0]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[0]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[8]),
        .I4(D[16]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[10]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[26]),
        .I2(D[18]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[10]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[10]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[10]),
        .O(\data_to_cpu[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[11]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[27]),
        .I2(D[19]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[11]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[11]));
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[11]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[11]),
        .O(\data_to_cpu[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[12]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[28]),
        .I2(D[20]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[12]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[12]));
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[12]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[12]),
        .O(\data_to_cpu[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[13]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[29]),
        .I2(D[21]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[13]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[13]));
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[13]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[13]),
        .O(\data_to_cpu[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[14]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[30]),
        .I2(D[22]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[14]_i_3_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[14]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2028)) 
    \data_to_cpu[14]_i_2 
       (.I0(\alufunc_reg[3]_3 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .O(\data_to_cpu[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[14]_i_3 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[14]),
        .O(\data_to_cpu[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFEAEAEA)) 
    \data_to_cpu[15]_i_1 
       (.I0(\data_to_cpu[15]_i_2_n_0 ),
        .I1(\data_to_cpu[15]_i_3_n_0 ),
        .I2(D[23]),
        .I3(\data_to_cpu[15]_i_4_n_0 ),
        .I4(\data_to_cpu_reg[15]_0 ),
        .I5(\alufunc_reg[3]_2 ),
        .O(data_from_memory_formater[15]));
  LUT6 #(
    .INIT(64'hF022FFFFF0220000)) 
    \data_to_cpu[15]_i_10 
       (.I0(\data_to_cpu[15]_i_15_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\ALU/data2 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\data_to_cpu[15]_i_17_n_0 ),
        .O(\data_to_cpu[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \data_to_cpu[15]_i_15 
       (.I0(\instruction_reg[24]_1 ),
        .I1(\data_to_cpu_reg[15]_i_68_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\instruction_reg[31]_0 [1]),
        .O(\data_to_cpu[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_to_cpu[15]_i_17 
       (.I0(data1_0[0]),
        .I1(Q),
        .I2(data0[0]),
        .O(\data_to_cpu[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \data_to_cpu[15]_i_2 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\data_to_cpu_reg[7]_0 ),
        .O(\data_to_cpu[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_27 
       (.I0(data2[29]),
        .I1(\mem_address_reg[31]_i_33_1 ),
        .I2(data2[28]),
        .I3(\mem_address_reg[31]_i_33_0 ),
        .O(\data_to_cpu[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_28 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .I2(data2[26]),
        .I3(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\data_to_cpu[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_29 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .I2(data2[24]),
        .I3(\mem_address[20]_i_21_0 ),
        .O(\data_to_cpu[15]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2028)) 
    \data_to_cpu[15]_i_3 
       (.I0(\alufunc_reg[3]_4 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .O(\data_to_cpu[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_30 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [6]),
        .I2(\mem_address[30]_i_8_n_0 ),
        .O(\data_to_cpu[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_31 
       (.I0(\mem_address[29]_i_10_n_0 ),
        .I1(\mem_address[28]_i_10_n_0 ),
        .O(\data_to_cpu[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_32 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .I2(data2[26]),
        .I3(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\data_to_cpu[15]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_33 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .I2(data2[24]),
        .I3(\mem_address[20]_i_21_0 ),
        .O(\data_to_cpu[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_36 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [6]),
        .I2(\mem_address[30]_i_8_n_0 ),
        .O(\data_to_cpu[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_37 
       (.I0(\mem_address[29]_i_10_n_0 ),
        .I1(\mem_address[28]_i_10_n_0 ),
        .O(\data_to_cpu[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_38 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .I2(data2[26]),
        .I3(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\data_to_cpu[15]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_39 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .I2(data2[24]),
        .I3(\mem_address[20]_i_21_0 ),
        .O(\data_to_cpu[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \data_to_cpu[15]_i_4 
       (.I0(\instruction_reg_n_0_[14] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[13] ),
        .O(\data_to_cpu[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_47 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(data2[22]),
        .I3(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\data_to_cpu[15]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_48 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .I2(data2[20]),
        .I3(\mem_address_reg[20]_0 ),
        .O(\data_to_cpu[15]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_49 
       (.I0(data2[19]),
        .I1(\mem_address_reg[23]_i_35_0 ),
        .I2(data2[18]),
        .I3(\mem_address_reg[23]_i_35 ),
        .O(\data_to_cpu[15]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_50 
       (.I0(data2[17]),
        .I1(\mem_address_reg[17]_0 ),
        .I2(data2[16]),
        .I3(\mem_address_reg[16]_0 ),
        .O(\data_to_cpu[15]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_51 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(data2[22]),
        .I3(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\data_to_cpu[15]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_52 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .I2(\mem_address[20]_i_23_n_0 ),
        .O(\data_to_cpu[15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_53 
       (.I0(\mem_address[19]_i_6_n_0 ),
        .I1(\mem_address[18]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_54 
       (.I0(\mem_address[17]_i_20_n_0 ),
        .I1(\mem_address[16]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_to_cpu[15]_i_56 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(data2[22]),
        .I3(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\data_to_cpu[15]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_57 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .I2(\mem_address[20]_i_23_n_0 ),
        .O(\data_to_cpu[15]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_58 
       (.I0(\mem_address[19]_i_6_n_0 ),
        .I1(\mem_address[18]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_59 
       (.I0(\mem_address[17]_i_20_n_0 ),
        .I1(\mem_address[16]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \data_to_cpu[15]_i_6 
       (.I0(\data_to_cpu[15]_i_7_n_0 ),
        .I1(alufunc[3]),
        .I2(\data_to_cpu[15]_i_8_n_0 ),
        .I3(\data_to_cpu[15]_i_9_n_0 ),
        .I4(alufunc[2]),
        .I5(\data_to_cpu[15]_i_10_n_0 ),
        .O(\alufunc_reg[3]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_69 
       (.I0(data2[15]),
        .I1(\mem_address_reg[15]_1 ),
        .I2(data2[14]),
        .I3(\mem_address_reg[14]_3 ),
        .O(\data_to_cpu[15]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h000000D4)) 
    \data_to_cpu[15]_i_7 
       (.I0(Q),
        .I1(\data_to_cpu_reg[15]_i_68_0 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(alufunc[2]),
        .I4(alufunc[1]),
        .O(\data_to_cpu[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_70 
       (.I0(data2[13]),
        .I1(\mem_address_reg[15]_i_29_0 ),
        .I2(data2[12]),
        .I3(\mem_address_reg[15]_i_29 ),
        .O(\data_to_cpu[15]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_71 
       (.I0(data2[11]),
        .I1(\mem_address_reg[11]_i_23_0 ),
        .I2(data2[10]),
        .I3(\mem_address_reg[11]_i_23 ),
        .O(\data_to_cpu[15]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_72 
       (.I0(data2[9]),
        .I1(\mem_address_reg[11]_i_23_2 ),
        .I2(data2[8]),
        .I3(\mem_address_reg[11]_i_23_1 ),
        .O(\data_to_cpu[15]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_73 
       (.I0(\mem_address[15]_i_18_n_0 ),
        .I1(\mem_address[14]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_74 
       (.I0(\mem_address[13]_i_6_n_0 ),
        .I1(\mem_address[12]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_75 
       (.I0(\mem_address[11]_i_6_n_0 ),
        .I1(\mem_address[10]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_76 
       (.I0(\mem_address[9]_i_6_n_0 ),
        .I1(\mem_address[8]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_78 
       (.I0(\mem_address[15]_i_18_n_0 ),
        .I1(\mem_address[14]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_79 
       (.I0(\mem_address[13]_i_6_n_0 ),
        .I1(\mem_address[12]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hA300A3A300000000)) 
    \data_to_cpu[15]_i_8 
       (.I0(\data_to_cpu[15]_i_6_0 ),
        .I1(\data_to_cpu[15]_i_6_1 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(Q),
        .I4(\mem_address[31]_i_22_0 ),
        .I5(alufunc[1]),
        .O(\data_to_cpu[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_80 
       (.I0(\mem_address[11]_i_6_n_0 ),
        .I1(\mem_address[10]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_81 
       (.I0(\mem_address[9]_i_6_n_0 ),
        .I1(\mem_address[8]_i_6_n_0 ),
        .O(\data_to_cpu[15]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_82 
       (.I0(data2[7]),
        .I1(\mem_address_reg[7]_1 ),
        .I2(data2[6]),
        .I3(\mem_address_reg[6]_0 ),
        .O(\data_to_cpu[15]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_83 
       (.I0(data2[5]),
        .I1(\mem_address_reg[5]_1 ),
        .I2(\instruction_reg[31]_0 [4]),
        .I3(\mem_address_reg[4]_i_22 ),
        .O(\data_to_cpu[15]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_84 
       (.I0(\instruction_reg[31]_0 [3]),
        .I1(\mem_address[5]_i_8_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\PC[31]_i_39_0 ),
        .O(\data_to_cpu[15]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \data_to_cpu[15]_i_85 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[5]_i_8_1 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(\data_to_cpu_reg[15]_i_68_0 ),
        .O(\data_to_cpu[15]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_86 
       (.I0(\mem_address[7]_i_18_n_0 ),
        .I1(\mem_address[6]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_87 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[4]_i_22 ),
        .I2(\mem_address[5]_i_17_n_0 ),
        .O(\data_to_cpu[15]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_88 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\PC[31]_i_39_0 ),
        .I2(\mem_address[3]_i_10_n_0 ),
        .O(\data_to_cpu[15]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_89 
       (.I0(\data_to_cpu_reg[15]_i_68_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_wren[3]_i_7_n_0 ),
        .O(\data_to_cpu[15]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h000066F0)) 
    \data_to_cpu[15]_i_9 
       (.I0(\data_to_cpu_reg[15]_i_68_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\ALU/data3 ),
        .I3(Q),
        .I4(alufunc[1]),
        .O(\data_to_cpu[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \data_to_cpu[15]_i_90 
       (.I0(\mem_address[7]_i_18_n_0 ),
        .I1(\mem_address[6]_i_18_n_0 ),
        .O(\data_to_cpu[15]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_91 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[4]_i_22 ),
        .I2(\mem_address[5]_i_17_n_0 ),
        .O(\data_to_cpu[15]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_92 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\PC[31]_i_39_0 ),
        .I2(\mem_address[3]_i_10_n_0 ),
        .O(\data_to_cpu[15]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \data_to_cpu[15]_i_93 
       (.I0(\data_to_cpu_reg[15]_i_68_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_wren[3]_i_7_n_0 ),
        .O(\data_to_cpu[15]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[16]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[16]),
        .I3(D[24]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[17]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[17]),
        .I3(D[25]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[18]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[18]),
        .I3(D[26]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[18]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[19]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[19]),
        .I3(D[27]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[1]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[25]),
        .I5(\data_to_cpu[1]_i_2_n_0 ),
        .O(data_from_memory_formater[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[1]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[1]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[9]),
        .I4(D[17]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[20]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[20]),
        .I3(D[28]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[21]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[21]),
        .I3(D[29]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[22]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[22]),
        .I3(D[30]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \data_to_cpu[23]_i_1 
       (.I0(\data_to_cpu[31]_i_6_n_0 ),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(D[23]),
        .I3(D[31]),
        .I4(\data_to_cpu[23]_i_2_n_0 ),
        .O(data_from_memory_formater[23]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data_to_cpu[23]_i_2 
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\alufunc_reg[3]_4 ),
        .O(\data_to_cpu[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[24]_i_1 
       (.I0(D[24]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[25]_i_1 
       (.I0(D[25]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[26]_i_1 
       (.I0(D[26]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[27]_i_1 
       (.I0(D[27]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[28]_i_1 
       (.I0(D[28]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[29]_i_1 
       (.I0(D[29]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[2]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[26]),
        .I5(\data_to_cpu[2]_i_2_n_0 ),
        .O(data_from_memory_formater[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[2]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[2]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[10]),
        .I4(D[18]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[30]_i_1 
       (.I0(D[30]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \data_to_cpu[31]_i_1 
       (.I0(\data_to_cpu[31]_i_3_n_0 ),
        .I1(new_exception),
        .I2(mem_done),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\data_to_cpu[31]_i_4_n_0 ),
        .O(\data_to_cpu[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \data_to_cpu[31]_i_2 
       (.I0(D[31]),
        .I1(\data_to_cpu[31]_i_5_n_0 ),
        .I2(\data_to_cpu[31]_i_6_n_0 ),
        .O(data_from_memory_formater[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \data_to_cpu[31]_i_3 
       (.I0(computer_CPU_state_out[0]),
        .I1(computer_CPU_state_out[2]),
        .I2(computer_CPU_state_out[3]),
        .I3(computer_CPU_state_out[1]),
        .O(\data_to_cpu[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \data_to_cpu[31]_i_4 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[0] ),
        .I3(\instruction_reg_n_0_[1] ),
        .I4(\instruction_reg_n_0_[2] ),
        .I5(\instruction_reg_n_0_[4] ),
        .O(\data_to_cpu[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \data_to_cpu[31]_i_5 
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\alufunc_reg[3]_5 ),
        .O(\data_to_cpu[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ABAAAAAA)) 
    \data_to_cpu[31]_i_6 
       (.I0(\data_to_cpu[31]_i_7_n_0 ),
        .I1(\alufunc_reg[3]_2 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[12] ),
        .I4(\data_to_cpu_reg[15]_0 ),
        .I5(\instruction_reg_n_0_[14] ),
        .O(\data_to_cpu[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h000088F0)) 
    \data_to_cpu[31]_i_7 
       (.I0(\alufunc_reg[3]_4 ),
        .I1(D[23]),
        .I2(\data_to_cpu_reg[7]_0 ),
        .I3(\instruction_reg_n_0_[12] ),
        .I4(\instruction_reg_n_0_[13] ),
        .O(\data_to_cpu[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[3]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[27]),
        .I5(\data_to_cpu[3]_i_2_n_0 ),
        .O(data_from_memory_formater[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[3]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[3]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[11]),
        .I4(D[19]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[4]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[28]),
        .I5(\data_to_cpu[4]_i_2_n_0 ),
        .O(data_from_memory_formater[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[4]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[4]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[12]),
        .I4(D[20]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[5]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[29]),
        .I5(\data_to_cpu[5]_i_2_n_0 ),
        .O(data_from_memory_formater[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[5]_i_2 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[5]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[13]),
        .I4(D[21]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF222A0000)) 
    \data_to_cpu[6]_i_1 
       (.I0(\alufunc_reg[3]_0 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(D[30]),
        .I5(\data_to_cpu[6]_i_3_n_0 ),
        .O(data_from_memory_formater[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_to_cpu[6]_i_2 
       (.I0(\alufunc_reg[3]_2 ),
        .I1(\alufunc_reg[3]_1 ),
        .O(\alufunc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_to_cpu[6]_i_3 
       (.I0(\data_to_cpu[6]_i_4_n_0 ),
        .I1(D[6]),
        .I2(\data_to_cpu[6]_i_5_n_0 ),
        .I3(D[14]),
        .I4(D[22]),
        .I5(\data_to_cpu[6]_i_6_n_0 ),
        .O(\data_to_cpu[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    \data_to_cpu[6]_i_4 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\alufunc_reg[3]_5 ),
        .O(\data_to_cpu[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \data_to_cpu[6]_i_5 
       (.I0(\alufunc_reg[3]_4 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .O(\data_to_cpu[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    \data_to_cpu[6]_i_6 
       (.I0(\alufunc_reg[3]_3 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[14] ),
        .O(\data_to_cpu[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h5700)) 
    \data_to_cpu[7]_i_1 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\data_to_cpu_reg[7]_0 ),
        .O(data_from_memory_formater[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[8]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[24]),
        .I2(D[16]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[8]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[8]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[8]),
        .O(\data_to_cpu[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \data_to_cpu[9]_i_1 
       (.I0(\data_to_cpu[14]_i_2_n_0 ),
        .I1(D[25]),
        .I2(D[17]),
        .I3(\data_to_cpu[15]_i_3_n_0 ),
        .I4(\data_to_cpu[9]_i_2_n_0 ),
        .I5(\data_to_cpu[15]_i_2_n_0 ),
        .O(data_from_memory_formater[9]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h01500000)) 
    \data_to_cpu[9]_i_2 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .I4(D[9]),
        .O(\data_to_cpu[9]_i_2_n_0 ));
  FDRE \data_to_cpu_reg[0] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[0]),
        .Q(data_to_cpu[0]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[10] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[10]),
        .Q(data_to_cpu[10]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[11] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[11]),
        .Q(data_to_cpu[11]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[12] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[12]),
        .Q(data_to_cpu[12]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[13] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[13]),
        .Q(data_to_cpu[13]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[14] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[14]),
        .Q(data_to_cpu[14]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[15] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[15]),
        .Q(data_to_cpu[15]),
        .R(computer_reset));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_14 
       (.CI(\data_to_cpu_reg[15]_i_25_n_0 ),
        .CO({\ALU/data3 ,\data_to_cpu_reg[15]_i_14_n_1 ,\data_to_cpu_reg[15]_i_14_n_2 ,\data_to_cpu_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_9_0 ,\data_to_cpu[15]_i_27_n_0 ,\data_to_cpu[15]_i_28_n_0 ,\data_to_cpu[15]_i_29_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_14_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_30_n_0 ,\data_to_cpu[15]_i_31_n_0 ,\data_to_cpu[15]_i_32_n_0 ,\data_to_cpu[15]_i_33_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_16 
       (.CI(\data_to_cpu_reg[15]_i_34_n_0 ),
        .CO({\ALU/data2 ,\data_to_cpu_reg[15]_i_16_n_1 ,\data_to_cpu_reg[15]_i_16_n_2 ,\data_to_cpu_reg[15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\data_to_cpu[15]_i_27_n_0 ,\data_to_cpu[15]_i_28_n_0 ,\data_to_cpu[15]_i_29_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_16_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_36_n_0 ,\data_to_cpu[15]_i_37_n_0 ,\data_to_cpu[15]_i_38_n_0 ,\data_to_cpu[15]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_25 
       (.CI(\data_to_cpu_reg[15]_i_46_n_0 ),
        .CO({\data_to_cpu_reg[15]_i_25_n_0 ,\data_to_cpu_reg[15]_i_25_n_1 ,\data_to_cpu_reg[15]_i_25_n_2 ,\data_to_cpu_reg[15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_47_n_0 ,\data_to_cpu[15]_i_48_n_0 ,\data_to_cpu[15]_i_49_n_0 ,\data_to_cpu[15]_i_50_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_25_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_51_n_0 ,\data_to_cpu[15]_i_52_n_0 ,\data_to_cpu[15]_i_53_n_0 ,\data_to_cpu[15]_i_54_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_34 
       (.CI(\data_to_cpu_reg[15]_i_55_n_0 ),
        .CO({\data_to_cpu_reg[15]_i_34_n_0 ,\data_to_cpu_reg[15]_i_34_n_1 ,\data_to_cpu_reg[15]_i_34_n_2 ,\data_to_cpu_reg[15]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_47_n_0 ,\data_to_cpu[15]_i_48_n_0 ,\data_to_cpu[15]_i_49_n_0 ,\data_to_cpu[15]_i_50_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_34_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_56_n_0 ,\data_to_cpu[15]_i_57_n_0 ,\data_to_cpu[15]_i_58_n_0 ,\data_to_cpu[15]_i_59_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_46 
       (.CI(\data_to_cpu_reg[15]_i_68_n_0 ),
        .CO({\data_to_cpu_reg[15]_i_46_n_0 ,\data_to_cpu_reg[15]_i_46_n_1 ,\data_to_cpu_reg[15]_i_46_n_2 ,\data_to_cpu_reg[15]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_69_n_0 ,\data_to_cpu[15]_i_70_n_0 ,\data_to_cpu[15]_i_71_n_0 ,\data_to_cpu[15]_i_72_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_46_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_73_n_0 ,\data_to_cpu[15]_i_74_n_0 ,\data_to_cpu[15]_i_75_n_0 ,\data_to_cpu[15]_i_76_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_55 
       (.CI(\data_to_cpu_reg[15]_i_77_n_0 ),
        .CO({\data_to_cpu_reg[15]_i_55_n_0 ,\data_to_cpu_reg[15]_i_55_n_1 ,\data_to_cpu_reg[15]_i_55_n_2 ,\data_to_cpu_reg[15]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_69_n_0 ,\data_to_cpu[15]_i_70_n_0 ,\data_to_cpu[15]_i_71_n_0 ,\data_to_cpu[15]_i_72_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_55_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_78_n_0 ,\data_to_cpu[15]_i_79_n_0 ,\data_to_cpu[15]_i_80_n_0 ,\data_to_cpu[15]_i_81_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_68 
       (.CI(1'b0),
        .CO({\data_to_cpu_reg[15]_i_68_n_0 ,\data_to_cpu_reg[15]_i_68_n_1 ,\data_to_cpu_reg[15]_i_68_n_2 ,\data_to_cpu_reg[15]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_82_n_0 ,\data_to_cpu[15]_i_83_n_0 ,\data_to_cpu[15]_i_84_n_0 ,\data_to_cpu[15]_i_85_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_68_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_86_n_0 ,\data_to_cpu[15]_i_87_n_0 ,\data_to_cpu[15]_i_88_n_0 ,\data_to_cpu[15]_i_89_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_to_cpu_reg[15]_i_77 
       (.CI(1'b0),
        .CO({\data_to_cpu_reg[15]_i_77_n_0 ,\data_to_cpu_reg[15]_i_77_n_1 ,\data_to_cpu_reg[15]_i_77_n_2 ,\data_to_cpu_reg[15]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_to_cpu[15]_i_82_n_0 ,\data_to_cpu[15]_i_83_n_0 ,\data_to_cpu[15]_i_84_n_0 ,\data_to_cpu[15]_i_85_n_0 }),
        .O(\NLW_data_to_cpu_reg[15]_i_77_O_UNCONNECTED [3:0]),
        .S({\data_to_cpu[15]_i_90_n_0 ,\data_to_cpu[15]_i_91_n_0 ,\data_to_cpu[15]_i_92_n_0 ,\data_to_cpu[15]_i_93_n_0 }));
  FDRE \data_to_cpu_reg[16] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[16]),
        .Q(data_to_cpu[16]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[17] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[17]),
        .Q(data_to_cpu[17]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[18] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[18]),
        .Q(data_to_cpu[18]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[19] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[19]),
        .Q(data_to_cpu[19]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[1] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[1]),
        .Q(data_to_cpu[1]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[20] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[20]),
        .Q(data_to_cpu[20]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[21] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[21]),
        .Q(data_to_cpu[21]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[22] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[22]),
        .Q(data_to_cpu[22]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[23] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[23]),
        .Q(data_to_cpu[23]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[24] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[24]),
        .Q(data_to_cpu[24]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[25] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[25]),
        .Q(data_to_cpu[25]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[26] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[26]),
        .Q(data_to_cpu[26]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[27] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[27]),
        .Q(data_to_cpu[27]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[28] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[28]),
        .Q(data_to_cpu[28]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[29] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[29]),
        .Q(data_to_cpu[29]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[2] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[2]),
        .Q(data_to_cpu[2]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[30] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[30]),
        .Q(data_to_cpu[30]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[31] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[31]),
        .Q(data_to_cpu[31]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[3] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[3]),
        .Q(data_to_cpu[3]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[4] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[4]),
        .Q(data_to_cpu[4]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[5] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[5]),
        .Q(data_to_cpu[5]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[6] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[6]),
        .Q(data_to_cpu[6]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[7] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[7]),
        .Q(data_to_cpu[7]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[8] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[8]),
        .Q(data_to_cpu[8]),
        .R(computer_reset));
  FDRE \data_to_cpu_reg[9] 
       (.C(CLK),
        .CE(\data_to_cpu[31]_i_1_n_0 ),
        .D(data_from_memory_formater[9]),
        .Q(data_to_cpu[9]),
        .R(computer_reset));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[15]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [1]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[15]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_wren_reg[3]_0 [1]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_wren_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[15]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [1]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[23]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [2]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[23]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_wren_reg[3]_0 [2]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_wren_reg[3]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[23]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [2]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[31]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [3]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[31]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_wren_reg[3]_0 [3]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_wren_reg[3]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[31]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [3]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[7]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [0]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_12__1 
       (.I0(address_global[10]),
        .O(\direction[7]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_13 
       (.I0(address_global[7]),
        .O(\direction[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_13__1 
       (.I0(address_global[9]),
        .O(\direction[7]_i_13__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_14 
       (.I0(address_global[6]),
        .O(\direction[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_14__1 
       (.I0(address_global[8]),
        .O(\direction[7]_i_14__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_15__0 
       (.I0(address_global[5]),
        .O(\direction[7]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_15__1 
       (.I0(address_global[7]),
        .O(\direction[7]_i_15__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_17__0 
       (.I0(\mem_address_reg[30]_0 [1]),
        .O(\direction[7]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_18__0 
       (.I0(address_global[10]),
        .O(\direction[7]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_19__0 
       (.I0(address_global[9]),
        .O(\direction[7]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[7]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_wren_reg[3]_0 [0]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_wren_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \direction[7]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_wren_reg[3]_0 [0]),
        .I3(\mem_address_reg[30]_0 [0]),
        .O(\mem_address_reg[3]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_20__0 
       (.I0(address_global[8]),
        .O(\direction[7]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_20__1 
       (.I0(\mem_address_reg[30]_0 [4]),
        .O(\direction[7]_i_20__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_21__0 
       (.I0(\mem_address_reg[30]_0 [3]),
        .O(\direction[7]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_22__0 
       (.I0(\mem_address_reg[30]_0 [17]),
        .O(\direction[7]_i_22__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_22__1 
       (.I0(\mem_address_reg[30]_0 [1]),
        .O(\direction[7]_i_22__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_23 
       (.I0(\mem_address_reg[30]_0 [16]),
        .O(\direction[7]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_24 
       (.I0(\mem_address_reg[30]_0 [15]),
        .O(\direction[7]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_24__0 
       (.I0(\mem_address_reg[30]_0 [8]),
        .O(\direction[7]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_25 
       (.I0(\mem_address_reg[30]_0 [14]),
        .O(\direction[7]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_25__0 
       (.I0(\mem_address_reg[30]_0 [7]),
        .O(\direction[7]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_26 
       (.I0(\mem_address_reg[30]_0 [6]),
        .O(\direction[7]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_27 
       (.I0(\mem_address_reg[30]_0 [9]),
        .O(\direction[7]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_27__0 
       (.I0(\mem_address_reg[30]_0 [5]),
        .O(\direction[7]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_28 
       (.I0(\mem_address_reg[30]_0 [8]),
        .O(\direction[7]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_28__0 
       (.I0(\mem_address_reg[30]_0 [12]),
        .O(\direction[7]_i_28__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_29 
       (.I0(\mem_address_reg[30]_0 [7]),
        .O(\direction[7]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_29__0 
       (.I0(\mem_address_reg[30]_0 [11]),
        .O(\direction[7]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \direction[7]_i_3 
       (.I0(\direction[7]_i_6_n_0 ),
        .I1(address_global[5]),
        .I2(address_global[4]),
        .I3(address_global[7]),
        .I4(address_global[6]),
        .I5(\mem_data_out_reg[0]_1 ),
        .O(\mem_address_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_30 
       (.I0(\mem_address_reg[30]_0 [6]),
        .O(\direction[7]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_30__0 
       (.I0(\mem_address_reg[30]_0 [10]),
        .O(\direction[7]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_31 
       (.I0(\mem_address_reg[30]_0 [5]),
        .O(\direction[7]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_31__0 
       (.I0(\mem_address_reg[30]_0 [9]),
        .O(\direction[7]_i_31__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_32 
       (.I0(\mem_address_reg[30]_0 [4]),
        .O(\direction[7]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_33 
       (.I0(\mem_address_reg[30]_0 [3]),
        .O(\direction[7]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_34 
       (.I0(\mem_address_reg[30]_0 [13]),
        .O(\direction[7]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_34__0 
       (.I0(\mem_address_reg[30]_0 [16]),
        .O(\direction[7]_i_34__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_35 
       (.I0(\mem_address_reg[30]_0 [12]),
        .O(\direction[7]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_35__0 
       (.I0(\mem_address_reg[30]_0 [15]),
        .O(\direction[7]_i_35__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_36 
       (.I0(\mem_address_reg[30]_0 [11]),
        .O(\direction[7]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_36__0 
       (.I0(\mem_address_reg[30]_0 [14]),
        .O(\direction[7]_i_36__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_37 
       (.I0(\mem_address_reg[30]_0 [10]),
        .O(\direction[7]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_37__0 
       (.I0(\mem_address_reg[30]_0 [13]),
        .O(\direction[7]_i_37__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_38 
       (.I0(address_global[31]),
        .O(\direction[7]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_38__0 
       (.I0(\mem_address_reg[30]_0 [20]),
        .O(\direction[7]_i_38__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_39 
       (.I0(\mem_address_reg[30]_0 [20]),
        .O(\direction[7]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_39__0 
       (.I0(\mem_address_reg[30]_0 [19]),
        .O(\direction[7]_i_39__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_40 
       (.I0(\mem_address_reg[30]_0 [19]),
        .O(\direction[7]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_40__0 
       (.I0(\mem_address_reg[30]_0 [18]),
        .O(\direction[7]_i_40__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_41 
       (.I0(\mem_address_reg[30]_0 [18]),
        .O(\direction[7]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_41__0 
       (.I0(\mem_address_reg[30]_0 [17]),
        .O(\direction[7]_i_41__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_43 
       (.I0(address_global[31]),
        .O(\direction[7]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \direction[7]_i_5 
       (.I0(\alufunc_reg[3]_2 ),
        .I1(\alufunc_reg[3]_1 ),
        .O(\alufunc_reg[3]_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_6 
       (.I0(address_global[10]),
        .I1(\direction[7]_i_3_0 ),
        .I2(address_global[8]),
        .I3(address_global[9]),
        .I4(\direction[7]_i_3_1 ),
        .O(\direction[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_7__1 
       (.I0(address_global[6]),
        .O(\direction[7]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_8 
       (.I0(address_global[5]),
        .O(\direction[7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \direction[7]_i_9 
       (.I0(address_global[4]),
        .O(\direction[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_10__0 
       (.CI(\direction_reg[7]_i_5_n_0 ),
        .CO({\direction_reg[7]_i_10__0_n_0 ,\direction_reg[7]_i_10__0_n_1 ,\direction_reg[7]_i_10__0_n_2 ,\direction_reg[7]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_address_reg[30]_0 [4:3],1'b0,\mem_address_reg[30]_0 [1]}),
        .O(\mem_address_reg[14]_2 ),
        .S({\direction[7]_i_20__1_n_0 ,\direction[7]_i_21__0_n_0 ,\mem_address_reg[30]_0 [2],\direction[7]_i_22__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_11__0 
       (.CI(\direction_reg[7]_i_16_n_0 ),
        .CO({\direction_reg[7]_i_11__0_n_0 ,\direction_reg[7]_i_11__0_n_1 ,\direction_reg[7]_i_11__0_n_2 ,\direction_reg[7]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [9:6]),
        .O(\mem_address_reg[19]_0 ),
        .S({\direction[7]_i_27_n_0 ,\direction[7]_i_28_n_0 ,\direction[7]_i_29_n_0 ,\direction[7]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_16 
       (.CI(\direction_reg[7]_i_8__0_n_0 ),
        .CO({\direction_reg[7]_i_16_n_0 ,\direction_reg[7]_i_16_n_1 ,\direction_reg[7]_i_16_n_2 ,\direction_reg[7]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_address_reg[30]_0 [5:3],1'b0}),
        .O(\mem_address_reg[15]_0 ),
        .S({\direction[7]_i_31_n_0 ,\direction[7]_i_32_n_0 ,\direction[7]_i_33_n_0 ,\mem_address_reg[30]_0 [2]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_17 
       (.CI(\direction_reg[7]_i_10__0_n_0 ),
        .CO({\direction_reg[7]_i_17_n_0 ,\direction_reg[7]_i_17_n_1 ,\direction_reg[7]_i_17_n_2 ,\direction_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [8:5]),
        .O(\mem_address_reg[18]_1 ),
        .S({\direction[7]_i_24__0_n_0 ,\direction[7]_i_25__0_n_0 ,\direction[7]_i_26_n_0 ,\direction[7]_i_27__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_18 
       (.CI(\direction_reg[7]_i_17_n_0 ),
        .CO({\direction_reg[7]_i_18_n_0 ,\direction_reg[7]_i_18_n_1 ,\direction_reg[7]_i_18_n_2 ,\direction_reg[7]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [12:9]),
        .O(\mem_address_reg[22]_1 ),
        .S({\direction[7]_i_28__0_n_0 ,\direction[7]_i_29__0_n_0 ,\direction[7]_i_30__0_n_0 ,\direction[7]_i_31__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_21 
       (.CI(\direction_reg[7]_i_11__0_n_0 ),
        .CO({\direction_reg[7]_i_21_n_0 ,\direction_reg[7]_i_21_n_1 ,\direction_reg[7]_i_21_n_2 ,\direction_reg[7]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [13:10]),
        .O(\mem_address_reg[23]_0 ),
        .S({\direction[7]_i_34_n_0 ,\direction[7]_i_35_n_0 ,\direction[7]_i_36_n_0 ,\direction[7]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_23 
       (.CI(\direction_reg[7]_i_18_n_0 ),
        .CO({\direction_reg[7]_i_23_n_0 ,\direction_reg[7]_i_23_n_1 ,\direction_reg[7]_i_23_n_2 ,\direction_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [16:13]),
        .O(\mem_address_reg[26]_1 ),
        .S({\direction[7]_i_34__0_n_0 ,\direction[7]_i_35__0_n_0 ,\direction[7]_i_36__0_n_0 ,\direction[7]_i_37__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_26 
       (.CI(\direction_reg[7]_i_9__0_n_0 ),
        .CO({\NLW_direction_reg[7]_i_26_CO_UNCONNECTED [3],\direction_reg[7]_i_26_n_1 ,\direction_reg[7]_i_26_n_2 ,\direction_reg[7]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mem_address_reg[30]_0 [20:18]}),
        .O(\mem_address_reg[30]_4 ),
        .S({\direction[7]_i_38_n_0 ,\direction[7]_i_39_n_0 ,\direction[7]_i_40_n_0 ,\direction[7]_i_41_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\direction_reg[7]_i_3_n_0 ,\direction_reg[7]_i_3_n_1 ,\direction_reg[7]_i_3_n_2 ,\direction_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({address_global[6:4],1'b0}),
        .O(O),
        .S({\direction[7]_i_7__1_n_0 ,\direction[7]_i_8_n_0 ,\direction[7]_i_9_n_0 ,address_global[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_32 
       (.CI(\direction_reg[7]_i_23_n_0 ),
        .CO({\direction_reg[7]_i_32_n_0 ,\direction_reg[7]_i_32_n_1 ,\direction_reg[7]_i_32_n_2 ,\direction_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [20:17]),
        .O(\mem_address_reg[30]_2 ),
        .S({\direction[7]_i_38__0_n_0 ,\direction[7]_i_39__0_n_0 ,\direction[7]_i_40__0_n_0 ,\direction[7]_i_41__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_42 
       (.CI(\direction_reg[7]_i_32_n_0 ),
        .CO(\NLW_direction_reg[7]_i_42_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_direction_reg[7]_i_42_O_UNCONNECTED [3:1],\mem_address_reg[30]_3 }),
        .S({1'b0,1'b0,1'b0,\direction[7]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_5 
       (.CI(\direction_reg[7]_i_3_n_0 ),
        .CO({\direction_reg[7]_i_5_n_0 ,\direction_reg[7]_i_5_n_1 ,\direction_reg[7]_i_5_n_2 ,\direction_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(address_global[10:7]),
        .O(\mem_address_reg[10]_0 ),
        .S({\direction[7]_i_12__1_n_0 ,\direction[7]_i_13__1_n_0 ,\direction[7]_i_14__1_n_0 ,\direction[7]_i_15__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\direction_reg[7]_i_6_n_0 ,\direction_reg[7]_i_6_n_1 ,\direction_reg[7]_i_6_n_2 ,\direction_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({address_global[7:5],1'b0}),
        .O({\mem_address_reg[7]_0 ,\NLW_direction_reg[7]_i_6_O_UNCONNECTED [2:0]}),
        .S({\direction[7]_i_13_n_0 ,\direction[7]_i_14_n_0 ,\direction[7]_i_15__0_n_0 ,address_global[4]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_8__0 
       (.CI(\direction_reg[7]_i_6_n_0 ),
        .CO({\direction_reg[7]_i_8__0_n_0 ,\direction_reg[7]_i_8__0_n_1 ,\direction_reg[7]_i_8__0_n_2 ,\direction_reg[7]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\mem_address_reg[30]_0 [1],address_global[10:8]}),
        .O(\mem_address_reg[11]_0 ),
        .S({\direction[7]_i_17__0_n_0 ,\direction[7]_i_18__0_n_0 ,\direction[7]_i_19__0_n_0 ,\direction[7]_i_20__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \direction_reg[7]_i_9__0 
       (.CI(\direction_reg[7]_i_21_n_0 ),
        .CO({\direction_reg[7]_i_9__0_n_0 ,\direction_reg[7]_i_9__0_n_1 ,\direction_reg[7]_i_9__0_n_2 ,\direction_reg[7]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\mem_address_reg[30]_0 [17:14]),
        .O(\mem_address_reg[27]_0 ),
        .S({\direction[7]_i_22__0_n_0 ,\direction[7]_i_23_n_0 ,\direction[7]_i_24_n_0 ,\direction[7]_i_25_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \instruction[31]_i_1 
       (.I0(computer_CPU_state_out[1]),
        .I1(computer_CPU_state_out[3]),
        .I2(mem_done),
        .I3(new_exception),
        .I4(computer_CPU_state_out[0]),
        .I5(computer_CPU_state_out[2]),
        .O(instruction));
  FDRE \instruction_reg[0] 
       (.C(CLK),
        .CE(instruction),
        .D(D[0]),
        .Q(\instruction_reg_n_0_[0] ),
        .R(computer_reset));
  FDRE \instruction_reg[10] 
       (.C(CLK),
        .CE(instruction),
        .D(D[10]),
        .Q(rd[3]),
        .R(computer_reset));
  FDRE \instruction_reg[11] 
       (.C(CLK),
        .CE(instruction),
        .D(D[11]),
        .Q(rd[4]),
        .R(computer_reset));
  FDRE \instruction_reg[12] 
       (.C(CLK),
        .CE(instruction),
        .D(D[12]),
        .Q(\instruction_reg_n_0_[12] ),
        .R(computer_reset));
  FDRE \instruction_reg[13] 
       (.C(CLK),
        .CE(instruction),
        .D(D[13]),
        .Q(\instruction_reg_n_0_[13] ),
        .R(computer_reset));
  FDRE \instruction_reg[14] 
       (.C(CLK),
        .CE(instruction),
        .D(D[14]),
        .Q(\instruction_reg_n_0_[14] ),
        .R(computer_reset));
  FDRE \instruction_reg[15] 
       (.C(CLK),
        .CE(instruction),
        .D(D[15]),
        .Q(\instruction_reg[24]_3 [0]),
        .R(computer_reset));
  FDRE \instruction_reg[16] 
       (.C(CLK),
        .CE(instruction),
        .D(D[16]),
        .Q(\instruction_reg[24]_3 [1]),
        .R(computer_reset));
  FDRE \instruction_reg[17] 
       (.C(CLK),
        .CE(instruction),
        .D(D[17]),
        .Q(\instruction_reg[24]_3 [2]),
        .R(computer_reset));
  FDRE \instruction_reg[18] 
       (.C(CLK),
        .CE(instruction),
        .D(D[18]),
        .Q(\instruction_reg[24]_3 [3]),
        .R(computer_reset));
  FDRE \instruction_reg[19] 
       (.C(CLK),
        .CE(instruction),
        .D(D[19]),
        .Q(\instruction_reg[24]_3 [4]),
        .R(computer_reset));
  FDRE \instruction_reg[1] 
       (.C(CLK),
        .CE(instruction),
        .D(D[1]),
        .Q(\instruction_reg_n_0_[1] ),
        .R(computer_reset));
  (* ORIG_CELL_NAME = "instruction_reg[20]" *) 
  FDRE \instruction_reg[20] 
       (.C(CLK),
        .CE(instruction),
        .D(D[20]),
        .Q(\instruction_reg[24]_3 [5]),
        .R(computer_reset));
  (* ORIG_CELL_NAME = "instruction_reg[20]" *) 
  FDRE \instruction_reg[20]_rep 
       (.C(CLK),
        .CE(instruction),
        .D(D[20]),
        .Q(\instruction_reg[20]_rep_0 ),
        .R(computer_reset));
  (* ORIG_CELL_NAME = "instruction_reg[20]" *) 
  FDRE \instruction_reg[20]_rep__0 
       (.C(CLK),
        .CE(instruction),
        .D(D[20]),
        .Q(\instruction_reg[20]_rep__0_0 ),
        .R(computer_reset));
  FDRE \instruction_reg[21] 
       (.C(CLK),
        .CE(instruction),
        .D(D[21]),
        .Q(\instruction_reg[24]_3 [6]),
        .R(computer_reset));
  FDRE \instruction_reg[22] 
       (.C(CLK),
        .CE(instruction),
        .D(D[22]),
        .Q(\instruction_reg[24]_3 [7]),
        .R(computer_reset));
  FDRE \instruction_reg[23] 
       (.C(CLK),
        .CE(instruction),
        .D(D[23]),
        .Q(\instruction_reg[24]_3 [8]),
        .R(computer_reset));
  FDRE \instruction_reg[24] 
       (.C(CLK),
        .CE(instruction),
        .D(D[24]),
        .Q(\instruction_reg[24]_3 [9]),
        .R(computer_reset));
  FDRE \instruction_reg[25] 
       (.C(CLK),
        .CE(instruction),
        .D(D[25]),
        .Q(funct_7[0]),
        .R(computer_reset));
  FDRE \instruction_reg[26] 
       (.C(CLK),
        .CE(instruction),
        .D(D[26]),
        .Q(funct_7[1]),
        .R(computer_reset));
  FDRE \instruction_reg[27] 
       (.C(CLK),
        .CE(instruction),
        .D(D[27]),
        .Q(funct_7[2]),
        .R(computer_reset));
  FDRE \instruction_reg[28] 
       (.C(CLK),
        .CE(instruction),
        .D(D[28]),
        .Q(funct_7[3]),
        .R(computer_reset));
  FDRE \instruction_reg[29] 
       (.C(CLK),
        .CE(instruction),
        .D(D[29]),
        .Q(funct_7[4]),
        .R(computer_reset));
  FDRE \instruction_reg[2] 
       (.C(CLK),
        .CE(instruction),
        .D(D[2]),
        .Q(\instruction_reg_n_0_[2] ),
        .R(computer_reset));
  FDRE \instruction_reg[30] 
       (.C(CLK),
        .CE(instruction),
        .D(D[30]),
        .Q(funct_7[5]),
        .R(computer_reset));
  FDRE \instruction_reg[31] 
       (.C(CLK),
        .CE(instruction),
        .D(D[31]),
        .Q(funct_7[6]),
        .R(computer_reset));
  FDRE \instruction_reg[3] 
       (.C(CLK),
        .CE(instruction),
        .D(D[3]),
        .Q(\instruction_reg_n_0_[3] ),
        .R(computer_reset));
  FDRE \instruction_reg[4] 
       (.C(CLK),
        .CE(instruction),
        .D(D[4]),
        .Q(\instruction_reg_n_0_[4] ),
        .R(computer_reset));
  FDRE \instruction_reg[5] 
       (.C(CLK),
        .CE(instruction),
        .D(D[5]),
        .Q(\instruction_reg_n_0_[5] ),
        .R(computer_reset));
  FDRE \instruction_reg[6] 
       (.C(CLK),
        .CE(instruction),
        .D(D[6]),
        .Q(\instruction_reg_n_0_[6] ),
        .R(computer_reset));
  FDRE \instruction_reg[7] 
       (.C(CLK),
        .CE(instruction),
        .D(D[7]),
        .Q(rd[0]),
        .R(computer_reset));
  FDRE \instruction_reg[8] 
       (.C(CLK),
        .CE(instruction),
        .D(D[8]),
        .Q(rd[1]),
        .R(computer_reset));
  FDRE \instruction_reg[9] 
       (.C(CLK),
        .CE(instruction),
        .D(D[9]),
        .Q(rd[2]),
        .R(computer_reset));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[10]_i_1 
       (.I0(ALU_result[10]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[10]),
        .O(\mem_address[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[10]_i_13 
       (.I0(data1_0[10]),
        .I1(Q),
        .I2(data0[10]),
        .O(\mem_address[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[10]_i_3 
       (.I0(\mem_address_reg[10]_i_2_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[10]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[10]_i_7_n_0 ),
        .O(\mem_address[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[10]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[10]),
        .I4(\mem_address_reg[11]_i_23 ),
        .O(\mem_address[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[10]_i_6 
       (.I0(data2[10]),
        .I1(\mem_address_reg[11]_i_23 ),
        .O(\mem_address[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[10]_i_7 
       (.I0(\mem_address[11]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[10]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[10]_i_13_n_0 ),
        .O(\mem_address[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[10]_i_8 
       (.I0(funct_7[5]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[7]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[11]_i_1 
       (.I0(ALU_result[11]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[11]),
        .O(\mem_address[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[11]_i_13 
       (.I0(data1_0[11]),
        .I1(Q),
        .I2(data0[11]),
        .O(\mem_address[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE00FC00FC)) 
    \mem_address[11]_i_14 
       (.I0(\mem_address[11]_i_24_n_0 ),
        .I1(\r[1][31]_i_10_n_0 ),
        .I2(\mem_address[11]_i_25_n_0 ),
        .I3(\alufunc[3]_i_3_n_0 ),
        .I4(\mem_address[11]_i_26_n_0 ),
        .I5(reg_write_i_4_n_0),
        .O(\mem_address[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_address[11]_i_19 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\mem_address[24]_i_6_0 ),
        .O(\instruction_reg[24]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_address[11]_i_24 
       (.I0(\instruction_reg[20]_rep_0 ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[1] ),
        .I3(\instruction_reg_n_0_[0] ),
        .O(\mem_address[11]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \mem_address[11]_i_25 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(funct_7[6]),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .O(\mem_address[11]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \mem_address[11]_i_26 
       (.I0(funct_7[6]),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[0] ),
        .I3(\instruction_reg_n_0_[1] ),
        .O(\mem_address[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[11]_i_3 
       (.I0(\mem_address_reg[11]_i_2_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[11]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[11]_i_7_n_0 ),
        .O(\mem_address[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[11]_i_31 
       (.I0(\mem_address[11]_i_6_n_0 ),
        .O(\mem_address[11]_i_6_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[11]_i_32 
       (.I0(\mem_address[10]_i_6_n_0 ),
        .O(\mem_address[11]_i_6_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[11]_i_33 
       (.I0(\mem_address[9]_i_6_n_0 ),
        .O(\mem_address[11]_i_6_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[11]_i_34 
       (.I0(\mem_address[8]_i_6_n_0 ),
        .O(\mem_address[11]_i_6_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[11]_i_35 
       (.I0(data2[11]),
        .I1(\mem_address_reg[11]_i_23_0 ),
        .O(\instruction_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[11]_i_36 
       (.I0(data2[10]),
        .I1(\mem_address_reg[11]_i_23 ),
        .O(\instruction_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[11]_i_37 
       (.I0(data2[9]),
        .I1(\mem_address_reg[11]_i_23_2 ),
        .O(\instruction_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[11]_i_38 
       (.I0(data2[8]),
        .I1(\mem_address_reg[11]_i_23_1 ),
        .O(\instruction_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[11]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[11]),
        .I4(\mem_address_reg[11]_i_23_0 ),
        .O(\mem_address[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[11]_i_6 
       (.I0(data2[11]),
        .I1(\mem_address_reg[11]_i_23_0 ),
        .O(\mem_address[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[11]_i_7 
       (.I0(\mem_address[12]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[11]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[11]_i_13_n_0 ),
        .O(\mem_address[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \mem_address[11]_i_8 
       (.I0(\mem_address[11]_i_14_n_0 ),
        .I1(rd[0]),
        .I2(\alufunc[2]_i_6_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[8]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_1 
       (.I0(ALU_result[12]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[12]),
        .O(\mem_address[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_13 
       (.I0(data1_0[12]),
        .I1(Q),
        .I2(data0[12]),
        .O(\mem_address[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB0A0B0A0B0A0)) 
    \mem_address[12]_i_14 
       (.I0(\data_to_cpu[31]_i_4_n_0 ),
        .I1(\r[1][31]_i_12_n_0 ),
        .I2(funct_7[6]),
        .I3(\r[1][31]_i_13_n_0 ),
        .I4(\mem_address[12]_i_20_n_0 ),
        .I5(\mem_address[12]_i_21_n_0 ),
        .O(\mem_address[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_address[12]_i_20 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg[24]_3 [9]),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\instruction_reg_n_0_[13] ),
        .O(\mem_address[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \mem_address[12]_i_21 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[0] ),
        .I4(\instruction_reg_n_0_[1] ),
        .O(\mem_address[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[12]_i_3 
       (.I0(\mem_address_reg[12]_i_2_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[12]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[12]_i_7_n_0 ),
        .O(\mem_address[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[12]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[12]),
        .I4(\mem_address_reg[15]_i_29 ),
        .O(\mem_address[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[12]_i_6 
       (.I0(data2[12]),
        .I1(\mem_address_reg[15]_i_29 ),
        .O(\mem_address[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[12]_i_7 
       (.I0(\mem_address[13]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[12]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[12]_i_13_n_0 ),
        .O(\mem_address[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \mem_address[12]_i_8 
       (.I0(\mem_address[12]_i_14_n_0 ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\mem_address[17]_i_6_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[9]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[13]_i_1 
       (.I0(ALU_result[13]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[13]),
        .O(\mem_address[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[13]_i_14 
       (.I0(data1_0[13]),
        .I1(Q),
        .I2(data0[13]),
        .O(\mem_address[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[13]_i_3 
       (.I0(\mem_address_reg[13]_i_2_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[13]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[13]_i_7_n_0 ),
        .O(\mem_address[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[13]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[13]),
        .I4(\mem_address_reg[15]_i_29_0 ),
        .O(\mem_address[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[13]_i_6 
       (.I0(data2[13]),
        .I1(\mem_address_reg[15]_i_29_0 ),
        .O(\mem_address[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[13]_i_7 
       (.I0(\mem_address_reg[14]_i_5_2 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[13]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[13]_i_14_n_0 ),
        .O(\mem_address[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[13]_i_8 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[10]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[14]_i_1 
       (.I0(ALU_result[14]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[14]),
        .O(\mem_address[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[14]_i_15 
       (.I0(data1_0[14]),
        .I1(Q),
        .I2(data0[14]),
        .O(\mem_address[14]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[14]_i_18 
       (.I0(data2[14]),
        .I1(\mem_address_reg[14]_3 ),
        .O(\mem_address[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[14]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[14]),
        .I3(\mem_address_reg[14]_3 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[14]_i_5_n_0 ),
        .O(ALU_result[14]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[14]_i_3 
       (.I0(\instruction_reg_n_0_[14] ),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[11]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[14]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[14]_i_8 
       (.I0(\mem_address_reg[15]_i_5_3 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[14]_i_5_2 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[14]_i_15_n_0 ),
        .O(\mem_address[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[14]_i_9 
       (.I0(\mem_address_reg[14]_i_5_0 ),
        .I1(\mem_address_reg[14]_i_5_1 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[14]_i_18_n_0 ),
        .I5(Q),
        .O(\mem_address[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[15]_i_1 
       (.I0(ALU_result[15]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[15]),
        .O(\mem_address[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[15]_i_15 
       (.I0(data1_0[15]),
        .I1(Q),
        .I2(data0[15]),
        .O(\mem_address[15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[15]_i_18 
       (.I0(data2[15]),
        .I1(\mem_address_reg[15]_1 ),
        .O(\mem_address[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[15]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[15]),
        .I3(\mem_address_reg[15]_1 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[15]_i_5_n_0 ),
        .O(ALU_result[15]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[15]_i_3 
       (.I0(\instruction_reg[24]_3 [0]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[12]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[15]_i_33 
       (.I0(\mem_address[15]_i_18_n_0 ),
        .O(\mem_address[15]_i_18_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[15]_i_34 
       (.I0(\mem_address[14]_i_18_n_0 ),
        .O(\mem_address[15]_i_18_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[15]_i_35 
       (.I0(\mem_address[13]_i_6_n_0 ),
        .O(\mem_address[15]_i_18_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[15]_i_36 
       (.I0(\mem_address[12]_i_6_n_0 ),
        .O(\mem_address[15]_i_18_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[15]_i_37 
       (.I0(data2[15]),
        .I1(\mem_address_reg[15]_1 ),
        .O(\instruction_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[15]_i_38 
       (.I0(data2[14]),
        .I1(\mem_address_reg[14]_3 ),
        .O(\instruction_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[15]_i_39 
       (.I0(data2[13]),
        .I1(\mem_address_reg[15]_i_29_0 ),
        .O(\instruction_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[15]_i_40 
       (.I0(data2[12]),
        .I1(\mem_address_reg[15]_i_29 ),
        .O(\instruction_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[15]_i_8 
       (.I0(\mem_address_reg[15]_i_5_2 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[15]_i_5_3 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[15]_i_15_n_0 ),
        .O(\mem_address[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[15]_i_9 
       (.I0(\mem_address_reg[15]_i_5_0 ),
        .I1(\mem_address_reg[15]_i_5_1 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[15]_i_18_n_0 ),
        .I5(Q),
        .O(\mem_address[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[16]_i_1 
       (.I0(ALU_result[16]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[16]),
        .O(\mem_address[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[16]_i_15 
       (.I0(data1_0[16]),
        .I1(Q),
        .I2(data0[16]),
        .O(\mem_address[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFB8FFBBFFB800)) 
    \mem_address[16]_i_16 
       (.I0(\instruction_reg[24]_4 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[16]_i_9_0 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\mem_address[19]_i_11_0 ),
        .I5(\mem_address[16]_i_9_1 ),
        .O(\mem_address[16]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[16]_i_18 
       (.I0(data2[16]),
        .I1(\mem_address_reg[16]_0 ),
        .O(\mem_address[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[16]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[16]),
        .I3(\mem_address_reg[16]_0 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[16]_i_5_n_0 ),
        .O(ALU_result[16]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[16]_i_3 
       (.I0(\instruction_reg[24]_3 [1]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[13]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[16]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[16]_i_8 
       (.I0(\mem_address_reg[16]_i_5_1 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[15]_i_5_2 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[16]_i_15_n_0 ),
        .O(\mem_address[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[16]_i_9 
       (.I0(\mem_address[16]_i_16_n_0 ),
        .I1(\mem_address_reg[16]_i_5_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[16]_i_18_n_0 ),
        .I5(Q),
        .O(\mem_address[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[17]_i_1 
       (.I0(ALU_result[17]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[17]),
        .O(\mem_address[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[17]_i_10 
       (.I0(\mem_address[18]_i_3_1 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[16]_i_5_1 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[17]_i_17_n_0 ),
        .O(\mem_address[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[17]_i_11 
       (.I0(\mem_address_reg[17]_i_5_0 ),
        .I1(\mem_address_reg[17]_i_5_1 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[17]_i_20_n_0 ),
        .I5(Q),
        .O(\mem_address[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[17]_i_17 
       (.I0(data1_0[17]),
        .I1(Q),
        .I2(data0[17]),
        .O(\mem_address[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[17]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[17]),
        .I3(\mem_address_reg[17]_0 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[17]_i_5_n_0 ),
        .O(ALU_result[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[17]_i_20 
       (.I0(data2[17]),
        .I1(\mem_address_reg[17]_0 ),
        .O(\mem_address[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[17]_i_3 
       (.I0(\instruction_reg[24]_3 [2]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[14]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[17]));
  LUT6 #(
    .INIT(64'h0024000400000000)) 
    \mem_address[17]_i_6 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[2] ),
        .O(\mem_address[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0088008F00880088)) 
    \mem_address[17]_i_7 
       (.I0(\r[1][31]_i_13_n_0 ),
        .I1(funct_7[6]),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\r[1][31]_i_12_n_0 ),
        .I4(\instruction_reg_n_0_[6] ),
        .I5(\r[1][31]_i_10_n_0 ),
        .O(\mem_address[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[18]_i_1 
       (.I0(ALU_result[18]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[18]),
        .O(\mem_address[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[18]_i_11 
       (.I0(\mem_address[19]_i_19_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[18]_i_5_0 ),
        .O(\mem_address[18]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[18]_i_13 
       (.I0(data1_0[18]),
        .I1(Q),
        .I2(data0[18]),
        .O(\mem_address[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[18]_i_3 
       (.I0(\mem_address[18]_i_5_n_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[18]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[18]_i_7_n_0 ),
        .O(\mem_address[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[18]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[18]),
        .I4(\mem_address_reg[23]_i_35 ),
        .O(\mem_address[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[18]_i_5 
       (.I0(\mem_address[19]_i_11_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[18]_i_3_2 ),
        .I3(Q),
        .I4(\mem_address[18]_i_11_n_0 ),
        .I5(\mem_address[31]_i_22_0 ),
        .O(\mem_address[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[18]_i_6 
       (.I0(data2[18]),
        .I1(\mem_address_reg[23]_i_35 ),
        .O(\mem_address[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[18]_i_7 
       (.I0(\mem_address[18]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[18]_i_3_1 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[18]_i_13_n_0 ),
        .O(\mem_address[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[18]_i_8 
       (.I0(\instruction_reg[24]_3 [3]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[15]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[19]_i_1 
       (.I0(ALU_result[19]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[19]),
        .O(\mem_address[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[19]_i_10 
       (.I0(\mem_address[20]_i_33_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[20]_i_34_n_0 ),
        .O(\mem_address[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[19]_i_11 
       (.I0(\mem_address[19]_i_17_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[24]_4 ),
        .O(\mem_address[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[19]_i_12 
       (.I0(\mem_address[19]_i_5_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[19]_i_5_1 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\mem_address[19]_i_19_n_0 ),
        .O(\mem_address[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[19]_i_14 
       (.I0(data1_0[19]),
        .I1(Q),
        .I2(data0[19]),
        .O(\mem_address[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFF0EEEE)) 
    \mem_address[19]_i_17 
       (.I0(\mem_address[21]_i_9_0 ),
        .I1(\mem_address[19]_i_11_0 ),
        .I2(\mem_address[21]_i_25_n_0 ),
        .I3(\mem_address[24]_i_13_n_0 ),
        .I4(\instruction_reg[31]_0 [2]),
        .O(\mem_address[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \mem_address[19]_i_18 
       (.I0(\mem_address[24]_i_13_n_0 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\mem_address[17]_i_18 ),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address[19]_i_11_0 ),
        .I5(\mem_address[18]_i_11_0 ),
        .O(\instruction_reg[24]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_19 
       (.I0(\mem_address[21]_i_25_n_0 ),
        .I1(\mem_address[21]_i_9_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\mem_address[18]_i_11_1 ),
        .I4(\instruction_reg[31]_0 [2]),
        .I5(\mem_address[18]_i_11_0 ),
        .O(\mem_address[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[19]_i_3 
       (.I0(\mem_address[19]_i_5_n_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[19]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[19]_i_7_n_0 ),
        .O(\mem_address[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[19]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[19]),
        .I4(\mem_address_reg[23]_i_35_0 ),
        .O(\mem_address[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[19]_i_5 
       (.I0(\mem_address[19]_i_10_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[19]_i_11_n_0 ),
        .I3(Q),
        .I4(\mem_address[19]_i_12_n_0 ),
        .I5(\mem_address[31]_i_22_0 ),
        .O(\mem_address[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[19]_i_6 
       (.I0(data2[19]),
        .I1(\mem_address_reg[23]_i_35_0 ),
        .O(\mem_address[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[19]_i_7 
       (.I0(\mem_address_reg[20]_i_7_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[18]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[19]_i_14_n_0 ),
        .O(\mem_address[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[19]_i_8 
       (.I0(\instruction_reg[24]_3 [4]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[16]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[20]_i_1 
       (.I0(ALU_result[20]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[20]),
        .O(\mem_address[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \mem_address[20]_i_12 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\instruction_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[20]_i_13 
       (.I0(\mem_address[21]_i_2_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[20]_i_7_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[20]_i_20_n_0 ),
        .O(\mem_address[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[20]_i_14 
       (.I0(\mem_address[20]_i_21_n_0 ),
        .I1(\mem_address[20]_i_22_n_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[20]_i_23_n_0 ),
        .I5(Q),
        .O(\mem_address[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[20]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[20]),
        .I3(\mem_address_reg[20]_0 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[20]_i_7_n_0 ),
        .O(ALU_result[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[20]_i_20 
       (.I0(data1_0[20]),
        .I1(Q),
        .I2(data0[20]),
        .O(\mem_address[20]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[20]_i_21 
       (.I0(\mem_address[21]_i_4_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[20]_i_33_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[20]_i_34_n_0 ),
        .O(\mem_address[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_address[20]_i_22 
       (.I0(\mem_address[19]_i_5_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[19]_i_5_1 ),
        .I3(\mem_address[21]_i_15_n_0 ),
        .I4(\instruction_reg[31]_0 [0]),
        .O(\mem_address[20]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[20]_i_23 
       (.I0(data2[20]),
        .I1(\mem_address_reg[20]_0 ),
        .O(\mem_address[20]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \mem_address[20]_i_3 
       (.I0(alufunc[2]),
        .I1(alufunc[1]),
        .I2(Q),
        .O(\mem_address[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \mem_address[20]_i_33 
       (.I0(\mem_address[22]_i_21_n_0 ),
        .I1(\mem_address[24]_i_13_n_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address[20]_i_21_2 ),
        .O(\mem_address[20]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFF02FFFFFF020000)) 
    \mem_address[20]_i_34 
       (.I0(\mem_address[20]_i_21_0 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\instruction_reg[31]_0 [4]),
        .I3(\mem_address[24]_i_13_n_0 ),
        .I4(\instruction_reg[31]_0 [2]),
        .I5(\mem_address[20]_i_21_1 ),
        .O(\mem_address[20]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_address[20]_i_4 
       (.I0(alufunc[2]),
        .I1(alufunc[1]),
        .O(\mem_address[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[20]_i_5 
       (.I0(\instruction_reg[24]_3 [5]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[17]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[20]));
  LUT6 #(
    .INIT(64'h0000000001010805)) 
    \mem_address[20]_i_8 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\alufunc[2]_i_5_n_0 ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(\mem_address[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDEFFFEC)) 
    \mem_address[20]_i_9 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg_n_0_[2] ),
        .I5(\alufunc[2]_i_5_n_0 ),
        .O(\mem_address[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[21]_i_1 
       (.I0(ALU_result[21]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[21]),
        .O(\mem_address[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[21]_i_11 
       (.I0(data1_0[21]),
        .I1(Q),
        .I2(data0[21]),
        .O(\mem_address[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[21]_i_15 
       (.I0(\mem_address[21]_i_9_1 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[21]_i_25_n_0 ),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address[21]_i_9_0 ),
        .O(\mem_address[21]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[21]_i_2 
       (.I0(\mem_address[21]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[21]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[21]_i_5_n_0 ),
        .O(ALU_result[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_address[21]_i_25 
       (.I0(\mem_address_reg[31]_i_38_0 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\instruction_reg[31]_0 [4]),
        .O(\mem_address[21]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[21]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[21]),
        .I4(\data_to_cpu_reg[15]_i_25_0 ),
        .O(\mem_address[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F06666FF000000)) 
    \mem_address[21]_i_4 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .I2(\mem_address[21]_i_8_n_0 ),
        .I3(\mem_address[21]_i_9_n_0 ),
        .I4(alufunc[1]),
        .I5(Q),
        .O(\mem_address[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[21]_i_5 
       (.I0(\mem_address[22]_i_2_1 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[21]_i_2_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[21]_i_11_n_0 ),
        .O(\mem_address[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[21]_i_6 
       (.I0(\instruction_reg[24]_3 [6]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[18]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[21]_i_8 
       (.I0(\mem_address[22]_i_14_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[21]_i_4_0 ),
        .O(\mem_address[21]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \mem_address[21]_i_9 
       (.I0(\mem_address[21]_i_15_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[22]_i_15_n_0 ),
        .I3(\mem_address[31]_i_22_0 ),
        .O(\mem_address[21]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[22]_i_1 
       (.I0(ALU_result[22]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[22]),
        .O(\mem_address[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[22]_i_11 
       (.I0(data1_0[22]),
        .I1(Q),
        .I2(data0[22]),
        .O(\mem_address[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFCFFFC00)) 
    \mem_address[22]_i_14 
       (.I0(\mem_address[24]_i_20_n_0 ),
        .I1(\mem_address[22]_i_21_n_0 ),
        .I2(\mem_address[24]_i_13_n_0 ),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address[20]_i_21_2 ),
        .I5(\instruction_reg[31]_0 [1]),
        .O(\mem_address[22]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[22]_i_15 
       (.I0(\mem_address[24]_i_20_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[19]_i_5_0 ),
        .O(\mem_address[22]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[22]_i_2 
       (.I0(\mem_address[22]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[22]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[22]_i_5_n_0 ),
        .O(ALU_result[22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_address[22]_i_21 
       (.I0(\data_to_cpu_reg[15]_i_16_0 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\instruction_reg[31]_0 [4]),
        .O(\mem_address[22]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[22]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[22]),
        .I4(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\mem_address[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF06666FFF00000)) 
    \mem_address[22]_i_4 
       (.I0(data2[22]),
        .I1(\data_to_cpu_reg[15]_i_34_0 ),
        .I2(\mem_address[22]_i_8_n_0 ),
        .I3(\mem_address[22]_i_9_n_0 ),
        .I4(alufunc[1]),
        .I5(Q),
        .O(\mem_address[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[22]_i_5 
       (.I0(\mem_address[22]_i_2_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[22]_i_2_1 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[22]_i_11_n_0 ),
        .O(\mem_address[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[22]_i_6 
       (.I0(\instruction_reg[24]_3 [7]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[19]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h3A00)) 
    \mem_address[22]_i_8 
       (.I0(\mem_address[22]_i_14_n_0 ),
        .I1(\mem_address[23]_i_16_n_0 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(Q),
        .O(\mem_address[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \mem_address[22]_i_9 
       (.I0(\mem_address[22]_i_15_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[23]_i_15_n_0 ),
        .I3(Q),
        .I4(\mem_address[31]_i_22_0 ),
        .O(\mem_address[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[23]_i_1 
       (.I0(ALU_result[23]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[23]),
        .O(\mem_address[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[23]_i_12 
       (.I0(data1_0[23]),
        .I1(Q),
        .I2(data0[23]),
        .O(\mem_address[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[23]_i_15 
       (.I0(\mem_address[25]_i_18_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[21]_i_9_1 ),
        .O(\mem_address[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000470000FF47)) 
    \mem_address[23]_i_16 
       (.I0(\mem_address[27]_i_30_n_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address[23]_i_29_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[24]_i_13_n_0 ),
        .I5(\mem_address[25]_i_18_n_0 ),
        .O(\mem_address[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[23]_i_2 
       (.I0(\mem_address[23]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[23]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[23]_i_5_n_0 ),
        .O(ALU_result[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_address[23]_i_29 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(\instruction_reg[31]_0 [3]),
        .O(\mem_address[23]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[23]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[23]),
        .I4(\mem_address_reg[23]_i_22 ),
        .O(\mem_address[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[23]_i_31 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .O(\instruction_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[23]_i_32 
       (.I0(data2[22]),
        .I1(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\instruction_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[23]_i_33 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .O(\instruction_reg[23]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[23]_i_34 
       (.I0(\mem_address[20]_i_23_n_0 ),
        .O(\instruction_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_36 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .O(\instruction_reg[23]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_37 
       (.I0(data2[22]),
        .I1(\data_to_cpu_reg[15]_i_34_0 ),
        .O(\instruction_reg[23]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_38 
       (.I0(data2[21]),
        .I1(\data_to_cpu_reg[15]_i_25_0 ),
        .O(\instruction_reg[23]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_39 
       (.I0(data2[20]),
        .I1(\mem_address_reg[20]_0 ),
        .O(\instruction_reg[23]_1 [0]));
  LUT6 #(
    .INIT(64'hFFF06666FFF00000)) 
    \mem_address[23]_i_4 
       (.I0(data2[23]),
        .I1(\mem_address_reg[23]_i_22 ),
        .I2(\mem_address[23]_i_8_n_0 ),
        .I3(\mem_address[23]_i_9_n_0 ),
        .I4(alufunc[1]),
        .I5(Q),
        .O(\mem_address[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[23]_i_48 
       (.I0(\mem_address[19]_i_6_n_0 ),
        .O(\mem_address[19]_i_6_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[23]_i_49 
       (.I0(\mem_address[18]_i_6_n_0 ),
        .O(\mem_address[19]_i_6_0 [2]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[23]_i_5 
       (.I0(\mem_address[24]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[22]_i_2_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[23]_i_12_n_0 ),
        .O(\mem_address[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[23]_i_50 
       (.I0(\mem_address[17]_i_20_n_0 ),
        .O(\mem_address[19]_i_6_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[23]_i_51 
       (.I0(\mem_address[16]_i_18_n_0 ),
        .O(\mem_address[19]_i_6_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_52 
       (.I0(data2[19]),
        .I1(\mem_address_reg[23]_i_35_0 ),
        .O(\instruction_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_53 
       (.I0(data2[18]),
        .I1(\mem_address_reg[23]_i_35 ),
        .O(\instruction_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_54 
       (.I0(data2[17]),
        .I1(\mem_address_reg[17]_0 ),
        .O(\instruction_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[23]_i_55 
       (.I0(data2[16]),
        .I1(\mem_address_reg[16]_0 ),
        .O(\instruction_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[23]_i_6 
       (.I0(\instruction_reg[24]_3 [8]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[20]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[23]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \mem_address[23]_i_8 
       (.I0(\mem_address[23]_i_15_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[24]_i_14_n_0 ),
        .I3(Q),
        .I4(\mem_address[31]_i_22_0 ),
        .O(\mem_address[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFC550000)) 
    \mem_address[23]_i_9 
       (.I0(\mem_address[23]_i_16_n_0 ),
        .I1(\mem_address[24]_i_13_n_0 ),
        .I2(\mem_address[24]_i_14_n_0 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(Q),
        .O(\mem_address[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[24]_i_1 
       (.I0(ALU_result[24]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[24]),
        .O(\mem_address[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \mem_address[24]_i_11 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[24]_i_20_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\mem_address[26]_i_18_n_0 ),
        .O(\mem_address[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \mem_address[24]_i_12 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[25]_i_18_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\mem_address[27]_i_20_n_0 ),
        .O(\mem_address[24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mem_address[24]_i_13 
       (.I0(\instruction_reg[31]_0 [3]),
        .I1(\instruction_reg[31]_0 [4]),
        .I2(\mem_address[24]_i_6_0 ),
        .O(\mem_address[24]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[24]_i_14 
       (.I0(\mem_address[26]_i_18_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[24]_i_20_n_0 ),
        .O(\mem_address[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[24]_i_15 
       (.I0(data1_0[24]),
        .I1(Q),
        .I2(data0[24]),
        .O(\mem_address[24]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_address[24]_i_16 
       (.I0(\r[1][31]_i_7_n_0 ),
        .I1(\instruction_reg[24]_3 [9]),
        .O(\mem_address[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAA00000000)) 
    \mem_address[24]_i_17 
       (.I0(\r[1][31]_i_11_n_0 ),
        .I1(\alufunc[2]_i_5_n_0 ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\r[1][31]_i_13_n_0 ),
        .I4(\data_to_cpu[31]_i_4_n_0 ),
        .I5(funct_7[6]),
        .O(\mem_address[24]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_address[24]_i_20 
       (.I0(\mem_address_reg[31]_i_33_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address[20]_i_21_0 ),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\instruction_reg[31]_0 [4]),
        .O(\mem_address[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \mem_address[24]_i_3 
       (.I0(\mem_address[24]_i_5_n_0 ),
        .I1(\mem_address[24]_i_6_n_0 ),
        .I2(alufunc[1]),
        .I3(\mem_address[24]_i_7_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[24]_i_8_n_0 ),
        .O(\mem_address[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[24]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[24]),
        .I4(\mem_address[20]_i_21_0 ),
        .O(\mem_address[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mem_address[24]_i_5 
       (.I0(\mem_address[24]_i_11_n_0 ),
        .I1(\mem_address[24]_i_12_n_0 ),
        .I2(Q),
        .I3(\mem_address[27]_i_13_n_0 ),
        .I4(\mem_address[31]_i_19_n_0 ),
        .I5(\mem_address[27]_i_14_n_0 ),
        .O(\mem_address[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5500FC00)) 
    \mem_address[24]_i_6 
       (.I0(\mem_address[25]_i_11_n_0 ),
        .I1(\mem_address[24]_i_13_n_0 ),
        .I2(\mem_address[24]_i_14_n_0 ),
        .I3(Q),
        .I4(\instruction_reg[31]_0 [0]),
        .O(\mem_address[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mem_address[24]_i_7 
       (.I0(data2[24]),
        .I1(\mem_address[20]_i_21_0 ),
        .I2(Q),
        .O(\mem_address[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[24]_i_8 
       (.I0(\mem_address[25]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[24]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[24]_i_15_n_0 ),
        .O(\mem_address[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE00FE00FE00)) 
    \mem_address[24]_i_9 
       (.I0(\mem_address[24]_i_16_n_0 ),
        .I1(\r[1][24]_i_4_n_0 ),
        .I2(\mem_address[24]_i_17_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[21]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[24]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[25]_i_1 
       (.I0(ALU_result[25]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[25]),
        .O(\mem_address[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44004700440047FF)) 
    \mem_address[25]_i_11 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address[27]_i_30_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[24]_i_13_n_0 ),
        .I5(\mem_address[25]_i_18_n_0 ),
        .O(\mem_address[25]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \mem_address[25]_i_12 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[25]_i_18_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\mem_address[27]_i_20_n_0 ),
        .O(\mem_address[25]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hA202A2A2)) 
    \mem_address[25]_i_13 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[26]_i_18_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address[27]_i_21_n_0 ),
        .O(\mem_address[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[25]_i_15 
       (.I0(data1_0[25]),
        .I1(Q),
        .I2(data0[25]),
        .O(\mem_address[25]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_address[25]_i_18 
       (.I0(\mem_address_reg[31]_i_33_1 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address_reg[31]_i_38_0 ),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\instruction_reg[31]_0 [4]),
        .O(\mem_address[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \mem_address[25]_i_3 
       (.I0(\mem_address[25]_i_5_n_0 ),
        .I1(\mem_address[25]_i_6_n_0 ),
        .I2(alufunc[1]),
        .I3(\mem_address[25]_i_7_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[25]_i_8_n_0 ),
        .O(\mem_address[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[25]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[25]),
        .I4(\mem_address_reg[31]_i_38_0 ),
        .O(\mem_address[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h3500)) 
    \mem_address[25]_i_5 
       (.I0(\mem_address[25]_i_11_n_0 ),
        .I1(\mem_address[26]_i_13_n_0 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(Q),
        .O(\mem_address[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mem_address[25]_i_6 
       (.I0(\mem_address[25]_i_12_n_0 ),
        .I1(\mem_address[25]_i_13_n_0 ),
        .I2(Q),
        .I3(\mem_address[27]_i_13_n_0 ),
        .I4(\mem_address[31]_i_19_n_0 ),
        .I5(\mem_address[27]_i_14_n_0 ),
        .O(\mem_address[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mem_address[25]_i_7 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .I2(Q),
        .O(\mem_address[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[25]_i_8 
       (.I0(\mem_address[26]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[25]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[25]_i_15_n_0 ),
        .O(\mem_address[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[25]_i_9 
       (.I0(funct_7[0]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[22]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[25]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[26]_i_1 
       (.I0(ALU_result[26]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[26]),
        .O(\mem_address[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAEFEAEAE)) 
    \mem_address[26]_i_11 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[26]_i_18_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address[27]_i_21_n_0 ),
        .O(\mem_address[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A202A2A2)) 
    \mem_address[26]_i_12 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[27]_i_20_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address_reg[31]_i_33_1 ),
        .I5(\instruction_reg[24]_1 ),
        .O(\mem_address[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44004700440047FF)) 
    \mem_address[26]_i_13 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address[27]_i_21_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[24]_i_13_n_0 ),
        .I5(\mem_address[26]_i_18_n_0 ),
        .O(\mem_address[26]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[26]_i_15 
       (.I0(data1_0[26]),
        .I1(Q),
        .I2(data0[26]),
        .O(\mem_address[26]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_address[26]_i_18 
       (.I0(\mem_address_reg[31]_i_33 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\data_to_cpu_reg[15]_i_16_0 ),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\instruction_reg[31]_0 [4]),
        .O(\mem_address[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \mem_address[26]_i_3 
       (.I0(\mem_address[26]_i_5_n_0 ),
        .I1(\mem_address[26]_i_6_n_0 ),
        .I2(alufunc[1]),
        .I3(\mem_address[26]_i_7_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[26]_i_8_n_0 ),
        .O(\mem_address[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[26]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[26]),
        .I4(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\mem_address[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mem_address[26]_i_5 
       (.I0(\mem_address[26]_i_11_n_0 ),
        .I1(\mem_address[26]_i_12_n_0 ),
        .I2(Q),
        .I3(\mem_address[27]_i_13_n_0 ),
        .I4(\mem_address[31]_i_19_n_0 ),
        .I5(\mem_address[27]_i_14_n_0 ),
        .O(\mem_address[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h3500)) 
    \mem_address[26]_i_6 
       (.I0(\mem_address[26]_i_13_n_0 ),
        .I1(\mem_address[27]_i_15_n_0 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(Q),
        .O(\mem_address[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mem_address[26]_i_7 
       (.I0(data2[26]),
        .I1(\data_to_cpu_reg[15]_i_16_0 ),
        .I2(Q),
        .O(\mem_address[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[26]_i_8 
       (.I0(\mem_address[27]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[26]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[26]_i_15_n_0 ),
        .O(\mem_address[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[26]_i_9 
       (.I0(funct_7[1]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[23]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[26]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[27]_i_1 
       (.I0(ALU_result[27]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[27]),
        .O(\mem_address[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEFEAEAE)) 
    \mem_address[27]_i_11 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_address[27]_i_20_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\mem_address_reg[31]_i_33_1 ),
        .I5(\instruction_reg[24]_1 ),
        .O(\mem_address[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h008AAA8A)) 
    \mem_address[27]_i_12 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address[27]_i_21_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[30]_i_15_n_0 ),
        .O(\mem_address[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mem_address[27]_i_13 
       (.I0(\mem_address[27]_i_22_n_0 ),
        .I1(\mem_address[27]_i_23_n_0 ),
        .I2(\mem_address[27]_i_24_n_0 ),
        .I3(\mem_address[27]_i_25_n_0 ),
        .I4(\mem_address[27]_i_26_n_0 ),
        .I5(\mem_address[27]_i_27_n_0 ),
        .O(\mem_address[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_address[27]_i_14 
       (.I0(\mem_address[27]_i_28_n_0 ),
        .I1(data2[29]),
        .I2(data2[21]),
        .I3(data2[28]),
        .I4(data2[20]),
        .I5(\mem_address[27]_i_29_n_0 ),
        .O(\mem_address[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004FCF40007FFF7)) 
    \mem_address[27]_i_15 
       (.I0(\mem_address_reg[31]_i_33_1 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\instruction_reg[24]_1 ),
        .I4(\mem_address[24]_i_6_0 ),
        .I5(\mem_address[27]_i_30_n_0 ),
        .O(\mem_address[27]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[27]_i_17 
       (.I0(data1_0[27]),
        .I1(Q),
        .I2(data0[27]),
        .O(\mem_address[27]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_address[27]_i_20 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .I2(\mem_address_reg[31]_i_38 ),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\instruction_reg[31]_0 [4]),
        .O(\mem_address[27]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_address[27]_i_21 
       (.I0(\mem_address_reg[31]_i_33_0 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\instruction_reg[31]_0 [4]),
        .O(\mem_address[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_22 
       (.I0(rs2_data[24]),
        .I1(imm[27]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[5]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(imm[8]),
        .O(\mem_address[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000F5F03130F5F)) 
    \mem_address[27]_i_23 
       (.I0(rs2_data[19]),
        .I1(imm[22]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[3]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(imm[6]),
        .O(\mem_address[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_24 
       (.I0(rs2_data[14]),
        .I1(\instruction_reg[24]_2 [7]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[2]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(imm[5]),
        .O(\mem_address[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_25 
       (.I0(rs2_data[21]),
        .I1(\instruction_reg[24]_2 [10]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[7]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(imm[10]),
        .O(\mem_address[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_26 
       (.I0(rs2_data[23]),
        .I1(imm[26]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[22]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(imm[25]),
        .O(\mem_address[27]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_27 
       (.I0(rs2_data[20]),
        .I1(imm[23]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[8]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(\instruction_reg[24]_2 [1]),
        .O(\mem_address[27]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_28 
       (.I0(rs2_data[27]),
        .I1(imm[30]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[12]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(\instruction_reg[24]_2 [5]),
        .O(\mem_address[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0A0FCECF0A0)) 
    \mem_address[27]_i_29 
       (.I0(rs2_data[15]),
        .I1(\instruction_reg[24]_2 [8]),
        .I2(\mem_address[20]_i_9_n_0 ),
        .I3(rs2_data[10]),
        .I4(\mem_address[20]_i_8_n_0 ),
        .I5(\instruction_reg[24]_2 [3]),
        .O(\mem_address[27]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \mem_address[27]_i_3 
       (.I0(\mem_address[27]_i_5_n_0 ),
        .I1(\mem_address[27]_i_6_n_0 ),
        .I2(alufunc[1]),
        .I3(\mem_address[27]_i_7_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[27]_i_8_n_0 ),
        .O(\mem_address[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mem_address[27]_i_30 
       (.I0(\mem_address_reg[31]_i_38 ),
        .I1(\instruction_reg[31]_0 [3]),
        .I2(\instruction_reg[31]_0 [4]),
        .O(\mem_address[27]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_35 
       (.I0(funct_7[2]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_36 
       (.I0(funct_7[3]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .O(imm[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_37 
       (.I0(\instruction_reg[24]_3 [7]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[22]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_38 
       (.I0(funct_7[1]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .O(imm[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_39 
       (.I0(funct_7[0]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .O(imm[5]));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[27]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[27]),
        .I4(\mem_address_reg[31]_i_38 ),
        .O(\mem_address[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_40 
       (.I0(funct_7[5]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .O(imm[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_41 
       (.I0(funct_7[1]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[26]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_42 
       (.I0(funct_7[0]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[25]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_43 
       (.I0(\instruction_reg[24]_3 [8]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \mem_address[27]_i_44 
       (.I0(funct_7[5]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .O(imm[30]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \mem_address[27]_i_5 
       (.I0(\mem_address[27]_i_11_n_0 ),
        .I1(\mem_address[27]_i_12_n_0 ),
        .I2(Q),
        .I3(\mem_address[27]_i_13_n_0 ),
        .I4(\mem_address[31]_i_19_n_0 ),
        .I5(\mem_address[27]_i_14_n_0 ),
        .O(\mem_address[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF3550000)) 
    \mem_address[27]_i_6 
       (.I0(\mem_address[27]_i_15_n_0 ),
        .I1(\mem_address[28]_i_15_n_0 ),
        .I2(\mem_address[28]_i_16_n_0 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(Q),
        .O(\mem_address[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mem_address[27]_i_7 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .I2(Q),
        .O(\mem_address[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[27]_i_8 
       (.I0(\mem_address[28]_i_2_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[27]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[27]_i_17_n_0 ),
        .O(\mem_address[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[27]_i_9 
       (.I0(funct_7[2]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[24]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[28]_i_1 
       (.I0(ALU_result[28]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[28]),
        .O(\mem_address[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[28]_i_10 
       (.I0(data2[28]),
        .I1(\mem_address_reg[31]_i_33_0 ),
        .O(\mem_address[28]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[28]_i_12 
       (.I0(data1_0[28]),
        .I1(Q),
        .I2(data0[28]),
        .O(\mem_address[28]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \mem_address[28]_i_15 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\mem_address[24]_i_6_0 ),
        .I2(\instruction_reg[31]_0 [4]),
        .I3(\instruction_reg[31]_0 [3]),
        .O(\mem_address[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000B0008)) 
    \mem_address[28]_i_16 
       (.I0(\mem_address_reg[31]_i_33 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[31]_0 [4]),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\mem_address_reg[31]_i_33_0 ),
        .I5(\instruction_reg[31]_0 [2]),
        .O(\mem_address[28]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[28]_i_2 
       (.I0(\mem_address[28]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[28]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[28]_i_5_n_0 ),
        .O(ALU_result[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[28]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[28]),
        .I4(\mem_address_reg[31]_i_33_0 ),
        .O(\mem_address[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00AB00AB00)) 
    \mem_address[28]_i_4 
       (.I0(\mem_address[28]_i_8_n_0 ),
        .I1(\mem_address[28]_i_9_n_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[28]_i_10_n_0 ),
        .I5(Q),
        .O(\mem_address[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[28]_i_5 
       (.I0(\mem_address[29]_i_2_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[28]_i_2_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[28]_i_12_n_0 ),
        .O(\mem_address[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[28]_i_6 
       (.I0(funct_7[3]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[25]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[28]));
  LUT5 #(
    .INIT(32'h5500F300)) 
    \mem_address[28]_i_8 
       (.I0(\mem_address[29]_i_16_n_0 ),
        .I1(\mem_address[28]_i_15_n_0 ),
        .I2(\mem_address[28]_i_16_n_0 ),
        .I3(Q),
        .I4(\instruction_reg[31]_0 [0]),
        .O(\mem_address[28]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \mem_address[28]_i_9 
       (.I0(\mem_address[28]_i_16_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[29]_i_17_n_0 ),
        .O(\mem_address[28]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[29]_i_1 
       (.I0(ALU_result[29]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[29]),
        .O(\mem_address[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[29]_i_10 
       (.I0(data2[29]),
        .I1(\mem_address_reg[31]_i_33_1 ),
        .O(\mem_address[29]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[29]_i_12 
       (.I0(data1_0[29]),
        .I1(Q),
        .I2(data0[29]),
        .O(\mem_address[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333323337)) 
    \mem_address[29]_i_15 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[24]_i_6_0 ),
        .I2(\instruction_reg[31]_0 [3]),
        .I3(\instruction_reg[31]_0 [4]),
        .I4(\mem_address_reg[31]_i_33 ),
        .I5(\instruction_reg[31]_0 [2]),
        .O(\mem_address[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3333333333333237)) 
    \mem_address[29]_i_16 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[24]_i_6_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address_reg[31]_i_33_1 ),
        .I4(\instruction_reg[31]_0 [4]),
        .I5(\instruction_reg[31]_0 [3]),
        .O(\mem_address[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \mem_address[29]_i_17 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address_reg[31]_i_33_1 ),
        .I4(\instruction_reg[31]_0 [4]),
        .I5(\instruction_reg[31]_0 [3]),
        .O(\mem_address[29]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[29]_i_2 
       (.I0(\mem_address[29]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[29]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[29]_i_5_n_0 ),
        .O(ALU_result[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[29]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[29]),
        .I4(\mem_address_reg[31]_i_33_1 ),
        .O(\mem_address[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA00AB00AB00)) 
    \mem_address[29]_i_4 
       (.I0(\mem_address[29]_i_8_n_0 ),
        .I1(\mem_address[29]_i_9_n_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[29]_i_10_n_0 ),
        .I5(Q),
        .O(\mem_address[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[29]_i_5 
       (.I0(\mem_address[30]_i_2_1 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[29]_i_2_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[29]_i_12_n_0 ),
        .O(\mem_address[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[29]_i_6 
       (.I0(funct_7[4]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[26]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[29]));
  LUT4 #(
    .INIT(16'h5030)) 
    \mem_address[29]_i_8 
       (.I0(\mem_address[29]_i_15_n_0 ),
        .I1(\mem_address[29]_i_16_n_0 ),
        .I2(Q),
        .I3(\instruction_reg[31]_0 [0]),
        .O(\mem_address[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \mem_address[29]_i_9 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[30]_i_15_n_0 ),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(\mem_address[29]_i_17_n_0 ),
        .O(\mem_address[29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[2]_i_1 
       (.I0(ALU_result[2]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[2]),
        .O(\mem_address[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \mem_address[2]_i_10 
       (.I0(imm[2]),
        .I1(\mem_address[20]_i_8_n_0 ),
        .I2(\mem_address[14]_i_14 ),
        .I3(\instruction_reg[24]_3 [9]),
        .I4(\mem_address[14]_i_14_0 ),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_address[2]_i_12 
       (.I0(\mem_address[27]_i_27_n_0 ),
        .I1(data2[26]),
        .I2(data2[25]),
        .I3(data2[24]),
        .I4(data2[10]),
        .I5(\mem_address[27]_i_24_n_0 ),
        .O(\mem_address[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_address[2]_i_15 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\mem_address[5]_i_8_1 ),
        .I2(\instruction_reg[24]_1 ),
        .I3(\instruction_reg[31]_0 [1]),
        .O(\mem_address[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[2]_i_16 
       (.I0(data1_0[2]),
        .I1(Q),
        .I2(data0[2]),
        .O(\mem_address[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \mem_address[2]_i_3 
       (.I0(\mem_address[2]_i_5_n_0 ),
        .I1(\mem_address[2]_i_6_n_0 ),
        .I2(\mem_address[2]_i_7_n_0 ),
        .I3(\mem_address[2]_i_8_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_address[2]_i_9_n_0 ),
        .O(\mem_address[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[2]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\PC[31]_i_39_0 ),
        .O(\mem_address[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_address[2]_i_5 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\PC[31]_i_39_0 ),
        .I2(alufunc[1]),
        .I3(Q),
        .O(\mem_address[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \mem_address[2]_i_6 
       (.I0(Q),
        .I1(\mem_address[4]_i_17_n_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\mem_address[2]_i_3_0 ),
        .O(\mem_address[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55545555FFFFFFFF)) 
    \mem_address[2]_i_7 
       (.I0(Q),
        .I1(\mem_address[27]_i_14_n_0 ),
        .I2(\mem_address[31]_i_19_n_0 ),
        .I3(\mem_address[2]_i_12_n_0 ),
        .I4(\mem_address[31]_i_22_n_0 ),
        .I5(alufunc[1]),
        .O(\mem_address[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEAEAEAE)) 
    \mem_address[2]_i_8 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\mem_wren[3]_i_8_0 ),
        .I2(\instruction_reg[31]_0 [1]),
        .I3(\mem_address[4]_i_17_n_0 ),
        .I4(Q),
        .I5(\mem_wren[3]_i_8_1 ),
        .O(\mem_address[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[2]_i_9 
       (.I0(\mem_address[3]_i_11_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[2]_i_15_n_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[2]_i_16_n_0 ),
        .O(\mem_address[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[30]_i_1 
       (.I0(ALU_result[30]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[30]),
        .O(\mem_address[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFB00FFFFFBFF)) 
    \mem_address[30]_i_10 
       (.I0(\instruction_reg[24]_1 ),
        .I1(\mem_address[24]_i_6_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\instruction_reg[31]_0 [1]),
        .I5(\mem_address[30]_i_15_n_0 ),
        .O(\mem_address[30]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[30]_i_12 
       (.I0(data1_0[30]),
        .I1(Q),
        .I2(data0[30]),
        .O(\mem_address[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_address[30]_i_15 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\mem_address_reg[31]_i_33 ),
        .I2(\instruction_reg[31]_0 [4]),
        .I3(\instruction_reg[31]_0 [3]),
        .O(\mem_address[30]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[30]_i_2 
       (.I0(\mem_address[30]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[30]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[30]_i_5_n_0 ),
        .O(ALU_result[30]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[30]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\instruction_reg[31]_0 [5]),
        .I4(\mem_address_reg[31]_i_33 ),
        .O(\mem_address[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3030303FA0A0A0A0)) 
    \mem_address[30]_i_4 
       (.I0(\mem_address[30]_i_8_n_0 ),
        .I1(\mem_address[30]_i_9_n_0 ),
        .I2(Q),
        .I3(\mem_address[31]_i_22_0 ),
        .I4(\mem_address[30]_i_10_n_0 ),
        .I5(alufunc[1]),
        .O(\mem_address[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[30]_i_5 
       (.I0(\mem_address[30]_i_2_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[30]_i_2_1 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[30]_i_12_n_0 ),
        .O(\mem_address[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[30]_i_6 
       (.I0(funct_7[5]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[27]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[30]_i_8 
       (.I0(\instruction_reg[31]_0 [5]),
        .I1(\mem_address_reg[31]_i_33 ),
        .O(\mem_address[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00EE00FF01FF)) 
    \mem_address[30]_i_9 
       (.I0(\instruction_reg[31]_0 [0]),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[24]_1 ),
        .I3(\mem_address[24]_i_6_0 ),
        .I4(\instruction_reg[31]_0 [2]),
        .I5(\mem_address[30]_i_15_n_0 ),
        .O(\mem_address[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00000201)) 
    \mem_address[31]_i_1 
       (.I0(computer_CPU_state_out[0]),
        .I1(computer_CPU_state_out[2]),
        .I2(computer_CPU_state_out[3]),
        .I3(computer_CPU_state_out[1]),
        .I4(new_exception),
        .O(\mem_address[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \mem_address[31]_i_10 
       (.I0(Q),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address[24]_i_6_0 ),
        .I4(\instruction_reg[24]_1 ),
        .I5(\instruction_reg[31]_0 [1]),
        .O(\mem_address[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_address[31]_i_12 
       (.I0(\instruction_reg[24]_2 [0]),
        .I1(\mem_address[20]_i_8_n_0 ),
        .I2(rs2_data[0]),
        .I3(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[31]_i_14 
       (.I0(data1_0[31]),
        .I1(Q),
        .I2(data0[31]),
        .O(\mem_address[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_address[31]_i_17 
       (.I0(data2[21]),
        .I1(data2[29]),
        .I2(data2[15]),
        .I3(\instruction_reg[31]_0 [5]),
        .O(\mem_address[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_address[31]_i_18 
       (.I0(data2[13]),
        .I1(data2[18]),
        .I2(data2[20]),
        .I3(data2[28]),
        .O(\mem_address[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_address[31]_i_19 
       (.I0(data2[9]),
        .I1(data2[16]),
        .I2(data2[19]),
        .I3(data2[7]),
        .I4(data2[14]),
        .I5(data2[12]),
        .O(\mem_address[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[31]_i_2 
       (.I0(ALU_result[31]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[31]),
        .O(\mem_address[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_address[31]_i_20 
       (.I0(data2[25]),
        .I1(data2[26]),
        .I2(data2[11]),
        .I3(data2[23]),
        .O(\mem_address[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_address[31]_i_21 
       (.I0(data2[5]),
        .I1(data2[17]),
        .I2(data2[10]),
        .I3(data2[24]),
        .O(\mem_address[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_address[31]_i_22 
       (.I0(data2[6]),
        .I1(data2[22]),
        .I2(data2[8]),
        .I3(data2[27]),
        .O(\mem_address[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_address[31]_i_23 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\instruction_reg[31]_0 [3]),
        .O(\instruction_reg[24]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[31]_i_3 
       (.I0(\mem_address[31]_i_4_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[31]_i_5_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[31]_i_6_n_0 ),
        .O(ALU_result[31]));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[31]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\mem_address[24]_i_6_0 ),
        .I4(\instruction_reg[31]_0 [6]),
        .O(\mem_address[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[31]_i_40 
       (.I0(\mem_address[30]_i_8_n_0 ),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[31]_i_41 
       (.I0(\mem_address[29]_i_10_n_0 ),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[31]_i_42 
       (.I0(\mem_address[28]_i_10_n_0 ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_45 
       (.I0(\instruction_reg[31]_0 [5]),
        .I1(\mem_address_reg[31]_i_33 ),
        .O(\instruction_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_46 
       (.I0(data2[29]),
        .I1(\mem_address_reg[31]_i_33_1 ),
        .O(\instruction_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_47 
       (.I0(data2[28]),
        .I1(\mem_address_reg[31]_i_33_0 ),
        .O(\instruction_reg[30]_0 [0]));
  LUT6 #(
    .INIT(64'hAFAA66660F000000)) 
    \mem_address[31]_i_5 
       (.I0(\mem_address[24]_i_6_0 ),
        .I1(\instruction_reg[31]_0 [6]),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(\mem_address[31]_i_10_n_0 ),
        .I4(alufunc[1]),
        .I5(Q),
        .O(\mem_address[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[31]_i_56 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .O(\instruction_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[31]_i_57 
       (.I0(data2[26]),
        .I1(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\instruction_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[31]_i_58 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .O(\instruction_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[31]_i_59 
       (.I0(data2[24]),
        .I1(\mem_address[20]_i_21_0 ),
        .O(\instruction_reg[27]_0 [0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[31]_i_6 
       (.I0(\mem_address[31]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[30]_i_2_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[31]_i_14_n_0 ),
        .O(\mem_address[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_60 
       (.I0(data2[27]),
        .I1(\mem_address_reg[31]_i_38 ),
        .O(\instruction_reg[27]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_61 
       (.I0(data2[26]),
        .I1(\data_to_cpu_reg[15]_i_16_0 ),
        .O(\instruction_reg[27]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_62 
       (.I0(data2[25]),
        .I1(\mem_address_reg[31]_i_38_0 ),
        .O(\instruction_reg[27]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_63 
       (.I0(data2[24]),
        .I1(\mem_address[20]_i_21_0 ),
        .O(\instruction_reg[27]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[31]_i_8 
       (.I0(funct_7[6]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][31]_i_8_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[28]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \mem_address[31]_i_9 
       (.I0(\mem_address[31]_i_17_n_0 ),
        .I1(\mem_address[31]_i_18_n_0 ),
        .I2(\mem_address[31]_i_19_n_0 ),
        .I3(\mem_address[31]_i_20_n_0 ),
        .I4(\mem_address[31]_i_21_n_0 ),
        .I5(\mem_address[31]_i_22_n_0 ),
        .O(\mem_address[31]_i_22_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[3]_i_1 
       (.I0(ALU_result[3]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[3]),
        .O(\mem_address[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[3]_i_10 
       (.I0(\instruction_reg[31]_0 [3]),
        .I1(\mem_address[5]_i_8_0 ),
        .O(\mem_address[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \mem_address[3]_i_11 
       (.I0(\data_to_cpu_reg[15]_i_68_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\PC[31]_i_39_0 ),
        .I4(\instruction_reg[31]_0 [4]),
        .I5(\instruction_reg[31]_0 [3]),
        .O(\mem_address[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[3]_i_12 
       (.I0(data1_0[3]),
        .I1(Q),
        .I2(data0[3]),
        .O(\mem_address[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[3]_i_2 
       (.I0(\mem_address[3]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address[3]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[3]_i_5_n_0 ),
        .O(ALU_result[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[3]_i_25 
       (.I0(\mem_address[3]_i_10_n_0 ),
        .O(\mem_address[3]_i_10_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[3]_i_26 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\PC[31]_i_39_0 ),
        .O(\mem_address[3]_i_10_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[3]_i_27 
       (.I0(\mem_wren[3]_i_7_n_0 ),
        .O(\mem_address[3]_i_10_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[3]_i_29 
       (.I0(\instruction_reg[31]_0 [3]),
        .I1(\mem_address[5]_i_8_0 ),
        .O(\instruction_reg[24]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[3]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\instruction_reg[31]_0 [3]),
        .I4(\mem_address[5]_i_8_0 ),
        .O(\mem_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[3]_i_30 
       (.I0(\instruction_reg[31]_0 [2]),
        .I1(\PC[31]_i_39_0 ),
        .O(\instruction_reg[24]_5 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[3]_i_31 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[5]_i_8_1 ),
        .O(\instruction_reg[24]_5 [0]));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[3]_i_4 
       (.I0(\mem_address[3]_i_8_n_0 ),
        .I1(\PC[31]_i_31_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[3]_i_10_n_0 ),
        .I5(Q),
        .O(\mem_address[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[3]_i_5 
       (.I0(\mem_address[4]_i_11_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[3]_i_11_n_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[3]_i_12_n_0 ),
        .O(\mem_address[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \mem_address[3]_i_6 
       (.I0(imm[3]),
        .I1(\mem_address[20]_i_8_n_0 ),
        .I2(\data_to_cpu[15]_i_24 ),
        .I3(\instruction_reg[24]_3 [9]),
        .I4(\data_to_cpu[15]_i_24_0 ),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hFFB8FCB8)) 
    \mem_address[3]_i_8 
       (.I0(\mem_address[3]_i_4_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[2]_i_3_0 ),
        .I3(\mem_address[4]_i_17_n_0 ),
        .I4(\instruction_reg[31]_0 [1]),
        .O(\mem_address[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[4]_i_1 
       (.I0(ALU_result[4]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[4]),
        .O(\mem_address[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[4]_i_10 
       (.I0(\mem_address[4]_i_20_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[4]_i_5_0 ),
        .O(\mem_address[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \mem_address[4]_i_11 
       (.I0(\mem_address[5]_i_8_1 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[24]_1 ),
        .I3(\mem_address[5]_i_8_0 ),
        .I4(\instruction_reg[31]_0 [2]),
        .O(\mem_address[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[4]_i_12 
       (.I0(data1_0[4]),
        .I1(Q),
        .I2(data0[4]),
        .O(\mem_address[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_address[4]_i_17 
       (.I0(\instruction_reg[24]_0 ),
        .I1(\instruction_reg[31]_0 [2]),
        .O(\mem_address[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[4]_i_2 
       (.I0(\mem_address[4]_i_3_n_0 ),
        .I1(alufunc[3]),
        .I2(\mem_address_reg[4]_i_4_n_0 ),
        .I3(alufunc[2]),
        .I4(\mem_address[4]_i_5_n_0 ),
        .O(ALU_result[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \mem_address[4]_i_20 
       (.I0(\PC[31]_i_39_0 ),
        .I1(\instruction_reg[31]_0 [4]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\instruction_reg[31]_0 [3]),
        .O(\mem_address[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[4]_i_3 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\instruction_reg[31]_0 [4]),
        .I4(\mem_address_reg[4]_i_22 ),
        .O(\mem_address[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[4]_i_33 
       (.I0(\mem_address[7]_i_18_n_0 ),
        .O(\mem_address[7]_i_18_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[4]_i_34 
       (.I0(\mem_address[6]_i_18_n_0 ),
        .O(\mem_address[7]_i_18_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_address[4]_i_35 
       (.I0(\mem_address[5]_i_17_n_0 ),
        .O(\mem_address[7]_i_18_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[4]_i_36 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[4]_i_22 ),
        .O(\mem_address[7]_i_18_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[4]_i_37 
       (.I0(data2[7]),
        .I1(\mem_address_reg[7]_1 ),
        .O(\instruction_reg[27]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[4]_i_38 
       (.I0(data2[6]),
        .I1(\mem_address_reg[6]_0 ),
        .O(\instruction_reg[27]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[4]_i_39 
       (.I0(data2[5]),
        .I1(\mem_address_reg[5]_1 ),
        .O(\instruction_reg[27]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[4]_i_40 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[4]_i_22 ),
        .O(\instruction_reg[27]_1 [0]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[4]_i_5 
       (.I0(\mem_address[4]_i_10_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[4]_i_11_n_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[4]_i_12_n_0 ),
        .O(\mem_address[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \mem_address[4]_i_6 
       (.I0(imm[4]),
        .I1(\mem_address[20]_i_8_n_0 ),
        .I2(\data_to_cpu[15]_i_24_1 ),
        .I3(\instruction_reg[24]_3 [9]),
        .I4(\data_to_cpu[15]_i_24_2 ),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'h60)) 
    \mem_address[4]_i_8 
       (.I0(\instruction_reg[31]_0 [4]),
        .I1(\mem_address_reg[4]_i_22 ),
        .I2(Q),
        .O(\mem_address[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCC888C8FFF888F8)) 
    \mem_address[4]_i_9 
       (.I0(\mem_address[4]_i_17_n_0 ),
        .I1(Q),
        .I2(\mem_address[3]_i_4_0 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\PC[31]_i_35_0 ),
        .I5(\mem_address[31]_i_22_0 ),
        .O(\mem_address[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[5]_i_1 
       (.I0(ALU_result[5]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[5]),
        .O(\mem_address[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[5]_i_14 
       (.I0(data1_0[5]),
        .I1(Q),
        .I2(data0[5]),
        .O(\mem_address[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFAFAFFFE0A0A0)) 
    \mem_address[5]_i_15 
       (.I0(\mem_address[6]_i_9_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\instruction_reg[31]_0 [0]),
        .I3(\instruction_reg[31]_0 [2]),
        .I4(\instruction_reg[24]_0 ),
        .I5(\PC[31]_i_35_0 ),
        .O(\mem_address[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[5]_i_17 
       (.I0(data2[5]),
        .I1(\mem_address_reg[5]_1 ),
        .O(\mem_address[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[5]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[5]),
        .I3(\mem_address_reg[5]_1 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[5]_i_5_n_0 ),
        .O(ALU_result[5]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[5]_i_3 
       (.I0(funct_7[0]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[2]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[5]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[5]_i_8 
       (.I0(\mem_address[6]_i_14_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[4]_i_10_n_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[5]_i_14_n_0 ),
        .O(\mem_address[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[5]_i_9 
       (.I0(\mem_address[5]_i_15_n_0 ),
        .I1(\mem_address_reg[5]_i_5_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[5]_i_17_n_0 ),
        .I5(Q),
        .O(\mem_address[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[6]_i_1 
       (.I0(ALU_result[6]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[6]),
        .O(\mem_address[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404040455055000)) 
    \mem_address[6]_i_14 
       (.I0(\instruction_reg[24]_1 ),
        .I1(\mem_address[5]_i_8_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address[5]_i_8_1 ),
        .I4(\mem_address_reg[5]_1 ),
        .I5(\instruction_reg[31]_0 [1]),
        .O(\mem_address[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[6]_i_15 
       (.I0(data1_0[6]),
        .I1(Q),
        .I2(data0[6]),
        .O(\mem_address[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \mem_address[6]_i_16 
       (.I0(\mem_address[6]_i_27_n_0 ),
        .I1(\instruction_reg[31]_0 [1]),
        .I2(\mem_address[6]_i_9_1 ),
        .I3(\instruction_reg[31]_0 [0]),
        .I4(\mem_address[6]_i_9_0 ),
        .I5(\mem_address[6]_i_29_n_0 ),
        .O(\mem_address[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[6]_i_18 
       (.I0(data2[6]),
        .I1(\mem_address_reg[6]_0 ),
        .O(\mem_address[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[6]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[6]),
        .I3(\mem_address_reg[6]_0 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[6]_i_5_n_0 ),
        .O(ALU_result[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \mem_address[6]_i_27 
       (.I0(\instruction_reg[24]_0 ),
        .I1(\mem_address[6]_i_16_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address[6]_i_16_1 ),
        .O(\mem_address[6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \mem_address[6]_i_29 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\instruction_reg[24]_0 ),
        .I2(\instruction_reg[31]_0 [2]),
        .O(\mem_address[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[6]_i_3 
       (.I0(funct_7[1]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[3]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[6]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[6]_i_8 
       (.I0(\mem_address_reg[7]_i_5_2 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[6]_i_14_n_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[6]_i_15_n_0 ),
        .O(\mem_address[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[6]_i_9 
       (.I0(\mem_address[6]_i_16_n_0 ),
        .I1(\mem_address_reg[6]_i_5_0 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[6]_i_18_n_0 ),
        .I5(Q),
        .O(\mem_address[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[7]_i_1 
       (.I0(ALU_result[7]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[7]),
        .O(\mem_address[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[7]_i_15 
       (.I0(data1_0[7]),
        .I1(Q),
        .I2(data0[7]),
        .O(\mem_address[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[7]_i_18 
       (.I0(data2[7]),
        .I1(\mem_address_reg[7]_1 ),
        .O(\mem_address[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3220FFFF32200000)) 
    \mem_address[7]_i_2 
       (.I0(\mem_address[20]_i_3_n_0 ),
        .I1(\mem_address[20]_i_4_n_0 ),
        .I2(data2[7]),
        .I3(\mem_address_reg[7]_1 ),
        .I4(alufunc[3]),
        .I5(\mem_address_reg[7]_i_5_n_0 ),
        .O(ALU_result[7]));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[7]_i_3 
       (.I0(funct_7[2]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[4]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[7]));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[7]_i_8 
       (.I0(\mem_address[8]_i_3_2 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address_reg[7]_i_5_2 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[7]_i_15_n_0 ),
        .O(\mem_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAA000C000C00)) 
    \mem_address[7]_i_9 
       (.I0(\mem_address_reg[7]_i_5_0 ),
        .I1(\mem_address_reg[7]_i_5_1 ),
        .I2(\mem_address[31]_i_22_0 ),
        .I3(alufunc[1]),
        .I4(\mem_address[7]_i_18_n_0 ),
        .I5(Q),
        .O(\mem_address[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[8]_i_1 
       (.I0(ALU_result[8]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[8]),
        .O(\mem_address[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_address[8]_i_10 
       (.I0(\instruction_reg[24]_0 ),
        .I1(\mem_address[8]_i_5_0 ),
        .O(\mem_address[8]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[8]_i_13 
       (.I0(data1_0[8]),
        .I1(Q),
        .I2(data0[8]),
        .O(\mem_address[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[8]_i_3 
       (.I0(\mem_address[8]_i_5_n_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[8]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[8]_i_7_n_0 ),
        .O(\mem_address[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[8]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[8]),
        .I4(\mem_address_reg[11]_i_23_1 ),
        .O(\mem_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[8]_i_5 
       (.I0(\mem_address[8]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[8]_i_10_n_0 ),
        .I3(Q),
        .I4(\mem_address[8]_i_3_1 ),
        .I5(\mem_address[31]_i_22_0 ),
        .O(\mem_address[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[8]_i_6 
       (.I0(data2[8]),
        .I1(\mem_address_reg[11]_i_23_1 ),
        .O(\mem_address[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[8]_i_7 
       (.I0(\mem_address[9]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[8]_i_3_2 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[8]_i_13_n_0 ),
        .O(\mem_address[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[8]_i_8 
       (.I0(funct_7[3]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[5]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[9]_i_1 
       (.I0(ALU_result[9]),
        .I1(computer_CPU_state_out[0]),
        .I2(PC[9]),
        .O(\mem_address[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[9]_i_13 
       (.I0(data1_0[9]),
        .I1(Q),
        .I2(data0[9]),
        .O(\mem_address[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \mem_address[9]_i_3 
       (.I0(\mem_address_reg[9]_i_2_0 ),
        .I1(alufunc[1]),
        .I2(\mem_address[9]_i_6_n_0 ),
        .I3(Q),
        .I4(alufunc[2]),
        .I5(\mem_address[9]_i_7_n_0 ),
        .O(\mem_address[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_address[9]_i_4 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[9]),
        .I4(\mem_address_reg[11]_i_23_2 ),
        .O(\mem_address[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[9]_i_6 
       (.I0(data2[9]),
        .I1(\mem_address_reg[11]_i_23_2 ),
        .O(\mem_address[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[9]_i_7 
       (.I0(\mem_address[10]_i_3_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\mem_address[9]_i_3_0 ),
        .I3(Q),
        .I4(alufunc[1]),
        .I5(\mem_address[9]_i_13_n_0 ),
        .O(\mem_address[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    \mem_address[9]_i_8 
       (.I0(funct_7[4]),
        .I1(\r[1][10]_i_3_n_0 ),
        .I2(\r[1][10]_i_4_n_0 ),
        .I3(\mem_address[20]_i_8_n_0 ),
        .I4(rs2_data[6]),
        .I5(\mem_address[20]_i_9_n_0 ),
        .O(data2[9]));
  FDRE \mem_address_reg[10] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[10]_i_1_n_0 ),
        .Q(address_global[10]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[10]_i_2 
       (.I0(\mem_address[10]_i_3_n_0 ),
        .I1(\mem_address[10]_i_4_n_0 ),
        .O(ALU_result[10]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[11] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[11]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [1]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[11]_i_2 
       (.I0(\mem_address[11]_i_3_n_0 ),
        .I1(\mem_address[11]_i_4_n_0 ),
        .O(ALU_result[11]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[12] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[12]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [2]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[12]_i_2 
       (.I0(\mem_address[12]_i_3_n_0 ),
        .I1(\mem_address[12]_i_4_n_0 ),
        .O(ALU_result[12]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[13] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[13]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [3]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[13]_i_2 
       (.I0(\mem_address[13]_i_3_n_0 ),
        .I1(\mem_address[13]_i_4_n_0 ),
        .O(ALU_result[13]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[14] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[14]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [4]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[14]_i_5 
       (.I0(\mem_address[14]_i_8_n_0 ),
        .I1(\mem_address[14]_i_9_n_0 ),
        .O(\mem_address_reg[14]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[15] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[15]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [5]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[15]_i_5 
       (.I0(\mem_address[15]_i_8_n_0 ),
        .I1(\mem_address[15]_i_9_n_0 ),
        .O(\mem_address_reg[15]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[16] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[16]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [6]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[16]_i_5 
       (.I0(\mem_address[16]_i_8_n_0 ),
        .I1(\mem_address[16]_i_9_n_0 ),
        .O(\mem_address_reg[16]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[17] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[17]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [7]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[17]_i_5 
       (.I0(\mem_address[17]_i_10_n_0 ),
        .I1(\mem_address[17]_i_11_n_0 ),
        .O(\mem_address_reg[17]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[18] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[18]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [8]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[18]_i_2 
       (.I0(\mem_address[18]_i_3_n_0 ),
        .I1(\mem_address[18]_i_4_n_0 ),
        .O(ALU_result[18]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[19] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[19]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [9]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[19]_i_2 
       (.I0(\mem_address[19]_i_3_n_0 ),
        .I1(\mem_address[19]_i_4_n_0 ),
        .O(ALU_result[19]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[20] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[20]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [10]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[20]_i_7 
       (.I0(\mem_address[20]_i_13_n_0 ),
        .I1(\mem_address[20]_i_14_n_0 ),
        .O(\mem_address_reg[20]_i_7_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[21] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[21]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [11]),
        .R(computer_reset));
  FDRE \mem_address_reg[22] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[22]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [12]),
        .R(computer_reset));
  FDRE \mem_address_reg[23] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[23]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [13]),
        .R(computer_reset));
  FDRE \mem_address_reg[24] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[24]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [14]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[24]_i_2 
       (.I0(\mem_address[24]_i_3_n_0 ),
        .I1(\mem_address[24]_i_4_n_0 ),
        .O(ALU_result[24]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[25] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[25]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [15]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[25]_i_2 
       (.I0(\mem_address[25]_i_3_n_0 ),
        .I1(\mem_address[25]_i_4_n_0 ),
        .O(ALU_result[25]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[26] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[26]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [16]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[26]_i_2 
       (.I0(\mem_address[26]_i_3_n_0 ),
        .I1(\mem_address[26]_i_4_n_0 ),
        .O(ALU_result[26]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[27] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[27]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [17]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[27]_i_2 
       (.I0(\mem_address[27]_i_3_n_0 ),
        .I1(\mem_address[27]_i_4_n_0 ),
        .O(ALU_result[27]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[28] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[28]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [18]),
        .R(computer_reset));
  FDRE \mem_address_reg[29] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[29]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [19]),
        .R(computer_reset));
  FDRE \mem_address_reg[2] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[2]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [0]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[2]_i_2 
       (.I0(\mem_address[2]_i_3_n_0 ),
        .I1(\mem_address[2]_i_4_n_0 ),
        .O(ALU_result[2]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[30] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[30]_i_1_n_0 ),
        .Q(\mem_address_reg[30]_0 [20]),
        .R(computer_reset));
  FDRE \mem_address_reg[31] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[31]_i_2_n_0 ),
        .Q(address_global[31]),
        .R(computer_reset));
  FDRE \mem_address_reg[3] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[3]_i_1_n_0 ),
        .Q(address_global[3]),
        .R(computer_reset));
  FDRE \mem_address_reg[4] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[4]_i_1_n_0 ),
        .Q(address_global[4]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[4]_i_4 
       (.I0(\mem_address[4]_i_8_n_0 ),
        .I1(\mem_address[4]_i_9_n_0 ),
        .O(\mem_address_reg[4]_i_4_n_0 ),
        .S(alufunc[1]));
  FDRE \mem_address_reg[5] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[5]_i_1_n_0 ),
        .Q(address_global[5]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[5]_i_5 
       (.I0(\mem_address[5]_i_8_n_0 ),
        .I1(\mem_address[5]_i_9_n_0 ),
        .O(\mem_address_reg[5]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[6] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[6]_i_1_n_0 ),
        .Q(address_global[6]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[6]_i_5 
       (.I0(\mem_address[6]_i_8_n_0 ),
        .I1(\mem_address[6]_i_9_n_0 ),
        .O(\mem_address_reg[6]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[7] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[7]_i_1_n_0 ),
        .Q(address_global[7]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[7]_i_5 
       (.I0(\mem_address[7]_i_8_n_0 ),
        .I1(\mem_address[7]_i_9_n_0 ),
        .O(\mem_address_reg[7]_i_5_n_0 ),
        .S(alufunc[2]));
  FDRE \mem_address_reg[8] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[8]_i_1_n_0 ),
        .Q(address_global[8]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[8]_i_2 
       (.I0(\mem_address[8]_i_3_n_0 ),
        .I1(\mem_address[8]_i_4_n_0 ),
        .O(ALU_result[8]),
        .S(alufunc[3]));
  FDRE \mem_address_reg[9] 
       (.C(CLK),
        .CE(\mem_address[31]_i_1_n_0 ),
        .D(\mem_address[9]_i_1_n_0 ),
        .Q(address_global[9]),
        .R(computer_reset));
  MUXF7 \mem_address_reg[9]_i_2 
       (.I0(\mem_address[9]_i_3_n_0 ),
        .I1(\mem_address[9]_i_4_n_0 ),
        .O(ALU_result[9]),
        .S(alufunc[3]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[0]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [0]),
        .I4(LEDS_IO_I[0]),
        .I5(\mem_data_out_reg[31]_0 [0]),
        .O(\mem_address_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[0]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [0]),
        .I4(GPIO_IO_I[0]),
        .I5(\mem_data_out_reg[31]_2 [0]),
        .O(\mem_address_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[10]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [10]),
        .I4(\mem_data_out_reg[31]_0 [10]),
        .O(\mem_address_reg[2]_0 [10]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[10]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [10]),
        .I4(\mem_data_out_reg[31]_2 [10]),
        .O(\mem_address_reg[2]_1 [10]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[11]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [11]),
        .I4(\mem_data_out_reg[31]_0 [11]),
        .O(\mem_address_reg[2]_0 [11]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[11]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [11]),
        .I4(\mem_data_out_reg[31]_2 [11]),
        .O(\mem_address_reg[2]_1 [11]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[12]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [12]),
        .I4(\mem_data_out_reg[31]_0 [12]),
        .O(\mem_address_reg[2]_0 [12]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[12]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [12]),
        .I4(\mem_data_out_reg[31]_2 [12]),
        .O(\mem_address_reg[2]_1 [12]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[13]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [13]),
        .I4(\mem_data_out_reg[31]_0 [13]),
        .O(\mem_address_reg[2]_0 [13]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[13]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [13]),
        .I4(\mem_data_out_reg[31]_2 [13]),
        .O(\mem_address_reg[2]_1 [13]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[14]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [14]),
        .I4(\mem_data_out_reg[31]_0 [14]),
        .O(\mem_address_reg[2]_0 [14]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[14]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [14]),
        .I4(\mem_data_out_reg[31]_2 [14]),
        .O(\mem_address_reg[2]_1 [14]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[15]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [15]),
        .I4(\mem_data_out_reg[31]_0 [15]),
        .O(\mem_address_reg[2]_0 [15]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[15]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [15]),
        .I4(\mem_data_out_reg[31]_2 [15]),
        .O(\mem_address_reg[2]_1 [15]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[16]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [16]),
        .I4(\mem_data_out_reg[31]_0 [16]),
        .O(\mem_address_reg[2]_0 [16]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[16]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [16]),
        .I4(\mem_data_out_reg[31]_2 [16]),
        .O(\mem_address_reg[2]_1 [16]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[17]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [17]),
        .I4(\mem_data_out_reg[31]_0 [17]),
        .O(\mem_address_reg[2]_0 [17]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[17]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [17]),
        .I4(\mem_data_out_reg[31]_2 [17]),
        .O(\mem_address_reg[2]_1 [17]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[18]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [18]),
        .I4(\mem_data_out_reg[31]_0 [18]),
        .O(\mem_address_reg[2]_0 [18]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[18]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [18]),
        .I4(\mem_data_out_reg[31]_2 [18]),
        .O(\mem_address_reg[2]_1 [18]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[19]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [19]),
        .I4(\mem_data_out_reg[31]_0 [19]),
        .O(\mem_address_reg[2]_0 [19]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[19]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [19]),
        .I4(\mem_data_out_reg[31]_2 [19]),
        .O(\mem_address_reg[2]_1 [19]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[1]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [1]),
        .I4(LEDS_IO_I[1]),
        .I5(\mem_data_out_reg[31]_0 [1]),
        .O(\mem_address_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[1]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [1]),
        .I4(GPIO_IO_I[1]),
        .I5(\mem_data_out_reg[31]_2 [1]),
        .O(\mem_address_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[20]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [20]),
        .I4(\mem_data_out_reg[31]_0 [20]),
        .O(\mem_address_reg[2]_0 [20]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[20]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [20]),
        .I4(\mem_data_out_reg[31]_2 [20]),
        .O(\mem_address_reg[2]_1 [20]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[21]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [21]),
        .I4(\mem_data_out_reg[31]_0 [21]),
        .O(\mem_address_reg[2]_0 [21]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[21]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [21]),
        .I4(\mem_data_out_reg[31]_2 [21]),
        .O(\mem_address_reg[2]_1 [21]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[22]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [22]),
        .I4(\mem_data_out_reg[31]_0 [22]),
        .O(\mem_address_reg[2]_0 [22]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[22]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [22]),
        .I4(\mem_data_out_reg[31]_2 [22]),
        .O(\mem_address_reg[2]_1 [22]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[23]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [23]),
        .I4(\mem_data_out_reg[31]_0 [23]),
        .O(\mem_address_reg[2]_0 [23]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[23]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [23]),
        .I4(\mem_data_out_reg[31]_2 [23]),
        .O(\mem_address_reg[2]_1 [23]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[24]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [24]),
        .I4(\mem_data_out_reg[31]_0 [24]),
        .O(\mem_address_reg[2]_0 [24]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[24]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [24]),
        .I4(\mem_data_out_reg[31]_2 [24]),
        .O(\mem_address_reg[2]_1 [24]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[25]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [25]),
        .I4(\mem_data_out_reg[31]_0 [25]),
        .O(\mem_address_reg[2]_0 [25]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[25]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [25]),
        .I4(\mem_data_out_reg[31]_2 [25]),
        .O(\mem_address_reg[2]_1 [25]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[26]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [26]),
        .I4(\mem_data_out_reg[31]_0 [26]),
        .O(\mem_address_reg[2]_0 [26]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[26]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [26]),
        .I4(\mem_data_out_reg[31]_2 [26]),
        .O(\mem_address_reg[2]_1 [26]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[27]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [27]),
        .I4(\mem_data_out_reg[31]_0 [27]),
        .O(\mem_address_reg[2]_0 [27]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[27]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [27]),
        .I4(\mem_data_out_reg[31]_2 [27]),
        .O(\mem_address_reg[2]_1 [27]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[28]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [28]),
        .I4(\mem_data_out_reg[31]_0 [28]),
        .O(\mem_address_reg[2]_0 [28]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[28]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [28]),
        .I4(\mem_data_out_reg[31]_2 [28]),
        .O(\mem_address_reg[2]_1 [28]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[29]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [29]),
        .I4(\mem_data_out_reg[31]_0 [29]),
        .O(\mem_address_reg[2]_0 [29]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[29]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [29]),
        .I4(\mem_data_out_reg[31]_2 [29]),
        .O(\mem_address_reg[2]_1 [29]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[2]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [2]),
        .I4(LEDS_IO_I[2]),
        .I5(\mem_data_out_reg[31]_0 [2]),
        .O(\mem_address_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[2]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [2]),
        .I4(GPIO_IO_I[2]),
        .I5(\mem_data_out_reg[31]_2 [2]),
        .O(\mem_address_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[30]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [30]),
        .I4(\mem_data_out_reg[31]_0 [30]),
        .O(\mem_address_reg[2]_0 [30]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[30]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [30]),
        .I4(\mem_data_out_reg[31]_2 [30]),
        .O(\mem_address_reg[2]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_data_out[31]_i_1 
       (.I0(reset_all_reg_0),
        .I1(\mem_address_reg[5]_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_data_out[31]_i_1__0 
       (.I0(reset_all_reg_0),
        .I1(\mem_data_out_reg[0] ),
        .O(reset_all_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_data_out[31]_i_1__1 
       (.I0(reset_all_reg_0),
        .I1(\mem_data_out_reg[0]_0 ),
        .O(reset_all_reg_2));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[31]_i_2 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [31]),
        .I4(\mem_data_out_reg[31]_0 [31]),
        .O(\mem_address_reg[2]_0 [31]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[31]_i_2__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [31]),
        .I4(\mem_data_out_reg[31]_2 [31]),
        .O(\mem_address_reg[2]_1 [31]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[3]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [3]),
        .I4(LEDS_IO_I[3]),
        .I5(\mem_data_out_reg[31]_0 [3]),
        .O(\mem_address_reg[2]_0 [3]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[3]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [3]),
        .I4(GPIO_IO_I[3]),
        .I5(\mem_data_out_reg[31]_2 [3]),
        .O(\mem_address_reg[2]_1 [3]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[4]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [4]),
        .I4(LEDS_IO_I[4]),
        .I5(\mem_data_out_reg[31]_0 [4]),
        .O(\mem_address_reg[2]_0 [4]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[4]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [4]),
        .I4(GPIO_IO_I[4]),
        .I5(\mem_data_out_reg[31]_2 [4]),
        .O(\mem_address_reg[2]_1 [4]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[5]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [5]),
        .I4(LEDS_IO_I[5]),
        .I5(\mem_data_out_reg[31]_0 [5]),
        .O(\mem_address_reg[2]_0 [5]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[5]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [5]),
        .I4(GPIO_IO_I[5]),
        .I5(\mem_data_out_reg[31]_2 [5]),
        .O(\mem_address_reg[2]_1 [5]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[6]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [6]),
        .I4(LEDS_IO_I[6]),
        .I5(\mem_data_out_reg[31]_0 [6]),
        .O(\mem_address_reg[2]_0 [6]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[6]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [6]),
        .I4(GPIO_IO_I[6]),
        .I5(\mem_data_out_reg[31]_2 [6]),
        .O(\mem_address_reg[2]_1 [6]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[7]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [7]),
        .I4(LEDS_IO_I[7]),
        .I5(\mem_data_out_reg[31]_0 [7]),
        .O(\mem_address_reg[2]_0 [7]));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[7]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [7]),
        .I4(GPIO_IO_I[7]),
        .I5(\mem_data_out_reg[31]_2 [7]),
        .O(\mem_address_reg[2]_1 [7]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[8]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [8]),
        .I4(\mem_data_out_reg[31]_0 [8]),
        .O(\mem_address_reg[2]_0 [8]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[8]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [8]),
        .I4(\mem_data_out_reg[31]_2 [8]),
        .O(\mem_address_reg[2]_1 [8]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[9]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31] [9]),
        .I4(\mem_data_out_reg[31]_0 [9]),
        .O(\mem_address_reg[2]_0 [9]));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[9]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .I2(address_global[3]),
        .I3(\mem_data_out_reg[31]_1 [9]),
        .I4(\mem_data_out_reg[31]_2 [9]),
        .O(\mem_address_reg[2]_1 [9]));
  LUT6 #(
    .INIT(64'h0000000300000043)) 
    mem_en_i_1
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(computer_CPU_state_out[0]),
        .I2(computer_CPU_state_out[1]),
        .I3(computer_CPU_state_out[3]),
        .I4(computer_CPU_state_out[2]),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(mem_en_i_1_n_0));
  FDRE mem_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mem_en_i_1_n_0),
        .Q(mem_en),
        .R(PC_jump_handler_i_1_n_0));
  LUT5 #(
    .INIT(32'h010D0000)) 
    \mem_wren[0]_i_1 
       (.I0(\alufunc_reg[3]_5 ),
        .I1(\instruction_reg_n_0_[13] ),
        .I2(\instruction_reg_n_0_[14] ),
        .I3(\instruction_reg_n_0_[12] ),
        .I4(\mem_wren[3]_i_3_n_0 ),
        .O(\mem_wren[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000500FC00000000)) 
    \mem_wren[1]_i_1 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\alufunc_reg[3]_4 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(\instruction_reg_n_0_[12] ),
        .I5(\mem_wren[3]_i_3_n_0 ),
        .O(\mem_wren[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0050005000F00080)) 
    \mem_wren[2]_i_1 
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\alufunc_reg[3]_4 ),
        .I2(\mem_wren[3]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(\alufunc_reg[3]_3 ),
        .I5(\instruction_reg_n_0_[13] ),
        .O(\mem_wren[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wren[2]_i_2 
       (.I0(\alufunc_reg[3]_2 ),
        .I1(\alufunc_reg[3]_1 ),
        .O(\alufunc_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wren[2]_i_3 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\alufunc_reg[3]_2 ),
        .O(\alufunc_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h000A00FC00000000)) 
    \mem_wren[3]_i_1 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\alufunc_reg[3]_0 ),
        .I2(\instruction_reg_n_0_[13] ),
        .I3(\instruction_reg_n_0_[14] ),
        .I4(\instruction_reg_n_0_[12] ),
        .I5(\mem_wren[3]_i_3_n_0 ),
        .O(\mem_wren[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \mem_wren[3]_i_10 
       (.I0(imm[1]),
        .I1(\mem_address[20]_i_8_n_0 ),
        .I2(rs2_data[1]),
        .I3(\mem_address[20]_i_9_n_0 ),
        .O(\instruction_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \mem_wren[3]_i_12 
       (.I0(\mem_wren[3]_i_8_1 ),
        .I1(Q),
        .I2(\mem_address[4]_i_17_n_0 ),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_wren[3]_i_8_0 ),
        .O(\mem_wren[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \mem_wren[3]_i_13 
       (.I0(\data_to_cpu_reg[15]_i_68_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\instruction_reg[31]_0 [2]),
        .I3(\mem_address[5]_i_8_1 ),
        .I4(\instruction_reg[24]_1 ),
        .I5(\instruction_reg[31]_0 [1]),
        .O(\mem_wren[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \mem_wren[3]_i_3 
       (.I0(\alufunc[3]_i_3_n_0 ),
        .I1(computer_CPU_state_out[2]),
        .I2(computer_CPU_state_out[3]),
        .I3(computer_CPU_state_out[1]),
        .I4(computer_CPU_state_out[0]),
        .I5(\mem_wren[3]_i_6_n_0 ),
        .O(\mem_wren[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF20FFFFFF200000)) 
    \mem_wren[3]_i_4 
       (.I0(Q),
        .I1(alufunc[1]),
        .I2(\mem_wren[3]_i_7_n_0 ),
        .I3(\mem_wren[3]_i_8_n_0 ),
        .I4(alufunc[2]),
        .I5(\mem_wren[3]_i_9_n_0 ),
        .O(\mem_wren[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h03010100)) 
    \mem_wren[3]_i_5 
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(\instruction_reg[31]_0 [1]),
        .I4(\mem_address[5]_i_8_1 ),
        .O(\mem_wren[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_wren[3]_i_6 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .O(\mem_wren[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_wren[3]_i_7 
       (.I0(\instruction_reg[31]_0 [1]),
        .I1(\mem_address[5]_i_8_1 ),
        .O(\mem_wren[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8B800000000)) 
    \mem_wren[3]_i_8 
       (.I0(\mem_wren[3]_i_12_n_0 ),
        .I1(\instruction_reg[31]_0 [0]),
        .I2(\data_to_cpu[15]_i_6_0 ),
        .I3(Q),
        .I4(\mem_address[31]_i_22_0 ),
        .I5(alufunc[1]),
        .O(\mem_wren[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_wren[3]_i_9 
       (.I0(\mem_wren[3]_i_13_n_0 ),
        .I1(alufunc[1]),
        .I2(data1_0[1]),
        .I3(Q),
        .I4(data0[1]),
        .O(\mem_wren[3]_i_9_n_0 ));
  FDRE \mem_wren_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_wren[0]_i_1_n_0 ),
        .Q(\mem_wren_reg[3]_0 [0]),
        .R(PC_jump_handler_i_1_n_0));
  FDRE \mem_wren_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_wren[1]_i_1_n_0 ),
        .Q(\mem_wren_reg[3]_0 [1]),
        .R(PC_jump_handler_i_1_n_0));
  FDRE \mem_wren_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_wren[2]_i_1_n_0 ),
        .Q(\mem_wren_reg[3]_0 [2]),
        .R(PC_jump_handler_i_1_n_0));
  FDRE \mem_wren_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mem_wren[3]_i_1_n_0 ),
        .Q(\mem_wren_reg[3]_0 [3]),
        .R(PC_jump_handler_i_1_n_0));
  MUXF7 \mem_wren_reg[3]_i_2 
       (.I0(\mem_wren[3]_i_4_n_0 ),
        .I1(\mem_wren[3]_i_5_n_0 ),
        .O(\alufunc_reg[3]_1 ),
        .S(alufunc[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    new_exception_i_1
       (.I0(new_exception_i_2_n_0),
        .I1(new_exception),
        .I2(new_exception_i_3_n_0),
        .I3(new_exception_i_4_n_0),
        .I4(new_exception_i_5_n_0),
        .I5(new_exception_i_6_n_0),
        .O(new_exception_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    new_exception_i_10
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[0] ),
        .I2(\instruction_reg_n_0_[1] ),
        .I3(\instruction_reg_n_0_[2] ),
        .O(new_exception_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    new_exception_i_11
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .O(new_exception_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFF2FFFAFAF2F2)) 
    new_exception_i_12
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\alufunc[2]_i_5_n_0 ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(new_exception_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFF0002FFFE0002)) 
    new_exception_i_13
       (.I0(\PC[31]_i_26_n_0 ),
        .I1(\PC[31]_i_25_n_0 ),
        .I2(\PC[31]_i_24_n_0 ),
        .I3(new_exception_i_14_n_0),
        .I4(\PC[31]_i_21_n_0 ),
        .I5(\alufunc_reg[3]_1 ),
        .O(new_exception_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    new_exception_i_14
       (.I0(new_exception_i_15_n_0),
        .I1(ALU_result[12]),
        .I2(ALU_result[13]),
        .I3(ALU_result[18]),
        .I4(ALU_result[19]),
        .I5(new_exception_i_16_n_0),
        .O(new_exception_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    new_exception_i_15
       (.I0(\mem_address_reg[14]_i_5_n_0 ),
        .I1(new_exception_i_17_n_0),
        .I2(\mem_address_reg[15]_i_5_n_0 ),
        .I3(alufunc[3]),
        .I4(new_exception_i_18_n_0),
        .O(new_exception_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    new_exception_i_16
       (.I0(\mem_address_reg[16]_i_5_n_0 ),
        .I1(new_exception_i_19_n_0),
        .I2(\mem_address_reg[17]_i_5_n_0 ),
        .I3(alufunc[3]),
        .I4(new_exception_i_20_n_0),
        .O(new_exception_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    new_exception_i_17
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[14]),
        .I4(\mem_address_reg[14]_3 ),
        .O(new_exception_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    new_exception_i_18
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[15]),
        .I4(\mem_address_reg[15]_1 ),
        .O(new_exception_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    new_exception_i_19
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[16]),
        .I4(\mem_address_reg[16]_0 ),
        .O(new_exception_i_19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    new_exception_i_2
       (.I0(computer_reset),
        .I1(PC_jump_handler),
        .O(new_exception_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h03010100)) 
    new_exception_i_20
       (.I0(Q),
        .I1(alufunc[2]),
        .I2(alufunc[1]),
        .I3(data2[17]),
        .I4(\mem_address_reg[17]_0 ),
        .O(new_exception_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEEFEEE)) 
    new_exception_i_3
       (.I0(new_exception_i_7_n_0),
        .I1(new_exception_i_8_n_0),
        .I2(data1[0]),
        .I3(\PC[31]_i_6_n_0 ),
        .I4(data1[1]),
        .I5(new_exception_i_9_n_0),
        .O(new_exception_i_3_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    new_exception_i_4
       (.I0(\instruction_reg_n_0_[12] ),
        .I1(\alufunc_reg[3]_0 ),
        .I2(\data_to_cpu[31]_i_4_n_0 ),
        .O(new_exception_i_4_n_0));
  LUT6 #(
    .INIT(64'h40404040FF000000)) 
    new_exception_i_5
       (.I0(new_exception_i_10_n_0),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(PC_ce_i_1_n_0),
        .I4(new_exception_i_11_n_0),
        .I5(\instruction_reg_n_0_[6] ),
        .O(new_exception_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    new_exception_i_6
       (.I0(computer_CPU_state_out[0]),
        .I1(computer_CPU_state_out[2]),
        .I2(computer_CPU_state_out[1]),
        .I3(computer_CPU_state_out[3]),
        .I4(new_exception_i_12_n_0),
        .O(new_exception_i_6_n_0));
  LUT5 #(
    .INIT(32'hAAA80000)) 
    new_exception_i_7
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[14] ),
        .I2(\instruction_reg_n_0_[12] ),
        .I3(\alufunc_reg[3]_5 ),
        .I4(\data_to_cpu[31]_i_4_n_0 ),
        .O(new_exception_i_7_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8888888A8)) 
    new_exception_i_8
       (.I0(\PC_reg[31]_0 ),
        .I1(\PC[31]_i_15_n_0 ),
        .I2(opcode[2]),
        .I3(new_exception_i_13_n_0),
        .I4(\PC[31]_i_11_n_0 ),
        .I5(opcode[0]),
        .O(new_exception_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    new_exception_i_9
       (.I0(\PC[31]_i_4_n_0 ),
        .I1(\alufunc_reg[3]_1 ),
        .O(new_exception_i_9_n_0));
  FDRE new_exception_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_exception_i_1_n_0),
        .Q(new_exception),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[10][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[0]),
        .I3(rd[3]),
        .I4(rd[2]),
        .I5(rd[1]),
        .O(reg_write_reg_9));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[11][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[4]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[2]),
        .O(reg_write_reg_10));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[12][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[1]),
        .I3(rd[3]),
        .I4(rd[0]),
        .I5(rd[2]),
        .O(reg_write_reg_11));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[13][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[4]),
        .I3(rd[0]),
        .I4(rd[2]),
        .I5(rd[1]),
        .O(reg_write_reg_12));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[14][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[4]),
        .I3(rd[2]),
        .I4(rd[1]),
        .I5(rd[0]),
        .O(reg_write_reg_13));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \r[15][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[3]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[4]),
        .O(reg_write_reg_14));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r[16][31]_i_1 
       (.I0(regwr),
        .I1(rd[0]),
        .I2(rd[3]),
        .I3(rd[1]),
        .I4(rd[2]),
        .I5(rd[4]),
        .O(reg_write_reg_15));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[17][31]_i_1 
       (.I0(regwr),
        .I1(rd[1]),
        .I2(rd[3]),
        .I3(rd[4]),
        .I4(rd[2]),
        .I5(rd[0]),
        .O(reg_write_reg_16));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[18][31]_i_1 
       (.I0(regwr),
        .I1(rd[0]),
        .I2(rd[3]),
        .I3(rd[4]),
        .I4(rd[2]),
        .I5(rd[1]),
        .O(reg_write_reg_17));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[19][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[2]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[3]),
        .O(reg_write_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][0]_i_1 
       (.I0(\alufunc_reg[3]_2 ),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][0]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][0]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [0]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC[0]),
        .I4(data_to_cpu[0]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \r[1][0]_i_3 
       (.I0(\alufunc[3]_i_3_n_0 ),
        .I1(rd[0]),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\r[1][0]_i_4_n_0 ),
        .O(\instruction_reg[24]_2 [0]));
  LUT6 #(
    .INIT(64'h0400000000030000)) 
    \r[1][0]_i_4 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\r[1][31]_i_12_n_0 ),
        .I3(\instruction_reg_n_0_[6] ),
        .I4(\instruction_reg[20]_rep_0 ),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\r[1][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][10]_i_1 
       (.I0(ALU_result[10]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[10]),
        .I4(\r[1][10]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][10]_i_2 
       (.I0(PC_plus_4[9]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[5]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEAAFF)) 
    \r[1][10]_i_3 
       (.I0(\data_to_cpu[31]_i_4_n_0 ),
        .I1(\r[1][31]_i_13_n_0 ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\r[1][10]_i_5_n_0 ),
        .I5(\r[1][10]_i_6_n_0 ),
        .O(\r[1][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \r[1][10]_i_4 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\alufunc[3]_i_3_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg[24]_3 [9]),
        .O(\r[1][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r[1][10]_i_5 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .O(\r[1][10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r[1][10]_i_6 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[2] ),
        .O(\r[1][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][11]_i_1 
       (.I0(ALU_result[11]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][11]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][11]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [1]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[10]),
        .I4(data_to_cpu[11]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \r[1][11]_i_3 
       (.I0(\r[1][11]_i_4_n_0 ),
        .I1(\r[1][11]_i_5_n_0 ),
        .I2(\r[1][11]_i_6_n_0 ),
        .I3(rd[0]),
        .I4(\alufunc[2]_i_6_n_0 ),
        .O(\instruction_reg[24]_2 [1]));
  LUT6 #(
    .INIT(64'h222F000022220000)) 
    \r[1][11]_i_4 
       (.I0(reg_write_i_4_n_0),
        .I1(\r[1][31]_i_12_n_0 ),
        .I2(\alufunc[3]_i_3_n_0 ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(funct_7[6]),
        .I5(\alufunc[1]_i_2_n_0 ),
        .O(\r[1][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222222E2)) 
    \r[1][11]_i_5 
       (.I0(funct_7[6]),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg[24]_3 [9]),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\alufunc[1]_i_2_n_0 ),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(\r[1][11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \r[1][11]_i_6 
       (.I0(\instruction_reg_n_0_[0] ),
        .I1(\instruction_reg_n_0_[1] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg[20]_rep__0_0 ),
        .I4(reg_write_i_4_n_0),
        .O(\r[1][11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][12]_i_1 
       (.I0(ALU_result[12]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][12]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][12]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [2]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[11]),
        .I4(data_to_cpu[12]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \r[1][12]_i_3 
       (.I0(\r[1][24]_i_4_n_0 ),
        .I1(\r[1][12]_i_4_n_0 ),
        .I2(\data_to_cpu[31]_i_4_n_0 ),
        .I3(funct_7[6]),
        .I4(\instruction_reg_n_0_[12] ),
        .I5(\mem_address[17]_i_6_n_0 ),
        .O(\instruction_reg[24]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \r[1][12]_i_4 
       (.I0(\instruction_reg_n_0_[1] ),
        .I1(\instruction_reg_n_0_[0] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(funct_7[6]),
        .I4(\r[1][31]_i_13_n_0 ),
        .O(\r[1][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][13]_i_1 
       (.I0(ALU_result[13]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][13]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][13]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [3]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[12]),
        .I4(data_to_cpu[13]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][13]_i_3 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][14]_i_1 
       (.I0(ALU_result[14]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][14]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][14]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [4]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[13]),
        .I4(data_to_cpu[14]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][14]_i_3 
       (.I0(\instruction_reg_n_0_[14] ),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][15]_i_1 
       (.I0(ALU_result[15]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][15]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][15]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [5]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[14]),
        .I4(data_to_cpu[15]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][15]_i_3 
       (.I0(\instruction_reg[24]_3 [0]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][16]_i_1 
       (.I0(ALU_result[16]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][16]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][16]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [6]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[15]),
        .I4(data_to_cpu[16]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][16]_i_3 
       (.I0(\instruction_reg[24]_3 [1]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][17]_i_1 
       (.I0(ALU_result[17]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][17]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][17]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [7]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[16]),
        .I4(data_to_cpu[17]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][17]_i_3 
       (.I0(\instruction_reg[24]_3 [2]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][18]_i_1 
       (.I0(ALU_result[18]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][18]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][18]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [8]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[17]),
        .I4(data_to_cpu[18]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][18]_i_3 
       (.I0(\instruction_reg[24]_3 [3]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][19]_i_1 
       (.I0(ALU_result[19]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][19]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][19]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [9]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[18]),
        .I4(data_to_cpu[19]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][19]_i_3 
       (.I0(\instruction_reg[24]_3 [4]),
        .I1(\mem_address[17]_i_6_n_0 ),
        .I2(\mem_address[17]_i_7_n_0 ),
        .O(\instruction_reg[24]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][1]_i_1 
       (.I0(\alufunc_reg[3]_1 ),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][1]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][1]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(imm[1]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[0]),
        .I4(data_to_cpu[1]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F888F8F8)) 
    \r[1][1]_i_3 
       (.I0(rd[1]),
        .I1(\r[1][4]_i_4_n_0 ),
        .I2(\instruction_reg[24]_3 [6]),
        .I3(\r[1][4]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(imm[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][20]_i_1 
       (.I0(ALU_result[20]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[20]),
        .I4(\r[1][20]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][20]_i_2 
       (.I0(PC_plus_4[19]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(\instruction_reg[24]_3 [5]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][21]_i_1 
       (.I0(ALU_result[21]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[21]),
        .I4(\r[1][21]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][21]_i_2 
       (.I0(PC_plus_4[20]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(\instruction_reg[24]_3 [6]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][22]_i_1 
       (.I0(ALU_result[22]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[22]),
        .I4(\r[1][22]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][22]_i_2 
       (.I0(PC_plus_4[21]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(\instruction_reg[24]_3 [7]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][23]_i_1 
       (.I0(ALU_result[23]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[23]),
        .I4(\r[1][23]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][23]_i_2 
       (.I0(PC_plus_4[22]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(\instruction_reg[24]_3 [8]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][24]_i_1 
       (.I0(ALU_result[24]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][24]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][24]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(\instruction_reg[24]_2 [10]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[23]),
        .I4(data_to_cpu[24]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \r[1][24]_i_3 
       (.I0(\instruction_reg[24]_3 [9]),
        .I1(\r[1][31]_i_7_n_0 ),
        .I2(\r[1][24]_i_4_n_0 ),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(funct_7[6]),
        .O(\instruction_reg[24]_2 [10]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \r[1][24]_i_4 
       (.I0(\alufunc[1]_i_2_n_0 ),
        .I1(\instruction_reg[24]_3 [9]),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\r[1][31]_i_12_n_0 ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\r[1][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][25]_i_1 
       (.I0(ALU_result[25]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[25]),
        .I4(\r[1][25]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][25]_i_2 
       (.I0(PC_plus_4[24]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[0]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][26]_i_1 
       (.I0(ALU_result[26]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[26]),
        .I4(\r[1][26]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][26]_i_2 
       (.I0(PC_plus_4[25]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[1]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][27]_i_1 
       (.I0(ALU_result[27]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[27]),
        .I4(\r[1][27]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][27]_i_2 
       (.I0(PC_plus_4[26]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[2]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][28]_i_1 
       (.I0(ALU_result[28]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[28]),
        .I4(\r[1][28]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][28]_i_2 
       (.I0(PC_plus_4[27]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[3]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][29]_i_1 
       (.I0(ALU_result[29]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[29]),
        .I4(\r[1][29]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][29]_i_2 
       (.I0(PC_plus_4[28]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[4]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][2]_i_1 
       (.I0(ALU_result[2]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][2]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][2]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(imm[2]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[1]),
        .I4(data_to_cpu[2]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F888F8F8)) 
    \r[1][2]_i_3 
       (.I0(rd[2]),
        .I1(\r[1][4]_i_4_n_0 ),
        .I2(\instruction_reg[24]_3 [7]),
        .I3(\r[1][4]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(imm[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][30]_i_1 
       (.I0(ALU_result[30]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[30]),
        .I4(\r[1][30]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][30]_i_2 
       (.I0(PC_plus_4[29]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[5]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r[1][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[1]),
        .I4(rd[2]),
        .I5(rd[0]),
        .O(reg_write_reg_0));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \r[1][31]_i_10 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[5] ),
        .I3(\instruction_reg[24]_3 [9]),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(funct_7[6]),
        .O(\r[1][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \r[1][31]_i_11 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[6] ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[1] ),
        .I5(\instruction_reg_n_0_[0] ),
        .O(\r[1][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \r[1][31]_i_12 
       (.I0(\instruction_reg_n_0_[1] ),
        .I1(\instruction_reg_n_0_[0] ),
        .I2(\instruction_reg_n_0_[3] ),
        .O(\r[1][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000BFF00000B)) 
    \r[1][31]_i_13 
       (.I0(\instruction_reg_n_0_[13] ),
        .I1(\instruction_reg_n_0_[12] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[6] ),
        .I5(\instruction_reg_n_0_[4] ),
        .O(\r[1][31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][31]_i_2 
       (.I0(ALU_result[31]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[31]),
        .I4(\r[1][31]_i_5_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFBFFF7FA)) 
    \r[1][31]_i_3 
       (.I0(\instruction_reg_n_0_[6] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\alufunc[2]_i_5_n_0 ),
        .I3(\instruction_reg_n_0_[2] ),
        .I4(\instruction_reg_n_0_[4] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(\r[1][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \r[1][31]_i_4 
       (.I0(\alufunc[2]_i_5_n_0 ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[3] ),
        .I5(\instruction_reg_n_0_[5] ),
        .O(\r[1][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][31]_i_5 
       (.I0(PC_plus_4[30]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[6]),
        .I3(\r[1][31]_i_7_n_0 ),
        .I4(\r[1][31]_i_8_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \r[1][31]_i_6 
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[2] ),
        .I2(\alufunc[2]_i_5_n_0 ),
        .I3(\instruction_reg_n_0_[5] ),
        .I4(\instruction_reg_n_0_[6] ),
        .O(\r[1][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \r[1][31]_i_7 
       (.I0(\instruction_reg_n_0_[1] ),
        .I1(\instruction_reg_n_0_[0] ),
        .I2(\instruction_reg_n_0_[3] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[6] ),
        .I5(\instruction_reg_n_0_[2] ),
        .O(\r[1][31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \r[1][31]_i_8 
       (.I0(\alufunc[3]_i_3_n_0 ),
        .I1(\r[1][31]_i_10_n_0 ),
        .I2(funct_7[6]),
        .I3(\r[1][31]_i_11_n_0 ),
        .I4(\r[1][31]_i_12_n_0 ),
        .I5(\r[1][31]_i_13_n_0 ),
        .O(\r[1][31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \r[1][31]_i_9 
       (.I0(\instruction_reg_n_0_[3] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\alufunc[2]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\r[1][31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][3]_i_1 
       (.I0(ALU_result[3]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][3]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][3]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(imm[3]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[2]),
        .I4(data_to_cpu[3]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F888F8F8)) 
    \r[1][3]_i_3 
       (.I0(rd[3]),
        .I1(\r[1][4]_i_4_n_0 ),
        .I2(\instruction_reg[24]_3 [8]),
        .I3(\r[1][4]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(imm[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \r[1][4]_i_1 
       (.I0(ALU_result[4]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][4]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \r[1][4]_i_2 
       (.I0(\r[1][31]_i_9_n_0 ),
        .I1(imm[4]),
        .I2(\r[1][31]_i_6_n_0 ),
        .I3(PC_plus_4[3]),
        .I4(data_to_cpu[4]),
        .I5(\r[1][31]_i_4_n_0 ),
        .O(\r[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F888F8F8)) 
    \r[1][4]_i_3 
       (.I0(rd[4]),
        .I1(\r[1][4]_i_4_n_0 ),
        .I2(\instruction_reg[24]_3 [9]),
        .I3(\r[1][4]_i_5_n_0 ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\alufunc[3]_i_3_n_0 ),
        .O(imm[4]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \r[1][4]_i_4 
       (.I0(\instruction_reg_n_0_[5] ),
        .I1(\instruction_reg_n_0_[4] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[1] ),
        .I4(\instruction_reg_n_0_[0] ),
        .I5(\instruction_reg_n_0_[3] ),
        .O(\r[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \r[1][4]_i_5 
       (.I0(\instruction_reg_n_0_[0] ),
        .I1(\instruction_reg_n_0_[1] ),
        .I2(\instruction_reg_n_0_[2] ),
        .I3(\instruction_reg_n_0_[4] ),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(\instruction_reg_n_0_[6] ),
        .O(\r[1][4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][5]_i_1 
       (.I0(ALU_result[5]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[5]),
        .I4(\r[1][5]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][5]_i_2 
       (.I0(PC_plus_4[4]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[0]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][6]_i_1 
       (.I0(ALU_result[6]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[6]),
        .I4(\r[1][6]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][6]_i_2 
       (.I0(PC_plus_4[5]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[1]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][7]_i_1 
       (.I0(ALU_result[7]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[7]),
        .I4(\r[1][7]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][7]_i_2 
       (.I0(PC_plus_4[6]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[2]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][8]_i_1 
       (.I0(ALU_result[8]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[8]),
        .I4(\r[1][8]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][8]_i_2 
       (.I0(PC_plus_4[7]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[3]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \r[1][9]_i_1 
       (.I0(ALU_result[9]),
        .I1(\r[1][31]_i_3_n_0 ),
        .I2(\r[1][31]_i_4_n_0 ),
        .I3(data_to_cpu[9]),
        .I4(\r[1][9]_i_2_n_0 ),
        .O(\data_to_cpu_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    \r[1][9]_i_2 
       (.I0(PC_plus_4[8]),
        .I1(\r[1][31]_i_6_n_0 ),
        .I2(funct_7[4]),
        .I3(\r[1][10]_i_3_n_0 ),
        .I4(\r[1][10]_i_4_n_0 ),
        .I5(\r[1][31]_i_9_n_0 ),
        .O(\r[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[20][31]_i_1 
       (.I0(regwr),
        .I1(rd[1]),
        .I2(rd[3]),
        .I3(rd[4]),
        .I4(rd[0]),
        .I5(rd[2]),
        .O(reg_write_reg_19));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[21][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[1]),
        .I3(rd[0]),
        .I4(rd[2]),
        .I5(rd[3]),
        .O(reg_write_reg_20));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[22][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[0]),
        .I3(rd[2]),
        .I4(rd[1]),
        .I5(rd[3]),
        .O(reg_write_reg_21));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \r[23][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[4]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[3]),
        .O(reg_write_reg_22));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[24][31]_i_1 
       (.I0(regwr),
        .I1(rd[0]),
        .I2(rd[1]),
        .I3(rd[3]),
        .I4(rd[2]),
        .I5(rd[4]),
        .O(reg_write_reg_23));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[25][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[1]),
        .I3(rd[0]),
        .I4(rd[4]),
        .I5(rd[2]),
        .O(reg_write_reg_24));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[26][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[0]),
        .I3(rd[4]),
        .I4(rd[1]),
        .I5(rd[2]),
        .O(reg_write_reg_25));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \r[27][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[2]),
        .O(reg_write_reg_26));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[28][31]_i_1 
       (.I0(regwr),
        .I1(rd[3]),
        .I2(rd[0]),
        .I3(rd[4]),
        .I4(rd[2]),
        .I5(rd[1]),
        .O(reg_write_reg_27));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \r[29][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[3]),
        .I3(rd[0]),
        .I4(rd[4]),
        .I5(rd[1]),
        .O(reg_write_reg_28));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r[2][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[0]),
        .I4(rd[2]),
        .I5(rd[1]),
        .O(reg_write_reg_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \r[30][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[3]),
        .I3(rd[4]),
        .I4(rd[1]),
        .I5(rd[0]),
        .O(reg_write_reg_29));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \r[31][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[4]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[3]),
        .O(reg_write_reg_30));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[3][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[1]),
        .I4(rd[2]),
        .I5(rd[0]),
        .O(reg_write_reg_2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r[4][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[1]),
        .I4(rd[0]),
        .I5(rd[2]),
        .O(reg_write_reg_3));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[5][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[2]),
        .I4(rd[1]),
        .I5(rd[0]),
        .O(reg_write_reg_4));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[6][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[3]),
        .I3(rd[2]),
        .I4(rd[0]),
        .I5(rd[1]),
        .O(reg_write_reg_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \r[7][31]_i_1 
       (.I0(regwr),
        .I1(rd[2]),
        .I2(rd[4]),
        .I3(rd[0]),
        .I4(rd[1]),
        .I5(rd[3]),
        .O(reg_write_reg_6));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \r[8][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[0]),
        .I3(rd[1]),
        .I4(rd[2]),
        .I5(rd[3]),
        .O(reg_write_reg_7));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \r[9][31]_i_1 
       (.I0(regwr),
        .I1(rd[4]),
        .I2(rd[1]),
        .I3(rd[3]),
        .I4(rd[2]),
        .I5(rd[0]),
        .O(reg_write_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8CCC8)) 
    reg_write_i_1
       (.I0(reg_write_i_2_n_0),
        .I1(\data_to_cpu[31]_i_3_n_0 ),
        .I2(\instruction_reg_n_0_[4] ),
        .I3(mem_done),
        .I4(\instruction_reg_n_0_[5] ),
        .I5(reg_write_i_3_n_0),
        .O(reg_write0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    reg_write_i_2
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[3] ),
        .O(reg_write_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFB38000008080)) 
    reg_write_i_3
       (.I0(PC_ce_i_1_n_0),
        .I1(\instruction_reg_n_0_[3] ),
        .I2(reg_write_i_4_n_0),
        .I3(reg_write_i_5_n_0),
        .I4(\alufunc[2]_i_5_n_0 ),
        .I5(\data_to_cpu[31]_i_3_n_0 ),
        .O(reg_write_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    reg_write_i_4
       (.I0(\instruction_reg_n_0_[4] ),
        .I1(\instruction_reg_n_0_[5] ),
        .I2(\instruction_reg_n_0_[6] ),
        .I3(\instruction_reg_n_0_[2] ),
        .O(reg_write_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    reg_write_i_5
       (.I0(\instruction_reg_n_0_[2] ),
        .I1(\instruction_reg_n_0_[6] ),
        .O(reg_write_i_5_n_0));
  FDRE reg_write_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_write0),
        .Q(regwr),
        .R(PC_jump_handler_i_1_n_0));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \regfile[1][0]_i_1 
       (.I0(\regfile_reg[1][0] ),
        .I1(\regfile_reg[1][0]_0 ),
        .I2(computer_CPU_state_out[0]),
        .I3(\regfile_reg[1][0]_1 ),
        .I4(s00_axi_wdata[0]),
        .O(\CPU_state_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \regfile[1][1]_i_1 
       (.I0(\regfile_reg[1][0] ),
        .I1(\regfile_reg[1][0]_0 ),
        .I2(computer_CPU_state_out[1]),
        .I3(\regfile_reg[1][0]_1 ),
        .I4(s00_axi_wdata[1]),
        .O(\CPU_state_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \regfile[1][2]_i_1 
       (.I0(\regfile_reg[1][0] ),
        .I1(\regfile_reg[1][0]_0 ),
        .I2(computer_CPU_state_out[2]),
        .I3(\regfile_reg[1][0]_1 ),
        .I4(s00_axi_wdata[2]),
        .O(\CPU_state_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \regfile[1][3]_i_1 
       (.I0(\regfile_reg[1][0] ),
        .I1(\regfile_reg[1][0]_0 ),
        .I2(computer_CPU_state_out[3]),
        .I3(\regfile_reg[1][0]_1 ),
        .I4(s00_axi_wdata[3]),
        .O(\CPU_state_reg[3]_0 [3]));
  FDRE reset_all_reg
       (.C(CLK),
        .CE(1'b1),
        .D(computer_reset),
        .Q(reset_all_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[15]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [1]),
        .O(E[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[15]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [1]),
        .O(\mem_address_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[15]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [1]),
        .O(\mem_address_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[23]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [2]),
        .O(E[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[23]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [2]),
        .O(\mem_address_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[23]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [2]),
        .O(\mem_address_reg[3]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[31]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [3]),
        .O(E[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[31]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [3]),
        .O(\mem_address_reg[2]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[31]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [3]),
        .O(\mem_address_reg[3]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[7]_i_1 
       (.I0(\mem_address_reg[5]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [0]),
        .O(E[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[7]_i_1__0 
       (.I0(\mem_data_out_reg[0] ),
        .I1(O[0]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [0]),
        .O(\mem_address_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \values_out[7]_i_1__1 
       (.I0(\mem_data_out_reg[0]_0 ),
        .I1(address_global[3]),
        .I2(\mem_address_reg[30]_0 [0]),
        .I3(\mem_wren_reg[3]_0 [0]),
        .O(\mem_address_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    xpm_memory_tdpram_inst_i_1
       (.I0(\mem_address_reg[30]_0 [4]),
        .I1(\mem_address_reg[30]_0 [5]),
        .I2(\mem_address_reg[30]_0 [2]),
        .I3(\mem_address_reg[30]_0 [3]),
        .I4(xpm_memory_tdpram_inst_i_46_n_0),
        .I5(xpm_memory_tdpram_inst_i_47_n_0),
        .O(\mem_address_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_10
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[3]),
        .O(addra[1]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_11
       (.I0(\mem_address_reg[14]_0 ),
        .I1(\mem_address_reg[30]_0 [0]),
        .O(addra[0]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_2
       (.I0(\mem_address_reg[14]_0 ),
        .I1(\mem_address_reg[30]_0 [1]),
        .O(addra[9]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_3
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[10]),
        .O(addra[8]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_4
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[9]),
        .O(addra[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    xpm_memory_tdpram_inst_i_46
       (.I0(\mem_address_reg[30]_0 [16]),
        .I1(\mem_address_reg[30]_0 [17]),
        .I2(\mem_address_reg[30]_0 [14]),
        .I3(\mem_address_reg[30]_0 [15]),
        .I4(xpm_memory_tdpram_inst_i_72_n_0),
        .O(xpm_memory_tdpram_inst_i_46_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    xpm_memory_tdpram_inst_i_47
       (.I0(\mem_address_reg[30]_0 [8]),
        .I1(\mem_address_reg[30]_0 [9]),
        .I2(\mem_address_reg[30]_0 [6]),
        .I3(\mem_address_reg[30]_0 [7]),
        .I4(xpm_memory_tdpram_inst_i_73_n_0),
        .O(xpm_memory_tdpram_inst_i_47_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_5
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[8]),
        .O(addra[6]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_6
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[7]),
        .O(addra[5]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_7
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[6]),
        .O(addra[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    xpm_memory_tdpram_inst_i_72
       (.I0(\mem_address_reg[30]_0 [19]),
        .I1(\mem_address_reg[30]_0 [18]),
        .I2(address_global[31]),
        .I3(\mem_address_reg[30]_0 [20]),
        .O(xpm_memory_tdpram_inst_i_72_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    xpm_memory_tdpram_inst_i_73
       (.I0(\mem_address_reg[30]_0 [11]),
        .I1(\mem_address_reg[30]_0 [10]),
        .I2(\mem_address_reg[30]_0 [13]),
        .I3(\mem_address_reg[30]_0 [12]),
        .O(xpm_memory_tdpram_inst_i_73_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_8
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[5]),
        .O(addra[3]));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_memory_tdpram_inst_i_9
       (.I0(\mem_address_reg[14]_0 ),
        .I1(address_global[4]),
        .O(addra[2]));
endmodule

(* ORIG_REF_NAME = "Core" *) 
module top_korner_RISC_V_0_0_Core
   (reset_all,
    mem_en,
    SR,
    selected,
    reset_all_reg,
    reset_all_reg_0,
    addra,
    RAM_selected,
    Q,
    \alufunc_reg[3] ,
    \mem_address_reg[2] ,
    \mem_address_reg[2]_0 ,
    \CPU_state_reg[3] ,
    \instruction_reg[24] ,
    S,
    E,
    \mem_wren_reg[3] ,
    \mem_address_reg[3] ,
    \mem_address_reg[2]_1 ,
    O,
    \mem_wren_reg[3]_0 ,
    \mem_address_reg[3]_0 ,
    \mem_address_reg[3]_1 ,
    \mem_address_reg[18] ,
    \mem_address_reg[22] ,
    \mem_address_reg[26] ,
    \mem_address_reg[30] ,
    \mem_address_reg[31] ,
    \mem_address_reg[10] ,
    \mem_address_reg[14] ,
    \mem_address_reg[18]_0 ,
    \mem_address_reg[22]_0 ,
    \mem_address_reg[26]_0 ,
    \mem_address_reg[30]_0 ,
    \mem_address_reg[30]_1 ,
    \mem_address_reg[7] ,
    \mem_address_reg[11] ,
    \mem_address_reg[15] ,
    \mem_address_reg[19] ,
    \mem_address_reg[23] ,
    \mem_address_reg[27] ,
    \mem_address_reg[30]_2 ,
    computer_reset,
    CLK,
    \mem_data_out_reg[0] ,
    \mem_data_out_reg[0]_0 ,
    D,
    \mem_data_out_reg[31] ,
    \mem_data_out_reg[31]_0 ,
    LEDS_IO_I,
    \mem_data_out_reg[31]_1 ,
    \mem_data_out_reg[31]_2 ,
    GPIO_IO_I,
    \regfile_reg[1][0] ,
    \regfile_reg[1][0]_0 ,
    \regfile_reg[1][0]_1 ,
    s00_axi_wdata,
    \instruction_reg[23] ,
    \instruction_reg[31] ,
    \data_to_cpu_reg[15] ,
    \data_to_cpu_reg[7] ,
    mem_done,
    \mem_data_out_reg[0]_1 ,
    \direction[7]_i_3 ,
    \direction[7]_i_3_0 );
  output reset_all;
  output mem_en;
  output [0:0]SR;
  output selected;
  output [0:0]reset_all_reg;
  output [0:0]reset_all_reg_0;
  output [9:0]addra;
  output RAM_selected;
  output [20:0]Q;
  output [1:0]\alufunc_reg[3] ;
  output [31:0]\mem_address_reg[2] ;
  output [31:0]\mem_address_reg[2]_0 ;
  output [3:0]\CPU_state_reg[3] ;
  output [31:0]\instruction_reg[24] ;
  output [2:0]S;
  output [3:0]E;
  output [3:0]\mem_wren_reg[3] ;
  output [3:0]\mem_address_reg[3] ;
  output [3:0]\mem_address_reg[2]_1 ;
  output [3:0]O;
  output [3:0]\mem_wren_reg[3]_0 ;
  output [3:0]\mem_address_reg[3]_0 ;
  output [3:0]\mem_address_reg[3]_1 ;
  output [3:0]\mem_address_reg[18] ;
  output [3:0]\mem_address_reg[22] ;
  output [3:0]\mem_address_reg[26] ;
  output [3:0]\mem_address_reg[30] ;
  output [0:0]\mem_address_reg[31] ;
  output [3:0]\mem_address_reg[10] ;
  output [3:0]\mem_address_reg[14] ;
  output [3:0]\mem_address_reg[18]_0 ;
  output [3:0]\mem_address_reg[22]_0 ;
  output [3:0]\mem_address_reg[26]_0 ;
  output [3:0]\mem_address_reg[30]_0 ;
  output [0:0]\mem_address_reg[30]_1 ;
  output [0:0]\mem_address_reg[7] ;
  output [3:0]\mem_address_reg[11] ;
  output [3:0]\mem_address_reg[15] ;
  output [3:0]\mem_address_reg[19] ;
  output [3:0]\mem_address_reg[23] ;
  output [3:0]\mem_address_reg[27] ;
  output [3:0]\mem_address_reg[30]_2 ;
  input computer_reset;
  input CLK;
  input \mem_data_out_reg[0] ;
  input \mem_data_out_reg[0]_0 ;
  input [29:0]D;
  input [31:0]\mem_data_out_reg[31] ;
  input [31:0]\mem_data_out_reg[31]_0 ;
  input [7:0]LEDS_IO_I;
  input [31:0]\mem_data_out_reg[31]_1 ;
  input [31:0]\mem_data_out_reg[31]_2 ;
  input [7:0]GPIO_IO_I;
  input \regfile_reg[1][0] ;
  input \regfile_reg[1][0]_0 ;
  input \regfile_reg[1][0]_1 ;
  input [3:0]s00_axi_wdata;
  input \instruction_reg[23] ;
  input [0:0]\instruction_reg[31] ;
  input \data_to_cpu_reg[15] ;
  input \data_to_cpu_reg[7] ;
  input mem_done;
  input \mem_data_out_reg[0]_1 ;
  input [0:0]\direction[7]_i_3 ;
  input \direction[7]_i_3_0 ;

  wire [31:0]\ALU/data0 ;
  wire [31:0]\ALU/data1 ;
  wire CLK;
  wire [3:0]\CPU_state_reg[3] ;
  wire [29:0]D;
  wire [3:0]E;
  wire [7:0]GPIO_IO_I;
  wire [7:0]LEDS_IO_I;
  wire [3:0]O;
  wire [31:0]PC;
  wire [31:1]PC_plus_4;
  wire [20:0]Q;
  wire RAM_selected;
  wire [2:0]S;
  wire [0:0]SR;
  wire [9:0]addra;
  wire [0:0]alufunc;
  wire [1:0]\alufunc_reg[3] ;
  wire computer_reset;
  wire control_unit_n_10;
  wire control_unit_n_11;
  wire control_unit_n_12;
  wire control_unit_n_13;
  wire control_unit_n_14;
  wire control_unit_n_15;
  wire control_unit_n_16;
  wire control_unit_n_17;
  wire control_unit_n_178;
  wire control_unit_n_179;
  wire control_unit_n_18;
  wire control_unit_n_180;
  wire control_unit_n_19;
  wire control_unit_n_2;
  wire control_unit_n_20;
  wire control_unit_n_202;
  wire control_unit_n_203;
  wire control_unit_n_21;
  wire control_unit_n_22;
  wire control_unit_n_23;
  wire control_unit_n_24;
  wire control_unit_n_25;
  wire control_unit_n_26;
  wire control_unit_n_27;
  wire control_unit_n_3;
  wire control_unit_n_306;
  wire control_unit_n_307;
  wire control_unit_n_308;
  wire control_unit_n_309;
  wire control_unit_n_310;
  wire control_unit_n_311;
  wire control_unit_n_312;
  wire control_unit_n_313;
  wire control_unit_n_314;
  wire control_unit_n_315;
  wire control_unit_n_316;
  wire control_unit_n_317;
  wire control_unit_n_318;
  wire control_unit_n_319;
  wire control_unit_n_320;
  wire control_unit_n_321;
  wire control_unit_n_322;
  wire control_unit_n_323;
  wire control_unit_n_324;
  wire control_unit_n_325;
  wire control_unit_n_326;
  wire control_unit_n_327;
  wire control_unit_n_328;
  wire control_unit_n_329;
  wire control_unit_n_330;
  wire control_unit_n_331;
  wire control_unit_n_332;
  wire control_unit_n_333;
  wire control_unit_n_334;
  wire control_unit_n_335;
  wire control_unit_n_336;
  wire control_unit_n_337;
  wire control_unit_n_338;
  wire control_unit_n_339;
  wire control_unit_n_340;
  wire control_unit_n_341;
  wire control_unit_n_342;
  wire control_unit_n_343;
  wire control_unit_n_344;
  wire control_unit_n_345;
  wire control_unit_n_346;
  wire control_unit_n_347;
  wire control_unit_n_348;
  wire control_unit_n_349;
  wire control_unit_n_350;
  wire control_unit_n_351;
  wire control_unit_n_352;
  wire control_unit_n_353;
  wire control_unit_n_354;
  wire control_unit_n_355;
  wire control_unit_n_356;
  wire control_unit_n_357;
  wire control_unit_n_358;
  wire control_unit_n_359;
  wire control_unit_n_36;
  wire control_unit_n_360;
  wire control_unit_n_361;
  wire control_unit_n_362;
  wire control_unit_n_363;
  wire control_unit_n_364;
  wire control_unit_n_397;
  wire control_unit_n_4;
  wire control_unit_n_5;
  wire control_unit_n_6;
  wire control_unit_n_7;
  wire control_unit_n_73;
  wire control_unit_n_74;
  wire control_unit_n_75;
  wire control_unit_n_76;
  wire control_unit_n_77;
  wire control_unit_n_78;
  wire control_unit_n_79;
  wire control_unit_n_8;
  wire control_unit_n_9;
  wire [31:0]data1;
  wire [31:0]data2;
  wire \data_to_cpu_reg[15] ;
  wire \data_to_cpu_reg[7] ;
  wire [0:0]\direction[7]_i_3 ;
  wire \direction[7]_i_3_0 ;
  wire [24:0]imm;
  wire \instruction_reg[23] ;
  wire [31:0]\instruction_reg[24] ;
  wire [0:0]\instruction_reg[31] ;
  wire [3:0]\mem_address_reg[10] ;
  wire [3:0]\mem_address_reg[11] ;
  wire [3:0]\mem_address_reg[14] ;
  wire [3:0]\mem_address_reg[15] ;
  wire [3:0]\mem_address_reg[18] ;
  wire [3:0]\mem_address_reg[18]_0 ;
  wire [3:0]\mem_address_reg[19] ;
  wire [3:0]\mem_address_reg[22] ;
  wire [3:0]\mem_address_reg[22]_0 ;
  wire [3:0]\mem_address_reg[23] ;
  wire [3:0]\mem_address_reg[26] ;
  wire [3:0]\mem_address_reg[26]_0 ;
  wire [3:0]\mem_address_reg[27] ;
  wire [31:0]\mem_address_reg[2] ;
  wire [31:0]\mem_address_reg[2]_0 ;
  wire [3:0]\mem_address_reg[2]_1 ;
  wire [3:0]\mem_address_reg[30] ;
  wire [3:0]\mem_address_reg[30]_0 ;
  wire [0:0]\mem_address_reg[30]_1 ;
  wire [3:0]\mem_address_reg[30]_2 ;
  wire [0:0]\mem_address_reg[31] ;
  wire [3:0]\mem_address_reg[3] ;
  wire [3:0]\mem_address_reg[3]_0 ;
  wire [3:0]\mem_address_reg[3]_1 ;
  wire [0:0]\mem_address_reg[7] ;
  wire \mem_data_out_reg[0] ;
  wire \mem_data_out_reg[0]_0 ;
  wire \mem_data_out_reg[0]_1 ;
  wire [31:0]\mem_data_out_reg[31] ;
  wire [31:0]\mem_data_out_reg[31]_0 ;
  wire [31:0]\mem_data_out_reg[31]_1 ;
  wire [31:0]\mem_data_out_reg[31]_2 ;
  wire mem_done;
  wire mem_en;
  wire [3:0]\mem_wren_reg[3] ;
  wire [3:0]\mem_wren_reg[3]_0 ;
  wire [31:0]p_2_in;
  wire program_counter_n_32;
  wire \r[10]_40 ;
  wire \r[11]_41 ;
  wire \r[12]_42 ;
  wire \r[13]_43 ;
  wire \r[14]_44 ;
  wire \r[15]_45 ;
  wire \r[16]_46 ;
  wire \r[17]_47 ;
  wire \r[18]_48 ;
  wire \r[19]_49 ;
  wire \r[1]_31 ;
  wire \r[20]_50 ;
  wire \r[21]_51 ;
  wire \r[22]_52 ;
  wire \r[23]_53 ;
  wire \r[24]_54 ;
  wire \r[25]_55 ;
  wire \r[26]_56 ;
  wire \r[27]_57 ;
  wire \r[28]_58 ;
  wire \r[29]_59 ;
  wire \r[2]_32 ;
  wire \r[30]_60 ;
  wire \r[31]_61 ;
  wire \r[3]_33 ;
  wire \r[4]_34 ;
  wire \r[5]_35 ;
  wire \r[6]_36 ;
  wire \r[7]_37 ;
  wire \r[8]_38 ;
  wire \r[9]_39 ;
  wire \regfile_reg[1][0] ;
  wire \regfile_reg[1][0]_0 ;
  wire \regfile_reg[1][0]_1 ;
  wire registers_n_0;
  wire registers_n_1;
  wire registers_n_10;
  wire registers_n_100;
  wire registers_n_101;
  wire registers_n_102;
  wire registers_n_103;
  wire registers_n_104;
  wire registers_n_105;
  wire registers_n_106;
  wire registers_n_107;
  wire registers_n_108;
  wire registers_n_109;
  wire registers_n_11;
  wire registers_n_110;
  wire registers_n_111;
  wire registers_n_112;
  wire registers_n_113;
  wire registers_n_114;
  wire registers_n_115;
  wire registers_n_116;
  wire registers_n_117;
  wire registers_n_118;
  wire registers_n_119;
  wire registers_n_12;
  wire registers_n_120;
  wire registers_n_121;
  wire registers_n_122;
  wire registers_n_123;
  wire registers_n_124;
  wire registers_n_125;
  wire registers_n_126;
  wire registers_n_127;
  wire registers_n_128;
  wire registers_n_129;
  wire registers_n_13;
  wire registers_n_130;
  wire registers_n_131;
  wire registers_n_132;
  wire registers_n_133;
  wire registers_n_134;
  wire registers_n_135;
  wire registers_n_136;
  wire registers_n_137;
  wire registers_n_138;
  wire registers_n_139;
  wire registers_n_14;
  wire registers_n_140;
  wire registers_n_141;
  wire registers_n_142;
  wire registers_n_143;
  wire registers_n_144;
  wire registers_n_145;
  wire registers_n_146;
  wire registers_n_147;
  wire registers_n_148;
  wire registers_n_149;
  wire registers_n_15;
  wire registers_n_150;
  wire registers_n_151;
  wire registers_n_152;
  wire registers_n_153;
  wire registers_n_154;
  wire registers_n_155;
  wire registers_n_156;
  wire registers_n_157;
  wire registers_n_158;
  wire registers_n_159;
  wire registers_n_16;
  wire registers_n_160;
  wire registers_n_161;
  wire registers_n_162;
  wire registers_n_163;
  wire registers_n_164;
  wire registers_n_165;
  wire registers_n_166;
  wire registers_n_167;
  wire registers_n_17;
  wire registers_n_18;
  wire registers_n_19;
  wire registers_n_2;
  wire registers_n_20;
  wire registers_n_21;
  wire registers_n_22;
  wire registers_n_23;
  wire registers_n_232;
  wire registers_n_233;
  wire registers_n_234;
  wire registers_n_235;
  wire registers_n_236;
  wire registers_n_237;
  wire registers_n_24;
  wire registers_n_25;
  wire registers_n_26;
  wire registers_n_27;
  wire registers_n_28;
  wire registers_n_29;
  wire registers_n_3;
  wire registers_n_30;
  wire registers_n_4;
  wire registers_n_5;
  wire registers_n_6;
  wire registers_n_7;
  wire registers_n_8;
  wire registers_n_9;
  wire registers_n_92;
  wire registers_n_93;
  wire registers_n_94;
  wire registers_n_95;
  wire registers_n_96;
  wire registers_n_97;
  wire registers_n_98;
  wire registers_n_99;
  wire reset_all;
  wire [0:0]reset_all_reg;
  wire [0:0]reset_all_reg_0;
  wire [4:0]rs1;
  wire [4:0]rs2;
  wire [31:0]rs2_data;
  wire [3:0]s00_axi_wdata;
  wire selected;
  wire [31:0]wrdata;

  top_korner_RISC_V_0_0_ControlUnit control_unit
       (.CLK(CLK),
        .\CPU_state_reg[3]_0 (\CPU_state_reg[3] ),
        .D({\instruction_reg[31] ,D[29:23],\instruction_reg[23] ,D[22:0]}),
        .DI(registers_n_3),
        .E(E),
        .GPIO_IO_I(GPIO_IO_I),
        .LEDS_IO_I(LEDS_IO_I),
        .O(O),
        .PC(PC),
        .\PC[31]_i_31_0 (registers_n_161),
        .\PC[31]_i_35_0 (registers_n_121),
        .\PC[31]_i_39_0 (registers_n_11),
        .PC_ce_reg_0(control_unit_n_341),
        .PC_ce_reg_1(control_unit_n_342),
        .PC_jump_handler_reg_0(control_unit_n_337),
        .PC_jump_handler_reg_1(control_unit_n_338),
        .PC_jump_handler_reg_2(control_unit_n_339),
        .PC_jump_handler_reg_3(control_unit_n_340),
        .PC_plus_4(PC_plus_4),
        .\PC_reg[10] ({control_unit_n_354,control_unit_n_355,control_unit_n_356}),
        .\PC_reg[23] ({control_unit_n_357,control_unit_n_358,control_unit_n_359,control_unit_n_360}),
        .\PC_reg[27] ({control_unit_n_361,control_unit_n_362,control_unit_n_363}),
        .\PC_reg[31] ({control_unit_n_343,control_unit_n_344,control_unit_n_345,control_unit_n_346}),
        .\PC_reg[31]_0 (program_counter_n_32),
        .\PC_reg[3] ({control_unit_n_347,control_unit_n_348,control_unit_n_349}),
        .\PC_reg[7] ({control_unit_n_350,control_unit_n_351,control_unit_n_352,control_unit_n_353}),
        .Q(alufunc),
        .S({control_unit_n_2,control_unit_n_3,control_unit_n_4}),
        .SR(SR),
        .addra(addra),
        .\alufunc_reg[3]_0 (control_unit_n_79),
        .\alufunc_reg[3]_1 (\alufunc_reg[3] [1]),
        .\alufunc_reg[3]_2 (\alufunc_reg[3] [0]),
        .\alufunc_reg[3]_3 (control_unit_n_178),
        .\alufunc_reg[3]_4 (control_unit_n_179),
        .\alufunc_reg[3]_5 (control_unit_n_180),
        .computer_reset(computer_reset),
        .data0(\ALU/data0 ),
        .data1(data1),
        .data1_0(\ALU/data1 ),
        .\data_to_cpu[15]_i_24 (registers_n_235),
        .\data_to_cpu[15]_i_24_0 (registers_n_234),
        .\data_to_cpu[15]_i_24_1 (registers_n_237),
        .\data_to_cpu[15]_i_24_2 (registers_n_236),
        .\data_to_cpu[15]_i_6_0 (registers_n_165),
        .\data_to_cpu[15]_i_6_1 (registers_n_166),
        .\data_to_cpu[15]_i_9_0 (registers_n_0),
        .\data_to_cpu_reg[15]_0 (\data_to_cpu_reg[15] ),
        .\data_to_cpu_reg[15]_i_16_0 (registers_n_117),
        .\data_to_cpu_reg[15]_i_25_0 (registers_n_106),
        .\data_to_cpu_reg[15]_i_34_0 (registers_n_113),
        .\data_to_cpu_reg[15]_i_68_0 (registers_n_30),
        .\data_to_cpu_reg[31]_0 (wrdata),
        .\data_to_cpu_reg[7]_0 (\data_to_cpu_reg[7] ),
        .\direction[7]_i_3_0 (\direction[7]_i_3 ),
        .\direction[7]_i_3_1 (\direction[7]_i_3_0 ),
        .\instruction_reg[15]_0 ({control_unit_n_318,control_unit_n_319,control_unit_n_320,control_unit_n_321}),
        .\instruction_reg[19]_0 ({control_unit_n_322,control_unit_n_323,control_unit_n_324,control_unit_n_325}),
        .\instruction_reg[20]_rep_0 (control_unit_n_203),
        .\instruction_reg[20]_rep__0_0 (control_unit_n_202),
        .\instruction_reg[23]_0 ({control_unit_n_5,control_unit_n_6,control_unit_n_7,control_unit_n_8}),
        .\instruction_reg[23]_1 ({control_unit_n_326,control_unit_n_327,control_unit_n_328,control_unit_n_329}),
        .\instruction_reg[24]_0 (control_unit_n_36),
        .\instruction_reg[24]_1 (control_unit_n_78),
        .\instruction_reg[24]_2 ({imm[24],imm[19:11],imm[0]}),
        .\instruction_reg[24]_3 ({rs2,rs1}),
        .\instruction_reg[24]_4 (control_unit_n_306),
        .\instruction_reg[24]_5 ({control_unit_n_307,control_unit_n_308,control_unit_n_309}),
        .\instruction_reg[27]_0 ({control_unit_n_74,control_unit_n_75,control_unit_n_76,control_unit_n_77}),
        .\instruction_reg[27]_1 ({control_unit_n_310,control_unit_n_311,control_unit_n_312,control_unit_n_313}),
        .\instruction_reg[27]_2 ({control_unit_n_330,control_unit_n_331,control_unit_n_332,control_unit_n_333}),
        .\instruction_reg[30]_0 ({control_unit_n_334,control_unit_n_335,control_unit_n_336}),
        .\instruction_reg[31]_0 ({data2[31:30],data2[4:0]}),
        .\instruction_reg[3]_0 (control_unit_n_397),
        .\instruction_reg[7]_0 ({control_unit_n_314,control_unit_n_315,control_unit_n_316,control_unit_n_317}),
        .\mem_address[10]_i_3_0 (registers_n_15),
        .\mem_address[11]_i_3_0 (registers_n_17),
        .\mem_address[11]_i_6_0 ({control_unit_n_17,control_unit_n_18,control_unit_n_19,control_unit_n_20}),
        .\mem_address[12]_i_3_0 (registers_n_14),
        .\mem_address[13]_i_3_0 (registers_n_16),
        .\mem_address[14]_i_14 (registers_n_233),
        .\mem_address[14]_i_14_0 (registers_n_232),
        .\mem_address[15]_i_18_0 ({control_unit_n_13,control_unit_n_14,control_unit_n_15,control_unit_n_16}),
        .\mem_address[16]_i_9_0 (registers_n_138),
        .\mem_address[16]_i_9_1 (registers_n_145),
        .\mem_address[17]_i_18 (registers_n_157),
        .\mem_address[18]_i_11_0 (registers_n_156),
        .\mem_address[18]_i_11_1 (registers_n_159),
        .\mem_address[18]_i_3_0 (registers_n_5),
        .\mem_address[18]_i_3_1 (registers_n_18),
        .\mem_address[18]_i_3_2 (registers_n_141),
        .\mem_address[18]_i_5_0 (registers_n_149),
        .\mem_address[19]_i_11_0 (registers_n_135),
        .\mem_address[19]_i_5_0 (registers_n_154),
        .\mem_address[19]_i_5_1 (registers_n_150),
        .\mem_address[19]_i_6_0 ({control_unit_n_9,control_unit_n_10,control_unit_n_11,control_unit_n_12}),
        .\mem_address[20]_i_21_0 (registers_n_27),
        .\mem_address[20]_i_21_1 (registers_n_139),
        .\mem_address[20]_i_21_2 (registers_n_142),
        .\mem_address[21]_i_2_0 (registers_n_118),
        .\mem_address[21]_i_4_0 (registers_n_152),
        .\mem_address[21]_i_9_0 (registers_n_153),
        .\mem_address[21]_i_9_1 (registers_n_155),
        .\mem_address[22]_i_2_0 (registers_n_108),
        .\mem_address[22]_i_2_1 (registers_n_104),
        .\mem_address[24]_i_3_0 (registers_n_96),
        .\mem_address[24]_i_6_0 (registers_n_1),
        .\mem_address[25]_i_3_0 (registers_n_109),
        .\mem_address[26]_i_3_0 (registers_n_97),
        .\mem_address[27]_i_3_0 (registers_n_110),
        .\mem_address[28]_i_2_0 (registers_n_98),
        .\mem_address[29]_i_2_0 (registers_n_111),
        .\mem_address[2]_i_3_0 (registers_n_163),
        .\mem_address[30]_i_2_0 (registers_n_114),
        .\mem_address[30]_i_2_1 (registers_n_99),
        .\mem_address[31]_i_22_0 (control_unit_n_73),
        .\mem_address[31]_i_3_0 (registers_n_92),
        .\mem_address[3]_i_10_0 ({control_unit_n_25,control_unit_n_26,control_unit_n_27}),
        .\mem_address[3]_i_4_0 (registers_n_162),
        .\mem_address[4]_i_5_0 (registers_n_13),
        .\mem_address[5]_i_8_0 (registers_n_100),
        .\mem_address[5]_i_8_1 (registers_n_7),
        .\mem_address[6]_i_16_0 (registers_n_160),
        .\mem_address[6]_i_16_1 (registers_n_158),
        .\mem_address[6]_i_9_0 (registers_n_120),
        .\mem_address[6]_i_9_1 (registers_n_126),
        .\mem_address[7]_i_18_0 ({control_unit_n_21,control_unit_n_22,control_unit_n_23,control_unit_n_24}),
        .\mem_address[8]_i_3_0 (registers_n_19),
        .\mem_address[8]_i_3_1 (registers_n_127),
        .\mem_address[8]_i_3_2 (registers_n_6),
        .\mem_address[8]_i_5_0 (registers_n_124),
        .\mem_address[9]_i_3_0 (registers_n_9),
        .\mem_address_reg[10]_0 (\mem_address_reg[10] ),
        .\mem_address_reg[10]_i_2_0 (registers_n_129),
        .\mem_address_reg[11]_0 (\mem_address_reg[11] ),
        .\mem_address_reg[11]_i_23 (registers_n_116),
        .\mem_address_reg[11]_i_23_0 (registers_n_102),
        .\mem_address_reg[11]_i_23_1 (registers_n_28),
        .\mem_address_reg[11]_i_23_2 (registers_n_25),
        .\mem_address_reg[11]_i_2_0 (registers_n_130),
        .\mem_address_reg[12]_i_2_0 (registers_n_131),
        .\mem_address_reg[13]_i_2_0 (registers_n_136),
        .\mem_address_reg[14]_0 (RAM_selected),
        .\mem_address_reg[14]_1 (S),
        .\mem_address_reg[14]_2 (\mem_address_reg[14] ),
        .\mem_address_reg[14]_3 (registers_n_112),
        .\mem_address_reg[14]_i_5_0 (registers_n_137),
        .\mem_address_reg[14]_i_5_1 (registers_n_143),
        .\mem_address_reg[14]_i_5_2 (registers_n_23),
        .\mem_address_reg[15]_0 (\mem_address_reg[15] ),
        .\mem_address_reg[15]_1 (registers_n_95),
        .\mem_address_reg[15]_i_29 (registers_n_134),
        .\mem_address_reg[15]_i_29_0 (registers_n_105),
        .\mem_address_reg[15]_i_5_0 (registers_n_146),
        .\mem_address_reg[15]_i_5_1 (registers_n_144),
        .\mem_address_reg[15]_i_5_2 (registers_n_22),
        .\mem_address_reg[15]_i_5_3 (registers_n_21),
        .\mem_address_reg[16]_0 (registers_n_29),
        .\mem_address_reg[16]_i_5_0 (registers_n_147),
        .\mem_address_reg[16]_i_5_1 (registers_n_20),
        .\mem_address_reg[17]_0 (registers_n_26),
        .\mem_address_reg[17]_i_5_0 (registers_n_140),
        .\mem_address_reg[17]_i_5_1 (registers_n_148),
        .\mem_address_reg[18]_0 (\mem_address_reg[18] ),
        .\mem_address_reg[18]_1 (\mem_address_reg[18]_0 ),
        .\mem_address_reg[19]_0 (\mem_address_reg[19] ),
        .\mem_address_reg[20]_0 (registers_n_132),
        .\mem_address_reg[20]_i_7_0 (registers_n_4),
        .\mem_address_reg[22]_0 (\mem_address_reg[22] ),
        .\mem_address_reg[22]_1 (\mem_address_reg[22]_0 ),
        .\mem_address_reg[23]_0 (\mem_address_reg[23] ),
        .\mem_address_reg[23]_i_22 (registers_n_94),
        .\mem_address_reg[23]_i_35 (registers_n_115),
        .\mem_address_reg[23]_i_35_0 (registers_n_101),
        .\mem_address_reg[26]_0 (\mem_address_reg[26] ),
        .\mem_address_reg[26]_1 (\mem_address_reg[26]_0 ),
        .\mem_address_reg[27]_0 (\mem_address_reg[27] ),
        .\mem_address_reg[2]_0 (\mem_address_reg[2] ),
        .\mem_address_reg[2]_1 (\mem_address_reg[2]_0 ),
        .\mem_address_reg[2]_2 (\mem_address_reg[2]_1 ),
        .\mem_address_reg[30]_0 (Q),
        .\mem_address_reg[30]_1 (\mem_address_reg[30] ),
        .\mem_address_reg[30]_2 (\mem_address_reg[30]_0 ),
        .\mem_address_reg[30]_3 (\mem_address_reg[30]_1 ),
        .\mem_address_reg[30]_4 (\mem_address_reg[30]_2 ),
        .\mem_address_reg[31]_0 (\mem_address_reg[31] ),
        .\mem_address_reg[31]_i_33 (registers_n_2),
        .\mem_address_reg[31]_i_33_0 (registers_n_133),
        .\mem_address_reg[31]_i_33_1 (registers_n_107),
        .\mem_address_reg[31]_i_38 (registers_n_103),
        .\mem_address_reg[31]_i_38_0 (registers_n_24),
        .\mem_address_reg[3]_0 (\mem_address_reg[3] ),
        .\mem_address_reg[3]_1 (\mem_address_reg[3]_0 ),
        .\mem_address_reg[3]_2 (\mem_address_reg[3]_1 ),
        .\mem_address_reg[4]_i_22 (registers_n_151),
        .\mem_address_reg[5]_0 (selected),
        .\mem_address_reg[5]_1 (registers_n_8),
        .\mem_address_reg[5]_i_5_0 (registers_n_119),
        .\mem_address_reg[6]_0 (registers_n_10),
        .\mem_address_reg[6]_i_5_0 (registers_n_122),
        .\mem_address_reg[7]_0 (\mem_address_reg[7] ),
        .\mem_address_reg[7]_1 (registers_n_93),
        .\mem_address_reg[7]_i_5_0 (registers_n_125),
        .\mem_address_reg[7]_i_5_1 (registers_n_123),
        .\mem_address_reg[7]_i_5_2 (registers_n_12),
        .\mem_address_reg[9]_i_2_0 (registers_n_128),
        .\mem_data_out_reg[0] (\mem_data_out_reg[0] ),
        .\mem_data_out_reg[0]_0 (\mem_data_out_reg[0]_0 ),
        .\mem_data_out_reg[0]_1 (\mem_data_out_reg[0]_1 ),
        .\mem_data_out_reg[31] (\mem_data_out_reg[31] ),
        .\mem_data_out_reg[31]_0 (\mem_data_out_reg[31]_0 ),
        .\mem_data_out_reg[31]_1 (\mem_data_out_reg[31]_1 ),
        .\mem_data_out_reg[31]_2 (\mem_data_out_reg[31]_2 ),
        .mem_done(mem_done),
        .mem_en(mem_en),
        .\mem_wren[3]_i_8_0 (registers_n_167),
        .\mem_wren[3]_i_8_1 (registers_n_164),
        .\mem_wren_reg[3]_0 (\mem_wren_reg[3] ),
        .\mem_wren_reg[3]_1 (\mem_wren_reg[3]_0 ),
        .p_2_in({p_2_in[31:12],p_2_in[7:0]}),
        .reg_write_reg_0(\r[1]_31 ),
        .reg_write_reg_1(\r[2]_32 ),
        .reg_write_reg_10(\r[11]_41 ),
        .reg_write_reg_11(\r[12]_42 ),
        .reg_write_reg_12(\r[13]_43 ),
        .reg_write_reg_13(\r[14]_44 ),
        .reg_write_reg_14(\r[15]_45 ),
        .reg_write_reg_15(\r[16]_46 ),
        .reg_write_reg_16(\r[17]_47 ),
        .reg_write_reg_17(\r[18]_48 ),
        .reg_write_reg_18(\r[19]_49 ),
        .reg_write_reg_19(\r[20]_50 ),
        .reg_write_reg_2(\r[3]_33 ),
        .reg_write_reg_20(\r[21]_51 ),
        .reg_write_reg_21(\r[22]_52 ),
        .reg_write_reg_22(\r[23]_53 ),
        .reg_write_reg_23(\r[24]_54 ),
        .reg_write_reg_24(\r[25]_55 ),
        .reg_write_reg_25(\r[26]_56 ),
        .reg_write_reg_26(\r[27]_57 ),
        .reg_write_reg_27(\r[28]_58 ),
        .reg_write_reg_28(\r[29]_59 ),
        .reg_write_reg_29(\r[30]_60 ),
        .reg_write_reg_3(\r[4]_34 ),
        .reg_write_reg_30(\r[31]_61 ),
        .reg_write_reg_4(\r[5]_35 ),
        .reg_write_reg_5(\r[6]_36 ),
        .reg_write_reg_6(\r[7]_37 ),
        .reg_write_reg_7(\r[8]_38 ),
        .reg_write_reg_8(\r[9]_39 ),
        .reg_write_reg_9(\r[10]_40 ),
        .\regfile_reg[1][0] (\regfile_reg[1][0] ),
        .\regfile_reg[1][0]_0 (\regfile_reg[1][0]_0 ),
        .\regfile_reg[1][0]_1 (\regfile_reg[1][0]_1 ),
        .reset_all_reg_0(reset_all),
        .reset_all_reg_1(reset_all_reg),
        .reset_all_reg_2(reset_all_reg_0),
        .reset_all_reg_3(control_unit_n_364),
        .rs2_data({rs2_data[31:5],rs2_data[1:0]}),
        .s00_axi_wdata(s00_axi_wdata));
  top_korner_RISC_V_0_0_PC_driver program_counter
       (.CLK(CLK),
        .PC(PC),
        .PC_plus_4(PC_plus_4),
        .\PC_reg[0]_0 (program_counter_n_32),
        .\PC_reg[10]_0 (control_unit_n_339),
        .\PC_reg[11]_0 (reset_all),
        .\PC_reg[11]_1 (control_unit_n_341),
        .\PC_reg[11]_2 (control_unit_n_340),
        .\PC_reg[11]_3 ({control_unit_n_354,control_unit_n_355,control_unit_n_356}),
        .\PC_reg[1]_0 (control_unit_n_364),
        .\PC_reg[23]_0 ({control_unit_n_357,control_unit_n_358,control_unit_n_359,control_unit_n_360}),
        .\PC_reg[27]_0 ({control_unit_n_361,control_unit_n_362,control_unit_n_363}),
        .\PC_reg[27]_i_2_0 ({imm[24],imm[19:11],imm[0]}),
        .\PC_reg[31]_0 (control_unit_n_342),
        .\PC_reg[31]_1 ({control_unit_n_343,control_unit_n_344,control_unit_n_345,control_unit_n_346}),
        .\PC_reg[3]_0 ({control_unit_n_347,control_unit_n_348,control_unit_n_349}),
        .\PC_reg[7]_0 ({control_unit_n_350,control_unit_n_351,control_unit_n_352,control_unit_n_353}),
        .\PC_reg[8]_0 (control_unit_n_337),
        .\PC_reg[9]_0 (control_unit_n_338),
        .data1(data1),
        .p_2_in({p_2_in[31:12],p_2_in[7:0]}));
  top_korner_RISC_V_0_0_registers registers
       (.CLK(CLK),
        .DI(registers_n_3),
        .E(\r[1]_31 ),
        .PC(PC),
        .Q(alufunc),
        .S({control_unit_n_2,control_unit_n_3,control_unit_n_4}),
        .\alufunc_reg[0] (registers_n_128),
        .\alufunc_reg[0]_0 (registers_n_129),
        .\alufunc_reg[0]_1 (registers_n_130),
        .\alufunc_reg[0]_2 (registers_n_131),
        .\alufunc_reg[0]_3 (registers_n_136),
        .data0(\ALU/data0 ),
        .data1(\ALU/data1 ),
        .\data_to_cpu[15]_i_17 ({control_unit_n_307,control_unit_n_308,control_unit_n_309}),
        .\data_to_cpu[15]_i_17_0 ({control_unit_n_25,control_unit_n_26,control_unit_n_27}),
        .\instruction_reg[19] (registers_n_0),
        .\instruction_reg[19]_0 (registers_n_1),
        .\instruction_reg[19]_1 (registers_n_2),
        .\instruction_reg[19]_10 (registers_n_14),
        .\instruction_reg[19]_11 (registers_n_15),
        .\instruction_reg[19]_12 (registers_n_16),
        .\instruction_reg[19]_13 (registers_n_17),
        .\instruction_reg[19]_14 (registers_n_24),
        .\instruction_reg[19]_15 (registers_n_25),
        .\instruction_reg[19]_16 (registers_n_26),
        .\instruction_reg[19]_17 (registers_n_27),
        .\instruction_reg[19]_18 (registers_n_28),
        .\instruction_reg[19]_19 (registers_n_29),
        .\instruction_reg[19]_2 (registers_n_6),
        .\instruction_reg[19]_20 (registers_n_30),
        .\instruction_reg[19]_21 (registers_n_93),
        .\instruction_reg[19]_22 (registers_n_94),
        .\instruction_reg[19]_23 (registers_n_95),
        .\instruction_reg[19]_24 (registers_n_100),
        .\instruction_reg[19]_25 (registers_n_101),
        .\instruction_reg[19]_26 (registers_n_102),
        .\instruction_reg[19]_27 (registers_n_103),
        .\instruction_reg[19]_28 (registers_n_105),
        .\instruction_reg[19]_29 (registers_n_106),
        .\instruction_reg[19]_3 (registers_n_7),
        .\instruction_reg[19]_30 (registers_n_107),
        .\instruction_reg[19]_31 (registers_n_112),
        .\instruction_reg[19]_32 (registers_n_113),
        .\instruction_reg[19]_33 (registers_n_115),
        .\instruction_reg[19]_34 (registers_n_116),
        .\instruction_reg[19]_35 (registers_n_117),
        .\instruction_reg[19]_36 (registers_n_132),
        .\instruction_reg[19]_37 (registers_n_133),
        .\instruction_reg[19]_38 (registers_n_134),
        .\instruction_reg[19]_39 (registers_n_135),
        .\instruction_reg[19]_4 (registers_n_8),
        .\instruction_reg[19]_40 (registers_n_139),
        .\instruction_reg[19]_41 (registers_n_142),
        .\instruction_reg[19]_42 (registers_n_150),
        .\instruction_reg[19]_43 (registers_n_151),
        .\instruction_reg[19]_44 (registers_n_153),
        .\instruction_reg[19]_45 (registers_n_154),
        .\instruction_reg[19]_46 (registers_n_155),
        .\instruction_reg[19]_47 (registers_n_156),
        .\instruction_reg[19]_48 (registers_n_157),
        .\instruction_reg[19]_49 (registers_n_158),
        .\instruction_reg[19]_5 (registers_n_9),
        .\instruction_reg[19]_50 (registers_n_159),
        .\instruction_reg[19]_51 (registers_n_160),
        .\instruction_reg[19]_6 (registers_n_10),
        .\instruction_reg[19]_7 (registers_n_11),
        .\instruction_reg[19]_8 (registers_n_12),
        .\instruction_reg[19]_9 (registers_n_13),
        .\instruction_reg[23] (registers_n_232),
        .\instruction_reg[23]_0 (registers_n_233),
        .\instruction_reg[23]_1 (registers_n_234),
        .\instruction_reg[23]_2 (registers_n_235),
        .\instruction_reg[23]_3 (registers_n_236),
        .\instruction_reg[23]_4 (registers_n_237),
        .\instruction_reg[24] (registers_n_4),
        .\instruction_reg[24]_0 (registers_n_5),
        .\instruction_reg[24]_1 (registers_n_18),
        .\instruction_reg[24]_10 (registers_n_96),
        .\instruction_reg[24]_11 (registers_n_97),
        .\instruction_reg[24]_12 (registers_n_98),
        .\instruction_reg[24]_13 (registers_n_99),
        .\instruction_reg[24]_14 (registers_n_104),
        .\instruction_reg[24]_15 (registers_n_108),
        .\instruction_reg[24]_16 (registers_n_109),
        .\instruction_reg[24]_17 (registers_n_110),
        .\instruction_reg[24]_18 (registers_n_111),
        .\instruction_reg[24]_19 (registers_n_114),
        .\instruction_reg[24]_2 (registers_n_19),
        .\instruction_reg[24]_20 (registers_n_118),
        .\instruction_reg[24]_21 (registers_n_120),
        .\instruction_reg[24]_22 (registers_n_121),
        .\instruction_reg[24]_23 (registers_n_124),
        .\instruction_reg[24]_24 (registers_n_126),
        .\instruction_reg[24]_25 (registers_n_138),
        .\instruction_reg[24]_26 (registers_n_141),
        .\instruction_reg[24]_27 (registers_n_145),
        .\instruction_reg[24]_28 (registers_n_149),
        .\instruction_reg[24]_29 (registers_n_152),
        .\instruction_reg[24]_3 (registers_n_20),
        .\instruction_reg[24]_30 (registers_n_162),
        .\instruction_reg[24]_31 (registers_n_163),
        .\instruction_reg[24]_32 (registers_n_164),
        .\instruction_reg[24]_33 (registers_n_165),
        .\instruction_reg[24]_34 (registers_n_166),
        .\instruction_reg[24]_35 (registers_n_167),
        .\instruction_reg[24]_4 (registers_n_21),
        .\instruction_reg[24]_5 (registers_n_22),
        .\instruction_reg[24]_6 (registers_n_23),
        .\instruction_reg[24]_7 (\instruction_reg[24] ),
        .\instruction_reg[24]_8 ({rs2_data[31:5],rs2_data[1:0]}),
        .\instruction_reg[24]_9 (registers_n_92),
        .\mem_address[11]_i_7 (control_unit_n_78),
        .\mem_address[12]_i_13 ({control_unit_n_318,control_unit_n_319,control_unit_n_320,control_unit_n_321}),
        .\mem_address[12]_i_13_0 ({control_unit_n_13,control_unit_n_14,control_unit_n_15,control_unit_n_16}),
        .\mem_address[13]_i_10_0 (registers_n_137),
        .\mem_address[13]_i_3 (control_unit_n_73),
        .\mem_address[14]_i_28_0 (registers_n_143),
        .\mem_address[15]_i_30_0 (registers_n_146),
        .\mem_address[15]_i_31_0 (registers_n_144),
        .\mem_address[16]_i_15 ({control_unit_n_322,control_unit_n_323,control_unit_n_324,control_unit_n_325}),
        .\mem_address[16]_i_15_0 ({control_unit_n_9,control_unit_n_10,control_unit_n_11,control_unit_n_12}),
        .\mem_address[16]_i_28_0 (registers_n_147),
        .\mem_address[17]_i_11 (control_unit_n_306),
        .\mem_address[17]_i_30_0 (registers_n_140),
        .\mem_address[17]_i_31_0 (registers_n_148),
        .\mem_address[20]_i_20 ({control_unit_n_326,control_unit_n_327,control_unit_n_328,control_unit_n_329}),
        .\mem_address[20]_i_20_0 ({control_unit_n_5,control_unit_n_6,control_unit_n_7,control_unit_n_8}),
        .\mem_address[24]_i_15 ({control_unit_n_330,control_unit_n_331,control_unit_n_332,control_unit_n_333}),
        .\mem_address[24]_i_15_0 ({control_unit_n_74,control_unit_n_75,control_unit_n_76,control_unit_n_77}),
        .\mem_address[25]_i_11 (control_unit_n_397),
        .\mem_address[28]_i_12 ({control_unit_n_334,control_unit_n_335,control_unit_n_336}),
        .\mem_address[3]_i_17_0 (registers_n_161),
        .\mem_address[4]_i_12 ({control_unit_n_310,control_unit_n_311,control_unit_n_312,control_unit_n_313}),
        .\mem_address[4]_i_12_0 ({control_unit_n_21,control_unit_n_22,control_unit_n_23,control_unit_n_24}),
        .\mem_address[4]_i_19_0 (registers_n_119),
        .\mem_address[6]_i_28_0 (registers_n_122),
        .\mem_address[7]_i_27_0 (registers_n_125),
        .\mem_address[7]_i_28_0 (registers_n_123),
        .\mem_address[8]_i_13 ({control_unit_n_314,control_unit_n_315,control_unit_n_316,control_unit_n_317}),
        .\mem_address[8]_i_13_0 ({control_unit_n_17,control_unit_n_18,control_unit_n_19,control_unit_n_20}),
        .\mem_address[8]_i_16_0 (registers_n_127),
        .\mem_address[8]_i_5 (control_unit_n_36),
        .\mem_address_reg[31]_i_32_0 ({data2[31:30],data2[4:0]}),
        .\r_reg[10][31]_0 (\r[10]_40 ),
        .\r_reg[11][31]_0 (\r[11]_41 ),
        .\r_reg[12][31]_0 (\r[12]_42 ),
        .\r_reg[13][31]_0 (\r[13]_43 ),
        .\r_reg[14][31]_0 (\r[14]_44 ),
        .\r_reg[15][31]_0 (\r[15]_45 ),
        .\r_reg[16][31]_0 (\r[16]_46 ),
        .\r_reg[17][31]_0 (\r[17]_47 ),
        .\r_reg[18][31]_0 (\r[18]_48 ),
        .\r_reg[19][31]_0 (\r[19]_49 ),
        .\r_reg[20][31]_0 (\r[20]_50 ),
        .\r_reg[21][31]_0 (\r[21]_51 ),
        .\r_reg[22][31]_0 (\r[22]_52 ),
        .\r_reg[23][31]_0 (\r[23]_53 ),
        .\r_reg[24][31]_0 (\r[24]_54 ),
        .\r_reg[25][31]_0 (\r[25]_55 ),
        .\r_reg[26][31]_0 (\r[26]_56 ),
        .\r_reg[27][31]_0 (\r[27]_57 ),
        .\r_reg[28][31]_0 (\r[28]_58 ),
        .\r_reg[29][31]_0 (\r[29]_59 ),
        .\r_reg[2][31]_0 (\r[2]_32 ),
        .\r_reg[30][31]_0 (\r[30]_60 ),
        .\r_reg[31][31]_0 (\r[31]_61 ),
        .\r_reg[3][31]_0 (\r[3]_33 ),
        .\r_reg[4][31]_0 (\r[4]_34 ),
        .\r_reg[5][31]_0 (\r[5]_35 ),
        .\r_reg[6][31]_0 (\r[6]_36 ),
        .\r_reg[7][31]_0 (\r[7]_37 ),
        .\r_reg[8][31]_0 (\r[8]_38 ),
        .\r_reg[9][31]_0 (\r[9]_39 ),
        .\values_out_reg[16] (control_unit_n_180),
        .\values_out_reg[16]_0 (control_unit_n_179),
        .\values_out_reg[16]_1 (control_unit_n_178),
        .\values_out_reg[24] (control_unit_n_79),
        .\values_out_reg[24]_0 ({rs2,rs1}),
        .wrdata(wrdata),
        .xpm_memory_tdpram_inst_i_154_0(control_unit_n_202),
        .xpm_memory_tdpram_inst_i_82_0(control_unit_n_203));
endmodule

(* ORIG_REF_NAME = "GPIO" *) 
module top_korner_RISC_V_0_0_GPIO
   (\direction[7]_i_5__0_0 ,
    Q,
    \direction_reg[31]_0 ,
    \mem_data_out_reg[31]_0 ,
    O,
    \direction[7]_i_4__1_0 ,
    \direction[7]_i_2__1_0 ,
    \direction[7]_i_5__0_1 ,
    \direction[7]_i_2__1_1 ,
    \direction[7]_i_2__1_2 ,
    \direction[7]_i_3__0_0 ,
    reset_all,
    E,
    D,
    s00_axi_aclk,
    \direction_reg[25]_0 ,
    SR,
    \mem_data_out_reg[31]_1 );
  output \direction[7]_i_5__0_0 ;
  output [31:0]Q;
  output [31:0]\direction_reg[31]_0 ;
  output [31:0]\mem_data_out_reg[31]_0 ;
  input [3:0]O;
  input [3:0]\direction[7]_i_4__1_0 ;
  input [3:0]\direction[7]_i_2__1_0 ;
  input [3:0]\direction[7]_i_5__0_1 ;
  input [0:0]\direction[7]_i_2__1_1 ;
  input [3:0]\direction[7]_i_2__1_2 ;
  input [3:0]\direction[7]_i_3__0_0 ;
  input reset_all;
  input [3:0]E;
  input [31:0]D;
  input s00_axi_aclk;
  input [3:0]\direction_reg[25]_0 ;
  input [0:0]SR;
  input [31:0]\mem_data_out_reg[31]_1 ;

  wire [31:0]D;
  wire [3:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \direction[7]_i_10_n_0 ;
  wire \direction[7]_i_12__0_n_0 ;
  wire [3:0]\direction[7]_i_2__1_0 ;
  wire [0:0]\direction[7]_i_2__1_1 ;
  wire [3:0]\direction[7]_i_2__1_2 ;
  wire [3:0]\direction[7]_i_3__0_0 ;
  wire \direction[7]_i_3__0_n_0 ;
  wire [3:0]\direction[7]_i_4__1_0 ;
  wire \direction[7]_i_4__1_n_0 ;
  wire \direction[7]_i_5__0_0 ;
  wire [3:0]\direction[7]_i_5__0_1 ;
  wire \direction[7]_i_5__0_n_0 ;
  wire \direction[7]_i_7__0_n_0 ;
  wire [3:0]\direction_reg[25]_0 ;
  wire [31:0]\direction_reg[31]_0 ;
  wire [31:0]\mem_data_out_reg[31]_0 ;
  wire [31:0]\mem_data_out_reg[31]_1 ;
  wire reset_all;
  wire s00_axi_aclk;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_10 
       (.I0(\direction[7]_i_4__1_0 [1]),
        .I1(\direction[7]_i_4__1_0 [0]),
        .I2(\direction[7]_i_4__1_0 [3]),
        .I3(\direction[7]_i_4__1_0 [2]),
        .O(\direction[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_12__0 
       (.I0(\direction[7]_i_5__0_1 [1]),
        .I1(\direction[7]_i_5__0_1 [0]),
        .I2(\direction[7]_i_5__0_1 [3]),
        .I3(\direction[7]_i_5__0_1 [2]),
        .O(\direction[7]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \direction[7]_i_2__1 
       (.I0(\direction[7]_i_3__0_n_0 ),
        .I1(\direction[7]_i_4__1_n_0 ),
        .I2(\direction[7]_i_5__0_n_0 ),
        .O(\direction[7]_i_5__0_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \direction[7]_i_3__0 
       (.I0(\direction[7]_i_2__1_1 ),
        .I1(\direction[7]_i_7__0_n_0 ),
        .I2(\direction[7]_i_2__1_2 [1]),
        .I3(\direction[7]_i_2__1_2 [0]),
        .I4(\direction[7]_i_2__1_2 [3]),
        .I5(\direction[7]_i_2__1_2 [2]),
        .O(\direction[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_4__1 
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\direction[7]_i_10_n_0 ),
        .O(\direction[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_5__0 
       (.I0(\direction[7]_i_2__1_0 [2]),
        .I1(\direction[7]_i_2__1_0 [3]),
        .I2(\direction[7]_i_2__1_0 [0]),
        .I3(\direction[7]_i_2__1_0 [1]),
        .I4(\direction[7]_i_12__0_n_0 ),
        .O(\direction[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_7__0 
       (.I0(\direction[7]_i_3__0_0 [1]),
        .I1(\direction[7]_i_3__0_0 [0]),
        .I2(\direction[7]_i_3__0_0 [3]),
        .I3(\direction[7]_i_3__0_0 [2]),
        .O(\direction[7]_i_7__0_n_0 ));
  FDRE \direction_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[0]),
        .Q(\direction_reg[31]_0 [0]),
        .R(reset_all));
  FDRE \direction_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[10]),
        .Q(\direction_reg[31]_0 [10]),
        .R(reset_all));
  FDRE \direction_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[11]),
        .Q(\direction_reg[31]_0 [11]),
        .R(reset_all));
  FDRE \direction_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[12]),
        .Q(\direction_reg[31]_0 [12]),
        .R(reset_all));
  FDRE \direction_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[13]),
        .Q(\direction_reg[31]_0 [13]),
        .R(reset_all));
  FDRE \direction_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[14]),
        .Q(\direction_reg[31]_0 [14]),
        .R(reset_all));
  FDRE \direction_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[15]),
        .Q(\direction_reg[31]_0 [15]),
        .R(reset_all));
  FDRE \direction_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[16]),
        .Q(\direction_reg[31]_0 [16]),
        .R(reset_all));
  FDRE \direction_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[17]),
        .Q(\direction_reg[31]_0 [17]),
        .R(reset_all));
  FDRE \direction_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[18]),
        .Q(\direction_reg[31]_0 [18]),
        .R(reset_all));
  FDRE \direction_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[19]),
        .Q(\direction_reg[31]_0 [19]),
        .R(reset_all));
  FDRE \direction_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[1]),
        .Q(\direction_reg[31]_0 [1]),
        .R(reset_all));
  FDRE \direction_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[20]),
        .Q(\direction_reg[31]_0 [20]),
        .R(reset_all));
  FDRE \direction_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[21]),
        .Q(\direction_reg[31]_0 [21]),
        .R(reset_all));
  FDRE \direction_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[22]),
        .Q(\direction_reg[31]_0 [22]),
        .R(reset_all));
  FDRE \direction_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(D[23]),
        .Q(\direction_reg[31]_0 [23]),
        .R(reset_all));
  FDRE \direction_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[24]),
        .Q(\direction_reg[31]_0 [24]),
        .R(reset_all));
  FDRE \direction_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[25]),
        .Q(\direction_reg[31]_0 [25]),
        .R(reset_all));
  FDRE \direction_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[26]),
        .Q(\direction_reg[31]_0 [26]),
        .R(reset_all));
  FDRE \direction_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[27]),
        .Q(\direction_reg[31]_0 [27]),
        .R(reset_all));
  FDRE \direction_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[28]),
        .Q(\direction_reg[31]_0 [28]),
        .R(reset_all));
  FDRE \direction_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[29]),
        .Q(\direction_reg[31]_0 [29]),
        .R(reset_all));
  FDRE \direction_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[2]),
        .Q(\direction_reg[31]_0 [2]),
        .R(reset_all));
  FDRE \direction_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[30]),
        .Q(\direction_reg[31]_0 [30]),
        .R(reset_all));
  FDRE \direction_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(D[31]),
        .Q(\direction_reg[31]_0 [31]),
        .R(reset_all));
  FDRE \direction_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[3]),
        .Q(\direction_reg[31]_0 [3]),
        .R(reset_all));
  FDRE \direction_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[4]),
        .Q(\direction_reg[31]_0 [4]),
        .R(reset_all));
  FDRE \direction_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[5]),
        .Q(\direction_reg[31]_0 [5]),
        .R(reset_all));
  FDRE \direction_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[6]),
        .Q(\direction_reg[31]_0 [6]),
        .R(reset_all));
  FDRE \direction_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(D[7]),
        .Q(\direction_reg[31]_0 [7]),
        .R(reset_all));
  FDRE \direction_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[8]),
        .Q(\direction_reg[31]_0 [8]),
        .R(reset_all));
  FDRE \direction_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(D[9]),
        .Q(\direction_reg[31]_0 [9]),
        .R(reset_all));
  FDRE \mem_data_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [0]),
        .Q(\mem_data_out_reg[31]_0 [0]),
        .R(SR));
  FDRE \mem_data_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [10]),
        .Q(\mem_data_out_reg[31]_0 [10]),
        .R(SR));
  FDRE \mem_data_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [11]),
        .Q(\mem_data_out_reg[31]_0 [11]),
        .R(SR));
  FDRE \mem_data_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [12]),
        .Q(\mem_data_out_reg[31]_0 [12]),
        .R(SR));
  FDRE \mem_data_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [13]),
        .Q(\mem_data_out_reg[31]_0 [13]),
        .R(SR));
  FDRE \mem_data_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [14]),
        .Q(\mem_data_out_reg[31]_0 [14]),
        .R(SR));
  FDRE \mem_data_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [15]),
        .Q(\mem_data_out_reg[31]_0 [15]),
        .R(SR));
  FDRE \mem_data_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [16]),
        .Q(\mem_data_out_reg[31]_0 [16]),
        .R(SR));
  FDRE \mem_data_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [17]),
        .Q(\mem_data_out_reg[31]_0 [17]),
        .R(SR));
  FDRE \mem_data_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [18]),
        .Q(\mem_data_out_reg[31]_0 [18]),
        .R(SR));
  FDRE \mem_data_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [19]),
        .Q(\mem_data_out_reg[31]_0 [19]),
        .R(SR));
  FDRE \mem_data_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [1]),
        .Q(\mem_data_out_reg[31]_0 [1]),
        .R(SR));
  FDRE \mem_data_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [20]),
        .Q(\mem_data_out_reg[31]_0 [20]),
        .R(SR));
  FDRE \mem_data_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [21]),
        .Q(\mem_data_out_reg[31]_0 [21]),
        .R(SR));
  FDRE \mem_data_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [22]),
        .Q(\mem_data_out_reg[31]_0 [22]),
        .R(SR));
  FDRE \mem_data_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [23]),
        .Q(\mem_data_out_reg[31]_0 [23]),
        .R(SR));
  FDRE \mem_data_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [24]),
        .Q(\mem_data_out_reg[31]_0 [24]),
        .R(SR));
  FDRE \mem_data_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [25]),
        .Q(\mem_data_out_reg[31]_0 [25]),
        .R(SR));
  FDRE \mem_data_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [26]),
        .Q(\mem_data_out_reg[31]_0 [26]),
        .R(SR));
  FDRE \mem_data_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [27]),
        .Q(\mem_data_out_reg[31]_0 [27]),
        .R(SR));
  FDRE \mem_data_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [28]),
        .Q(\mem_data_out_reg[31]_0 [28]),
        .R(SR));
  FDRE \mem_data_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [29]),
        .Q(\mem_data_out_reg[31]_0 [29]),
        .R(SR));
  FDRE \mem_data_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [2]),
        .Q(\mem_data_out_reg[31]_0 [2]),
        .R(SR));
  FDRE \mem_data_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [30]),
        .Q(\mem_data_out_reg[31]_0 [30]),
        .R(SR));
  FDRE \mem_data_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [31]),
        .Q(\mem_data_out_reg[31]_0 [31]),
        .R(SR));
  FDRE \mem_data_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [3]),
        .Q(\mem_data_out_reg[31]_0 [3]),
        .R(SR));
  FDRE \mem_data_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [4]),
        .Q(\mem_data_out_reg[31]_0 [4]),
        .R(SR));
  FDRE \mem_data_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [5]),
        .Q(\mem_data_out_reg[31]_0 [5]),
        .R(SR));
  FDRE \mem_data_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [6]),
        .Q(\mem_data_out_reg[31]_0 [6]),
        .R(SR));
  FDRE \mem_data_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [7]),
        .Q(\mem_data_out_reg[31]_0 [7]),
        .R(SR));
  FDRE \mem_data_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [8]),
        .Q(\mem_data_out_reg[31]_0 [8]),
        .R(SR));
  FDRE \mem_data_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_1 [9]),
        .Q(\mem_data_out_reg[31]_0 [9]),
        .R(SR));
  FDRE \values_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[0]),
        .Q(Q[0]),
        .R(reset_all));
  FDRE \values_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[10]),
        .Q(Q[10]),
        .R(reset_all));
  FDRE \values_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[11]),
        .Q(Q[11]),
        .R(reset_all));
  FDRE \values_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[12]),
        .Q(Q[12]),
        .R(reset_all));
  FDRE \values_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[13]),
        .Q(Q[13]),
        .R(reset_all));
  FDRE \values_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[14]),
        .Q(Q[14]),
        .R(reset_all));
  FDRE \values_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[15]),
        .Q(Q[15]),
        .R(reset_all));
  FDRE \values_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[16]),
        .Q(Q[16]),
        .R(reset_all));
  FDRE \values_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[17]),
        .Q(Q[17]),
        .R(reset_all));
  FDRE \values_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[18]),
        .Q(Q[18]),
        .R(reset_all));
  FDRE \values_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[19]),
        .Q(Q[19]),
        .R(reset_all));
  FDRE \values_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[1]),
        .Q(Q[1]),
        .R(reset_all));
  FDRE \values_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[20]),
        .Q(Q[20]),
        .R(reset_all));
  FDRE \values_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[21]),
        .Q(Q[21]),
        .R(reset_all));
  FDRE \values_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[22]),
        .Q(Q[22]),
        .R(reset_all));
  FDRE \values_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(D[23]),
        .Q(Q[23]),
        .R(reset_all));
  FDRE \values_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[24]),
        .Q(Q[24]),
        .R(reset_all));
  FDRE \values_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[25]),
        .Q(Q[25]),
        .R(reset_all));
  FDRE \values_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[26]),
        .Q(Q[26]),
        .R(reset_all));
  FDRE \values_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[27]),
        .Q(Q[27]),
        .R(reset_all));
  FDRE \values_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[28]),
        .Q(Q[28]),
        .R(reset_all));
  FDRE \values_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[29]),
        .Q(Q[29]),
        .R(reset_all));
  FDRE \values_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[2]),
        .Q(Q[2]),
        .R(reset_all));
  FDRE \values_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[30]),
        .Q(Q[30]),
        .R(reset_all));
  FDRE \values_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(D[31]),
        .Q(Q[31]),
        .R(reset_all));
  FDRE \values_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[3]),
        .Q(Q[3]),
        .R(reset_all));
  FDRE \values_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[4]),
        .Q(Q[4]),
        .R(reset_all));
  FDRE \values_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[5]),
        .Q(Q[5]),
        .R(reset_all));
  FDRE \values_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[6]),
        .Q(Q[6]),
        .R(reset_all));
  FDRE \values_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(D[7]),
        .Q(Q[7]),
        .R(reset_all));
  FDRE \values_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[8]),
        .Q(Q[8]),
        .R(reset_all));
  FDRE \values_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(D[9]),
        .Q(Q[9]),
        .R(reset_all));
endmodule

(* ORIG_REF_NAME = "GPIO" *) 
module top_korner_RISC_V_0_0_GPIO_0
   (\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ,
    D,
    \values_out_reg[31]_0 ,
    \direction_reg[31]_0 ,
    RAM_selected,
    douta,
    ALU_result,
    \instruction_reg[31] ,
    Q,
    selected,
    \instruction_reg[31]_0 ,
    \instruction_reg[31]_1 ,
    reset_all,
    E,
    \values_out_reg[31]_1 ,
    s00_axi_aclk,
    \direction_reg[25]_0 ,
    SR,
    \mem_data_out_reg[31]_0 );
  output \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  output \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  output \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  output \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  output [29:0]D;
  output [31:0]\values_out_reg[31]_0 ;
  output [31:0]\direction_reg[31]_0 ;
  input RAM_selected;
  input [31:0]douta;
  input [1:0]ALU_result;
  input [31:0]\instruction_reg[31] ;
  input [31:0]Q;
  input selected;
  input \instruction_reg[31]_0 ;
  input \instruction_reg[31]_1 ;
  input reset_all;
  input [3:0]E;
  input [31:0]\values_out_reg[31]_1 ;
  input s00_axi_aclk;
  input [3:0]\direction_reg[25]_0 ;
  input [0:0]SR;
  input [31:0]\mem_data_out_reg[31]_0 ;

  wire [1:0]ALU_result;
  wire [29:0]D;
  wire [3:0]E;
  wire [31:0]Q;
  wire RAM_selected;
  wire [0:0]SR;
  wire [3:0]\direction_reg[25]_0 ;
  wire [31:0]\direction_reg[31]_0 ;
  wire [31:0]douta;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  wire \instruction[0]_i_2_n_0 ;
  wire \instruction[10]_i_2_n_0 ;
  wire \instruction[11]_i_2_n_0 ;
  wire \instruction[12]_i_2_n_0 ;
  wire \instruction[13]_i_2_n_0 ;
  wire \instruction[14]_i_2_n_0 ;
  wire \instruction[15]_i_2_n_0 ;
  wire \instruction[16]_i_2_n_0 ;
  wire \instruction[17]_i_2_n_0 ;
  wire \instruction[18]_i_2_n_0 ;
  wire \instruction[19]_i_2_n_0 ;
  wire \instruction[1]_i_2_n_0 ;
  wire \instruction[20]_i_2_n_0 ;
  wire \instruction[21]_i_2_n_0 ;
  wire \instruction[22]_i_2_n_0 ;
  wire \instruction[23]_i_2_n_0 ;
  wire \instruction[24]_i_2_n_0 ;
  wire \instruction[25]_i_2_n_0 ;
  wire \instruction[26]_i_2_n_0 ;
  wire \instruction[27]_i_2_n_0 ;
  wire \instruction[28]_i_2_n_0 ;
  wire \instruction[29]_i_2_n_0 ;
  wire \instruction[2]_i_2_n_0 ;
  wire \instruction[30]_i_2_n_0 ;
  wire \instruction[31]_i_3_n_0 ;
  wire \instruction[3]_i_2_n_0 ;
  wire \instruction[4]_i_2_n_0 ;
  wire \instruction[5]_i_2_n_0 ;
  wire \instruction[6]_i_2_n_0 ;
  wire \instruction[7]_i_2_n_0 ;
  wire \instruction[8]_i_2_n_0 ;
  wire \instruction[9]_i_2_n_0 ;
  wire [31:0]\instruction_reg[31] ;
  wire \instruction_reg[31]_0 ;
  wire \instruction_reg[31]_1 ;
  wire [31:0]mem_data_out;
  wire [31:0]\mem_data_out_reg[31]_0 ;
  wire reset_all;
  wire s00_axi_aclk;
  wire selected;
  wire [31:0]\values_out_reg[31]_0 ;
  wire [31:0]\values_out_reg[31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \data_to_cpu[15]_i_5 
       (.I0(\instruction[15]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[15]),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ),
        .I4(ALU_result[1]),
        .O(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_to_cpu[7]_i_2 
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ),
        .I1(ALU_result[0]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ),
        .I3(ALU_result[1]),
        .I4(D[7]),
        .O(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ));
  FDRE \direction_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [0]),
        .Q(\direction_reg[31]_0 [0]),
        .R(reset_all));
  FDRE \direction_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [10]),
        .Q(\direction_reg[31]_0 [10]),
        .R(reset_all));
  FDRE \direction_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [11]),
        .Q(\direction_reg[31]_0 [11]),
        .R(reset_all));
  FDRE \direction_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [12]),
        .Q(\direction_reg[31]_0 [12]),
        .R(reset_all));
  FDRE \direction_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [13]),
        .Q(\direction_reg[31]_0 [13]),
        .R(reset_all));
  FDRE \direction_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [14]),
        .Q(\direction_reg[31]_0 [14]),
        .R(reset_all));
  FDRE \direction_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [15]),
        .Q(\direction_reg[31]_0 [15]),
        .R(reset_all));
  FDRE \direction_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [16]),
        .Q(\direction_reg[31]_0 [16]),
        .R(reset_all));
  FDRE \direction_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [17]),
        .Q(\direction_reg[31]_0 [17]),
        .R(reset_all));
  FDRE \direction_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [18]),
        .Q(\direction_reg[31]_0 [18]),
        .R(reset_all));
  FDRE \direction_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [19]),
        .Q(\direction_reg[31]_0 [19]),
        .R(reset_all));
  FDRE \direction_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [1]),
        .Q(\direction_reg[31]_0 [1]),
        .R(reset_all));
  FDRE \direction_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [20]),
        .Q(\direction_reg[31]_0 [20]),
        .R(reset_all));
  FDRE \direction_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [21]),
        .Q(\direction_reg[31]_0 [21]),
        .R(reset_all));
  FDRE \direction_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [22]),
        .Q(\direction_reg[31]_0 [22]),
        .R(reset_all));
  FDRE \direction_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_1 [23]),
        .Q(\direction_reg[31]_0 [23]),
        .R(reset_all));
  FDRE \direction_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [24]),
        .Q(\direction_reg[31]_0 [24]),
        .R(reset_all));
  FDRE \direction_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [25]),
        .Q(\direction_reg[31]_0 [25]),
        .R(reset_all));
  FDRE \direction_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [26]),
        .Q(\direction_reg[31]_0 [26]),
        .R(reset_all));
  FDRE \direction_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [27]),
        .Q(\direction_reg[31]_0 [27]),
        .R(reset_all));
  FDRE \direction_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [28]),
        .Q(\direction_reg[31]_0 [28]),
        .R(reset_all));
  FDRE \direction_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [29]),
        .Q(\direction_reg[31]_0 [29]),
        .R(reset_all));
  FDRE \direction_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [2]),
        .Q(\direction_reg[31]_0 [2]),
        .R(reset_all));
  FDRE \direction_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [30]),
        .Q(\direction_reg[31]_0 [30]),
        .R(reset_all));
  FDRE \direction_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_1 [31]),
        .Q(\direction_reg[31]_0 [31]),
        .R(reset_all));
  FDRE \direction_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [3]),
        .Q(\direction_reg[31]_0 [3]),
        .R(reset_all));
  FDRE \direction_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [4]),
        .Q(\direction_reg[31]_0 [4]),
        .R(reset_all));
  FDRE \direction_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [5]),
        .Q(\direction_reg[31]_0 [5]),
        .R(reset_all));
  FDRE \direction_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [6]),
        .Q(\direction_reg[31]_0 [6]),
        .R(reset_all));
  FDRE \direction_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_1 [7]),
        .Q(\direction_reg[31]_0 [7]),
        .R(reset_all));
  FDRE \direction_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [8]),
        .Q(\direction_reg[31]_0 [8]),
        .R(reset_all));
  FDRE \direction_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_1 [9]),
        .Q(\direction_reg[31]_0 [9]),
        .R(reset_all));
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[0]_i_1 
       (.I0(\instruction[0]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[0]_i_2 
       (.I0(mem_data_out[0]),
        .I1(\instruction_reg[31] [0]),
        .I2(Q[0]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[10]_i_1 
       (.I0(\instruction[10]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[10]_i_2 
       (.I0(mem_data_out[10]),
        .I1(\instruction_reg[31] [10]),
        .I2(Q[10]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[11]_i_1 
       (.I0(\instruction[11]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[11]_i_2 
       (.I0(mem_data_out[11]),
        .I1(\instruction_reg[31] [11]),
        .I2(Q[11]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[12]_i_1 
       (.I0(\instruction[12]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[12]_i_2 
       (.I0(mem_data_out[12]),
        .I1(\instruction_reg[31] [12]),
        .I2(Q[12]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[13]_i_1 
       (.I0(\instruction[13]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[13]_i_2 
       (.I0(mem_data_out[13]),
        .I1(\instruction_reg[31] [13]),
        .I2(Q[13]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[14]_i_1 
       (.I0(\instruction[14]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[14]_i_2 
       (.I0(mem_data_out[14]),
        .I1(\instruction_reg[31] [14]),
        .I2(Q[14]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[15]_i_1 
       (.I0(\instruction[15]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[15]_i_2 
       (.I0(mem_data_out[15]),
        .I1(\instruction_reg[31] [15]),
        .I2(Q[15]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[16]_i_1 
       (.I0(\instruction[16]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[16]_i_2 
       (.I0(mem_data_out[16]),
        .I1(\instruction_reg[31] [16]),
        .I2(Q[16]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[17]_i_1 
       (.I0(\instruction[17]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[17]_i_2 
       (.I0(mem_data_out[17]),
        .I1(\instruction_reg[31] [17]),
        .I2(Q[17]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[18]_i_1 
       (.I0(\instruction[18]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[18]_i_2 
       (.I0(mem_data_out[18]),
        .I1(\instruction_reg[31] [18]),
        .I2(Q[18]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[19]_i_1 
       (.I0(\instruction[19]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[19]_i_2 
       (.I0(mem_data_out[19]),
        .I1(\instruction_reg[31] [19]),
        .I2(Q[19]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[1]_i_1 
       (.I0(\instruction[1]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[1]_i_2 
       (.I0(mem_data_out[1]),
        .I1(\instruction_reg[31] [1]),
        .I2(Q[1]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[20]_i_1 
       (.I0(\instruction[20]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[20]_i_2 
       (.I0(mem_data_out[20]),
        .I1(\instruction_reg[31] [20]),
        .I2(Q[20]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[21]_i_1 
       (.I0(\instruction[21]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[21]_i_2 
       (.I0(mem_data_out[21]),
        .I1(\instruction_reg[31] [21]),
        .I2(Q[21]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[22]_i_1 
       (.I0(\instruction[22]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[22]_i_2 
       (.I0(mem_data_out[22]),
        .I1(\instruction_reg[31] [22]),
        .I2(Q[22]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[23]_i_1 
       (.I0(\instruction[23]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[23]),
        .O(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[23]_i_2 
       (.I0(mem_data_out[23]),
        .I1(\instruction_reg[31] [23]),
        .I2(Q[23]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[24]_i_1 
       (.I0(\instruction[24]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[24]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[24]_i_2 
       (.I0(mem_data_out[24]),
        .I1(\instruction_reg[31] [24]),
        .I2(Q[24]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[25]_i_1 
       (.I0(\instruction[25]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[25]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[25]_i_2 
       (.I0(mem_data_out[25]),
        .I1(\instruction_reg[31] [25]),
        .I2(Q[25]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[26]_i_1 
       (.I0(\instruction[26]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[26]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[26]_i_2 
       (.I0(mem_data_out[26]),
        .I1(\instruction_reg[31] [26]),
        .I2(Q[26]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[27]_i_1 
       (.I0(\instruction[27]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[27]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[27]_i_2 
       (.I0(mem_data_out[27]),
        .I1(\instruction_reg[31] [27]),
        .I2(Q[27]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[28]_i_1 
       (.I0(\instruction[28]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[28]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[28]_i_2 
       (.I0(mem_data_out[28]),
        .I1(\instruction_reg[31] [28]),
        .I2(Q[28]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[29]_i_1 
       (.I0(\instruction[29]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[29]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[29]_i_2 
       (.I0(mem_data_out[29]),
        .I1(\instruction_reg[31] [29]),
        .I2(Q[29]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[2]_i_1 
       (.I0(\instruction[2]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[2]_i_2 
       (.I0(mem_data_out[2]),
        .I1(\instruction_reg[31] [2]),
        .I2(Q[2]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[30]_i_1 
       (.I0(\instruction[30]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[30]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[30]_i_2 
       (.I0(mem_data_out[30]),
        .I1(\instruction_reg[31] [30]),
        .I2(Q[30]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[31]_i_2 
       (.I0(\instruction[31]_i_3_n_0 ),
        .I1(RAM_selected),
        .I2(douta[31]),
        .O(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[31]_i_3 
       (.I0(mem_data_out[31]),
        .I1(\instruction_reg[31] [31]),
        .I2(Q[31]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[3]_i_1 
       (.I0(\instruction[3]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[3]_i_2 
       (.I0(mem_data_out[3]),
        .I1(\instruction_reg[31] [3]),
        .I2(Q[3]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[4]_i_1 
       (.I0(\instruction[4]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[4]_i_2 
       (.I0(mem_data_out[4]),
        .I1(\instruction_reg[31] [4]),
        .I2(Q[4]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[5]_i_1 
       (.I0(\instruction[5]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[5]_i_2 
       (.I0(mem_data_out[5]),
        .I1(\instruction_reg[31] [5]),
        .I2(Q[5]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[6]_i_1 
       (.I0(\instruction[6]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[6]_i_2 
       (.I0(mem_data_out[6]),
        .I1(\instruction_reg[31] [6]),
        .I2(Q[6]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[7]_i_1 
       (.I0(\instruction[7]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[7]_i_2 
       (.I0(mem_data_out[7]),
        .I1(\instruction_reg[31] [7]),
        .I2(Q[7]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[8]_i_1 
       (.I0(\instruction[8]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[8]_i_2 
       (.I0(mem_data_out[8]),
        .I1(\instruction_reg[31] [8]),
        .I2(Q[8]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \instruction[9]_i_1 
       (.I0(\instruction[9]_i_2_n_0 ),
        .I1(RAM_selected),
        .I2(douta[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \instruction[9]_i_2 
       (.I0(mem_data_out[9]),
        .I1(\instruction_reg[31] [9]),
        .I2(Q[9]),
        .I3(selected),
        .I4(\instruction_reg[31]_0 ),
        .I5(\instruction_reg[31]_1 ),
        .O(\instruction[9]_i_2_n_0 ));
  FDRE \mem_data_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [0]),
        .Q(mem_data_out[0]),
        .R(SR));
  FDRE \mem_data_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [10]),
        .Q(mem_data_out[10]),
        .R(SR));
  FDRE \mem_data_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [11]),
        .Q(mem_data_out[11]),
        .R(SR));
  FDRE \mem_data_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [12]),
        .Q(mem_data_out[12]),
        .R(SR));
  FDRE \mem_data_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [13]),
        .Q(mem_data_out[13]),
        .R(SR));
  FDRE \mem_data_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [14]),
        .Q(mem_data_out[14]),
        .R(SR));
  FDRE \mem_data_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [15]),
        .Q(mem_data_out[15]),
        .R(SR));
  FDRE \mem_data_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [16]),
        .Q(mem_data_out[16]),
        .R(SR));
  FDRE \mem_data_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [17]),
        .Q(mem_data_out[17]),
        .R(SR));
  FDRE \mem_data_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [18]),
        .Q(mem_data_out[18]),
        .R(SR));
  FDRE \mem_data_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [19]),
        .Q(mem_data_out[19]),
        .R(SR));
  FDRE \mem_data_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [1]),
        .Q(mem_data_out[1]),
        .R(SR));
  FDRE \mem_data_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [20]),
        .Q(mem_data_out[20]),
        .R(SR));
  FDRE \mem_data_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [21]),
        .Q(mem_data_out[21]),
        .R(SR));
  FDRE \mem_data_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [22]),
        .Q(mem_data_out[22]),
        .R(SR));
  FDRE \mem_data_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [23]),
        .Q(mem_data_out[23]),
        .R(SR));
  FDRE \mem_data_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [24]),
        .Q(mem_data_out[24]),
        .R(SR));
  FDRE \mem_data_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [25]),
        .Q(mem_data_out[25]),
        .R(SR));
  FDRE \mem_data_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [26]),
        .Q(mem_data_out[26]),
        .R(SR));
  FDRE \mem_data_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [27]),
        .Q(mem_data_out[27]),
        .R(SR));
  FDRE \mem_data_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [28]),
        .Q(mem_data_out[28]),
        .R(SR));
  FDRE \mem_data_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [29]),
        .Q(mem_data_out[29]),
        .R(SR));
  FDRE \mem_data_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [2]),
        .Q(mem_data_out[2]),
        .R(SR));
  FDRE \mem_data_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [30]),
        .Q(mem_data_out[30]),
        .R(SR));
  FDRE \mem_data_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [31]),
        .Q(mem_data_out[31]),
        .R(SR));
  FDRE \mem_data_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [3]),
        .Q(mem_data_out[3]),
        .R(SR));
  FDRE \mem_data_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [4]),
        .Q(mem_data_out[4]),
        .R(SR));
  FDRE \mem_data_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [5]),
        .Q(mem_data_out[5]),
        .R(SR));
  FDRE \mem_data_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [6]),
        .Q(mem_data_out[6]),
        .R(SR));
  FDRE \mem_data_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [7]),
        .Q(mem_data_out[7]),
        .R(SR));
  FDRE \mem_data_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [8]),
        .Q(mem_data_out[8]),
        .R(SR));
  FDRE \mem_data_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out_reg[31]_0 [9]),
        .Q(mem_data_out[9]),
        .R(SR));
  FDRE \values_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [0]),
        .Q(\values_out_reg[31]_0 [0]),
        .R(reset_all));
  FDRE \values_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [10]),
        .Q(\values_out_reg[31]_0 [10]),
        .R(reset_all));
  FDRE \values_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [11]),
        .Q(\values_out_reg[31]_0 [11]),
        .R(reset_all));
  FDRE \values_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [12]),
        .Q(\values_out_reg[31]_0 [12]),
        .R(reset_all));
  FDRE \values_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [13]),
        .Q(\values_out_reg[31]_0 [13]),
        .R(reset_all));
  FDRE \values_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [14]),
        .Q(\values_out_reg[31]_0 [14]),
        .R(reset_all));
  FDRE \values_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [15]),
        .Q(\values_out_reg[31]_0 [15]),
        .R(reset_all));
  FDRE \values_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [16]),
        .Q(\values_out_reg[31]_0 [16]),
        .R(reset_all));
  FDRE \values_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [17]),
        .Q(\values_out_reg[31]_0 [17]),
        .R(reset_all));
  FDRE \values_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [18]),
        .Q(\values_out_reg[31]_0 [18]),
        .R(reset_all));
  FDRE \values_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [19]),
        .Q(\values_out_reg[31]_0 [19]),
        .R(reset_all));
  FDRE \values_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [1]),
        .Q(\values_out_reg[31]_0 [1]),
        .R(reset_all));
  FDRE \values_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [20]),
        .Q(\values_out_reg[31]_0 [20]),
        .R(reset_all));
  FDRE \values_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [21]),
        .Q(\values_out_reg[31]_0 [21]),
        .R(reset_all));
  FDRE \values_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [22]),
        .Q(\values_out_reg[31]_0 [22]),
        .R(reset_all));
  FDRE \values_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_1 [23]),
        .Q(\values_out_reg[31]_0 [23]),
        .R(reset_all));
  FDRE \values_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [24]),
        .Q(\values_out_reg[31]_0 [24]),
        .R(reset_all));
  FDRE \values_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [25]),
        .Q(\values_out_reg[31]_0 [25]),
        .R(reset_all));
  FDRE \values_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [26]),
        .Q(\values_out_reg[31]_0 [26]),
        .R(reset_all));
  FDRE \values_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [27]),
        .Q(\values_out_reg[31]_0 [27]),
        .R(reset_all));
  FDRE \values_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [28]),
        .Q(\values_out_reg[31]_0 [28]),
        .R(reset_all));
  FDRE \values_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [29]),
        .Q(\values_out_reg[31]_0 [29]),
        .R(reset_all));
  FDRE \values_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [2]),
        .Q(\values_out_reg[31]_0 [2]),
        .R(reset_all));
  FDRE \values_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [30]),
        .Q(\values_out_reg[31]_0 [30]),
        .R(reset_all));
  FDRE \values_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_1 [31]),
        .Q(\values_out_reg[31]_0 [31]),
        .R(reset_all));
  FDRE \values_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [3]),
        .Q(\values_out_reg[31]_0 [3]),
        .R(reset_all));
  FDRE \values_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [4]),
        .Q(\values_out_reg[31]_0 [4]),
        .R(reset_all));
  FDRE \values_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [5]),
        .Q(\values_out_reg[31]_0 [5]),
        .R(reset_all));
  FDRE \values_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [6]),
        .Q(\values_out_reg[31]_0 [6]),
        .R(reset_all));
  FDRE \values_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_1 [7]),
        .Q(\values_out_reg[31]_0 [7]),
        .R(reset_all));
  FDRE \values_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [8]),
        .Q(\values_out_reg[31]_0 [8]),
        .R(reset_all));
  FDRE \values_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_1 [9]),
        .Q(\values_out_reg[31]_0 [9]),
        .R(reset_all));
endmodule

(* ORIG_REF_NAME = "GPIO" *) 
module top_korner_RISC_V_0_0_GPIO_1
   (\mem_address_reg[6] ,
    SWITCH_IO_O,
    SWITCH_IO_T,
    \mem_data_out_reg[31]_0 ,
    Q,
    O,
    SWITCH_IO_I,
    \direction[7]_i_2__0_0 ,
    \direction[7]_i_2__0_1 ,
    \direction[7]_i_6__0_0 ,
    \direction[7]_i_6__0_1 ,
    \direction[7]_i_19__1_0 ,
    \direction[7]_i_19__1_1 ,
    \direction[7]_i_4__0_0 ,
    reset_all,
    E,
    \values_out_reg[31]_0 ,
    s00_axi_aclk,
    \direction_reg[25]_0 ,
    SR);
  output \mem_address_reg[6] ;
  output [7:0]SWITCH_IO_O;
  output [7:0]SWITCH_IO_T;
  output [31:0]\mem_data_out_reg[31]_0 ;
  input [0:0]Q;
  input [3:0]O;
  input [7:0]SWITCH_IO_I;
  input [3:0]\direction[7]_i_2__0_0 ;
  input [3:0]\direction[7]_i_2__0_1 ;
  input [3:0]\direction[7]_i_6__0_0 ;
  input [3:0]\direction[7]_i_6__0_1 ;
  input [3:0]\direction[7]_i_19__1_0 ;
  input [0:0]\direction[7]_i_19__1_1 ;
  input [3:0]\direction[7]_i_4__0_0 ;
  input reset_all;
  input [3:0]E;
  input [31:0]\values_out_reg[31]_0 ;
  input s00_axi_aclk;
  input [3:0]\direction_reg[25]_0 ;
  input [0:0]SR;

  wire [3:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [7:0]SWITCH_IO_I;
  wire [7:0]SWITCH_IO_O;
  wire [7:0]SWITCH_IO_T;
  wire \direction[7]_i_11_n_0 ;
  wire \direction[7]_i_16__0_n_0 ;
  wire [3:0]\direction[7]_i_19__1_0 ;
  wire [0:0]\direction[7]_i_19__1_1 ;
  wire \direction[7]_i_19__1_n_0 ;
  wire [3:0]\direction[7]_i_2__0_0 ;
  wire [3:0]\direction[7]_i_2__0_1 ;
  wire \direction[7]_i_33__0_n_0 ;
  wire [3:0]\direction[7]_i_4__0_0 ;
  wire \direction[7]_i_4__0_n_0 ;
  wire [3:0]\direction[7]_i_6__0_0 ;
  wire [3:0]\direction[7]_i_6__0_1 ;
  wire \direction[7]_i_6__0_n_0 ;
  wire [3:0]\direction_reg[25]_0 ;
  wire \direction_reg_n_0_[10] ;
  wire \direction_reg_n_0_[11] ;
  wire \direction_reg_n_0_[12] ;
  wire \direction_reg_n_0_[13] ;
  wire \direction_reg_n_0_[14] ;
  wire \direction_reg_n_0_[15] ;
  wire \direction_reg_n_0_[16] ;
  wire \direction_reg_n_0_[17] ;
  wire \direction_reg_n_0_[18] ;
  wire \direction_reg_n_0_[19] ;
  wire \direction_reg_n_0_[20] ;
  wire \direction_reg_n_0_[21] ;
  wire \direction_reg_n_0_[22] ;
  wire \direction_reg_n_0_[23] ;
  wire \direction_reg_n_0_[24] ;
  wire \direction_reg_n_0_[25] ;
  wire \direction_reg_n_0_[26] ;
  wire \direction_reg_n_0_[27] ;
  wire \direction_reg_n_0_[28] ;
  wire \direction_reg_n_0_[29] ;
  wire \direction_reg_n_0_[30] ;
  wire \direction_reg_n_0_[31] ;
  wire \direction_reg_n_0_[8] ;
  wire \direction_reg_n_0_[9] ;
  wire \mem_address_reg[6] ;
  wire \mem_data_out[0]_i_1__0_n_0 ;
  wire \mem_data_out[10]_i_1__0_n_0 ;
  wire \mem_data_out[11]_i_1__0_n_0 ;
  wire \mem_data_out[12]_i_1__0_n_0 ;
  wire \mem_data_out[13]_i_1__0_n_0 ;
  wire \mem_data_out[14]_i_1__0_n_0 ;
  wire \mem_data_out[15]_i_1__0_n_0 ;
  wire \mem_data_out[16]_i_1__0_n_0 ;
  wire \mem_data_out[17]_i_1__0_n_0 ;
  wire \mem_data_out[18]_i_1__0_n_0 ;
  wire \mem_data_out[19]_i_1__0_n_0 ;
  wire \mem_data_out[1]_i_1__0_n_0 ;
  wire \mem_data_out[20]_i_1__0_n_0 ;
  wire \mem_data_out[21]_i_1__0_n_0 ;
  wire \mem_data_out[22]_i_1__0_n_0 ;
  wire \mem_data_out[23]_i_1__0_n_0 ;
  wire \mem_data_out[24]_i_1__0_n_0 ;
  wire \mem_data_out[25]_i_1__0_n_0 ;
  wire \mem_data_out[26]_i_1__0_n_0 ;
  wire \mem_data_out[27]_i_1__0_n_0 ;
  wire \mem_data_out[28]_i_1__0_n_0 ;
  wire \mem_data_out[29]_i_1__0_n_0 ;
  wire \mem_data_out[2]_i_1__0_n_0 ;
  wire \mem_data_out[30]_i_1__0_n_0 ;
  wire \mem_data_out[31]_i_2__0_n_0 ;
  wire \mem_data_out[3]_i_1__0_n_0 ;
  wire \mem_data_out[4]_i_1__0_n_0 ;
  wire \mem_data_out[5]_i_1__0_n_0 ;
  wire \mem_data_out[6]_i_1__0_n_0 ;
  wire \mem_data_out[7]_i_1__0_n_0 ;
  wire \mem_data_out[8]_i_1__0_n_0 ;
  wire \mem_data_out[9]_i_1__0_n_0 ;
  wire [31:0]\mem_data_out_reg[31]_0 ;
  wire reset_all;
  wire s00_axi_aclk;
  wire [31:0]\values_out_reg[31]_0 ;
  wire \values_out_reg_n_0_[10] ;
  wire \values_out_reg_n_0_[11] ;
  wire \values_out_reg_n_0_[12] ;
  wire \values_out_reg_n_0_[13] ;
  wire \values_out_reg_n_0_[14] ;
  wire \values_out_reg_n_0_[15] ;
  wire \values_out_reg_n_0_[16] ;
  wire \values_out_reg_n_0_[17] ;
  wire \values_out_reg_n_0_[18] ;
  wire \values_out_reg_n_0_[19] ;
  wire \values_out_reg_n_0_[20] ;
  wire \values_out_reg_n_0_[21] ;
  wire \values_out_reg_n_0_[22] ;
  wire \values_out_reg_n_0_[23] ;
  wire \values_out_reg_n_0_[24] ;
  wire \values_out_reg_n_0_[25] ;
  wire \values_out_reg_n_0_[26] ;
  wire \values_out_reg_n_0_[27] ;
  wire \values_out_reg_n_0_[28] ;
  wire \values_out_reg_n_0_[29] ;
  wire \values_out_reg_n_0_[30] ;
  wire \values_out_reg_n_0_[31] ;
  wire \values_out_reg_n_0_[8] ;
  wire \values_out_reg_n_0_[9] ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_11 
       (.I0(\direction[7]_i_4__0_0 [2]),
        .I1(\direction[7]_i_4__0_0 [1]),
        .I2(\direction[7]_i_2__0_1 [0]),
        .I3(\direction[7]_i_4__0_0 [3]),
        .O(\direction[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_16__0 
       (.I0(\direction[7]_i_6__0_0 [2]),
        .I1(\direction[7]_i_6__0_0 [1]),
        .I2(\direction[7]_i_6__0_1 [0]),
        .I3(\direction[7]_i_6__0_0 [3]),
        .O(\direction[7]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_19__1 
       (.I0(\direction[7]_i_6__0_1 [3]),
        .I1(\direction[7]_i_19__1_0 [0]),
        .I2(\direction[7]_i_6__0_1 [1]),
        .I3(\direction[7]_i_6__0_1 [2]),
        .I4(\direction[7]_i_33__0_n_0 ),
        .O(\direction[7]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \direction[7]_i_2__0 
       (.I0(\direction[7]_i_4__0_n_0 ),
        .I1(O[2]),
        .I2(O[1]),
        .I3(\direction[7]_i_2__0_0 [0]),
        .I4(O[3]),
        .I5(\direction[7]_i_6__0_n_0 ),
        .O(\mem_address_reg[6] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_33__0 
       (.I0(\direction[7]_i_19__1_0 [2]),
        .I1(\direction[7]_i_19__1_0 [1]),
        .I2(\direction[7]_i_19__1_1 ),
        .I3(\direction[7]_i_19__1_0 [3]),
        .O(\direction[7]_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_4__0 
       (.I0(\direction[7]_i_2__0_0 [3]),
        .I1(\direction[7]_i_4__0_0 [0]),
        .I2(\direction[7]_i_2__0_0 [1]),
        .I3(\direction[7]_i_2__0_0 [2]),
        .I4(\direction[7]_i_11_n_0 ),
        .O(\direction[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \direction[7]_i_6__0 
       (.I0(\direction[7]_i_16__0_n_0 ),
        .I1(\direction[7]_i_2__0_1 [2]),
        .I2(\direction[7]_i_2__0_1 [1]),
        .I3(\direction[7]_i_6__0_0 [0]),
        .I4(\direction[7]_i_2__0_1 [3]),
        .I5(\direction[7]_i_19__1_n_0 ),
        .O(\direction[7]_i_6__0_n_0 ));
  FDRE \direction_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [0]),
        .Q(SWITCH_IO_T[0]),
        .R(reset_all));
  FDRE \direction_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [10]),
        .Q(\direction_reg_n_0_[10] ),
        .R(reset_all));
  FDRE \direction_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [11]),
        .Q(\direction_reg_n_0_[11] ),
        .R(reset_all));
  FDRE \direction_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [12]),
        .Q(\direction_reg_n_0_[12] ),
        .R(reset_all));
  FDRE \direction_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [13]),
        .Q(\direction_reg_n_0_[13] ),
        .R(reset_all));
  FDRE \direction_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [14]),
        .Q(\direction_reg_n_0_[14] ),
        .R(reset_all));
  FDRE \direction_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [15]),
        .Q(\direction_reg_n_0_[15] ),
        .R(reset_all));
  FDRE \direction_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [16]),
        .Q(\direction_reg_n_0_[16] ),
        .R(reset_all));
  FDRE \direction_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [17]),
        .Q(\direction_reg_n_0_[17] ),
        .R(reset_all));
  FDRE \direction_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [18]),
        .Q(\direction_reg_n_0_[18] ),
        .R(reset_all));
  FDRE \direction_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [19]),
        .Q(\direction_reg_n_0_[19] ),
        .R(reset_all));
  FDRE \direction_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [1]),
        .Q(SWITCH_IO_T[1]),
        .R(reset_all));
  FDRE \direction_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [20]),
        .Q(\direction_reg_n_0_[20] ),
        .R(reset_all));
  FDRE \direction_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [21]),
        .Q(\direction_reg_n_0_[21] ),
        .R(reset_all));
  FDRE \direction_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [22]),
        .Q(\direction_reg_n_0_[22] ),
        .R(reset_all));
  FDRE \direction_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [2]),
        .D(\values_out_reg[31]_0 [23]),
        .Q(\direction_reg_n_0_[23] ),
        .R(reset_all));
  FDRE \direction_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [24]),
        .Q(\direction_reg_n_0_[24] ),
        .R(reset_all));
  FDRE \direction_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [25]),
        .Q(\direction_reg_n_0_[25] ),
        .R(reset_all));
  FDRE \direction_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [26]),
        .Q(\direction_reg_n_0_[26] ),
        .R(reset_all));
  FDRE \direction_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [27]),
        .Q(\direction_reg_n_0_[27] ),
        .R(reset_all));
  FDRE \direction_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [28]),
        .Q(\direction_reg_n_0_[28] ),
        .R(reset_all));
  FDRE \direction_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [29]),
        .Q(\direction_reg_n_0_[29] ),
        .R(reset_all));
  FDRE \direction_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [2]),
        .Q(SWITCH_IO_T[2]),
        .R(reset_all));
  FDRE \direction_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [30]),
        .Q(\direction_reg_n_0_[30] ),
        .R(reset_all));
  FDRE \direction_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [3]),
        .D(\values_out_reg[31]_0 [31]),
        .Q(\direction_reg_n_0_[31] ),
        .R(reset_all));
  FDRE \direction_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [3]),
        .Q(SWITCH_IO_T[3]),
        .R(reset_all));
  FDRE \direction_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [4]),
        .Q(SWITCH_IO_T[4]),
        .R(reset_all));
  FDRE \direction_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [5]),
        .Q(SWITCH_IO_T[5]),
        .R(reset_all));
  FDRE \direction_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [6]),
        .Q(SWITCH_IO_T[6]),
        .R(reset_all));
  FDRE \direction_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [0]),
        .D(\values_out_reg[31]_0 [7]),
        .Q(SWITCH_IO_T[7]),
        .R(reset_all));
  FDRE \direction_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [8]),
        .Q(\direction_reg_n_0_[8] ),
        .R(reset_all));
  FDRE \direction_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\direction_reg[25]_0 [1]),
        .D(\values_out_reg[31]_0 [9]),
        .Q(\direction_reg_n_0_[9] ),
        .R(reset_all));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[0]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[0]),
        .I4(SWITCH_IO_I[0]),
        .I5(SWITCH_IO_T[0]),
        .O(\mem_data_out[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[10]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[10] ),
        .I4(\direction_reg_n_0_[10] ),
        .O(\mem_data_out[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[11]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[11] ),
        .I4(\direction_reg_n_0_[11] ),
        .O(\mem_data_out[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[12]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[12] ),
        .I4(\direction_reg_n_0_[12] ),
        .O(\mem_data_out[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[13]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[13] ),
        .I4(\direction_reg_n_0_[13] ),
        .O(\mem_data_out[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[14]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[14] ),
        .I4(\direction_reg_n_0_[14] ),
        .O(\mem_data_out[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[15]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[15] ),
        .I4(\direction_reg_n_0_[15] ),
        .O(\mem_data_out[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[16]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[16] ),
        .I4(\direction_reg_n_0_[16] ),
        .O(\mem_data_out[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[17]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[17] ),
        .I4(\direction_reg_n_0_[17] ),
        .O(\mem_data_out[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[18]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[18] ),
        .I4(\direction_reg_n_0_[18] ),
        .O(\mem_data_out[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[19]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[19] ),
        .I4(\direction_reg_n_0_[19] ),
        .O(\mem_data_out[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[1]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[1]),
        .I4(SWITCH_IO_I[1]),
        .I5(SWITCH_IO_T[1]),
        .O(\mem_data_out[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[20]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[20] ),
        .I4(\direction_reg_n_0_[20] ),
        .O(\mem_data_out[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[21]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[21] ),
        .I4(\direction_reg_n_0_[21] ),
        .O(\mem_data_out[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[22]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[22] ),
        .I4(\direction_reg_n_0_[22] ),
        .O(\mem_data_out[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[23]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[23] ),
        .I4(\direction_reg_n_0_[23] ),
        .O(\mem_data_out[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[24]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[24] ),
        .I4(\direction_reg_n_0_[24] ),
        .O(\mem_data_out[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[25]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[25] ),
        .I4(\direction_reg_n_0_[25] ),
        .O(\mem_data_out[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[26]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[26] ),
        .I4(\direction_reg_n_0_[26] ),
        .O(\mem_data_out[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[27]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[27] ),
        .I4(\direction_reg_n_0_[27] ),
        .O(\mem_data_out[27]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[28]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[28] ),
        .I4(\direction_reg_n_0_[28] ),
        .O(\mem_data_out[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[29]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[29] ),
        .I4(\direction_reg_n_0_[29] ),
        .O(\mem_data_out[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[2]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[2]),
        .I4(SWITCH_IO_I[2]),
        .I5(SWITCH_IO_T[2]),
        .O(\mem_data_out[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[30]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[30] ),
        .I4(\direction_reg_n_0_[30] ),
        .O(\mem_data_out[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[31]_i_2__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[31] ),
        .I4(\direction_reg_n_0_[31] ),
        .O(\mem_data_out[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[3]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[3]),
        .I4(SWITCH_IO_I[3]),
        .I5(SWITCH_IO_T[3]),
        .O(\mem_data_out[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[4]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[4]),
        .I4(SWITCH_IO_I[4]),
        .I5(SWITCH_IO_T[4]),
        .O(\mem_data_out[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[5]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[5]),
        .I4(SWITCH_IO_I[5]),
        .I5(SWITCH_IO_T[5]),
        .O(\mem_data_out[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[6]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[6]),
        .I4(SWITCH_IO_I[6]),
        .I5(SWITCH_IO_T[6]),
        .O(\mem_data_out[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F775F5728200800)) 
    \mem_data_out[7]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(SWITCH_IO_O[7]),
        .I4(SWITCH_IO_I[7]),
        .I5(SWITCH_IO_T[7]),
        .O(\mem_data_out[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[8]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[8] ),
        .I4(\direction_reg_n_0_[8] ),
        .O(\mem_data_out[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5F570800)) 
    \mem_data_out[9]_i_1__0 
       (.I0(\mem_address_reg[6] ),
        .I1(Q),
        .I2(O[0]),
        .I3(\values_out_reg_n_0_[9] ),
        .I4(\direction_reg_n_0_[9] ),
        .O(\mem_data_out[9]_i_1__0_n_0 ));
  FDRE \mem_data_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[0]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [0]),
        .R(SR));
  FDRE \mem_data_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[10]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [10]),
        .R(SR));
  FDRE \mem_data_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[11]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [11]),
        .R(SR));
  FDRE \mem_data_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[12]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [12]),
        .R(SR));
  FDRE \mem_data_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[13]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [13]),
        .R(SR));
  FDRE \mem_data_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[14]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [14]),
        .R(SR));
  FDRE \mem_data_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[15]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [15]),
        .R(SR));
  FDRE \mem_data_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[16]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [16]),
        .R(SR));
  FDRE \mem_data_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[17]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [17]),
        .R(SR));
  FDRE \mem_data_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[18]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [18]),
        .R(SR));
  FDRE \mem_data_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[19]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [19]),
        .R(SR));
  FDRE \mem_data_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[1]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [1]),
        .R(SR));
  FDRE \mem_data_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[20]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [20]),
        .R(SR));
  FDRE \mem_data_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[21]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [21]),
        .R(SR));
  FDRE \mem_data_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[22]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [22]),
        .R(SR));
  FDRE \mem_data_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[23]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [23]),
        .R(SR));
  FDRE \mem_data_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[24]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [24]),
        .R(SR));
  FDRE \mem_data_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[25]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [25]),
        .R(SR));
  FDRE \mem_data_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[26]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [26]),
        .R(SR));
  FDRE \mem_data_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[27]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [27]),
        .R(SR));
  FDRE \mem_data_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[28]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [28]),
        .R(SR));
  FDRE \mem_data_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[29]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [29]),
        .R(SR));
  FDRE \mem_data_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[2]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [2]),
        .R(SR));
  FDRE \mem_data_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[30]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [30]),
        .R(SR));
  FDRE \mem_data_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[31]_i_2__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [31]),
        .R(SR));
  FDRE \mem_data_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[3]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [3]),
        .R(SR));
  FDRE \mem_data_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[4]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [4]),
        .R(SR));
  FDRE \mem_data_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[5]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [5]),
        .R(SR));
  FDRE \mem_data_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[6]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [6]),
        .R(SR));
  FDRE \mem_data_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[7]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [7]),
        .R(SR));
  FDRE \mem_data_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[8]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [8]),
        .R(SR));
  FDRE \mem_data_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\mem_data_out[9]_i_1__0_n_0 ),
        .Q(\mem_data_out_reg[31]_0 [9]),
        .R(SR));
  FDRE \values_out_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [0]),
        .Q(SWITCH_IO_O[0]),
        .R(reset_all));
  FDRE \values_out_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [10]),
        .Q(\values_out_reg_n_0_[10] ),
        .R(reset_all));
  FDRE \values_out_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [11]),
        .Q(\values_out_reg_n_0_[11] ),
        .R(reset_all));
  FDRE \values_out_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [12]),
        .Q(\values_out_reg_n_0_[12] ),
        .R(reset_all));
  FDRE \values_out_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [13]),
        .Q(\values_out_reg_n_0_[13] ),
        .R(reset_all));
  FDRE \values_out_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [14]),
        .Q(\values_out_reg_n_0_[14] ),
        .R(reset_all));
  FDRE \values_out_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [15]),
        .Q(\values_out_reg_n_0_[15] ),
        .R(reset_all));
  FDRE \values_out_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [16]),
        .Q(\values_out_reg_n_0_[16] ),
        .R(reset_all));
  FDRE \values_out_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [17]),
        .Q(\values_out_reg_n_0_[17] ),
        .R(reset_all));
  FDRE \values_out_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [18]),
        .Q(\values_out_reg_n_0_[18] ),
        .R(reset_all));
  FDRE \values_out_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [19]),
        .Q(\values_out_reg_n_0_[19] ),
        .R(reset_all));
  FDRE \values_out_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [1]),
        .Q(SWITCH_IO_O[1]),
        .R(reset_all));
  FDRE \values_out_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [20]),
        .Q(\values_out_reg_n_0_[20] ),
        .R(reset_all));
  FDRE \values_out_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [21]),
        .Q(\values_out_reg_n_0_[21] ),
        .R(reset_all));
  FDRE \values_out_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [22]),
        .Q(\values_out_reg_n_0_[22] ),
        .R(reset_all));
  FDRE \values_out_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E[2]),
        .D(\values_out_reg[31]_0 [23]),
        .Q(\values_out_reg_n_0_[23] ),
        .R(reset_all));
  FDRE \values_out_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [24]),
        .Q(\values_out_reg_n_0_[24] ),
        .R(reset_all));
  FDRE \values_out_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [25]),
        .Q(\values_out_reg_n_0_[25] ),
        .R(reset_all));
  FDRE \values_out_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [26]),
        .Q(\values_out_reg_n_0_[26] ),
        .R(reset_all));
  FDRE \values_out_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [27]),
        .Q(\values_out_reg_n_0_[27] ),
        .R(reset_all));
  FDRE \values_out_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [28]),
        .Q(\values_out_reg_n_0_[28] ),
        .R(reset_all));
  FDRE \values_out_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [29]),
        .Q(\values_out_reg_n_0_[29] ),
        .R(reset_all));
  FDRE \values_out_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [2]),
        .Q(SWITCH_IO_O[2]),
        .R(reset_all));
  FDRE \values_out_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [30]),
        .Q(\values_out_reg_n_0_[30] ),
        .R(reset_all));
  FDRE \values_out_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E[3]),
        .D(\values_out_reg[31]_0 [31]),
        .Q(\values_out_reg_n_0_[31] ),
        .R(reset_all));
  FDRE \values_out_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [3]),
        .Q(SWITCH_IO_O[3]),
        .R(reset_all));
  FDRE \values_out_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [4]),
        .Q(SWITCH_IO_O[4]),
        .R(reset_all));
  FDRE \values_out_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [5]),
        .Q(SWITCH_IO_O[5]),
        .R(reset_all));
  FDRE \values_out_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [6]),
        .Q(SWITCH_IO_O[6]),
        .R(reset_all));
  FDRE \values_out_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E[0]),
        .D(\values_out_reg[31]_0 [7]),
        .Q(SWITCH_IO_O[7]),
        .R(reset_all));
  FDRE \values_out_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [8]),
        .Q(\values_out_reg_n_0_[8] ),
        .R(reset_all));
  FDRE \values_out_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E[1]),
        .D(\values_out_reg[31]_0 [9]),
        .Q(\values_out_reg_n_0_[9] ),
        .R(reset_all));
endmodule

(* ORIG_REF_NAME = "PC_driver" *) 
module top_korner_RISC_V_0_0_PC_driver
   (PC,
    \PC_reg[0]_0 ,
    PC_plus_4,
    data1,
    \PC_reg[1]_0 ,
    \PC_reg[31]_0 ,
    p_2_in,
    CLK,
    \PC_reg[11]_0 ,
    \PC_reg[11]_1 ,
    \PC_reg[11]_2 ,
    \PC_reg[10]_0 ,
    \PC_reg[9]_0 ,
    \PC_reg[8]_0 ,
    \PC_reg[3]_0 ,
    \PC_reg[7]_0 ,
    \PC_reg[11]_3 ,
    \PC_reg[23]_0 ,
    \PC_reg[27]_0 ,
    \PC_reg[31]_1 ,
    \PC_reg[27]_i_2_0 );
  output [31:0]PC;
  output \PC_reg[0]_0 ;
  output [30:0]PC_plus_4;
  output [31:0]data1;
  input \PC_reg[1]_0 ;
  input \PC_reg[31]_0 ;
  input [27:0]p_2_in;
  input CLK;
  input \PC_reg[11]_0 ;
  input \PC_reg[11]_1 ;
  input \PC_reg[11]_2 ;
  input \PC_reg[10]_0 ;
  input \PC_reg[9]_0 ;
  input \PC_reg[8]_0 ;
  input [2:0]\PC_reg[3]_0 ;
  input [3:0]\PC_reg[7]_0 ;
  input [2:0]\PC_reg[11]_3 ;
  input [3:0]\PC_reg[23]_0 ;
  input [2:0]\PC_reg[27]_0 ;
  input [3:0]\PC_reg[31]_1 ;
  input [10:0]\PC_reg[27]_i_2_0 ;

  wire CLK;
  wire [31:0]PC;
  wire \PC[11]_i_5_n_0 ;
  wire \PC[15]_i_3_n_0 ;
  wire \PC[15]_i_4_n_0 ;
  wire \PC[15]_i_5_n_0 ;
  wire \PC[15]_i_6_n_0 ;
  wire \PC[19]_i_3_n_0 ;
  wire \PC[19]_i_4_n_0 ;
  wire \PC[19]_i_5_n_0 ;
  wire \PC[19]_i_6_n_0 ;
  wire \PC[27]_i_6_n_0 ;
  wire \PC[3]_i_6_n_0 ;
  wire \PC[4]_i_3_n_0 ;
  wire [30:0]PC_plus_4;
  wire \PC_reg[0]_0 ;
  wire \PC_reg[10]_0 ;
  wire \PC_reg[11]_0 ;
  wire \PC_reg[11]_1 ;
  wire \PC_reg[11]_2 ;
  wire [2:0]\PC_reg[11]_3 ;
  wire \PC_reg[11]_i_4_n_0 ;
  wire \PC_reg[11]_i_4_n_1 ;
  wire \PC_reg[11]_i_4_n_2 ;
  wire \PC_reg[11]_i_4_n_3 ;
  wire \PC_reg[12]_i_2_n_0 ;
  wire \PC_reg[12]_i_2_n_1 ;
  wire \PC_reg[12]_i_2_n_2 ;
  wire \PC_reg[12]_i_2_n_3 ;
  wire \PC_reg[15]_i_2_n_0 ;
  wire \PC_reg[15]_i_2_n_1 ;
  wire \PC_reg[15]_i_2_n_2 ;
  wire \PC_reg[15]_i_2_n_3 ;
  wire \PC_reg[16]_i_2_n_0 ;
  wire \PC_reg[16]_i_2_n_1 ;
  wire \PC_reg[16]_i_2_n_2 ;
  wire \PC_reg[16]_i_2_n_3 ;
  wire \PC_reg[19]_i_2_n_0 ;
  wire \PC_reg[19]_i_2_n_1 ;
  wire \PC_reg[19]_i_2_n_2 ;
  wire \PC_reg[19]_i_2_n_3 ;
  wire \PC_reg[1]_0 ;
  wire \PC_reg[20]_i_2_n_0 ;
  wire \PC_reg[20]_i_2_n_1 ;
  wire \PC_reg[20]_i_2_n_2 ;
  wire \PC_reg[20]_i_2_n_3 ;
  wire [3:0]\PC_reg[23]_0 ;
  wire \PC_reg[23]_i_2_n_0 ;
  wire \PC_reg[23]_i_2_n_1 ;
  wire \PC_reg[23]_i_2_n_2 ;
  wire \PC_reg[23]_i_2_n_3 ;
  wire \PC_reg[24]_i_2_n_0 ;
  wire \PC_reg[24]_i_2_n_1 ;
  wire \PC_reg[24]_i_2_n_2 ;
  wire \PC_reg[24]_i_2_n_3 ;
  wire [2:0]\PC_reg[27]_0 ;
  wire [10:0]\PC_reg[27]_i_2_0 ;
  wire \PC_reg[27]_i_2_n_0 ;
  wire \PC_reg[27]_i_2_n_1 ;
  wire \PC_reg[27]_i_2_n_2 ;
  wire \PC_reg[27]_i_2_n_3 ;
  wire \PC_reg[28]_i_2_n_0 ;
  wire \PC_reg[28]_i_2_n_1 ;
  wire \PC_reg[28]_i_2_n_2 ;
  wire \PC_reg[28]_i_2_n_3 ;
  wire \PC_reg[31]_0 ;
  wire [3:0]\PC_reg[31]_1 ;
  wire \PC_reg[31]_i_7_n_1 ;
  wire \PC_reg[31]_i_7_n_2 ;
  wire \PC_reg[31]_i_7_n_3 ;
  wire \PC_reg[31]_i_9_n_2 ;
  wire \PC_reg[31]_i_9_n_3 ;
  wire [2:0]\PC_reg[3]_0 ;
  wire \PC_reg[3]_i_2_n_0 ;
  wire \PC_reg[3]_i_2_n_1 ;
  wire \PC_reg[3]_i_2_n_2 ;
  wire \PC_reg[3]_i_2_n_3 ;
  wire \PC_reg[4]_i_2_n_0 ;
  wire \PC_reg[4]_i_2_n_1 ;
  wire \PC_reg[4]_i_2_n_2 ;
  wire \PC_reg[4]_i_2_n_3 ;
  wire [3:0]\PC_reg[7]_0 ;
  wire \PC_reg[7]_i_2_n_0 ;
  wire \PC_reg[7]_i_2_n_1 ;
  wire \PC_reg[7]_i_2_n_2 ;
  wire \PC_reg[7]_i_2_n_3 ;
  wire \PC_reg[8]_0 ;
  wire \PC_reg[8]_i_3_n_0 ;
  wire \PC_reg[8]_i_3_n_1 ;
  wire \PC_reg[8]_i_3_n_2 ;
  wire \PC_reg[8]_i_3_n_3 ;
  wire \PC_reg[9]_0 ;
  wire [31:0]data1;
  wire [27:0]p_2_in;
  wire [3:3]\NLW_PC_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_PC_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_reg[31]_i_9_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \PC[11]_i_5 
       (.I0(PC[11]),
        .I1(\PC_reg[27]_i_2_0 [1]),
        .O(\PC[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[15]_i_3 
       (.I0(PC[15]),
        .I1(\PC_reg[27]_i_2_0 [5]),
        .O(\PC[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[15]_i_4 
       (.I0(PC[14]),
        .I1(\PC_reg[27]_i_2_0 [4]),
        .O(\PC[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[15]_i_5 
       (.I0(PC[13]),
        .I1(\PC_reg[27]_i_2_0 [3]),
        .O(\PC[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[15]_i_6 
       (.I0(PC[12]),
        .I1(\PC_reg[27]_i_2_0 [2]),
        .O(\PC[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[19]_i_3 
       (.I0(PC[19]),
        .I1(\PC_reg[27]_i_2_0 [9]),
        .O(\PC[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[19]_i_4 
       (.I0(PC[18]),
        .I1(\PC_reg[27]_i_2_0 [8]),
        .O(\PC[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[19]_i_5 
       (.I0(PC[17]),
        .I1(\PC_reg[27]_i_2_0 [7]),
        .O(\PC[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[19]_i_6 
       (.I0(PC[16]),
        .I1(\PC_reg[27]_i_2_0 [6]),
        .O(\PC[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[27]_i_6 
       (.I0(PC[24]),
        .I1(\PC_reg[27]_i_2_0 [10]),
        .O(\PC[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \PC[31]_i_10 
       (.I0(PC_plus_4[0]),
        .I1(PC[0]),
        .O(\PC_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC[3]_i_6 
       (.I0(PC[0]),
        .I1(\PC_reg[27]_i_2_0 [0]),
        .O(\PC[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \PC[4]_i_3 
       (.I0(PC[2]),
        .O(\PC[4]_i_3_n_0 ));
  FDRE \PC_reg[0] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[0]),
        .Q(PC[0]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[10] 
       (.C(CLK),
        .CE(\PC_reg[11]_1 ),
        .D(\PC_reg[10]_0 ),
        .Q(PC[10]),
        .R(\PC_reg[11]_0 ));
  FDRE \PC_reg[11] 
       (.C(CLK),
        .CE(\PC_reg[11]_1 ),
        .D(\PC_reg[11]_2 ),
        .Q(PC[11]),
        .R(\PC_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[11]_i_4 
       (.CI(\PC_reg[7]_i_2_n_0 ),
        .CO({\PC_reg[11]_i_4_n_0 ,\PC_reg[11]_i_4_n_1 ,\PC_reg[11]_i_4_n_2 ,\PC_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[11:8]),
        .O(data1[11:8]),
        .S({\PC[11]_i_5_n_0 ,\PC_reg[11]_3 }));
  FDRE \PC_reg[12] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[8]),
        .Q(PC[12]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[12]_i_2 
       (.CI(\PC_reg[8]_i_3_n_0 ),
        .CO({\PC_reg[12]_i_2_n_0 ,\PC_reg[12]_i_2_n_1 ,\PC_reg[12]_i_2_n_2 ,\PC_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[11:8]),
        .S(PC[12:9]));
  FDRE \PC_reg[13] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[9]),
        .Q(PC[13]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[14] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[10]),
        .Q(PC[14]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[15] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[11]),
        .Q(PC[15]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[15]_i_2 
       (.CI(\PC_reg[11]_i_4_n_0 ),
        .CO({\PC_reg[15]_i_2_n_0 ,\PC_reg[15]_i_2_n_1 ,\PC_reg[15]_i_2_n_2 ,\PC_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[15:12]),
        .O(data1[15:12]),
        .S({\PC[15]_i_3_n_0 ,\PC[15]_i_4_n_0 ,\PC[15]_i_5_n_0 ,\PC[15]_i_6_n_0 }));
  FDRE \PC_reg[16] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[12]),
        .Q(PC[16]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[16]_i_2 
       (.CI(\PC_reg[12]_i_2_n_0 ),
        .CO({\PC_reg[16]_i_2_n_0 ,\PC_reg[16]_i_2_n_1 ,\PC_reg[16]_i_2_n_2 ,\PC_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[15:12]),
        .S(PC[16:13]));
  FDRE \PC_reg[17] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[13]),
        .Q(PC[17]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[18] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[14]),
        .Q(PC[18]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[19] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[15]),
        .Q(PC[19]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[19]_i_2 
       (.CI(\PC_reg[15]_i_2_n_0 ),
        .CO({\PC_reg[19]_i_2_n_0 ,\PC_reg[19]_i_2_n_1 ,\PC_reg[19]_i_2_n_2 ,\PC_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[19:16]),
        .O(data1[19:16]),
        .S({\PC[19]_i_3_n_0 ,\PC[19]_i_4_n_0 ,\PC[19]_i_5_n_0 ,\PC[19]_i_6_n_0 }));
  FDRE \PC_reg[1] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[1]),
        .Q(PC[1]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[20] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[16]),
        .Q(PC[20]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[20]_i_2 
       (.CI(\PC_reg[16]_i_2_n_0 ),
        .CO({\PC_reg[20]_i_2_n_0 ,\PC_reg[20]_i_2_n_1 ,\PC_reg[20]_i_2_n_2 ,\PC_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[19:16]),
        .S(PC[20:17]));
  FDRE \PC_reg[21] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[17]),
        .Q(PC[21]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[22] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[18]),
        .Q(PC[22]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[23] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[19]),
        .Q(PC[23]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[23]_i_2 
       (.CI(\PC_reg[19]_i_2_n_0 ),
        .CO({\PC_reg[23]_i_2_n_0 ,\PC_reg[23]_i_2_n_1 ,\PC_reg[23]_i_2_n_2 ,\PC_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[23:20]),
        .O(data1[23:20]),
        .S(\PC_reg[23]_0 ));
  FDRE \PC_reg[24] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[20]),
        .Q(PC[24]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[24]_i_2 
       (.CI(\PC_reg[20]_i_2_n_0 ),
        .CO({\PC_reg[24]_i_2_n_0 ,\PC_reg[24]_i_2_n_1 ,\PC_reg[24]_i_2_n_2 ,\PC_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[23:20]),
        .S(PC[24:21]));
  FDRE \PC_reg[25] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[21]),
        .Q(PC[25]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[26] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[22]),
        .Q(PC[26]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[27] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[23]),
        .Q(PC[27]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[27]_i_2 
       (.CI(\PC_reg[23]_i_2_n_0 ),
        .CO({\PC_reg[27]_i_2_n_0 ,\PC_reg[27]_i_2_n_1 ,\PC_reg[27]_i_2_n_2 ,\PC_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[27:24]),
        .O(data1[27:24]),
        .S({\PC_reg[27]_0 ,\PC[27]_i_6_n_0 }));
  FDRE \PC_reg[28] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[24]),
        .Q(PC[28]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[28]_i_2 
       (.CI(\PC_reg[24]_i_2_n_0 ),
        .CO({\PC_reg[28]_i_2_n_0 ,\PC_reg[28]_i_2_n_1 ,\PC_reg[28]_i_2_n_2 ,\PC_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[27:24]),
        .S(PC[28:25]));
  FDRE \PC_reg[29] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[25]),
        .Q(PC[29]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[2] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[2]),
        .Q(PC[2]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[30] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[26]),
        .Q(PC[30]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[31] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[27]),
        .Q(PC[31]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[31]_i_7 
       (.CI(\PC_reg[27]_i_2_n_0 ),
        .CO({\NLW_PC_reg[31]_i_7_CO_UNCONNECTED [3],\PC_reg[31]_i_7_n_1 ,\PC_reg[31]_i_7_n_2 ,\PC_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,PC[30:28]}),
        .O(data1[31:28]),
        .S(\PC_reg[31]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[31]_i_9 
       (.CI(\PC_reg[28]_i_2_n_0 ),
        .CO({\NLW_PC_reg[31]_i_9_CO_UNCONNECTED [3:2],\PC_reg[31]_i_9_n_2 ,\PC_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_PC_reg[31]_i_9_O_UNCONNECTED [3],PC_plus_4[30:28]}),
        .S({1'b0,PC[31:29]}));
  FDRE \PC_reg[3] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[3]),
        .Q(PC[3]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\PC_reg[3]_i_2_n_0 ,\PC_reg[3]_i_2_n_1 ,\PC_reg[3]_i_2_n_2 ,\PC_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[3:0]),
        .O(data1[3:0]),
        .S({\PC_reg[3]_0 ,\PC[3]_i_6_n_0 }));
  FDRE \PC_reg[4] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[4]),
        .Q(PC[4]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\PC_reg[4]_i_2_n_0 ,\PC_reg[4]_i_2_n_1 ,\PC_reg[4]_i_2_n_2 ,\PC_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PC[2],1'b0}),
        .O(PC_plus_4[3:0]),
        .S({PC[4:3],\PC[4]_i_3_n_0 ,PC[1]}));
  FDRE \PC_reg[5] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[5]),
        .Q(PC[5]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[6] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[6]),
        .Q(PC[6]),
        .R(\PC_reg[1]_0 ));
  FDRE \PC_reg[7] 
       (.C(CLK),
        .CE(\PC_reg[31]_0 ),
        .D(p_2_in[7]),
        .Q(PC[7]),
        .R(\PC_reg[1]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[7]_i_2 
       (.CI(\PC_reg[3]_i_2_n_0 ),
        .CO({\PC_reg[7]_i_2_n_0 ,\PC_reg[7]_i_2_n_1 ,\PC_reg[7]_i_2_n_2 ,\PC_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(PC[7:4]),
        .O(data1[7:4]),
        .S(\PC_reg[7]_0 ));
  FDRE \PC_reg[8] 
       (.C(CLK),
        .CE(\PC_reg[11]_1 ),
        .D(\PC_reg[8]_0 ),
        .Q(PC[8]),
        .R(\PC_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_reg[8]_i_3 
       (.CI(\PC_reg[4]_i_2_n_0 ),
        .CO({\PC_reg[8]_i_3_n_0 ,\PC_reg[8]_i_3_n_1 ,\PC_reg[8]_i_3_n_2 ,\PC_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PC_plus_4[7:4]),
        .S(PC[8:5]));
  FDRE \PC_reg[9] 
       (.C(CLK),
        .CE(\PC_reg[11]_1 ),
        .D(\PC_reg[9]_0 ),
        .Q(PC[9]),
        .R(\PC_reg[11]_0 ));
endmodule

(* ORIG_REF_NAME = "RISCV_wrapper" *) 
module top_korner_RISC_V_0_0_RISCV_wrapper
   (LEDS_IO_O,
    LEDS_IO_T,
    SWITCH_IO_O,
    SWITCH_IO_T,
    GPIO_IO_O,
    GPIO_IO_T,
    s00_axi_rdata,
    bvalid_reg_0,
    rvalid_reg_0,
    s00_axi_awready,
    s00_axi_arready,
    LEDS_IO_I,
    SWITCH_IO_I,
    GPIO_IO_I,
    s00_axi_awaddr,
    s00_axi_wstrb,
    s00_axi_wdata,
    s00_axi_aclk,
    s00_axi_araddr,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_rready);
  output [7:0]LEDS_IO_O;
  output [7:0]LEDS_IO_T;
  output [7:0]SWITCH_IO_O;
  output [7:0]SWITCH_IO_T;
  output [7:0]GPIO_IO_O;
  output [7:0]GPIO_IO_T;
  output [31:0]s00_axi_rdata;
  output bvalid_reg_0;
  output rvalid_reg_0;
  output s00_axi_awready;
  output s00_axi_arready;
  input [7:0]LEDS_IO_I;
  input [7:0]SWITCH_IO_I;
  input [7:0]GPIO_IO_I;
  input [10:0]s00_axi_awaddr;
  input [3:0]s00_axi_wstrb;
  input [31:0]s00_axi_wdata;
  input s00_axi_aclk;
  input [10:0]s00_axi_araddr;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_rready;

  wire [7:0]GPIO_IO_I;
  wire [7:0]GPIO_IO_O;
  wire [7:0]GPIO_IO_T;
  wire [7:0]LEDS_IO_I;
  wire [7:0]LEDS_IO_O;
  wire [7:0]LEDS_IO_T;
  wire [7:0]SWITCH_IO_I;
  wire [7:0]SWITCH_IO_O;
  wire [7:0]SWITCH_IO_T;
  wire bvalid;
  wire bvalid_i_2_n_0;
  wire bvalid_reg_0;
  wire computer_debug_ce;
  wire computer_debug_ce0;
  wire computer_debug_dinb;
  wire \computer_debug_dinb[0]_i_1_n_0 ;
  wire \computer_debug_dinb[10]_i_1_n_0 ;
  wire \computer_debug_dinb[11]_i_1_n_0 ;
  wire \computer_debug_dinb[12]_i_1_n_0 ;
  wire \computer_debug_dinb[13]_i_1_n_0 ;
  wire \computer_debug_dinb[14]_i_1_n_0 ;
  wire \computer_debug_dinb[15]_i_1_n_0 ;
  wire \computer_debug_dinb[16]_i_1_n_0 ;
  wire \computer_debug_dinb[17]_i_1_n_0 ;
  wire \computer_debug_dinb[18]_i_1_n_0 ;
  wire \computer_debug_dinb[19]_i_1_n_0 ;
  wire \computer_debug_dinb[1]_i_1_n_0 ;
  wire \computer_debug_dinb[20]_i_1_n_0 ;
  wire \computer_debug_dinb[21]_i_1_n_0 ;
  wire \computer_debug_dinb[22]_i_1_n_0 ;
  wire \computer_debug_dinb[23]_i_1_n_0 ;
  wire \computer_debug_dinb[24]_i_1_n_0 ;
  wire \computer_debug_dinb[25]_i_1_n_0 ;
  wire \computer_debug_dinb[26]_i_1_n_0 ;
  wire \computer_debug_dinb[27]_i_1_n_0 ;
  wire \computer_debug_dinb[28]_i_1_n_0 ;
  wire \computer_debug_dinb[29]_i_1_n_0 ;
  wire \computer_debug_dinb[2]_i_1_n_0 ;
  wire \computer_debug_dinb[30]_i_1_n_0 ;
  wire \computer_debug_dinb[31]_i_1_n_0 ;
  wire \computer_debug_dinb[3]_i_1_n_0 ;
  wire \computer_debug_dinb[4]_i_1_n_0 ;
  wire \computer_debug_dinb[5]_i_1_n_0 ;
  wire \computer_debug_dinb[6]_i_1_n_0 ;
  wire \computer_debug_dinb[7]_i_1_n_0 ;
  wire \computer_debug_dinb[8]_i_1_n_0 ;
  wire \computer_debug_dinb[9]_i_1_n_0 ;
  wire \computer_debug_dinb_reg_n_0_[0] ;
  wire \computer_debug_dinb_reg_n_0_[10] ;
  wire \computer_debug_dinb_reg_n_0_[11] ;
  wire \computer_debug_dinb_reg_n_0_[12] ;
  wire \computer_debug_dinb_reg_n_0_[13] ;
  wire \computer_debug_dinb_reg_n_0_[14] ;
  wire \computer_debug_dinb_reg_n_0_[15] ;
  wire \computer_debug_dinb_reg_n_0_[16] ;
  wire \computer_debug_dinb_reg_n_0_[17] ;
  wire \computer_debug_dinb_reg_n_0_[18] ;
  wire \computer_debug_dinb_reg_n_0_[19] ;
  wire \computer_debug_dinb_reg_n_0_[1] ;
  wire \computer_debug_dinb_reg_n_0_[20] ;
  wire \computer_debug_dinb_reg_n_0_[21] ;
  wire \computer_debug_dinb_reg_n_0_[22] ;
  wire \computer_debug_dinb_reg_n_0_[23] ;
  wire \computer_debug_dinb_reg_n_0_[24] ;
  wire \computer_debug_dinb_reg_n_0_[25] ;
  wire \computer_debug_dinb_reg_n_0_[26] ;
  wire \computer_debug_dinb_reg_n_0_[27] ;
  wire \computer_debug_dinb_reg_n_0_[28] ;
  wire \computer_debug_dinb_reg_n_0_[29] ;
  wire \computer_debug_dinb_reg_n_0_[2] ;
  wire \computer_debug_dinb_reg_n_0_[30] ;
  wire \computer_debug_dinb_reg_n_0_[31] ;
  wire \computer_debug_dinb_reg_n_0_[3] ;
  wire \computer_debug_dinb_reg_n_0_[4] ;
  wire \computer_debug_dinb_reg_n_0_[5] ;
  wire \computer_debug_dinb_reg_n_0_[6] ;
  wire \computer_debug_dinb_reg_n_0_[7] ;
  wire \computer_debug_dinb_reg_n_0_[8] ;
  wire \computer_debug_dinb_reg_n_0_[9] ;
  wire \computer_debug_web[0]_i_1_n_0 ;
  wire \computer_debug_web[1]_i_1_n_0 ;
  wire \computer_debug_web[2]_i_1_n_0 ;
  wire \computer_debug_web[3]_i_2_n_0 ;
  wire \computer_debug_web_reg_n_0_[0] ;
  wire \computer_debug_web_reg_n_0_[1] ;
  wire \computer_debug_web_reg_n_0_[2] ;
  wire \computer_debug_web_reg_n_0_[3] ;
  wire computer_inst_n_48;
  wire computer_inst_n_49;
  wire computer_inst_n_50;
  wire computer_inst_n_51;
  wire computer_inst_n_52;
  wire computer_inst_n_53;
  wire computer_inst_n_54;
  wire computer_inst_n_55;
  wire computer_inst_n_56;
  wire computer_inst_n_57;
  wire computer_inst_n_58;
  wire computer_inst_n_59;
  wire computer_inst_n_60;
  wire computer_inst_n_61;
  wire computer_inst_n_62;
  wire computer_inst_n_63;
  wire computer_inst_n_64;
  wire computer_inst_n_65;
  wire computer_inst_n_66;
  wire computer_inst_n_67;
  wire computer_inst_n_68;
  wire computer_inst_n_69;
  wire computer_inst_n_70;
  wire computer_inst_n_71;
  wire computer_inst_n_72;
  wire computer_inst_n_73;
  wire computer_inst_n_74;
  wire computer_inst_n_75;
  wire computer_inst_n_76;
  wire computer_inst_n_77;
  wire computer_inst_n_78;
  wire computer_inst_n_79;
  wire computer_inst_n_80;
  wire computer_inst_n_81;
  wire computer_inst_n_82;
  wire computer_inst_n_83;
  wire computer_reset;
  wire mem_read_active_i_1_n_0;
  wire mem_read_active_i_2_n_0;
  wire mem_read_active_reg_n_0;
  wire \mem_read_address[11]_i_1_n_0 ;
  wire \mem_read_address[11]_i_2_n_0 ;
  wire [11:2]mem_read_address__0;
  wire mem_write_active;
  wire mem_write_active_i_1_n_0;
  wire mem_write_active_reg_n_0;
  wire mem_write_address;
  wire \mem_write_address_reg_n_0_[10] ;
  wire \mem_write_address_reg_n_0_[11] ;
  wire \mem_write_address_reg_n_0_[2] ;
  wire \mem_write_address_reg_n_0_[3] ;
  wire \mem_write_address_reg_n_0_[4] ;
  wire \mem_write_address_reg_n_0_[5] ;
  wire \mem_write_address_reg_n_0_[6] ;
  wire \mem_write_address_reg_n_0_[7] ;
  wire \mem_write_address_reg_n_0_[8] ;
  wire \mem_write_address_reg_n_0_[9] ;
  wire p_0_in;
  wire p_0_in__0;
  wire ram_rvalid_dly;
  wire \ram_rvalid_dly[3]_i_2_n_0 ;
  wire \ram_rvalid_dly_reg_n_0_[0] ;
  wire \ram_rvalid_dly_reg_n_0_[1] ;
  wire \ram_rvalid_dly_reg_n_0_[2] ;
  wire \ram_rvalid_dly_reg_n_0_[3] ;
  wire \regfile[0][15]_i_1_n_0 ;
  wire \regfile[0][15]_i_2_n_0 ;
  wire \regfile[0][23]_i_1_n_0 ;
  wire \regfile[0][23]_i_2_n_0 ;
  wire \regfile[0][31]_i_1_n_0 ;
  wire \regfile[0][31]_i_2_n_0 ;
  wire \regfile[0][7]_i_1_n_0 ;
  wire \regfile[0][7]_i_2_n_0 ;
  wire \regfile[1][10]_i_1_n_0 ;
  wire \regfile[1][11]_i_1_n_0 ;
  wire \regfile[1][12]_i_1_n_0 ;
  wire \regfile[1][13]_i_1_n_0 ;
  wire \regfile[1][14]_i_1_n_0 ;
  wire \regfile[1][15]_i_1_n_0 ;
  wire \regfile[1][16]_i_1_n_0 ;
  wire \regfile[1][17]_i_1_n_0 ;
  wire \regfile[1][18]_i_1_n_0 ;
  wire \regfile[1][19]_i_1_n_0 ;
  wire \regfile[1][20]_i_1_n_0 ;
  wire \regfile[1][21]_i_1_n_0 ;
  wire \regfile[1][22]_i_1_n_0 ;
  wire \regfile[1][23]_i_1_n_0 ;
  wire \regfile[1][24]_i_1_n_0 ;
  wire \regfile[1][25]_i_1_n_0 ;
  wire \regfile[1][26]_i_1_n_0 ;
  wire \regfile[1][27]_i_1_n_0 ;
  wire \regfile[1][28]_i_1_n_0 ;
  wire \regfile[1][29]_i_1_n_0 ;
  wire \regfile[1][30]_i_1_n_0 ;
  wire \regfile[1][31]_i_1_n_0 ;
  wire \regfile[1][31]_i_2_n_0 ;
  wire \regfile[1][3]_i_2_n_0 ;
  wire \regfile[1][3]_i_3_n_0 ;
  wire \regfile[1][3]_i_4_n_0 ;
  wire \regfile[1][4]_i_1_n_0 ;
  wire \regfile[1][5]_i_1_n_0 ;
  wire \regfile[1][6]_i_1_n_0 ;
  wire \regfile[1][7]_i_1_n_0 ;
  wire \regfile[1][8]_i_1_n_0 ;
  wire \regfile[1][9]_i_1_n_0 ;
  wire \regfile[2][15]_i_1_n_0 ;
  wire \regfile[2][1]_i_1_n_0 ;
  wire \regfile[2][23]_i_1_n_0 ;
  wire \regfile[2][31]_i_1_n_0 ;
  wire \regfile[2][7]_i_1_n_0 ;
  wire \regfile[3][15]_i_1_n_0 ;
  wire \regfile[3][23]_i_1_n_0 ;
  wire \regfile[3][31]_i_1_n_0 ;
  wire \regfile[3][7]_i_1_n_0 ;
  wire \regfile[4][15]_i_1_n_0 ;
  wire \regfile[4][23]_i_1_n_0 ;
  wire \regfile[4][31]_i_1_n_0 ;
  wire \regfile[4][7]_i_1_n_0 ;
  wire \regfile[5][15]_i_1_n_0 ;
  wire \regfile[5][23]_i_1_n_0 ;
  wire \regfile[5][31]_i_1_n_0 ;
  wire \regfile[5][7]_i_1_n_0 ;
  wire \regfile[6][15]_i_1_n_0 ;
  wire \regfile[6][23]_i_1_n_0 ;
  wire \regfile[6][31]_i_1_n_0 ;
  wire \regfile[6][7]_i_1_n_0 ;
  wire \regfile[7][15]_i_1_n_0 ;
  wire \regfile[7][23]_i_1_n_0 ;
  wire \regfile[7][31]_i_1_n_0 ;
  wire \regfile[7][7]_i_1_n_0 ;
  wire \regfile_reg_n_0_[0][0] ;
  wire \regfile_reg_n_0_[0][10] ;
  wire \regfile_reg_n_0_[0][11] ;
  wire \regfile_reg_n_0_[0][12] ;
  wire \regfile_reg_n_0_[0][13] ;
  wire \regfile_reg_n_0_[0][14] ;
  wire \regfile_reg_n_0_[0][15] ;
  wire \regfile_reg_n_0_[0][16] ;
  wire \regfile_reg_n_0_[0][17] ;
  wire \regfile_reg_n_0_[0][18] ;
  wire \regfile_reg_n_0_[0][19] ;
  wire \regfile_reg_n_0_[0][20] ;
  wire \regfile_reg_n_0_[0][21] ;
  wire \regfile_reg_n_0_[0][22] ;
  wire \regfile_reg_n_0_[0][23] ;
  wire \regfile_reg_n_0_[0][24] ;
  wire \regfile_reg_n_0_[0][25] ;
  wire \regfile_reg_n_0_[0][26] ;
  wire \regfile_reg_n_0_[0][27] ;
  wire \regfile_reg_n_0_[0][28] ;
  wire \regfile_reg_n_0_[0][29] ;
  wire \regfile_reg_n_0_[0][2] ;
  wire \regfile_reg_n_0_[0][30] ;
  wire \regfile_reg_n_0_[0][31] ;
  wire \regfile_reg_n_0_[0][3] ;
  wire \regfile_reg_n_0_[0][4] ;
  wire \regfile_reg_n_0_[0][5] ;
  wire \regfile_reg_n_0_[0][6] ;
  wire \regfile_reg_n_0_[0][7] ;
  wire \regfile_reg_n_0_[0][8] ;
  wire \regfile_reg_n_0_[0][9] ;
  wire \regfile_reg_n_0_[1][0] ;
  wire \regfile_reg_n_0_[1][10] ;
  wire \regfile_reg_n_0_[1][11] ;
  wire \regfile_reg_n_0_[1][12] ;
  wire \regfile_reg_n_0_[1][13] ;
  wire \regfile_reg_n_0_[1][14] ;
  wire \regfile_reg_n_0_[1][15] ;
  wire \regfile_reg_n_0_[1][16] ;
  wire \regfile_reg_n_0_[1][17] ;
  wire \regfile_reg_n_0_[1][18] ;
  wire \regfile_reg_n_0_[1][19] ;
  wire \regfile_reg_n_0_[1][1] ;
  wire \regfile_reg_n_0_[1][20] ;
  wire \regfile_reg_n_0_[1][21] ;
  wire \regfile_reg_n_0_[1][22] ;
  wire \regfile_reg_n_0_[1][23] ;
  wire \regfile_reg_n_0_[1][24] ;
  wire \regfile_reg_n_0_[1][25] ;
  wire \regfile_reg_n_0_[1][26] ;
  wire \regfile_reg_n_0_[1][27] ;
  wire \regfile_reg_n_0_[1][28] ;
  wire \regfile_reg_n_0_[1][29] ;
  wire \regfile_reg_n_0_[1][2] ;
  wire \regfile_reg_n_0_[1][30] ;
  wire \regfile_reg_n_0_[1][31] ;
  wire \regfile_reg_n_0_[1][3] ;
  wire \regfile_reg_n_0_[1][4] ;
  wire \regfile_reg_n_0_[1][5] ;
  wire \regfile_reg_n_0_[1][6] ;
  wire \regfile_reg_n_0_[1][7] ;
  wire \regfile_reg_n_0_[1][8] ;
  wire \regfile_reg_n_0_[1][9] ;
  wire \regfile_reg_n_0_[2][0] ;
  wire \regfile_reg_n_0_[2][10] ;
  wire \regfile_reg_n_0_[2][11] ;
  wire \regfile_reg_n_0_[2][12] ;
  wire \regfile_reg_n_0_[2][13] ;
  wire \regfile_reg_n_0_[2][14] ;
  wire \regfile_reg_n_0_[2][15] ;
  wire \regfile_reg_n_0_[2][16] ;
  wire \regfile_reg_n_0_[2][17] ;
  wire \regfile_reg_n_0_[2][18] ;
  wire \regfile_reg_n_0_[2][19] ;
  wire \regfile_reg_n_0_[2][20] ;
  wire \regfile_reg_n_0_[2][21] ;
  wire \regfile_reg_n_0_[2][22] ;
  wire \regfile_reg_n_0_[2][23] ;
  wire \regfile_reg_n_0_[2][24] ;
  wire \regfile_reg_n_0_[2][25] ;
  wire \regfile_reg_n_0_[2][26] ;
  wire \regfile_reg_n_0_[2][27] ;
  wire \regfile_reg_n_0_[2][28] ;
  wire \regfile_reg_n_0_[2][29] ;
  wire \regfile_reg_n_0_[2][2] ;
  wire \regfile_reg_n_0_[2][30] ;
  wire \regfile_reg_n_0_[2][31] ;
  wire \regfile_reg_n_0_[2][3] ;
  wire \regfile_reg_n_0_[2][4] ;
  wire \regfile_reg_n_0_[2][5] ;
  wire \regfile_reg_n_0_[2][6] ;
  wire \regfile_reg_n_0_[2][7] ;
  wire \regfile_reg_n_0_[2][8] ;
  wire \regfile_reg_n_0_[2][9] ;
  wire \regfile_reg_n_0_[3][0] ;
  wire \regfile_reg_n_0_[3][10] ;
  wire \regfile_reg_n_0_[3][11] ;
  wire \regfile_reg_n_0_[3][12] ;
  wire \regfile_reg_n_0_[3][13] ;
  wire \regfile_reg_n_0_[3][14] ;
  wire \regfile_reg_n_0_[3][15] ;
  wire \regfile_reg_n_0_[3][16] ;
  wire \regfile_reg_n_0_[3][17] ;
  wire \regfile_reg_n_0_[3][18] ;
  wire \regfile_reg_n_0_[3][19] ;
  wire \regfile_reg_n_0_[3][1] ;
  wire \regfile_reg_n_0_[3][20] ;
  wire \regfile_reg_n_0_[3][21] ;
  wire \regfile_reg_n_0_[3][22] ;
  wire \regfile_reg_n_0_[3][23] ;
  wire \regfile_reg_n_0_[3][24] ;
  wire \regfile_reg_n_0_[3][25] ;
  wire \regfile_reg_n_0_[3][26] ;
  wire \regfile_reg_n_0_[3][27] ;
  wire \regfile_reg_n_0_[3][28] ;
  wire \regfile_reg_n_0_[3][29] ;
  wire \regfile_reg_n_0_[3][2] ;
  wire \regfile_reg_n_0_[3][30] ;
  wire \regfile_reg_n_0_[3][31] ;
  wire \regfile_reg_n_0_[3][3] ;
  wire \regfile_reg_n_0_[3][4] ;
  wire \regfile_reg_n_0_[3][5] ;
  wire \regfile_reg_n_0_[3][6] ;
  wire \regfile_reg_n_0_[3][7] ;
  wire \regfile_reg_n_0_[3][8] ;
  wire \regfile_reg_n_0_[3][9] ;
  wire \regfile_reg_n_0_[4][0] ;
  wire \regfile_reg_n_0_[4][10] ;
  wire \regfile_reg_n_0_[4][11] ;
  wire \regfile_reg_n_0_[4][12] ;
  wire \regfile_reg_n_0_[4][13] ;
  wire \regfile_reg_n_0_[4][14] ;
  wire \regfile_reg_n_0_[4][15] ;
  wire \regfile_reg_n_0_[4][16] ;
  wire \regfile_reg_n_0_[4][17] ;
  wire \regfile_reg_n_0_[4][18] ;
  wire \regfile_reg_n_0_[4][19] ;
  wire \regfile_reg_n_0_[4][1] ;
  wire \regfile_reg_n_0_[4][20] ;
  wire \regfile_reg_n_0_[4][21] ;
  wire \regfile_reg_n_0_[4][22] ;
  wire \regfile_reg_n_0_[4][23] ;
  wire \regfile_reg_n_0_[4][24] ;
  wire \regfile_reg_n_0_[4][25] ;
  wire \regfile_reg_n_0_[4][26] ;
  wire \regfile_reg_n_0_[4][27] ;
  wire \regfile_reg_n_0_[4][28] ;
  wire \regfile_reg_n_0_[4][29] ;
  wire \regfile_reg_n_0_[4][2] ;
  wire \regfile_reg_n_0_[4][30] ;
  wire \regfile_reg_n_0_[4][31] ;
  wire \regfile_reg_n_0_[4][3] ;
  wire \regfile_reg_n_0_[4][4] ;
  wire \regfile_reg_n_0_[4][5] ;
  wire \regfile_reg_n_0_[4][6] ;
  wire \regfile_reg_n_0_[4][7] ;
  wire \regfile_reg_n_0_[4][8] ;
  wire \regfile_reg_n_0_[4][9] ;
  wire \regfile_reg_n_0_[5][0] ;
  wire \regfile_reg_n_0_[5][10] ;
  wire \regfile_reg_n_0_[5][11] ;
  wire \regfile_reg_n_0_[5][12] ;
  wire \regfile_reg_n_0_[5][13] ;
  wire \regfile_reg_n_0_[5][14] ;
  wire \regfile_reg_n_0_[5][15] ;
  wire \regfile_reg_n_0_[5][16] ;
  wire \regfile_reg_n_0_[5][17] ;
  wire \regfile_reg_n_0_[5][18] ;
  wire \regfile_reg_n_0_[5][19] ;
  wire \regfile_reg_n_0_[5][1] ;
  wire \regfile_reg_n_0_[5][20] ;
  wire \regfile_reg_n_0_[5][21] ;
  wire \regfile_reg_n_0_[5][22] ;
  wire \regfile_reg_n_0_[5][23] ;
  wire \regfile_reg_n_0_[5][24] ;
  wire \regfile_reg_n_0_[5][25] ;
  wire \regfile_reg_n_0_[5][26] ;
  wire \regfile_reg_n_0_[5][27] ;
  wire \regfile_reg_n_0_[5][28] ;
  wire \regfile_reg_n_0_[5][29] ;
  wire \regfile_reg_n_0_[5][2] ;
  wire \regfile_reg_n_0_[5][30] ;
  wire \regfile_reg_n_0_[5][31] ;
  wire \regfile_reg_n_0_[5][3] ;
  wire \regfile_reg_n_0_[5][4] ;
  wire \regfile_reg_n_0_[5][5] ;
  wire \regfile_reg_n_0_[5][6] ;
  wire \regfile_reg_n_0_[5][7] ;
  wire \regfile_reg_n_0_[5][8] ;
  wire \regfile_reg_n_0_[5][9] ;
  wire \regfile_reg_n_0_[6][0] ;
  wire \regfile_reg_n_0_[6][10] ;
  wire \regfile_reg_n_0_[6][11] ;
  wire \regfile_reg_n_0_[6][12] ;
  wire \regfile_reg_n_0_[6][13] ;
  wire \regfile_reg_n_0_[6][14] ;
  wire \regfile_reg_n_0_[6][15] ;
  wire \regfile_reg_n_0_[6][16] ;
  wire \regfile_reg_n_0_[6][17] ;
  wire \regfile_reg_n_0_[6][18] ;
  wire \regfile_reg_n_0_[6][19] ;
  wire \regfile_reg_n_0_[6][1] ;
  wire \regfile_reg_n_0_[6][20] ;
  wire \regfile_reg_n_0_[6][21] ;
  wire \regfile_reg_n_0_[6][22] ;
  wire \regfile_reg_n_0_[6][23] ;
  wire \regfile_reg_n_0_[6][24] ;
  wire \regfile_reg_n_0_[6][25] ;
  wire \regfile_reg_n_0_[6][26] ;
  wire \regfile_reg_n_0_[6][27] ;
  wire \regfile_reg_n_0_[6][28] ;
  wire \regfile_reg_n_0_[6][29] ;
  wire \regfile_reg_n_0_[6][2] ;
  wire \regfile_reg_n_0_[6][30] ;
  wire \regfile_reg_n_0_[6][31] ;
  wire \regfile_reg_n_0_[6][3] ;
  wire \regfile_reg_n_0_[6][4] ;
  wire \regfile_reg_n_0_[6][5] ;
  wire \regfile_reg_n_0_[6][6] ;
  wire \regfile_reg_n_0_[6][7] ;
  wire \regfile_reg_n_0_[6][8] ;
  wire \regfile_reg_n_0_[6][9] ;
  wire \regfile_reg_n_0_[7][0] ;
  wire \regfile_reg_n_0_[7][10] ;
  wire \regfile_reg_n_0_[7][11] ;
  wire \regfile_reg_n_0_[7][12] ;
  wire \regfile_reg_n_0_[7][13] ;
  wire \regfile_reg_n_0_[7][14] ;
  wire \regfile_reg_n_0_[7][15] ;
  wire \regfile_reg_n_0_[7][16] ;
  wire \regfile_reg_n_0_[7][17] ;
  wire \regfile_reg_n_0_[7][18] ;
  wire \regfile_reg_n_0_[7][19] ;
  wire \regfile_reg_n_0_[7][1] ;
  wire \regfile_reg_n_0_[7][20] ;
  wire \regfile_reg_n_0_[7][21] ;
  wire \regfile_reg_n_0_[7][22] ;
  wire \regfile_reg_n_0_[7][23] ;
  wire \regfile_reg_n_0_[7][24] ;
  wire \regfile_reg_n_0_[7][25] ;
  wire \regfile_reg_n_0_[7][26] ;
  wire \regfile_reg_n_0_[7][27] ;
  wire \regfile_reg_n_0_[7][28] ;
  wire \regfile_reg_n_0_[7][29] ;
  wire \regfile_reg_n_0_[7][2] ;
  wire \regfile_reg_n_0_[7][30] ;
  wire \regfile_reg_n_0_[7][31] ;
  wire \regfile_reg_n_0_[7][3] ;
  wire \regfile_reg_n_0_[7][4] ;
  wire \regfile_reg_n_0_[7][5] ;
  wire \regfile_reg_n_0_[7][6] ;
  wire \regfile_reg_n_0_[7][7] ;
  wire \regfile_reg_n_0_[7][8] ;
  wire \regfile_reg_n_0_[7][9] ;
  wire reset;
  wire rvalid_i_1_n_0;
  wire rvalid_i_2_n_0;
  wire rvalid_reg_0;
  wire s00_axi_aclk;
  wire [10:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arready_i_1_n_0;
  wire s00_axi_arvalid;
  wire [10:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire [31:0]s00_axi_rdata;
  wire \s00_axi_rdata[0]_i_2_n_0 ;
  wire \s00_axi_rdata[0]_i_3_n_0 ;
  wire \s00_axi_rdata[10]_i_2_n_0 ;
  wire \s00_axi_rdata[10]_i_3_n_0 ;
  wire \s00_axi_rdata[11]_i_2_n_0 ;
  wire \s00_axi_rdata[11]_i_3_n_0 ;
  wire \s00_axi_rdata[12]_i_2_n_0 ;
  wire \s00_axi_rdata[12]_i_3_n_0 ;
  wire \s00_axi_rdata[13]_i_2_n_0 ;
  wire \s00_axi_rdata[13]_i_3_n_0 ;
  wire \s00_axi_rdata[14]_i_2_n_0 ;
  wire \s00_axi_rdata[14]_i_3_n_0 ;
  wire \s00_axi_rdata[15]_i_2_n_0 ;
  wire \s00_axi_rdata[15]_i_3_n_0 ;
  wire \s00_axi_rdata[16]_i_2_n_0 ;
  wire \s00_axi_rdata[16]_i_3_n_0 ;
  wire \s00_axi_rdata[17]_i_2_n_0 ;
  wire \s00_axi_rdata[17]_i_3_n_0 ;
  wire \s00_axi_rdata[18]_i_2_n_0 ;
  wire \s00_axi_rdata[18]_i_3_n_0 ;
  wire \s00_axi_rdata[19]_i_2_n_0 ;
  wire \s00_axi_rdata[19]_i_3_n_0 ;
  wire \s00_axi_rdata[1]_i_2_n_0 ;
  wire \s00_axi_rdata[1]_i_3_n_0 ;
  wire \s00_axi_rdata[20]_i_2_n_0 ;
  wire \s00_axi_rdata[20]_i_3_n_0 ;
  wire \s00_axi_rdata[21]_i_2_n_0 ;
  wire \s00_axi_rdata[21]_i_3_n_0 ;
  wire \s00_axi_rdata[22]_i_2_n_0 ;
  wire \s00_axi_rdata[22]_i_3_n_0 ;
  wire \s00_axi_rdata[23]_i_2_n_0 ;
  wire \s00_axi_rdata[23]_i_3_n_0 ;
  wire \s00_axi_rdata[24]_i_2_n_0 ;
  wire \s00_axi_rdata[24]_i_3_n_0 ;
  wire \s00_axi_rdata[25]_i_2_n_0 ;
  wire \s00_axi_rdata[25]_i_3_n_0 ;
  wire \s00_axi_rdata[26]_i_2_n_0 ;
  wire \s00_axi_rdata[26]_i_3_n_0 ;
  wire \s00_axi_rdata[27]_i_2_n_0 ;
  wire \s00_axi_rdata[27]_i_3_n_0 ;
  wire \s00_axi_rdata[28]_i_2_n_0 ;
  wire \s00_axi_rdata[28]_i_3_n_0 ;
  wire \s00_axi_rdata[29]_i_2_n_0 ;
  wire \s00_axi_rdata[29]_i_3_n_0 ;
  wire \s00_axi_rdata[2]_i_2_n_0 ;
  wire \s00_axi_rdata[2]_i_3_n_0 ;
  wire \s00_axi_rdata[30]_i_2_n_0 ;
  wire \s00_axi_rdata[30]_i_3_n_0 ;
  wire \s00_axi_rdata[31]_i_2_n_0 ;
  wire \s00_axi_rdata[31]_i_4_n_0 ;
  wire \s00_axi_rdata[31]_i_5_n_0 ;
  wire \s00_axi_rdata[31]_i_6_n_0 ;
  wire \s00_axi_rdata[3]_i_2_n_0 ;
  wire \s00_axi_rdata[3]_i_3_n_0 ;
  wire \s00_axi_rdata[4]_i_2_n_0 ;
  wire \s00_axi_rdata[4]_i_3_n_0 ;
  wire \s00_axi_rdata[5]_i_2_n_0 ;
  wire \s00_axi_rdata[5]_i_3_n_0 ;
  wire \s00_axi_rdata[6]_i_2_n_0 ;
  wire \s00_axi_rdata[6]_i_3_n_0 ;
  wire \s00_axi_rdata[7]_i_2_n_0 ;
  wire \s00_axi_rdata[7]_i_3_n_0 ;
  wire \s00_axi_rdata[8]_i_2_n_0 ;
  wire \s00_axi_rdata[8]_i_3_n_0 ;
  wire \s00_axi_rdata[9]_i_2_n_0 ;
  wire \s00_axi_rdata[9]_i_3_n_0 ;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready_i_1_n_0;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  LUT4 #(
    .INIT(16'hFF40)) 
    bvalid_i_1
       (.I0(mem_read_active_reg_n_0),
        .I1(bvalid_reg_0),
        .I2(s00_axi_bready),
        .I3(reset),
        .O(mem_write_active));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    bvalid_i_2
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(bvalid_reg_0),
        .O(bvalid_i_2_n_0));
  FDRE bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(bvalid_i_2_n_0),
        .Q(bvalid_reg_0),
        .R(mem_write_active));
  LUT2 #(
    .INIT(4'hE)) 
    computer_debug_ce_i_1
       (.I0(\regfile_reg_n_0_[2][0] ),
        .I1(p_0_in),
        .O(computer_debug_ce0));
  FDRE computer_debug_ce_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(computer_debug_ce0),
        .Q(computer_debug_ce),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[0]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[0]),
        .O(\computer_debug_dinb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[10]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[10]),
        .O(\computer_debug_dinb[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[11]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[11]),
        .O(\computer_debug_dinb[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[12]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[12]),
        .O(\computer_debug_dinb[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[13]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[13]),
        .O(\computer_debug_dinb[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[14]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[14]),
        .O(\computer_debug_dinb[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[15]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[15]),
        .O(\computer_debug_dinb[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[16]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[16]),
        .O(\computer_debug_dinb[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[17]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[17]),
        .O(\computer_debug_dinb[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[18]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[18]),
        .O(\computer_debug_dinb[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[19]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[19]),
        .O(\computer_debug_dinb[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[1]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[1]),
        .O(\computer_debug_dinb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[20]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[20]),
        .O(\computer_debug_dinb[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[21]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[21]),
        .O(\computer_debug_dinb[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[22]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[22]),
        .O(\computer_debug_dinb[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[23]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[23]),
        .O(\computer_debug_dinb[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[24]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[24]),
        .O(\computer_debug_dinb[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[25]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[25]),
        .O(\computer_debug_dinb[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[26]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[26]),
        .O(\computer_debug_dinb[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[27]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[27]),
        .O(\computer_debug_dinb[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[28]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[28]),
        .O(\computer_debug_dinb[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[29]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[29]),
        .O(\computer_debug_dinb[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[2]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[2]),
        .O(\computer_debug_dinb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[30]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[30]),
        .O(\computer_debug_dinb[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[31]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[31]),
        .O(\computer_debug_dinb[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[3]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[3]),
        .O(\computer_debug_dinb[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[4]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[4]),
        .O(\computer_debug_dinb[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[5]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[5]),
        .O(\computer_debug_dinb[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[6]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[6]),
        .O(\computer_debug_dinb[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[7]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[7]),
        .O(\computer_debug_dinb[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[8]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[8]),
        .O(\computer_debug_dinb[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_dinb[9]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wdata[9]),
        .O(\computer_debug_dinb[9]_i_1_n_0 ));
  FDRE \computer_debug_dinb_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[0]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[0] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[10]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[10] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[11]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[11] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[12]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[12] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[13]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[13] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[14]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[14] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[15]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[15] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[16]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[16] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[17]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[17] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[18]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[18] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[19]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[19] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[1]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[1] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[20]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[20] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[21]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[21] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[22]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[22] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[23]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[23] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[24]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[24] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[25]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[25] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[26]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[26] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[27]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[27] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[28]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[28] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[29]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[29] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[2]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[2] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[30]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[30] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[31]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[31] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[3]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[3] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[4]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[4] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[5]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[5] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[6]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[6] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[7]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[7] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[8]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[8] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_dinb_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_dinb[9]_i_1_n_0 ),
        .Q(\computer_debug_dinb_reg_n_0_[9] ),
        .R(computer_debug_dinb));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_web[0]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wstrb[0]),
        .O(\computer_debug_web[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_web[1]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wstrb[1]),
        .O(\computer_debug_web[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_web[2]_i_1 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wstrb[2]),
        .O(\computer_debug_web[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \computer_debug_web[3]_i_1 
       (.I0(reset),
        .I1(s00_axi_bready),
        .I2(bvalid_reg_0),
        .I3(mem_read_active_reg_n_0),
        .I4(s00_axi_awaddr[10]),
        .I5(bvalid),
        .O(computer_debug_dinb));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \computer_debug_web[3]_i_2 
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wstrb[3]),
        .O(\computer_debug_web[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \computer_debug_web[3]_i_3 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(mem_read_active_reg_n_0),
        .O(bvalid));
  FDRE \computer_debug_web_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_web[0]_i_1_n_0 ),
        .Q(\computer_debug_web_reg_n_0_[0] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_web_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_web[1]_i_1_n_0 ),
        .Q(\computer_debug_web_reg_n_0_[1] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_web_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_web[2]_i_1_n_0 ),
        .Q(\computer_debug_web_reg_n_0_[2] ),
        .R(computer_debug_dinb));
  FDRE \computer_debug_web_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\computer_debug_web[3]_i_2_n_0 ),
        .Q(\computer_debug_web_reg_n_0_[3] ),
        .R(computer_debug_dinb));
  top_korner_RISC_V_0_0_Computer computer_inst
       (.D({computer_inst_n_48,computer_inst_n_49,computer_inst_n_50,computer_inst_n_51}),
        .GPIO_IO_I(GPIO_IO_I),
        .GPIO_IO_O(GPIO_IO_O),
        .GPIO_IO_T(GPIO_IO_T),
        .LEDS_IO_I(LEDS_IO_I),
        .LEDS_IO_O(LEDS_IO_O),
        .LEDS_IO_T(LEDS_IO_T),
        .Q(mem_read_address__0),
        .SWITCH_IO_I(SWITCH_IO_I),
        .SWITCH_IO_O(SWITCH_IO_O),
        .SWITCH_IO_T(SWITCH_IO_T),
        .computer_reset(computer_reset),
        .debug_ce(computer_debug_ce),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ({\mem_write_address_reg_n_0_[11] ,\mem_write_address_reg_n_0_[10] ,\mem_write_address_reg_n_0_[9] ,\mem_write_address_reg_n_0_[8] ,\mem_write_address_reg_n_0_[7] ,\mem_write_address_reg_n_0_[6] ,\mem_write_address_reg_n_0_[5] ,\mem_write_address_reg_n_0_[4] ,\mem_write_address_reg_n_0_[3] ,\mem_write_address_reg_n_0_[2] }),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (mem_write_active_reg_n_0),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (mem_read_active_reg_n_0),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ({\computer_debug_web_reg_n_0_[3] ,\computer_debug_web_reg_n_0_[2] ,\computer_debug_web_reg_n_0_[1] ,\computer_debug_web_reg_n_0_[0] }),
        .\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ({\computer_debug_dinb_reg_n_0_[31] ,\computer_debug_dinb_reg_n_0_[30] ,\computer_debug_dinb_reg_n_0_[29] ,\computer_debug_dinb_reg_n_0_[28] ,\computer_debug_dinb_reg_n_0_[27] ,\computer_debug_dinb_reg_n_0_[26] ,\computer_debug_dinb_reg_n_0_[25] ,\computer_debug_dinb_reg_n_0_[24] ,\computer_debug_dinb_reg_n_0_[23] ,\computer_debug_dinb_reg_n_0_[22] ,\computer_debug_dinb_reg_n_0_[21] ,\computer_debug_dinb_reg_n_0_[20] ,\computer_debug_dinb_reg_n_0_[19] ,\computer_debug_dinb_reg_n_0_[18] ,\computer_debug_dinb_reg_n_0_[17] ,\computer_debug_dinb_reg_n_0_[16] ,\computer_debug_dinb_reg_n_0_[15] ,\computer_debug_dinb_reg_n_0_[14] ,\computer_debug_dinb_reg_n_0_[13] ,\computer_debug_dinb_reg_n_0_[12] ,\computer_debug_dinb_reg_n_0_[11] ,\computer_debug_dinb_reg_n_0_[10] ,\computer_debug_dinb_reg_n_0_[9] ,\computer_debug_dinb_reg_n_0_[8] ,\computer_debug_dinb_reg_n_0_[7] ,\computer_debug_dinb_reg_n_0_[6] ,\computer_debug_dinb_reg_n_0_[5] ,\computer_debug_dinb_reg_n_0_[4] ,\computer_debug_dinb_reg_n_0_[3] ,\computer_debug_dinb_reg_n_0_[2] ,\computer_debug_dinb_reg_n_0_[1] ,\computer_debug_dinb_reg_n_0_[0] }),
        .\regfile_reg[1][0] (\regfile[1][3]_i_2_n_0 ),
        .\regfile_reg[1][0]_0 (\regfile[1][3]_i_3_n_0 ),
        .\regfile_reg[1][0]_1 (\regfile[1][3]_i_4_n_0 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr({s00_axi_araddr[10],s00_axi_araddr[2]}),
        .\s00_axi_araddr[4] ({computer_inst_n_52,computer_inst_n_53,computer_inst_n_54,computer_inst_n_55,computer_inst_n_56,computer_inst_n_57,computer_inst_n_58,computer_inst_n_59,computer_inst_n_60,computer_inst_n_61,computer_inst_n_62,computer_inst_n_63,computer_inst_n_64,computer_inst_n_65,computer_inst_n_66,computer_inst_n_67,computer_inst_n_68,computer_inst_n_69,computer_inst_n_70,computer_inst_n_71,computer_inst_n_72,computer_inst_n_73,computer_inst_n_74,computer_inst_n_75,computer_inst_n_76,computer_inst_n_77,computer_inst_n_78,computer_inst_n_79,computer_inst_n_80,computer_inst_n_81,computer_inst_n_82,computer_inst_n_83}),
        .\s00_axi_rdata_reg[0] (\s00_axi_rdata[0]_i_2_n_0 ),
        .\s00_axi_rdata_reg[0]_0 (\s00_axi_rdata[0]_i_3_n_0 ),
        .\s00_axi_rdata_reg[10] (\s00_axi_rdata[10]_i_2_n_0 ),
        .\s00_axi_rdata_reg[10]_0 (\s00_axi_rdata[10]_i_3_n_0 ),
        .\s00_axi_rdata_reg[11] (\s00_axi_rdata[11]_i_2_n_0 ),
        .\s00_axi_rdata_reg[11]_0 (\s00_axi_rdata[11]_i_3_n_0 ),
        .\s00_axi_rdata_reg[12] (\s00_axi_rdata[12]_i_2_n_0 ),
        .\s00_axi_rdata_reg[12]_0 (\s00_axi_rdata[12]_i_3_n_0 ),
        .\s00_axi_rdata_reg[13] (\s00_axi_rdata[13]_i_2_n_0 ),
        .\s00_axi_rdata_reg[13]_0 (\s00_axi_rdata[13]_i_3_n_0 ),
        .\s00_axi_rdata_reg[14] (\s00_axi_rdata[14]_i_2_n_0 ),
        .\s00_axi_rdata_reg[14]_0 (\s00_axi_rdata[14]_i_3_n_0 ),
        .\s00_axi_rdata_reg[15] (\s00_axi_rdata[15]_i_2_n_0 ),
        .\s00_axi_rdata_reg[15]_0 (\s00_axi_rdata[15]_i_3_n_0 ),
        .\s00_axi_rdata_reg[16] (\s00_axi_rdata[16]_i_2_n_0 ),
        .\s00_axi_rdata_reg[16]_0 (\s00_axi_rdata[16]_i_3_n_0 ),
        .\s00_axi_rdata_reg[17] (\s00_axi_rdata[17]_i_2_n_0 ),
        .\s00_axi_rdata_reg[17]_0 (\s00_axi_rdata[17]_i_3_n_0 ),
        .\s00_axi_rdata_reg[18] (\s00_axi_rdata[18]_i_2_n_0 ),
        .\s00_axi_rdata_reg[18]_0 (\s00_axi_rdata[18]_i_3_n_0 ),
        .\s00_axi_rdata_reg[19] (\s00_axi_rdata[19]_i_2_n_0 ),
        .\s00_axi_rdata_reg[19]_0 (\s00_axi_rdata[19]_i_3_n_0 ),
        .\s00_axi_rdata_reg[1] (\s00_axi_rdata[1]_i_2_n_0 ),
        .\s00_axi_rdata_reg[1]_0 (\s00_axi_rdata[1]_i_3_n_0 ),
        .\s00_axi_rdata_reg[20] (\s00_axi_rdata[20]_i_2_n_0 ),
        .\s00_axi_rdata_reg[20]_0 (\s00_axi_rdata[20]_i_3_n_0 ),
        .\s00_axi_rdata_reg[21] (\s00_axi_rdata[21]_i_2_n_0 ),
        .\s00_axi_rdata_reg[21]_0 (\s00_axi_rdata[21]_i_3_n_0 ),
        .\s00_axi_rdata_reg[22] (\s00_axi_rdata[22]_i_2_n_0 ),
        .\s00_axi_rdata_reg[22]_0 (\s00_axi_rdata[22]_i_3_n_0 ),
        .\s00_axi_rdata_reg[23] (\s00_axi_rdata[23]_i_2_n_0 ),
        .\s00_axi_rdata_reg[23]_0 (\s00_axi_rdata[23]_i_3_n_0 ),
        .\s00_axi_rdata_reg[24] (\s00_axi_rdata[24]_i_2_n_0 ),
        .\s00_axi_rdata_reg[24]_0 (\s00_axi_rdata[24]_i_3_n_0 ),
        .\s00_axi_rdata_reg[25] (\s00_axi_rdata[25]_i_2_n_0 ),
        .\s00_axi_rdata_reg[25]_0 (\s00_axi_rdata[25]_i_3_n_0 ),
        .\s00_axi_rdata_reg[26] (\s00_axi_rdata[26]_i_2_n_0 ),
        .\s00_axi_rdata_reg[26]_0 (\s00_axi_rdata[26]_i_3_n_0 ),
        .\s00_axi_rdata_reg[27] (\s00_axi_rdata[27]_i_2_n_0 ),
        .\s00_axi_rdata_reg[27]_0 (\s00_axi_rdata[27]_i_3_n_0 ),
        .\s00_axi_rdata_reg[28] (\s00_axi_rdata[28]_i_2_n_0 ),
        .\s00_axi_rdata_reg[28]_0 (\s00_axi_rdata[28]_i_3_n_0 ),
        .\s00_axi_rdata_reg[29] (\s00_axi_rdata[29]_i_2_n_0 ),
        .\s00_axi_rdata_reg[29]_0 (\s00_axi_rdata[29]_i_3_n_0 ),
        .\s00_axi_rdata_reg[2] (\s00_axi_rdata[2]_i_2_n_0 ),
        .\s00_axi_rdata_reg[2]_0 (\s00_axi_rdata[2]_i_3_n_0 ),
        .\s00_axi_rdata_reg[30] (\s00_axi_rdata[30]_i_2_n_0 ),
        .\s00_axi_rdata_reg[30]_0 (\s00_axi_rdata[30]_i_3_n_0 ),
        .\s00_axi_rdata_reg[31] (\s00_axi_rdata[31]_i_5_n_0 ),
        .\s00_axi_rdata_reg[31]_0 (\s00_axi_rdata[31]_i_6_n_0 ),
        .\s00_axi_rdata_reg[3] (\s00_axi_rdata[3]_i_2_n_0 ),
        .\s00_axi_rdata_reg[3]_0 (\s00_axi_rdata[3]_i_3_n_0 ),
        .\s00_axi_rdata_reg[4] (\s00_axi_rdata[4]_i_2_n_0 ),
        .\s00_axi_rdata_reg[4]_0 (\s00_axi_rdata[4]_i_3_n_0 ),
        .\s00_axi_rdata_reg[5] (\s00_axi_rdata[5]_i_2_n_0 ),
        .\s00_axi_rdata_reg[5]_0 (\s00_axi_rdata[5]_i_3_n_0 ),
        .\s00_axi_rdata_reg[6] (\s00_axi_rdata[6]_i_2_n_0 ),
        .\s00_axi_rdata_reg[6]_0 (\s00_axi_rdata[6]_i_3_n_0 ),
        .\s00_axi_rdata_reg[7] (\s00_axi_rdata[7]_i_2_n_0 ),
        .\s00_axi_rdata_reg[7]_0 (\s00_axi_rdata[7]_i_3_n_0 ),
        .\s00_axi_rdata_reg[8] (\s00_axi_rdata[8]_i_2_n_0 ),
        .\s00_axi_rdata_reg[8]_0 (\s00_axi_rdata[8]_i_3_n_0 ),
        .\s00_axi_rdata_reg[9] (\s00_axi_rdata[9]_i_2_n_0 ),
        .\s00_axi_rdata_reg[9]_0 (\s00_axi_rdata[9]_i_3_n_0 ),
        .s00_axi_wdata(s00_axi_wdata[3:0]));
  FDRE computer_reset_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0),
        .Q(computer_reset),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AE00AE00AE0000)) 
    mem_read_active_i_1
       (.I0(mem_read_active_reg_n_0),
        .I1(mem_read_active_i_2_n_0),
        .I2(\s00_axi_rdata[31]_i_4_n_0 ),
        .I3(reset),
        .I4(\mem_read_address[11]_i_2_n_0 ),
        .I5(mem_write_active_reg_n_0),
        .O(mem_read_active_i_1_n_0));
  LUT4 #(
    .INIT(16'h00A8)) 
    mem_read_active_i_2
       (.I0(s00_axi_araddr[10]),
        .I1(s00_axi_arvalid),
        .I2(\s00_axi_rdata[31]_i_4_n_0 ),
        .I3(mem_write_active_reg_n_0),
        .O(mem_read_active_i_2_n_0));
  FDRE mem_read_active_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(mem_read_active_i_1_n_0),
        .Q(mem_read_active_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \mem_read_address[11]_i_1 
       (.I0(\mem_read_address[11]_i_2_n_0 ),
        .I1(reset),
        .I2(mem_write_active_reg_n_0),
        .I3(\s00_axi_rdata[31]_i_4_n_0 ),
        .I4(s00_axi_arvalid),
        .I5(s00_axi_araddr[10]),
        .O(\mem_read_address[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_read_address[11]_i_2 
       (.I0(rvalid_reg_0),
        .I1(s00_axi_rready),
        .O(\mem_read_address[11]_i_2_n_0 ));
  FDRE \mem_read_address_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[8]),
        .Q(mem_read_address__0[10]),
        .R(1'b0));
  FDRE \mem_read_address_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[9]),
        .Q(mem_read_address__0[11]),
        .R(1'b0));
  FDRE \mem_read_address_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[0]),
        .Q(mem_read_address__0[2]),
        .R(1'b0));
  FDRE \mem_read_address_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[1]),
        .Q(mem_read_address__0[3]),
        .R(1'b0));
  FDRE \mem_read_address_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[2]),
        .Q(mem_read_address__0[4]),
        .R(1'b0));
  FDRE \mem_read_address_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[3]),
        .Q(mem_read_address__0[5]),
        .R(1'b0));
  FDRE \mem_read_address_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[4]),
        .Q(mem_read_address__0[6]),
        .R(1'b0));
  FDRE \mem_read_address_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[5]),
        .Q(mem_read_address__0[7]),
        .R(1'b0));
  FDRE \mem_read_address_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[6]),
        .Q(mem_read_address__0[8]),
        .R(1'b0));
  FDRE \mem_read_address_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\mem_read_address[11]_i_1_n_0 ),
        .D(s00_axi_araddr[7]),
        .Q(mem_read_address__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    mem_write_active_i_1
       (.I0(mem_read_active_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_awaddr[10]),
        .O(mem_write_active_i_1_n_0));
  FDRE mem_write_active_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(mem_write_active_i_1_n_0),
        .Q(mem_write_active_reg_n_0),
        .R(mem_write_active));
  LUT5 #(
    .INIT(32'h00700000)) 
    \mem_write_address[11]_i_1 
       (.I0(bvalid_reg_0),
        .I1(s00_axi_bready),
        .I2(s00_axi_awaddr[10]),
        .I3(reset),
        .I4(bvalid),
        .O(mem_write_address));
  FDRE \mem_write_address_reg[10] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[8]),
        .Q(\mem_write_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[11] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[9]),
        .Q(\mem_write_address_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[2] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[0]),
        .Q(\mem_write_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[3] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[1]),
        .Q(\mem_write_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[4] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[2]),
        .Q(\mem_write_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[5] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[3]),
        .Q(\mem_write_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[6] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[4]),
        .Q(\mem_write_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[7] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[5]),
        .Q(\mem_write_address_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[8] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[6]),
        .Q(\mem_write_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \mem_write_address_reg[9] 
       (.C(s00_axi_aclk),
        .CE(mem_write_address),
        .D(s00_axi_awaddr[7]),
        .Q(\mem_write_address_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \ram_rvalid_dly[3]_i_1 
       (.I0(mem_write_active_reg_n_0),
        .I1(\s00_axi_rdata[31]_i_4_n_0 ),
        .I2(s00_axi_arvalid),
        .I3(s00_axi_araddr[10]),
        .I4(s00_axi_rready),
        .I5(rvalid_reg_0),
        .O(ram_rvalid_dly));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ram_rvalid_dly[3]_i_2 
       (.I0(\ram_rvalid_dly_reg_n_0_[2] ),
        .I1(\ram_rvalid_dly_reg_n_0_[3] ),
        .I2(\ram_rvalid_dly_reg_n_0_[1] ),
        .I3(\ram_rvalid_dly_reg_n_0_[0] ),
        .O(\ram_rvalid_dly[3]_i_2_n_0 ));
  FDRE \ram_rvalid_dly_reg[0] 
       (.C(s00_axi_aclk),
        .CE(ram_rvalid_dly),
        .D(\ram_rvalid_dly_reg_n_0_[1] ),
        .Q(\ram_rvalid_dly_reg_n_0_[0] ),
        .R(reset));
  FDRE \ram_rvalid_dly_reg[1] 
       (.C(s00_axi_aclk),
        .CE(ram_rvalid_dly),
        .D(\ram_rvalid_dly_reg_n_0_[2] ),
        .Q(\ram_rvalid_dly_reg_n_0_[1] ),
        .R(reset));
  FDRE \ram_rvalid_dly_reg[2] 
       (.C(s00_axi_aclk),
        .CE(ram_rvalid_dly),
        .D(\ram_rvalid_dly_reg_n_0_[3] ),
        .Q(\ram_rvalid_dly_reg_n_0_[2] ),
        .R(reset));
  FDRE \ram_rvalid_dly_reg[3] 
       (.C(s00_axi_aclk),
        .CE(ram_rvalid_dly),
        .D(\ram_rvalid_dly[3]_i_2_n_0 ),
        .Q(\ram_rvalid_dly_reg_n_0_[3] ),
        .R(reset));
  LUT4 #(
    .INIT(16'h0002)) 
    \regfile[0][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00700000)) 
    \regfile[0][15]_i_2 
       (.I0(bvalid_reg_0),
        .I1(s00_axi_bready),
        .I2(bvalid),
        .I3(s00_axi_awaddr[10]),
        .I4(s00_axi_wstrb[1]),
        .O(\regfile[0][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \regfile[0][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[0][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00700000)) 
    \regfile[0][23]_i_2 
       (.I0(bvalid_reg_0),
        .I1(s00_axi_bready),
        .I2(bvalid),
        .I3(s00_axi_awaddr[10]),
        .I4(s00_axi_wstrb[2]),
        .O(\regfile[0][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \regfile[0][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[0][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00700000)) 
    \regfile[0][31]_i_2 
       (.I0(bvalid_reg_0),
        .I1(s00_axi_bready),
        .I2(bvalid),
        .I3(s00_axi_awaddr[10]),
        .I4(s00_axi_wstrb[3]),
        .O(\regfile[0][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \regfile[0][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00700000)) 
    \regfile[0][7]_i_2 
       (.I0(bvalid_reg_0),
        .I1(s00_axi_bready),
        .I2(bvalid),
        .I3(s00_axi_awaddr[10]),
        .I4(s00_axi_wstrb[0]),
        .O(\regfile[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][10]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[10]),
        .O(\regfile[1][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][11]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[11]),
        .O(\regfile[1][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][12]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[12]),
        .O(\regfile[1][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][13]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[13]),
        .O(\regfile[1][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][14]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[14]),
        .O(\regfile[1][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][15]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[15]),
        .O(\regfile[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][16]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[16]),
        .O(\regfile[1][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][17]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[17]),
        .O(\regfile[1][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][18]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[18]),
        .O(\regfile[1][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][19]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[19]),
        .O(\regfile[1][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][20]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[20]),
        .O(\regfile[1][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][21]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[21]),
        .O(\regfile[1][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][22]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[22]),
        .O(\regfile[1][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][23]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[2]),
        .I5(s00_axi_wdata[23]),
        .O(\regfile[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][24]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[24]),
        .O(\regfile[1][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][25]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[25]),
        .O(\regfile[1][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][26]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[26]),
        .O(\regfile[1][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][27]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[27]),
        .O(\regfile[1][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][28]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[28]),
        .O(\regfile[1][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][29]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[29]),
        .O(\regfile[1][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][30]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[30]),
        .O(\regfile[1][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][31]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[3]),
        .I5(s00_axi_wdata[31]),
        .O(\regfile[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000400040)) 
    \regfile[1][31]_i_2 
       (.I0(s00_axi_awaddr[10]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(mem_read_active_reg_n_0),
        .I4(s00_axi_bready),
        .I5(bvalid_reg_0),
        .O(\regfile[1][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \regfile[1][3]_i_2 
       (.I0(s00_axi_bready),
        .I1(bvalid_reg_0),
        .I2(mem_read_active_reg_n_0),
        .O(\regfile[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \regfile[1][3]_i_3 
       (.I0(s00_axi_awaddr[10]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .O(\regfile[1][3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \regfile[1][3]_i_4 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\regfile[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \regfile[1][4]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(s00_axi_awaddr[1]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[0]),
        .I4(\regfile[1][31]_i_2_n_0 ),
        .I5(s00_axi_wdata[4]),
        .O(\regfile[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \regfile[1][5]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(s00_axi_awaddr[1]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[0]),
        .I4(\regfile[1][31]_i_2_n_0 ),
        .I5(s00_axi_wdata[5]),
        .O(\regfile[1][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \regfile[1][6]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(s00_axi_awaddr[1]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[0]),
        .I4(\regfile[1][31]_i_2_n_0 ),
        .I5(s00_axi_wdata[6]),
        .O(\regfile[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \regfile[1][7]_i_1 
       (.I0(s00_axi_wstrb[0]),
        .I1(s00_axi_awaddr[1]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[0]),
        .I4(\regfile[1][31]_i_2_n_0 ),
        .I5(s00_axi_wdata[7]),
        .O(\regfile[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][8]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[8]),
        .O(\regfile[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \regfile[1][9]_i_1 
       (.I0(\regfile[1][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .I4(s00_axi_wstrb[1]),
        .I5(s00_axi_wdata[9]),
        .O(\regfile[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \regfile[2][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[2][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \regfile[2][1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(s00_axi_awaddr[1]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[2]),
        .I4(\regfile[0][7]_i_2_n_0 ),
        .O(\regfile[2][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \regfile[2][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[2][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \regfile[2][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[2][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \regfile[2][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[2]),
        .I2(s00_axi_awaddr[0]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[2][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[3][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[3][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[3][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[3][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[3][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[3][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[3][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[3][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \regfile[4][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[4][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \regfile[4][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[4][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \regfile[4][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[4][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \regfile[4][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[4][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[5][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[5][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[5][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[5][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[5][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[5][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \regfile[5][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[2]),
        .I3(s00_axi_awaddr[1]),
        .O(\regfile[5][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \regfile[6][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[6][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \regfile[6][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[6][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \regfile[6][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[6][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \regfile[6][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[6][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \regfile[7][15]_i_1 
       (.I0(\regfile[0][15]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[7][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \regfile[7][23]_i_1 
       (.I0(\regfile[0][23]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[7][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \regfile[7][31]_i_1 
       (.I0(\regfile[0][31]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[7][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \regfile[7][7]_i_1 
       (.I0(\regfile[0][7]_i_2_n_0 ),
        .I1(s00_axi_awaddr[0]),
        .I2(s00_axi_awaddr[1]),
        .I3(s00_axi_awaddr[2]),
        .O(\regfile[7][7]_i_1_n_0 ));
  FDRE \regfile_reg[0][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[0][0] ),
        .R(reset));
  FDRE \regfile_reg[0][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[0][10] ),
        .R(reset));
  FDRE \regfile_reg[0][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[0][11] ),
        .R(reset));
  FDRE \regfile_reg[0][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[0][12] ),
        .R(reset));
  FDRE \regfile_reg[0][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[0][13] ),
        .R(reset));
  FDRE \regfile_reg[0][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[0][14] ),
        .R(reset));
  FDRE \regfile_reg[0][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[0][15] ),
        .R(reset));
  FDRE \regfile_reg[0][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[0][16] ),
        .R(reset));
  FDRE \regfile_reg[0][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[0][17] ),
        .R(reset));
  FDRE \regfile_reg[0][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[0][18] ),
        .R(reset));
  FDRE \regfile_reg[0][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[0][19] ),
        .R(reset));
  FDRE \regfile_reg[0][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(p_0_in__0),
        .R(reset));
  FDRE \regfile_reg[0][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[0][20] ),
        .R(reset));
  FDRE \regfile_reg[0][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[0][21] ),
        .R(reset));
  FDRE \regfile_reg[0][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[0][22] ),
        .R(reset));
  FDRE \regfile_reg[0][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[0][23] ),
        .R(reset));
  FDRE \regfile_reg[0][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[0][24] ),
        .R(reset));
  FDRE \regfile_reg[0][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[0][25] ),
        .R(reset));
  FDRE \regfile_reg[0][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[0][26] ),
        .R(reset));
  FDRE \regfile_reg[0][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[0][27] ),
        .R(reset));
  FDRE \regfile_reg[0][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[0][28] ),
        .R(reset));
  FDRE \regfile_reg[0][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[0][29] ),
        .R(reset));
  FDRE \regfile_reg[0][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[0][2] ),
        .R(reset));
  FDRE \regfile_reg[0][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[0][30] ),
        .R(reset));
  FDRE \regfile_reg[0][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[0][31] ),
        .R(reset));
  FDRE \regfile_reg[0][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[0][3] ),
        .R(reset));
  FDRE \regfile_reg[0][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[0][4] ),
        .R(reset));
  FDRE \regfile_reg[0][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[0][5] ),
        .R(reset));
  FDRE \regfile_reg[0][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[0][6] ),
        .R(reset));
  FDRE \regfile_reg[0][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[0][7] ),
        .R(reset));
  FDRE \regfile_reg[0][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[0][8] ),
        .R(reset));
  FDRE \regfile_reg[0][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[0][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[0][9] ),
        .R(reset));
  FDRE \regfile_reg[1][0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(computer_inst_n_51),
        .Q(\regfile_reg_n_0_[1][0] ),
        .R(reset));
  FDRE \regfile_reg[1][10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][10]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][10] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][11]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][11] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][12]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][12] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][13]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][13] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][14]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][14] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][15]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][15] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][16]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][16] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][17]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][17] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][18]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][18] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][19]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][19] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(computer_inst_n_50),
        .Q(\regfile_reg_n_0_[1][1] ),
        .R(reset));
  FDRE \regfile_reg[1][20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][20]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][20] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][21]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][21] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][22]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][22] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][23]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][23] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][24]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][24] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][25]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][25] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][26]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][26] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][27]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][27] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][28]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][28] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][29]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][29] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(computer_inst_n_49),
        .Q(\regfile_reg_n_0_[1][2] ),
        .R(reset));
  FDRE \regfile_reg[1][30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][30]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][30] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][31]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][31] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(computer_inst_n_48),
        .Q(\regfile_reg_n_0_[1][3] ),
        .R(reset));
  FDRE \regfile_reg[1][4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][4]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][4] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][5]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][5] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][6]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][6] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][7]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][7] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][8]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][8] ),
        .R(mem_write_active));
  FDRE \regfile_reg[1][9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[1][9]_i_1_n_0 ),
        .Q(\regfile_reg_n_0_[1][9] ),
        .R(mem_write_active));
  FDRE \regfile_reg[2][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[2][0] ),
        .R(reset));
  FDRE \regfile_reg[2][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[2][10] ),
        .R(reset));
  FDRE \regfile_reg[2][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[2][11] ),
        .R(reset));
  FDRE \regfile_reg[2][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[2][12] ),
        .R(reset));
  FDRE \regfile_reg[2][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[2][13] ),
        .R(reset));
  FDRE \regfile_reg[2][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[2][14] ),
        .R(reset));
  FDRE \regfile_reg[2][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[2][15] ),
        .R(reset));
  FDRE \regfile_reg[2][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[2][16] ),
        .R(reset));
  FDRE \regfile_reg[2][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[2][17] ),
        .R(reset));
  FDRE \regfile_reg[2][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[2][18] ),
        .R(reset));
  FDRE \regfile_reg[2][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[2][19] ),
        .R(reset));
  FDRE \regfile_reg[2][1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\regfile[2][1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(reset));
  FDRE \regfile_reg[2][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[2][20] ),
        .R(reset));
  FDRE \regfile_reg[2][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[2][21] ),
        .R(reset));
  FDRE \regfile_reg[2][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[2][22] ),
        .R(reset));
  FDRE \regfile_reg[2][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[2][23] ),
        .R(reset));
  FDRE \regfile_reg[2][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[2][24] ),
        .R(reset));
  FDRE \regfile_reg[2][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[2][25] ),
        .R(reset));
  FDRE \regfile_reg[2][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[2][26] ),
        .R(reset));
  FDRE \regfile_reg[2][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[2][27] ),
        .R(reset));
  FDRE \regfile_reg[2][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[2][28] ),
        .R(reset));
  FDRE \regfile_reg[2][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[2][29] ),
        .R(reset));
  FDRE \regfile_reg[2][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[2][2] ),
        .R(reset));
  FDRE \regfile_reg[2][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[2][30] ),
        .R(reset));
  FDRE \regfile_reg[2][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[2][31] ),
        .R(reset));
  FDRE \regfile_reg[2][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[2][3] ),
        .R(reset));
  FDRE \regfile_reg[2][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[2][4] ),
        .R(reset));
  FDRE \regfile_reg[2][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[2][5] ),
        .R(reset));
  FDRE \regfile_reg[2][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[2][6] ),
        .R(reset));
  FDRE \regfile_reg[2][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[2][7] ),
        .R(reset));
  FDRE \regfile_reg[2][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[2][8] ),
        .R(reset));
  FDRE \regfile_reg[2][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[2][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[2][9] ),
        .R(reset));
  FDRE \regfile_reg[3][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[3][0] ),
        .R(reset));
  FDRE \regfile_reg[3][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[3][10] ),
        .R(reset));
  FDRE \regfile_reg[3][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[3][11] ),
        .R(reset));
  FDRE \regfile_reg[3][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[3][12] ),
        .R(reset));
  FDRE \regfile_reg[3][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[3][13] ),
        .R(reset));
  FDRE \regfile_reg[3][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[3][14] ),
        .R(reset));
  FDRE \regfile_reg[3][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[3][15] ),
        .R(reset));
  FDRE \regfile_reg[3][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[3][16] ),
        .R(reset));
  FDRE \regfile_reg[3][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[3][17] ),
        .R(reset));
  FDRE \regfile_reg[3][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[3][18] ),
        .R(reset));
  FDRE \regfile_reg[3][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[3][19] ),
        .R(reset));
  FDRE \regfile_reg[3][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\regfile_reg_n_0_[3][1] ),
        .R(reset));
  FDRE \regfile_reg[3][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[3][20] ),
        .R(reset));
  FDRE \regfile_reg[3][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[3][21] ),
        .R(reset));
  FDRE \regfile_reg[3][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[3][22] ),
        .R(reset));
  FDRE \regfile_reg[3][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[3][23] ),
        .R(reset));
  FDRE \regfile_reg[3][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[3][24] ),
        .R(reset));
  FDRE \regfile_reg[3][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[3][25] ),
        .R(reset));
  FDRE \regfile_reg[3][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[3][26] ),
        .R(reset));
  FDRE \regfile_reg[3][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[3][27] ),
        .R(reset));
  FDRE \regfile_reg[3][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[3][28] ),
        .R(reset));
  FDRE \regfile_reg[3][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[3][29] ),
        .R(reset));
  FDRE \regfile_reg[3][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[3][2] ),
        .R(reset));
  FDRE \regfile_reg[3][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[3][30] ),
        .R(reset));
  FDRE \regfile_reg[3][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[3][31] ),
        .R(reset));
  FDRE \regfile_reg[3][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[3][3] ),
        .R(reset));
  FDRE \regfile_reg[3][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[3][4] ),
        .R(reset));
  FDRE \regfile_reg[3][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[3][5] ),
        .R(reset));
  FDRE \regfile_reg[3][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[3][6] ),
        .R(reset));
  FDRE \regfile_reg[3][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[3][7] ),
        .R(reset));
  FDRE \regfile_reg[3][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[3][8] ),
        .R(reset));
  FDRE \regfile_reg[3][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[3][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[3][9] ),
        .R(reset));
  FDRE \regfile_reg[4][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[4][0] ),
        .R(reset));
  FDRE \regfile_reg[4][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[4][10] ),
        .R(reset));
  FDRE \regfile_reg[4][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[4][11] ),
        .R(reset));
  FDRE \regfile_reg[4][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[4][12] ),
        .R(reset));
  FDRE \regfile_reg[4][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[4][13] ),
        .R(reset));
  FDRE \regfile_reg[4][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[4][14] ),
        .R(reset));
  FDRE \regfile_reg[4][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[4][15] ),
        .R(reset));
  FDRE \regfile_reg[4][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[4][16] ),
        .R(reset));
  FDRE \regfile_reg[4][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[4][17] ),
        .R(reset));
  FDRE \regfile_reg[4][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[4][18] ),
        .R(reset));
  FDRE \regfile_reg[4][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[4][19] ),
        .R(reset));
  FDRE \regfile_reg[4][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\regfile_reg_n_0_[4][1] ),
        .R(reset));
  FDRE \regfile_reg[4][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[4][20] ),
        .R(reset));
  FDRE \regfile_reg[4][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[4][21] ),
        .R(reset));
  FDRE \regfile_reg[4][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[4][22] ),
        .R(reset));
  FDRE \regfile_reg[4][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[4][23] ),
        .R(reset));
  FDRE \regfile_reg[4][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[4][24] ),
        .R(reset));
  FDRE \regfile_reg[4][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[4][25] ),
        .R(reset));
  FDRE \regfile_reg[4][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[4][26] ),
        .R(reset));
  FDRE \regfile_reg[4][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[4][27] ),
        .R(reset));
  FDRE \regfile_reg[4][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[4][28] ),
        .R(reset));
  FDRE \regfile_reg[4][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[4][29] ),
        .R(reset));
  FDRE \regfile_reg[4][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[4][2] ),
        .R(reset));
  FDRE \regfile_reg[4][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[4][30] ),
        .R(reset));
  FDRE \regfile_reg[4][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[4][31] ),
        .R(reset));
  FDRE \regfile_reg[4][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[4][3] ),
        .R(reset));
  FDRE \regfile_reg[4][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[4][4] ),
        .R(reset));
  FDRE \regfile_reg[4][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[4][5] ),
        .R(reset));
  FDRE \regfile_reg[4][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[4][6] ),
        .R(reset));
  FDRE \regfile_reg[4][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[4][7] ),
        .R(reset));
  FDRE \regfile_reg[4][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[4][8] ),
        .R(reset));
  FDRE \regfile_reg[4][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[4][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[4][9] ),
        .R(reset));
  FDRE \regfile_reg[5][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[5][0] ),
        .R(reset));
  FDRE \regfile_reg[5][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[5][10] ),
        .R(reset));
  FDRE \regfile_reg[5][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[5][11] ),
        .R(reset));
  FDRE \regfile_reg[5][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[5][12] ),
        .R(reset));
  FDRE \regfile_reg[5][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[5][13] ),
        .R(reset));
  FDRE \regfile_reg[5][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[5][14] ),
        .R(reset));
  FDRE \regfile_reg[5][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[5][15] ),
        .R(reset));
  FDRE \regfile_reg[5][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[5][16] ),
        .R(reset));
  FDRE \regfile_reg[5][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[5][17] ),
        .R(reset));
  FDRE \regfile_reg[5][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[5][18] ),
        .R(reset));
  FDRE \regfile_reg[5][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[5][19] ),
        .R(reset));
  FDRE \regfile_reg[5][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\regfile_reg_n_0_[5][1] ),
        .R(reset));
  FDRE \regfile_reg[5][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[5][20] ),
        .R(reset));
  FDRE \regfile_reg[5][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[5][21] ),
        .R(reset));
  FDRE \regfile_reg[5][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[5][22] ),
        .R(reset));
  FDRE \regfile_reg[5][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[5][23] ),
        .R(reset));
  FDRE \regfile_reg[5][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[5][24] ),
        .R(reset));
  FDRE \regfile_reg[5][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[5][25] ),
        .R(reset));
  FDRE \regfile_reg[5][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[5][26] ),
        .R(reset));
  FDRE \regfile_reg[5][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[5][27] ),
        .R(reset));
  FDRE \regfile_reg[5][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[5][28] ),
        .R(reset));
  FDRE \regfile_reg[5][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[5][29] ),
        .R(reset));
  FDRE \regfile_reg[5][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[5][2] ),
        .R(reset));
  FDRE \regfile_reg[5][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[5][30] ),
        .R(reset));
  FDRE \regfile_reg[5][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[5][31] ),
        .R(reset));
  FDRE \regfile_reg[5][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[5][3] ),
        .R(reset));
  FDRE \regfile_reg[5][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[5][4] ),
        .R(reset));
  FDRE \regfile_reg[5][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[5][5] ),
        .R(reset));
  FDRE \regfile_reg[5][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[5][6] ),
        .R(reset));
  FDRE \regfile_reg[5][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[5][7] ),
        .R(reset));
  FDRE \regfile_reg[5][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[5][8] ),
        .R(reset));
  FDRE \regfile_reg[5][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[5][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[5][9] ),
        .R(reset));
  FDRE \regfile_reg[6][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[6][0] ),
        .R(reset));
  FDRE \regfile_reg[6][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[6][10] ),
        .R(reset));
  FDRE \regfile_reg[6][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[6][11] ),
        .R(reset));
  FDRE \regfile_reg[6][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[6][12] ),
        .R(reset));
  FDRE \regfile_reg[6][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[6][13] ),
        .R(reset));
  FDRE \regfile_reg[6][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[6][14] ),
        .R(reset));
  FDRE \regfile_reg[6][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[6][15] ),
        .R(reset));
  FDRE \regfile_reg[6][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[6][16] ),
        .R(reset));
  FDRE \regfile_reg[6][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[6][17] ),
        .R(reset));
  FDRE \regfile_reg[6][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[6][18] ),
        .R(reset));
  FDRE \regfile_reg[6][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[6][19] ),
        .R(reset));
  FDRE \regfile_reg[6][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\regfile_reg_n_0_[6][1] ),
        .R(reset));
  FDRE \regfile_reg[6][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[6][20] ),
        .R(reset));
  FDRE \regfile_reg[6][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[6][21] ),
        .R(reset));
  FDRE \regfile_reg[6][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[6][22] ),
        .R(reset));
  FDRE \regfile_reg[6][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[6][23] ),
        .R(reset));
  FDRE \regfile_reg[6][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[6][24] ),
        .R(reset));
  FDRE \regfile_reg[6][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[6][25] ),
        .R(reset));
  FDRE \regfile_reg[6][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[6][26] ),
        .R(reset));
  FDRE \regfile_reg[6][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[6][27] ),
        .R(reset));
  FDRE \regfile_reg[6][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[6][28] ),
        .R(reset));
  FDRE \regfile_reg[6][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[6][29] ),
        .R(reset));
  FDRE \regfile_reg[6][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[6][2] ),
        .R(reset));
  FDRE \regfile_reg[6][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[6][30] ),
        .R(reset));
  FDRE \regfile_reg[6][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[6][31] ),
        .R(reset));
  FDRE \regfile_reg[6][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[6][3] ),
        .R(reset));
  FDRE \regfile_reg[6][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[6][4] ),
        .R(reset));
  FDRE \regfile_reg[6][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[6][5] ),
        .R(reset));
  FDRE \regfile_reg[6][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[6][6] ),
        .R(reset));
  FDRE \regfile_reg[6][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[6][7] ),
        .R(reset));
  FDRE \regfile_reg[6][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[6][8] ),
        .R(reset));
  FDRE \regfile_reg[6][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[6][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[6][9] ),
        .R(reset));
  FDRE \regfile_reg[7][0] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\regfile_reg_n_0_[7][0] ),
        .R(reset));
  FDRE \regfile_reg[7][10] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\regfile_reg_n_0_[7][10] ),
        .R(reset));
  FDRE \regfile_reg[7][11] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\regfile_reg_n_0_[7][11] ),
        .R(reset));
  FDRE \regfile_reg[7][12] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\regfile_reg_n_0_[7][12] ),
        .R(reset));
  FDRE \regfile_reg[7][13] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\regfile_reg_n_0_[7][13] ),
        .R(reset));
  FDRE \regfile_reg[7][14] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\regfile_reg_n_0_[7][14] ),
        .R(reset));
  FDRE \regfile_reg[7][15] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\regfile_reg_n_0_[7][15] ),
        .R(reset));
  FDRE \regfile_reg[7][16] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\regfile_reg_n_0_[7][16] ),
        .R(reset));
  FDRE \regfile_reg[7][17] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\regfile_reg_n_0_[7][17] ),
        .R(reset));
  FDRE \regfile_reg[7][18] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\regfile_reg_n_0_[7][18] ),
        .R(reset));
  FDRE \regfile_reg[7][19] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\regfile_reg_n_0_[7][19] ),
        .R(reset));
  FDRE \regfile_reg[7][1] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\regfile_reg_n_0_[7][1] ),
        .R(reset));
  FDRE \regfile_reg[7][20] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\regfile_reg_n_0_[7][20] ),
        .R(reset));
  FDRE \regfile_reg[7][21] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\regfile_reg_n_0_[7][21] ),
        .R(reset));
  FDRE \regfile_reg[7][22] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\regfile_reg_n_0_[7][22] ),
        .R(reset));
  FDRE \regfile_reg[7][23] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\regfile_reg_n_0_[7][23] ),
        .R(reset));
  FDRE \regfile_reg[7][24] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\regfile_reg_n_0_[7][24] ),
        .R(reset));
  FDRE \regfile_reg[7][25] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\regfile_reg_n_0_[7][25] ),
        .R(reset));
  FDRE \regfile_reg[7][26] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\regfile_reg_n_0_[7][26] ),
        .R(reset));
  FDRE \regfile_reg[7][27] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\regfile_reg_n_0_[7][27] ),
        .R(reset));
  FDRE \regfile_reg[7][28] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\regfile_reg_n_0_[7][28] ),
        .R(reset));
  FDRE \regfile_reg[7][29] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\regfile_reg_n_0_[7][29] ),
        .R(reset));
  FDRE \regfile_reg[7][2] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\regfile_reg_n_0_[7][2] ),
        .R(reset));
  FDRE \regfile_reg[7][30] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\regfile_reg_n_0_[7][30] ),
        .R(reset));
  FDRE \regfile_reg[7][31] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\regfile_reg_n_0_[7][31] ),
        .R(reset));
  FDRE \regfile_reg[7][3] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\regfile_reg_n_0_[7][3] ),
        .R(reset));
  FDRE \regfile_reg[7][4] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\regfile_reg_n_0_[7][4] ),
        .R(reset));
  FDRE \regfile_reg[7][5] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\regfile_reg_n_0_[7][5] ),
        .R(reset));
  FDRE \regfile_reg[7][6] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\regfile_reg_n_0_[7][6] ),
        .R(reset));
  FDRE \regfile_reg[7][7] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\regfile_reg_n_0_[7][7] ),
        .R(reset));
  FDRE \regfile_reg[7][8] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\regfile_reg_n_0_[7][8] ),
        .R(reset));
  FDRE \regfile_reg[7][9] 
       (.C(s00_axi_aclk),
        .CE(\regfile[7][15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\regfile_reg_n_0_[7][9] ),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h22220222)) 
    rvalid_i_1
       (.I0(rvalid_i_2_n_0),
        .I1(reset),
        .I2(s00_axi_rready),
        .I3(rvalid_reg_0),
        .I4(mem_write_active_reg_n_0),
        .O(rvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEEFFFFF22203300)) 
    rvalid_i_2
       (.I0(\ram_rvalid_dly_reg_n_0_[0] ),
        .I1(mem_write_active_reg_n_0),
        .I2(\s00_axi_rdata[31]_i_4_n_0 ),
        .I3(s00_axi_arvalid),
        .I4(s00_axi_araddr[10]),
        .I5(rvalid_reg_0),
        .O(rvalid_i_2_n_0));
  FDRE rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rvalid_i_1_n_0),
        .Q(rvalid_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    s00_axi_arready_i_1
       (.I0(rvalid_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_aresetn),
        .O(s00_axi_arready_i_1_n_0));
  FDRE s00_axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_arready_i_1_n_0),
        .Q(s00_axi_arready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[0]_i_2 
       (.I0(\regfile_reg_n_0_[1][0] ),
        .I1(\regfile_reg_n_0_[3][0] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][0] ),
        .I5(\regfile_reg_n_0_[2][0] ),
        .O(\s00_axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[0]_i_3 
       (.I0(\regfile_reg_n_0_[5][0] ),
        .I1(\regfile_reg_n_0_[7][0] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][0] ),
        .I5(\regfile_reg_n_0_[6][0] ),
        .O(\s00_axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[10]_i_2 
       (.I0(\regfile_reg_n_0_[1][10] ),
        .I1(\regfile_reg_n_0_[3][10] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][10] ),
        .I5(\regfile_reg_n_0_[2][10] ),
        .O(\s00_axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[10]_i_3 
       (.I0(\regfile_reg_n_0_[5][10] ),
        .I1(\regfile_reg_n_0_[7][10] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][10] ),
        .I5(\regfile_reg_n_0_[6][10] ),
        .O(\s00_axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[11]_i_2 
       (.I0(\regfile_reg_n_0_[1][11] ),
        .I1(\regfile_reg_n_0_[3][11] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][11] ),
        .I5(\regfile_reg_n_0_[2][11] ),
        .O(\s00_axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[11]_i_3 
       (.I0(\regfile_reg_n_0_[5][11] ),
        .I1(\regfile_reg_n_0_[7][11] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][11] ),
        .I5(\regfile_reg_n_0_[6][11] ),
        .O(\s00_axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[12]_i_2 
       (.I0(\regfile_reg_n_0_[1][12] ),
        .I1(\regfile_reg_n_0_[3][12] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][12] ),
        .I5(\regfile_reg_n_0_[2][12] ),
        .O(\s00_axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[12]_i_3 
       (.I0(\regfile_reg_n_0_[5][12] ),
        .I1(\regfile_reg_n_0_[7][12] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][12] ),
        .I5(\regfile_reg_n_0_[6][12] ),
        .O(\s00_axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[13]_i_2 
       (.I0(\regfile_reg_n_0_[1][13] ),
        .I1(\regfile_reg_n_0_[3][13] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][13] ),
        .I5(\regfile_reg_n_0_[2][13] ),
        .O(\s00_axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[13]_i_3 
       (.I0(\regfile_reg_n_0_[5][13] ),
        .I1(\regfile_reg_n_0_[7][13] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][13] ),
        .I5(\regfile_reg_n_0_[6][13] ),
        .O(\s00_axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[14]_i_2 
       (.I0(\regfile_reg_n_0_[1][14] ),
        .I1(\regfile_reg_n_0_[3][14] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][14] ),
        .I5(\regfile_reg_n_0_[2][14] ),
        .O(\s00_axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[14]_i_3 
       (.I0(\regfile_reg_n_0_[5][14] ),
        .I1(\regfile_reg_n_0_[7][14] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][14] ),
        .I5(\regfile_reg_n_0_[6][14] ),
        .O(\s00_axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[15]_i_2 
       (.I0(\regfile_reg_n_0_[1][15] ),
        .I1(\regfile_reg_n_0_[3][15] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][15] ),
        .I5(\regfile_reg_n_0_[2][15] ),
        .O(\s00_axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[15]_i_3 
       (.I0(\regfile_reg_n_0_[5][15] ),
        .I1(\regfile_reg_n_0_[7][15] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][15] ),
        .I5(\regfile_reg_n_0_[6][15] ),
        .O(\s00_axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[16]_i_2 
       (.I0(\regfile_reg_n_0_[1][16] ),
        .I1(\regfile_reg_n_0_[3][16] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][16] ),
        .I5(\regfile_reg_n_0_[2][16] ),
        .O(\s00_axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[16]_i_3 
       (.I0(\regfile_reg_n_0_[5][16] ),
        .I1(\regfile_reg_n_0_[7][16] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][16] ),
        .I5(\regfile_reg_n_0_[6][16] ),
        .O(\s00_axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[17]_i_2 
       (.I0(\regfile_reg_n_0_[1][17] ),
        .I1(\regfile_reg_n_0_[3][17] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][17] ),
        .I5(\regfile_reg_n_0_[2][17] ),
        .O(\s00_axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[17]_i_3 
       (.I0(\regfile_reg_n_0_[5][17] ),
        .I1(\regfile_reg_n_0_[7][17] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][17] ),
        .I5(\regfile_reg_n_0_[6][17] ),
        .O(\s00_axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[18]_i_2 
       (.I0(\regfile_reg_n_0_[1][18] ),
        .I1(\regfile_reg_n_0_[3][18] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][18] ),
        .I5(\regfile_reg_n_0_[2][18] ),
        .O(\s00_axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[18]_i_3 
       (.I0(\regfile_reg_n_0_[5][18] ),
        .I1(\regfile_reg_n_0_[7][18] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][18] ),
        .I5(\regfile_reg_n_0_[6][18] ),
        .O(\s00_axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[19]_i_2 
       (.I0(\regfile_reg_n_0_[1][19] ),
        .I1(\regfile_reg_n_0_[3][19] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][19] ),
        .I5(\regfile_reg_n_0_[2][19] ),
        .O(\s00_axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[19]_i_3 
       (.I0(\regfile_reg_n_0_[5][19] ),
        .I1(\regfile_reg_n_0_[7][19] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][19] ),
        .I5(\regfile_reg_n_0_[6][19] ),
        .O(\s00_axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[1]_i_2 
       (.I0(\regfile_reg_n_0_[1][1] ),
        .I1(\regfile_reg_n_0_[3][1] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(p_0_in__0),
        .I5(p_0_in),
        .O(\s00_axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[1]_i_3 
       (.I0(\regfile_reg_n_0_[5][1] ),
        .I1(\regfile_reg_n_0_[7][1] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][1] ),
        .I5(\regfile_reg_n_0_[6][1] ),
        .O(\s00_axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[20]_i_2 
       (.I0(\regfile_reg_n_0_[1][20] ),
        .I1(\regfile_reg_n_0_[3][20] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][20] ),
        .I5(\regfile_reg_n_0_[2][20] ),
        .O(\s00_axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[20]_i_3 
       (.I0(\regfile_reg_n_0_[5][20] ),
        .I1(\regfile_reg_n_0_[7][20] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][20] ),
        .I5(\regfile_reg_n_0_[6][20] ),
        .O(\s00_axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[21]_i_2 
       (.I0(\regfile_reg_n_0_[1][21] ),
        .I1(\regfile_reg_n_0_[3][21] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][21] ),
        .I5(\regfile_reg_n_0_[2][21] ),
        .O(\s00_axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[21]_i_3 
       (.I0(\regfile_reg_n_0_[5][21] ),
        .I1(\regfile_reg_n_0_[7][21] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][21] ),
        .I5(\regfile_reg_n_0_[6][21] ),
        .O(\s00_axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[22]_i_2 
       (.I0(\regfile_reg_n_0_[1][22] ),
        .I1(\regfile_reg_n_0_[3][22] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][22] ),
        .I5(\regfile_reg_n_0_[2][22] ),
        .O(\s00_axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[22]_i_3 
       (.I0(\regfile_reg_n_0_[5][22] ),
        .I1(\regfile_reg_n_0_[7][22] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][22] ),
        .I5(\regfile_reg_n_0_[6][22] ),
        .O(\s00_axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[23]_i_2 
       (.I0(\regfile_reg_n_0_[1][23] ),
        .I1(\regfile_reg_n_0_[3][23] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][23] ),
        .I5(\regfile_reg_n_0_[2][23] ),
        .O(\s00_axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[23]_i_3 
       (.I0(\regfile_reg_n_0_[5][23] ),
        .I1(\regfile_reg_n_0_[7][23] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][23] ),
        .I5(\regfile_reg_n_0_[6][23] ),
        .O(\s00_axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[24]_i_2 
       (.I0(\regfile_reg_n_0_[1][24] ),
        .I1(\regfile_reg_n_0_[3][24] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][24] ),
        .I5(\regfile_reg_n_0_[2][24] ),
        .O(\s00_axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[24]_i_3 
       (.I0(\regfile_reg_n_0_[5][24] ),
        .I1(\regfile_reg_n_0_[7][24] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][24] ),
        .I5(\regfile_reg_n_0_[6][24] ),
        .O(\s00_axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[25]_i_2 
       (.I0(\regfile_reg_n_0_[1][25] ),
        .I1(\regfile_reg_n_0_[3][25] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][25] ),
        .I5(\regfile_reg_n_0_[2][25] ),
        .O(\s00_axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[25]_i_3 
       (.I0(\regfile_reg_n_0_[5][25] ),
        .I1(\regfile_reg_n_0_[7][25] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][25] ),
        .I5(\regfile_reg_n_0_[6][25] ),
        .O(\s00_axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[26]_i_2 
       (.I0(\regfile_reg_n_0_[1][26] ),
        .I1(\regfile_reg_n_0_[3][26] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][26] ),
        .I5(\regfile_reg_n_0_[2][26] ),
        .O(\s00_axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[26]_i_3 
       (.I0(\regfile_reg_n_0_[5][26] ),
        .I1(\regfile_reg_n_0_[7][26] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][26] ),
        .I5(\regfile_reg_n_0_[6][26] ),
        .O(\s00_axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[27]_i_2 
       (.I0(\regfile_reg_n_0_[1][27] ),
        .I1(\regfile_reg_n_0_[3][27] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][27] ),
        .I5(\regfile_reg_n_0_[2][27] ),
        .O(\s00_axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[27]_i_3 
       (.I0(\regfile_reg_n_0_[5][27] ),
        .I1(\regfile_reg_n_0_[7][27] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][27] ),
        .I5(\regfile_reg_n_0_[6][27] ),
        .O(\s00_axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[28]_i_2 
       (.I0(\regfile_reg_n_0_[1][28] ),
        .I1(\regfile_reg_n_0_[3][28] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][28] ),
        .I5(\regfile_reg_n_0_[2][28] ),
        .O(\s00_axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[28]_i_3 
       (.I0(\regfile_reg_n_0_[5][28] ),
        .I1(\regfile_reg_n_0_[7][28] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][28] ),
        .I5(\regfile_reg_n_0_[6][28] ),
        .O(\s00_axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[29]_i_2 
       (.I0(\regfile_reg_n_0_[1][29] ),
        .I1(\regfile_reg_n_0_[3][29] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][29] ),
        .I5(\regfile_reg_n_0_[2][29] ),
        .O(\s00_axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[29]_i_3 
       (.I0(\regfile_reg_n_0_[5][29] ),
        .I1(\regfile_reg_n_0_[7][29] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][29] ),
        .I5(\regfile_reg_n_0_[6][29] ),
        .O(\s00_axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[2]_i_2 
       (.I0(\regfile_reg_n_0_[1][2] ),
        .I1(\regfile_reg_n_0_[3][2] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][2] ),
        .I5(\regfile_reg_n_0_[2][2] ),
        .O(\s00_axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[2]_i_3 
       (.I0(\regfile_reg_n_0_[5][2] ),
        .I1(\regfile_reg_n_0_[7][2] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][2] ),
        .I5(\regfile_reg_n_0_[6][2] ),
        .O(\s00_axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[30]_i_2 
       (.I0(\regfile_reg_n_0_[1][30] ),
        .I1(\regfile_reg_n_0_[3][30] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][30] ),
        .I5(\regfile_reg_n_0_[2][30] ),
        .O(\s00_axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[30]_i_3 
       (.I0(\regfile_reg_n_0_[5][30] ),
        .I1(\regfile_reg_n_0_[7][30] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][30] ),
        .I5(\regfile_reg_n_0_[6][30] ),
        .O(\s00_axi_rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \s00_axi_rdata[31]_i_1 
       (.I0(\regfile_reg_n_0_[0][0] ),
        .I1(s00_axi_aresetn),
        .O(reset));
  LUT6 #(
    .INIT(64'h000000002A3F2A00)) 
    \s00_axi_rdata[31]_i_2 
       (.I0(\s00_axi_rdata[31]_i_4_n_0 ),
        .I1(rvalid_reg_0),
        .I2(s00_axi_rready),
        .I3(s00_axi_araddr[10]),
        .I4(s00_axi_arvalid),
        .I5(mem_write_active_reg_n_0),
        .O(\s00_axi_rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s00_axi_rdata[31]_i_4 
       (.I0(\ram_rvalid_dly_reg_n_0_[0] ),
        .I1(\ram_rvalid_dly_reg_n_0_[1] ),
        .I2(\ram_rvalid_dly_reg_n_0_[3] ),
        .I3(\ram_rvalid_dly_reg_n_0_[2] ),
        .O(\s00_axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[31]_i_5 
       (.I0(\regfile_reg_n_0_[1][31] ),
        .I1(\regfile_reg_n_0_[3][31] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][31] ),
        .I5(\regfile_reg_n_0_[2][31] ),
        .O(\s00_axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[31]_i_6 
       (.I0(\regfile_reg_n_0_[5][31] ),
        .I1(\regfile_reg_n_0_[7][31] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][31] ),
        .I5(\regfile_reg_n_0_[6][31] ),
        .O(\s00_axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[3]_i_2 
       (.I0(\regfile_reg_n_0_[1][3] ),
        .I1(\regfile_reg_n_0_[3][3] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][3] ),
        .I5(\regfile_reg_n_0_[2][3] ),
        .O(\s00_axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[3]_i_3 
       (.I0(\regfile_reg_n_0_[5][3] ),
        .I1(\regfile_reg_n_0_[7][3] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][3] ),
        .I5(\regfile_reg_n_0_[6][3] ),
        .O(\s00_axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[4]_i_2 
       (.I0(\regfile_reg_n_0_[1][4] ),
        .I1(\regfile_reg_n_0_[3][4] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][4] ),
        .I5(\regfile_reg_n_0_[2][4] ),
        .O(\s00_axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[4]_i_3 
       (.I0(\regfile_reg_n_0_[5][4] ),
        .I1(\regfile_reg_n_0_[7][4] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][4] ),
        .I5(\regfile_reg_n_0_[6][4] ),
        .O(\s00_axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[5]_i_2 
       (.I0(\regfile_reg_n_0_[1][5] ),
        .I1(\regfile_reg_n_0_[3][5] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][5] ),
        .I5(\regfile_reg_n_0_[2][5] ),
        .O(\s00_axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[5]_i_3 
       (.I0(\regfile_reg_n_0_[5][5] ),
        .I1(\regfile_reg_n_0_[7][5] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][5] ),
        .I5(\regfile_reg_n_0_[6][5] ),
        .O(\s00_axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[6]_i_2 
       (.I0(\regfile_reg_n_0_[1][6] ),
        .I1(\regfile_reg_n_0_[3][6] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][6] ),
        .I5(\regfile_reg_n_0_[2][6] ),
        .O(\s00_axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[6]_i_3 
       (.I0(\regfile_reg_n_0_[5][6] ),
        .I1(\regfile_reg_n_0_[7][6] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][6] ),
        .I5(\regfile_reg_n_0_[6][6] ),
        .O(\s00_axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[7]_i_2 
       (.I0(\regfile_reg_n_0_[1][7] ),
        .I1(\regfile_reg_n_0_[3][7] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][7] ),
        .I5(\regfile_reg_n_0_[2][7] ),
        .O(\s00_axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[7]_i_3 
       (.I0(\regfile_reg_n_0_[5][7] ),
        .I1(\regfile_reg_n_0_[7][7] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][7] ),
        .I5(\regfile_reg_n_0_[6][7] ),
        .O(\s00_axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[8]_i_2 
       (.I0(\regfile_reg_n_0_[1][8] ),
        .I1(\regfile_reg_n_0_[3][8] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][8] ),
        .I5(\regfile_reg_n_0_[2][8] ),
        .O(\s00_axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[8]_i_3 
       (.I0(\regfile_reg_n_0_[5][8] ),
        .I1(\regfile_reg_n_0_[7][8] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][8] ),
        .I5(\regfile_reg_n_0_[6][8] ),
        .O(\s00_axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[9]_i_2 
       (.I0(\regfile_reg_n_0_[1][9] ),
        .I1(\regfile_reg_n_0_[3][9] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[0][9] ),
        .I5(\regfile_reg_n_0_[2][9] ),
        .O(\s00_axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \s00_axi_rdata[9]_i_3 
       (.I0(\regfile_reg_n_0_[5][9] ),
        .I1(\regfile_reg_n_0_[7][9] ),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(\regfile_reg_n_0_[4][9] ),
        .I5(\regfile_reg_n_0_[6][9] ),
        .O(\s00_axi_rdata[9]_i_3_n_0 ));
  FDRE \s00_axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_83),
        .Q(s00_axi_rdata[0]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_73),
        .Q(s00_axi_rdata[10]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_72),
        .Q(s00_axi_rdata[11]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_71),
        .Q(s00_axi_rdata[12]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_70),
        .Q(s00_axi_rdata[13]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_69),
        .Q(s00_axi_rdata[14]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_68),
        .Q(s00_axi_rdata[15]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_67),
        .Q(s00_axi_rdata[16]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_66),
        .Q(s00_axi_rdata[17]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_65),
        .Q(s00_axi_rdata[18]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_64),
        .Q(s00_axi_rdata[19]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_82),
        .Q(s00_axi_rdata[1]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_63),
        .Q(s00_axi_rdata[20]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_62),
        .Q(s00_axi_rdata[21]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_61),
        .Q(s00_axi_rdata[22]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_60),
        .Q(s00_axi_rdata[23]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_59),
        .Q(s00_axi_rdata[24]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_58),
        .Q(s00_axi_rdata[25]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_57),
        .Q(s00_axi_rdata[26]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_56),
        .Q(s00_axi_rdata[27]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_55),
        .Q(s00_axi_rdata[28]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_54),
        .Q(s00_axi_rdata[29]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_81),
        .Q(s00_axi_rdata[2]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_53),
        .Q(s00_axi_rdata[30]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_52),
        .Q(s00_axi_rdata[31]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_80),
        .Q(s00_axi_rdata[3]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_79),
        .Q(s00_axi_rdata[4]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_78),
        .Q(s00_axi_rdata[5]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_77),
        .Q(s00_axi_rdata[6]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_76),
        .Q(s00_axi_rdata[7]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_75),
        .Q(s00_axi_rdata[8]),
        .R(reset));
  FDRE \s00_axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\s00_axi_rdata[31]_i_2_n_0 ),
        .D(computer_inst_n_74),
        .Q(s00_axi_rdata[9]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00EA0000)) 
    s00_axi_wready_i_1
       (.I0(s00_axi_awready),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(bvalid_reg_0),
        .I4(s00_axi_aresetn),
        .O(s00_axi_wready_i_1_n_0));
  FDRE s00_axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wready_i_1_n_0),
        .Q(s00_axi_awready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bram_xpm_wrapper" *) 
module top_korner_RISC_V_0_0_bram_xpm_wrapper
   (douta,
    \s00_axi_araddr[4] ,
    CLK,
    RAM_selected,
    Q,
    addra,
    D,
    s00_axi_aclk,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ,
    s00_axi_araddr,
    \s00_axi_rdata_reg[31] ,
    \s00_axi_rdata_reg[31]_0 ,
    \s00_axi_rdata_reg[0] ,
    \s00_axi_rdata_reg[0]_0 ,
    \s00_axi_rdata_reg[1] ,
    \s00_axi_rdata_reg[1]_0 ,
    \s00_axi_rdata_reg[2] ,
    \s00_axi_rdata_reg[2]_0 ,
    \s00_axi_rdata_reg[3] ,
    \s00_axi_rdata_reg[3]_0 ,
    \s00_axi_rdata_reg[4] ,
    \s00_axi_rdata_reg[4]_0 ,
    \s00_axi_rdata_reg[5] ,
    \s00_axi_rdata_reg[5]_0 ,
    \s00_axi_rdata_reg[6] ,
    \s00_axi_rdata_reg[6]_0 ,
    \s00_axi_rdata_reg[7] ,
    \s00_axi_rdata_reg[7]_0 ,
    \s00_axi_rdata_reg[8] ,
    \s00_axi_rdata_reg[8]_0 ,
    \s00_axi_rdata_reg[9] ,
    \s00_axi_rdata_reg[9]_0 ,
    \s00_axi_rdata_reg[10] ,
    \s00_axi_rdata_reg[10]_0 ,
    \s00_axi_rdata_reg[11] ,
    \s00_axi_rdata_reg[11]_0 ,
    \s00_axi_rdata_reg[12] ,
    \s00_axi_rdata_reg[12]_0 ,
    \s00_axi_rdata_reg[13] ,
    \s00_axi_rdata_reg[13]_0 ,
    \s00_axi_rdata_reg[14] ,
    \s00_axi_rdata_reg[14]_0 ,
    \s00_axi_rdata_reg[15] ,
    \s00_axi_rdata_reg[15]_0 ,
    \s00_axi_rdata_reg[16] ,
    \s00_axi_rdata_reg[16]_0 ,
    \s00_axi_rdata_reg[17] ,
    \s00_axi_rdata_reg[17]_0 ,
    \s00_axi_rdata_reg[18] ,
    \s00_axi_rdata_reg[18]_0 ,
    \s00_axi_rdata_reg[19] ,
    \s00_axi_rdata_reg[19]_0 ,
    \s00_axi_rdata_reg[20] ,
    \s00_axi_rdata_reg[20]_0 ,
    \s00_axi_rdata_reg[21] ,
    \s00_axi_rdata_reg[21]_0 ,
    \s00_axi_rdata_reg[22] ,
    \s00_axi_rdata_reg[22]_0 ,
    \s00_axi_rdata_reg[23] ,
    \s00_axi_rdata_reg[23]_0 ,
    \s00_axi_rdata_reg[24] ,
    \s00_axi_rdata_reg[24]_0 ,
    \s00_axi_rdata_reg[25] ,
    \s00_axi_rdata_reg[25]_0 ,
    \s00_axi_rdata_reg[26] ,
    \s00_axi_rdata_reg[26]_0 ,
    \s00_axi_rdata_reg[27] ,
    \s00_axi_rdata_reg[27]_0 ,
    \s00_axi_rdata_reg[28] ,
    \s00_axi_rdata_reg[28]_0 ,
    \s00_axi_rdata_reg[29] ,
    \s00_axi_rdata_reg[29]_0 ,
    \s00_axi_rdata_reg[30] ,
    \s00_axi_rdata_reg[30]_0 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ,
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 );
  output [31:0]douta;
  output [31:0]\s00_axi_araddr[4] ;
  input CLK;
  input RAM_selected;
  input [3:0]Q;
  input [9:0]addra;
  input [31:0]D;
  input s00_axi_aclk;
  input [3:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  input [31:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  input [1:0]s00_axi_araddr;
  input \s00_axi_rdata_reg[31] ;
  input \s00_axi_rdata_reg[31]_0 ;
  input \s00_axi_rdata_reg[0] ;
  input \s00_axi_rdata_reg[0]_0 ;
  input \s00_axi_rdata_reg[1] ;
  input \s00_axi_rdata_reg[1]_0 ;
  input \s00_axi_rdata_reg[2] ;
  input \s00_axi_rdata_reg[2]_0 ;
  input \s00_axi_rdata_reg[3] ;
  input \s00_axi_rdata_reg[3]_0 ;
  input \s00_axi_rdata_reg[4] ;
  input \s00_axi_rdata_reg[4]_0 ;
  input \s00_axi_rdata_reg[5] ;
  input \s00_axi_rdata_reg[5]_0 ;
  input \s00_axi_rdata_reg[6] ;
  input \s00_axi_rdata_reg[6]_0 ;
  input \s00_axi_rdata_reg[7] ;
  input \s00_axi_rdata_reg[7]_0 ;
  input \s00_axi_rdata_reg[8] ;
  input \s00_axi_rdata_reg[8]_0 ;
  input \s00_axi_rdata_reg[9] ;
  input \s00_axi_rdata_reg[9]_0 ;
  input \s00_axi_rdata_reg[10] ;
  input \s00_axi_rdata_reg[10]_0 ;
  input \s00_axi_rdata_reg[11] ;
  input \s00_axi_rdata_reg[11]_0 ;
  input \s00_axi_rdata_reg[12] ;
  input \s00_axi_rdata_reg[12]_0 ;
  input \s00_axi_rdata_reg[13] ;
  input \s00_axi_rdata_reg[13]_0 ;
  input \s00_axi_rdata_reg[14] ;
  input \s00_axi_rdata_reg[14]_0 ;
  input \s00_axi_rdata_reg[15] ;
  input \s00_axi_rdata_reg[15]_0 ;
  input \s00_axi_rdata_reg[16] ;
  input \s00_axi_rdata_reg[16]_0 ;
  input \s00_axi_rdata_reg[17] ;
  input \s00_axi_rdata_reg[17]_0 ;
  input \s00_axi_rdata_reg[18] ;
  input \s00_axi_rdata_reg[18]_0 ;
  input \s00_axi_rdata_reg[19] ;
  input \s00_axi_rdata_reg[19]_0 ;
  input \s00_axi_rdata_reg[20] ;
  input \s00_axi_rdata_reg[20]_0 ;
  input \s00_axi_rdata_reg[21] ;
  input \s00_axi_rdata_reg[21]_0 ;
  input \s00_axi_rdata_reg[22] ;
  input \s00_axi_rdata_reg[22]_0 ;
  input \s00_axi_rdata_reg[23] ;
  input \s00_axi_rdata_reg[23]_0 ;
  input \s00_axi_rdata_reg[24] ;
  input \s00_axi_rdata_reg[24]_0 ;
  input \s00_axi_rdata_reg[25] ;
  input \s00_axi_rdata_reg[25]_0 ;
  input \s00_axi_rdata_reg[26] ;
  input \s00_axi_rdata_reg[26]_0 ;
  input \s00_axi_rdata_reg[27] ;
  input \s00_axi_rdata_reg[27]_0 ;
  input \s00_axi_rdata_reg[28] ;
  input \s00_axi_rdata_reg[28]_0 ;
  input \s00_axi_rdata_reg[29] ;
  input \s00_axi_rdata_reg[29]_0 ;
  input \s00_axi_rdata_reg[30] ;
  input \s00_axi_rdata_reg[30]_0 ;
  input [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  input [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  input \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ;
  input \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ;

  wire CLK;
  wire [31:0]D;
  wire [3:0]Q;
  wire RAM_selected;
  wire [9:0]addra;
  wire [11:2]computer_debug_addrb;
  wire [31:0]computer_debug_doutb;
  wire [31:0]douta;
  wire [3:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ;
  wire [31:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 ;
  wire [9:0]\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ;
  wire \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire [31:0]\s00_axi_araddr[4] ;
  wire \s00_axi_rdata_reg[0] ;
  wire \s00_axi_rdata_reg[0]_0 ;
  wire \s00_axi_rdata_reg[10] ;
  wire \s00_axi_rdata_reg[10]_0 ;
  wire \s00_axi_rdata_reg[11] ;
  wire \s00_axi_rdata_reg[11]_0 ;
  wire \s00_axi_rdata_reg[12] ;
  wire \s00_axi_rdata_reg[12]_0 ;
  wire \s00_axi_rdata_reg[13] ;
  wire \s00_axi_rdata_reg[13]_0 ;
  wire \s00_axi_rdata_reg[14] ;
  wire \s00_axi_rdata_reg[14]_0 ;
  wire \s00_axi_rdata_reg[15] ;
  wire \s00_axi_rdata_reg[15]_0 ;
  wire \s00_axi_rdata_reg[16] ;
  wire \s00_axi_rdata_reg[16]_0 ;
  wire \s00_axi_rdata_reg[17] ;
  wire \s00_axi_rdata_reg[17]_0 ;
  wire \s00_axi_rdata_reg[18] ;
  wire \s00_axi_rdata_reg[18]_0 ;
  wire \s00_axi_rdata_reg[19] ;
  wire \s00_axi_rdata_reg[19]_0 ;
  wire \s00_axi_rdata_reg[1] ;
  wire \s00_axi_rdata_reg[1]_0 ;
  wire \s00_axi_rdata_reg[20] ;
  wire \s00_axi_rdata_reg[20]_0 ;
  wire \s00_axi_rdata_reg[21] ;
  wire \s00_axi_rdata_reg[21]_0 ;
  wire \s00_axi_rdata_reg[22] ;
  wire \s00_axi_rdata_reg[22]_0 ;
  wire \s00_axi_rdata_reg[23] ;
  wire \s00_axi_rdata_reg[23]_0 ;
  wire \s00_axi_rdata_reg[24] ;
  wire \s00_axi_rdata_reg[24]_0 ;
  wire \s00_axi_rdata_reg[25] ;
  wire \s00_axi_rdata_reg[25]_0 ;
  wire \s00_axi_rdata_reg[26] ;
  wire \s00_axi_rdata_reg[26]_0 ;
  wire \s00_axi_rdata_reg[27] ;
  wire \s00_axi_rdata_reg[27]_0 ;
  wire \s00_axi_rdata_reg[28] ;
  wire \s00_axi_rdata_reg[28]_0 ;
  wire \s00_axi_rdata_reg[29] ;
  wire \s00_axi_rdata_reg[29]_0 ;
  wire \s00_axi_rdata_reg[2] ;
  wire \s00_axi_rdata_reg[2]_0 ;
  wire \s00_axi_rdata_reg[30] ;
  wire \s00_axi_rdata_reg[30]_0 ;
  wire \s00_axi_rdata_reg[31] ;
  wire \s00_axi_rdata_reg[31]_0 ;
  wire \s00_axi_rdata_reg[3] ;
  wire \s00_axi_rdata_reg[3]_0 ;
  wire \s00_axi_rdata_reg[4] ;
  wire \s00_axi_rdata_reg[4]_0 ;
  wire \s00_axi_rdata_reg[5] ;
  wire \s00_axi_rdata_reg[5]_0 ;
  wire \s00_axi_rdata_reg[6] ;
  wire \s00_axi_rdata_reg[6]_0 ;
  wire \s00_axi_rdata_reg[7] ;
  wire \s00_axi_rdata_reg[7]_0 ;
  wire \s00_axi_rdata_reg[8] ;
  wire \s00_axi_rdata_reg[8]_0 ;
  wire \s00_axi_rdata_reg[9] ;
  wire \s00_axi_rdata_reg[9]_0 ;
  wire NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[0]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[0] ),
        .I2(\s00_axi_rdata_reg[0]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[0]),
        .O(\s00_axi_araddr[4] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[10]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[10] ),
        .I2(\s00_axi_rdata_reg[10]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[10]),
        .O(\s00_axi_araddr[4] [10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[11]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[11] ),
        .I2(\s00_axi_rdata_reg[11]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[11]),
        .O(\s00_axi_araddr[4] [11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[12]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[12] ),
        .I2(\s00_axi_rdata_reg[12]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[12]),
        .O(\s00_axi_araddr[4] [12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[13]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[13] ),
        .I2(\s00_axi_rdata_reg[13]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[13]),
        .O(\s00_axi_araddr[4] [13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[14]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[14] ),
        .I2(\s00_axi_rdata_reg[14]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[14]),
        .O(\s00_axi_araddr[4] [14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[15]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[15] ),
        .I2(\s00_axi_rdata_reg[15]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[15]),
        .O(\s00_axi_araddr[4] [15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[16]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[16] ),
        .I2(\s00_axi_rdata_reg[16]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[16]),
        .O(\s00_axi_araddr[4] [16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[17]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[17] ),
        .I2(\s00_axi_rdata_reg[17]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[17]),
        .O(\s00_axi_araddr[4] [17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[18]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[18] ),
        .I2(\s00_axi_rdata_reg[18]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[18]),
        .O(\s00_axi_araddr[4] [18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[19]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[19] ),
        .I2(\s00_axi_rdata_reg[19]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[19]),
        .O(\s00_axi_araddr[4] [19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[1]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[1] ),
        .I2(\s00_axi_rdata_reg[1]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[1]),
        .O(\s00_axi_araddr[4] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[20]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[20] ),
        .I2(\s00_axi_rdata_reg[20]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[20]),
        .O(\s00_axi_araddr[4] [20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[21]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[21] ),
        .I2(\s00_axi_rdata_reg[21]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[21]),
        .O(\s00_axi_araddr[4] [21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[22]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[22] ),
        .I2(\s00_axi_rdata_reg[22]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[22]),
        .O(\s00_axi_araddr[4] [22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[23]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[23] ),
        .I2(\s00_axi_rdata_reg[23]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[23]),
        .O(\s00_axi_araddr[4] [23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[24]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[24] ),
        .I2(\s00_axi_rdata_reg[24]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[24]),
        .O(\s00_axi_araddr[4] [24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[25]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[25] ),
        .I2(\s00_axi_rdata_reg[25]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[25]),
        .O(\s00_axi_araddr[4] [25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[26]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[26] ),
        .I2(\s00_axi_rdata_reg[26]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[26]),
        .O(\s00_axi_araddr[4] [26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[27]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[27] ),
        .I2(\s00_axi_rdata_reg[27]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[27]),
        .O(\s00_axi_araddr[4] [27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[28]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[28] ),
        .I2(\s00_axi_rdata_reg[28]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[28]),
        .O(\s00_axi_araddr[4] [28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[29]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[29] ),
        .I2(\s00_axi_rdata_reg[29]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[29]),
        .O(\s00_axi_araddr[4] [29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[2] ),
        .I2(\s00_axi_rdata_reg[2]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[2]),
        .O(\s00_axi_araddr[4] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[30]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[30] ),
        .I2(\s00_axi_rdata_reg[30]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[30]),
        .O(\s00_axi_araddr[4] [30]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[31]_i_3 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[31] ),
        .I2(\s00_axi_rdata_reg[31]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[31]),
        .O(\s00_axi_araddr[4] [31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[3]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[3] ),
        .I2(\s00_axi_rdata_reg[3]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[3]),
        .O(\s00_axi_araddr[4] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[4]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[4] ),
        .I2(\s00_axi_rdata_reg[4]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[4]),
        .O(\s00_axi_araddr[4] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[5]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[5] ),
        .I2(\s00_axi_rdata_reg[5]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[5]),
        .O(\s00_axi_araddr[4] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[6]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[6] ),
        .I2(\s00_axi_rdata_reg[6]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[6]),
        .O(\s00_axi_araddr[4] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[7]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[7] ),
        .I2(\s00_axi_rdata_reg[7]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[7]),
        .O(\s00_axi_araddr[4] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[8]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[8] ),
        .I2(\s00_axi_rdata_reg[8]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[8]),
        .O(\s00_axi_araddr[4] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \s00_axi_rdata[9]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(\s00_axi_rdata_reg[9] ),
        .I2(\s00_axi_rdata_reg[9]_0 ),
        .I3(s00_axi_araddr[1]),
        .I4(computer_debug_doutb[9]),
        .O(\s00_axi_araddr[4] [9]));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "independent_clock" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* MEMORY_INIT_FILE = "program.mem" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "2" *) 
  (* P_WRITE_MODE_B = "2" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "no_change" *) 
  (* WRITE_MODE_B = "no_change" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  top_korner_RISC_V_0_0_xpm_memory_tdpram xpm_memory_tdpram_inst
       (.addra(addra),
        .addrb(computer_debug_addrb),
        .clka(CLK),
        .clkb(s00_axi_aclk),
        .dbiterra(NLW_xpm_memory_tdpram_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_inst_dbiterrb_UNCONNECTED),
        .dina(D),
        .dinb(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 ),
        .douta(douta),
        .doutb(computer_debug_doutb),
        .ena(RAM_selected),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_inst_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(Q),
        .web(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_36
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [9]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [9]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_37
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [8]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [8]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_38
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [7]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [7]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_39
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [6]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [6]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_40
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [5]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [5]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_41
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [4]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [4]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_42
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [3]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [3]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_43
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [2]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [2]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_44
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [1]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [1]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    xpm_memory_tdpram_inst_i_45
       (.I0(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 [0]),
        .I1(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [0]),
        .I2(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 ),
        .I3(\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_4 ),
        .O(computer_debug_addrb[2]));
endmodule

(* ORIG_REF_NAME = "memory_wraper" *) 
module top_korner_RISC_V_0_0_memory_wraper__parameterized0
   (O,
    \mem_address_reg[18] ,
    \mem_address_reg[14] ,
    Q,
    S,
    \direction[7]_i_12_0 ,
    \direction[7]_i_7_0 ,
    \direction[7]_i_13__0_0 ,
    \direction[7]_i_14__0_0 ,
    \direction[7]_i_23__0_0 );
  output [0:0]O;
  output \mem_address_reg[18] ;
  output \mem_address_reg[14] ;
  input [19:0]Q;
  input [2:0]S;
  input [3:0]\direction[7]_i_12_0 ;
  input [3:0]\direction[7]_i_7_0 ;
  input [3:0]\direction[7]_i_13__0_0 ;
  input [3:0]\direction[7]_i_14__0_0 ;
  input [0:0]\direction[7]_i_23__0_0 ;

  wire [0:0]O;
  wire [19:0]Q;
  wire [2:0]S;
  wire [31:12]address_peripheral_unsigned;
  wire address_peripheral_unsigned_carry__0_n_0;
  wire address_peripheral_unsigned_carry__0_n_1;
  wire address_peripheral_unsigned_carry__0_n_2;
  wire address_peripheral_unsigned_carry__0_n_3;
  wire address_peripheral_unsigned_carry__1_n_0;
  wire address_peripheral_unsigned_carry__1_n_1;
  wire address_peripheral_unsigned_carry__1_n_2;
  wire address_peripheral_unsigned_carry__1_n_3;
  wire address_peripheral_unsigned_carry__2_n_0;
  wire address_peripheral_unsigned_carry__2_n_1;
  wire address_peripheral_unsigned_carry__2_n_2;
  wire address_peripheral_unsigned_carry__2_n_3;
  wire address_peripheral_unsigned_carry__3_n_0;
  wire address_peripheral_unsigned_carry__3_n_1;
  wire address_peripheral_unsigned_carry__3_n_2;
  wire address_peripheral_unsigned_carry__3_n_3;
  wire address_peripheral_unsigned_carry_n_0;
  wire address_peripheral_unsigned_carry_n_1;
  wire address_peripheral_unsigned_carry_n_2;
  wire address_peripheral_unsigned_carry_n_3;
  wire [3:0]\direction[7]_i_12_0 ;
  wire [3:0]\direction[7]_i_13__0_0 ;
  wire \direction[7]_i_13__0_n_0 ;
  wire [3:0]\direction[7]_i_14__0_0 ;
  wire \direction[7]_i_14__0_n_0 ;
  wire [0:0]\direction[7]_i_23__0_0 ;
  wire \direction[7]_i_23__0_n_0 ;
  wire [3:0]\direction[7]_i_7_0 ;
  wire \mem_address_reg[14] ;
  wire \mem_address_reg[18] ;
  wire [3:0]NLW_address_peripheral_unsigned_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_address_peripheral_unsigned_carry__4_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry
       (.CI(1'b0),
        .CO({address_peripheral_unsigned_carry_n_0,address_peripheral_unsigned_carry_n_1,address_peripheral_unsigned_carry_n_2,address_peripheral_unsigned_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[3:1],1'b0}),
        .O({address_peripheral_unsigned[14:12],O}),
        .S({S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry__0
       (.CI(address_peripheral_unsigned_carry_n_0),
        .CO({address_peripheral_unsigned_carry__0_n_0,address_peripheral_unsigned_carry__0_n_1,address_peripheral_unsigned_carry__0_n_2,address_peripheral_unsigned_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(address_peripheral_unsigned[18:15]),
        .S(\direction[7]_i_12_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry__1
       (.CI(address_peripheral_unsigned_carry__0_n_0),
        .CO({address_peripheral_unsigned_carry__1_n_0,address_peripheral_unsigned_carry__1_n_1,address_peripheral_unsigned_carry__1_n_2,address_peripheral_unsigned_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(address_peripheral_unsigned[22:19]),
        .S(\direction[7]_i_7_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry__2
       (.CI(address_peripheral_unsigned_carry__1_n_0),
        .CO({address_peripheral_unsigned_carry__2_n_0,address_peripheral_unsigned_carry__2_n_1,address_peripheral_unsigned_carry__2_n_2,address_peripheral_unsigned_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(address_peripheral_unsigned[26:23]),
        .S(\direction[7]_i_13__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry__3
       (.CI(address_peripheral_unsigned_carry__2_n_0),
        .CO({address_peripheral_unsigned_carry__3_n_0,address_peripheral_unsigned_carry__3_n_1,address_peripheral_unsigned_carry__3_n_2,address_peripheral_unsigned_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(address_peripheral_unsigned[30:27]),
        .S(\direction[7]_i_14__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_peripheral_unsigned_carry__4
       (.CI(address_peripheral_unsigned_carry__3_n_0),
        .CO(NLW_address_peripheral_unsigned_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_address_peripheral_unsigned_carry__4_O_UNCONNECTED[3:1],address_peripheral_unsigned[31]}),
        .S({1'b0,1'b0,1'b0,\direction[7]_i_23__0_0 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_12 
       (.I0(address_peripheral_unsigned[13]),
        .I1(address_peripheral_unsigned[12]),
        .I2(address_peripheral_unsigned[15]),
        .I3(address_peripheral_unsigned[14]),
        .O(\mem_address_reg[14] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_13__0 
       (.I0(address_peripheral_unsigned[21]),
        .I1(address_peripheral_unsigned[20]),
        .I2(address_peripheral_unsigned[23]),
        .I3(address_peripheral_unsigned[22]),
        .O(\direction[7]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \direction[7]_i_14__0 
       (.I0(address_peripheral_unsigned[26]),
        .I1(address_peripheral_unsigned[27]),
        .I2(address_peripheral_unsigned[24]),
        .I3(address_peripheral_unsigned[25]),
        .I4(\direction[7]_i_23__0_n_0 ),
        .O(\direction[7]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \direction[7]_i_23__0 
       (.I0(address_peripheral_unsigned[29]),
        .I1(address_peripheral_unsigned[28]),
        .I2(address_peripheral_unsigned[31]),
        .I3(address_peripheral_unsigned[30]),
        .O(\direction[7]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \direction[7]_i_7 
       (.I0(\direction[7]_i_13__0_n_0 ),
        .I1(address_peripheral_unsigned[17]),
        .I2(address_peripheral_unsigned[16]),
        .I3(address_peripheral_unsigned[19]),
        .I4(address_peripheral_unsigned[18]),
        .I5(\direction[7]_i_14__0_n_0 ),
        .O(\mem_address_reg[18] ));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module top_korner_RISC_V_0_0_registers
   (\instruction_reg[19] ,
    \instruction_reg[19]_0 ,
    \instruction_reg[19]_1 ,
    DI,
    \instruction_reg[24] ,
    \instruction_reg[24]_0 ,
    \instruction_reg[19]_2 ,
    \instruction_reg[19]_3 ,
    \instruction_reg[19]_4 ,
    \instruction_reg[19]_5 ,
    \instruction_reg[19]_6 ,
    \instruction_reg[19]_7 ,
    \instruction_reg[19]_8 ,
    \instruction_reg[19]_9 ,
    \instruction_reg[19]_10 ,
    \instruction_reg[19]_11 ,
    \instruction_reg[19]_12 ,
    \instruction_reg[19]_13 ,
    \instruction_reg[24]_1 ,
    \instruction_reg[24]_2 ,
    \instruction_reg[24]_3 ,
    \instruction_reg[24]_4 ,
    \instruction_reg[24]_5 ,
    \instruction_reg[24]_6 ,
    \instruction_reg[19]_14 ,
    \instruction_reg[19]_15 ,
    \instruction_reg[19]_16 ,
    \instruction_reg[19]_17 ,
    \instruction_reg[19]_18 ,
    \instruction_reg[19]_19 ,
    \instruction_reg[19]_20 ,
    \instruction_reg[24]_7 ,
    \instruction_reg[24]_8 ,
    \instruction_reg[24]_9 ,
    \instruction_reg[19]_21 ,
    \instruction_reg[19]_22 ,
    \instruction_reg[19]_23 ,
    \instruction_reg[24]_10 ,
    \instruction_reg[24]_11 ,
    \instruction_reg[24]_12 ,
    \instruction_reg[24]_13 ,
    \instruction_reg[19]_24 ,
    \instruction_reg[19]_25 ,
    \instruction_reg[19]_26 ,
    \instruction_reg[19]_27 ,
    \instruction_reg[24]_14 ,
    \instruction_reg[19]_28 ,
    \instruction_reg[19]_29 ,
    \instruction_reg[19]_30 ,
    \instruction_reg[24]_15 ,
    \instruction_reg[24]_16 ,
    \instruction_reg[24]_17 ,
    \instruction_reg[24]_18 ,
    \instruction_reg[19]_31 ,
    \instruction_reg[19]_32 ,
    \instruction_reg[24]_19 ,
    \instruction_reg[19]_33 ,
    \instruction_reg[19]_34 ,
    \instruction_reg[19]_35 ,
    \instruction_reg[24]_20 ,
    \mem_address[4]_i_19_0 ,
    \instruction_reg[24]_21 ,
    \instruction_reg[24]_22 ,
    \mem_address[6]_i_28_0 ,
    \mem_address[7]_i_28_0 ,
    \instruction_reg[24]_23 ,
    \mem_address[7]_i_27_0 ,
    \instruction_reg[24]_24 ,
    \mem_address[8]_i_16_0 ,
    \alufunc_reg[0] ,
    \alufunc_reg[0]_0 ,
    \alufunc_reg[0]_1 ,
    \alufunc_reg[0]_2 ,
    \instruction_reg[19]_36 ,
    \instruction_reg[19]_37 ,
    \instruction_reg[19]_38 ,
    \instruction_reg[19]_39 ,
    \alufunc_reg[0]_3 ,
    \mem_address[13]_i_10_0 ,
    \instruction_reg[24]_25 ,
    \instruction_reg[19]_40 ,
    \mem_address[17]_i_30_0 ,
    \instruction_reg[24]_26 ,
    \instruction_reg[19]_41 ,
    \mem_address[14]_i_28_0 ,
    \mem_address[15]_i_31_0 ,
    \instruction_reg[24]_27 ,
    \mem_address[15]_i_30_0 ,
    \mem_address[16]_i_28_0 ,
    \mem_address[17]_i_31_0 ,
    \instruction_reg[24]_28 ,
    \instruction_reg[19]_42 ,
    \instruction_reg[19]_43 ,
    \instruction_reg[24]_29 ,
    \instruction_reg[19]_44 ,
    \instruction_reg[19]_45 ,
    \instruction_reg[19]_46 ,
    \instruction_reg[19]_47 ,
    \instruction_reg[19]_48 ,
    \instruction_reg[19]_49 ,
    \instruction_reg[19]_50 ,
    \instruction_reg[19]_51 ,
    \mem_address[3]_i_17_0 ,
    \instruction_reg[24]_30 ,
    \instruction_reg[24]_31 ,
    \instruction_reg[24]_32 ,
    \instruction_reg[24]_33 ,
    \instruction_reg[24]_34 ,
    \instruction_reg[24]_35 ,
    data0,
    data1,
    \instruction_reg[23] ,
    \instruction_reg[23]_0 ,
    \instruction_reg[23]_1 ,
    \instruction_reg[23]_2 ,
    \instruction_reg[23]_3 ,
    \instruction_reg[23]_4 ,
    \mem_address_reg[31]_i_32_0 ,
    \mem_address[11]_i_7 ,
    \mem_address[8]_i_5 ,
    \values_out_reg[24] ,
    \values_out_reg[16] ,
    \values_out_reg[16]_0 ,
    \values_out_reg[16]_1 ,
    Q,
    \mem_address[13]_i_3 ,
    \mem_address[17]_i_11 ,
    \data_to_cpu[15]_i_17 ,
    \mem_address[4]_i_12 ,
    \mem_address[8]_i_13 ,
    \mem_address[12]_i_13 ,
    \mem_address[16]_i_15 ,
    \mem_address[20]_i_20 ,
    \mem_address[24]_i_15 ,
    \mem_address[28]_i_12 ,
    \data_to_cpu[15]_i_17_0 ,
    \mem_address[4]_i_12_0 ,
    \mem_address[8]_i_13_0 ,
    \mem_address[12]_i_13_0 ,
    \mem_address[16]_i_15_0 ,
    \mem_address[20]_i_20_0 ,
    \mem_address[24]_i_15_0 ,
    S,
    \values_out_reg[24]_0 ,
    \mem_address[25]_i_11 ,
    PC,
    E,
    wrdata,
    CLK,
    \r_reg[2][31]_0 ,
    \r_reg[3][31]_0 ,
    \r_reg[4][31]_0 ,
    \r_reg[5][31]_0 ,
    \r_reg[6][31]_0 ,
    \r_reg[7][31]_0 ,
    \r_reg[8][31]_0 ,
    \r_reg[9][31]_0 ,
    \r_reg[10][31]_0 ,
    \r_reg[11][31]_0 ,
    \r_reg[12][31]_0 ,
    \r_reg[13][31]_0 ,
    \r_reg[14][31]_0 ,
    \r_reg[15][31]_0 ,
    \r_reg[16][31]_0 ,
    \r_reg[17][31]_0 ,
    \r_reg[18][31]_0 ,
    \r_reg[19][31]_0 ,
    \r_reg[20][31]_0 ,
    \r_reg[21][31]_0 ,
    \r_reg[22][31]_0 ,
    \r_reg[23][31]_0 ,
    \r_reg[24][31]_0 ,
    \r_reg[25][31]_0 ,
    \r_reg[26][31]_0 ,
    \r_reg[27][31]_0 ,
    \r_reg[28][31]_0 ,
    \r_reg[29][31]_0 ,
    \r_reg[30][31]_0 ,
    \r_reg[31][31]_0 ,
    xpm_memory_tdpram_inst_i_82_0,
    xpm_memory_tdpram_inst_i_154_0);
  output [0:0]\instruction_reg[19] ;
  output \instruction_reg[19]_0 ;
  output \instruction_reg[19]_1 ;
  output [0:0]DI;
  output \instruction_reg[24] ;
  output \instruction_reg[24]_0 ;
  output \instruction_reg[19]_2 ;
  output \instruction_reg[19]_3 ;
  output \instruction_reg[19]_4 ;
  output \instruction_reg[19]_5 ;
  output \instruction_reg[19]_6 ;
  output \instruction_reg[19]_7 ;
  output \instruction_reg[19]_8 ;
  output \instruction_reg[19]_9 ;
  output \instruction_reg[19]_10 ;
  output \instruction_reg[19]_11 ;
  output \instruction_reg[19]_12 ;
  output \instruction_reg[19]_13 ;
  output \instruction_reg[24]_1 ;
  output \instruction_reg[24]_2 ;
  output \instruction_reg[24]_3 ;
  output \instruction_reg[24]_4 ;
  output \instruction_reg[24]_5 ;
  output \instruction_reg[24]_6 ;
  output \instruction_reg[19]_14 ;
  output \instruction_reg[19]_15 ;
  output \instruction_reg[19]_16 ;
  output \instruction_reg[19]_17 ;
  output \instruction_reg[19]_18 ;
  output \instruction_reg[19]_19 ;
  output \instruction_reg[19]_20 ;
  output [31:0]\instruction_reg[24]_7 ;
  output [28:0]\instruction_reg[24]_8 ;
  output \instruction_reg[24]_9 ;
  output \instruction_reg[19]_21 ;
  output \instruction_reg[19]_22 ;
  output \instruction_reg[19]_23 ;
  output \instruction_reg[24]_10 ;
  output \instruction_reg[24]_11 ;
  output \instruction_reg[24]_12 ;
  output \instruction_reg[24]_13 ;
  output \instruction_reg[19]_24 ;
  output \instruction_reg[19]_25 ;
  output \instruction_reg[19]_26 ;
  output \instruction_reg[19]_27 ;
  output \instruction_reg[24]_14 ;
  output \instruction_reg[19]_28 ;
  output \instruction_reg[19]_29 ;
  output \instruction_reg[19]_30 ;
  output \instruction_reg[24]_15 ;
  output \instruction_reg[24]_16 ;
  output \instruction_reg[24]_17 ;
  output \instruction_reg[24]_18 ;
  output \instruction_reg[19]_31 ;
  output \instruction_reg[19]_32 ;
  output \instruction_reg[24]_19 ;
  output \instruction_reg[19]_33 ;
  output \instruction_reg[19]_34 ;
  output \instruction_reg[19]_35 ;
  output \instruction_reg[24]_20 ;
  output \mem_address[4]_i_19_0 ;
  output \instruction_reg[24]_21 ;
  output \instruction_reg[24]_22 ;
  output \mem_address[6]_i_28_0 ;
  output \mem_address[7]_i_28_0 ;
  output \instruction_reg[24]_23 ;
  output \mem_address[7]_i_27_0 ;
  output \instruction_reg[24]_24 ;
  output \mem_address[8]_i_16_0 ;
  output \alufunc_reg[0] ;
  output \alufunc_reg[0]_0 ;
  output \alufunc_reg[0]_1 ;
  output \alufunc_reg[0]_2 ;
  output \instruction_reg[19]_36 ;
  output \instruction_reg[19]_37 ;
  output \instruction_reg[19]_38 ;
  output \instruction_reg[19]_39 ;
  output \alufunc_reg[0]_3 ;
  output \mem_address[13]_i_10_0 ;
  output \instruction_reg[24]_25 ;
  output \instruction_reg[19]_40 ;
  output \mem_address[17]_i_30_0 ;
  output \instruction_reg[24]_26 ;
  output \instruction_reg[19]_41 ;
  output \mem_address[14]_i_28_0 ;
  output \mem_address[15]_i_31_0 ;
  output \instruction_reg[24]_27 ;
  output \mem_address[15]_i_30_0 ;
  output \mem_address[16]_i_28_0 ;
  output \mem_address[17]_i_31_0 ;
  output \instruction_reg[24]_28 ;
  output \instruction_reg[19]_42 ;
  output \instruction_reg[19]_43 ;
  output \instruction_reg[24]_29 ;
  output \instruction_reg[19]_44 ;
  output \instruction_reg[19]_45 ;
  output \instruction_reg[19]_46 ;
  output \instruction_reg[19]_47 ;
  output \instruction_reg[19]_48 ;
  output \instruction_reg[19]_49 ;
  output \instruction_reg[19]_50 ;
  output \instruction_reg[19]_51 ;
  output \mem_address[3]_i_17_0 ;
  output \instruction_reg[24]_30 ;
  output \instruction_reg[24]_31 ;
  output \instruction_reg[24]_32 ;
  output \instruction_reg[24]_33 ;
  output \instruction_reg[24]_34 ;
  output \instruction_reg[24]_35 ;
  output [31:0]data0;
  output [31:0]data1;
  output \instruction_reg[23] ;
  output \instruction_reg[23]_0 ;
  output \instruction_reg[23]_1 ;
  output \instruction_reg[23]_2 ;
  output \instruction_reg[23]_3 ;
  output \instruction_reg[23]_4 ;
  input [6:0]\mem_address_reg[31]_i_32_0 ;
  input \mem_address[11]_i_7 ;
  input \mem_address[8]_i_5 ;
  input \values_out_reg[24] ;
  input \values_out_reg[16] ;
  input \values_out_reg[16]_0 ;
  input \values_out_reg[16]_1 ;
  input [0:0]Q;
  input \mem_address[13]_i_3 ;
  input \mem_address[17]_i_11 ;
  input [2:0]\data_to_cpu[15]_i_17 ;
  input [3:0]\mem_address[4]_i_12 ;
  input [3:0]\mem_address[8]_i_13 ;
  input [3:0]\mem_address[12]_i_13 ;
  input [3:0]\mem_address[16]_i_15 ;
  input [3:0]\mem_address[20]_i_20 ;
  input [3:0]\mem_address[24]_i_15 ;
  input [2:0]\mem_address[28]_i_12 ;
  input [2:0]\data_to_cpu[15]_i_17_0 ;
  input [3:0]\mem_address[4]_i_12_0 ;
  input [3:0]\mem_address[8]_i_13_0 ;
  input [3:0]\mem_address[12]_i_13_0 ;
  input [3:0]\mem_address[16]_i_15_0 ;
  input [3:0]\mem_address[20]_i_20_0 ;
  input [3:0]\mem_address[24]_i_15_0 ;
  input [2:0]S;
  input [9:0]\values_out_reg[24]_0 ;
  input \mem_address[25]_i_11 ;
  input [31:0]PC;
  input [0:0]E;
  input [31:0]wrdata;
  input CLK;
  input [0:0]\r_reg[2][31]_0 ;
  input [0:0]\r_reg[3][31]_0 ;
  input [0:0]\r_reg[4][31]_0 ;
  input [0:0]\r_reg[5][31]_0 ;
  input [0:0]\r_reg[6][31]_0 ;
  input [0:0]\r_reg[7][31]_0 ;
  input [0:0]\r_reg[8][31]_0 ;
  input [0:0]\r_reg[9][31]_0 ;
  input [0:0]\r_reg[10][31]_0 ;
  input [0:0]\r_reg[11][31]_0 ;
  input [0:0]\r_reg[12][31]_0 ;
  input [0:0]\r_reg[13][31]_0 ;
  input [0:0]\r_reg[14][31]_0 ;
  input [0:0]\r_reg[15][31]_0 ;
  input [0:0]\r_reg[16][31]_0 ;
  input [0:0]\r_reg[17][31]_0 ;
  input [0:0]\r_reg[18][31]_0 ;
  input [0:0]\r_reg[19][31]_0 ;
  input [0:0]\r_reg[20][31]_0 ;
  input [0:0]\r_reg[21][31]_0 ;
  input [0:0]\r_reg[22][31]_0 ;
  input [0:0]\r_reg[23][31]_0 ;
  input [0:0]\r_reg[24][31]_0 ;
  input [0:0]\r_reg[25][31]_0 ;
  input [0:0]\r_reg[26][31]_0 ;
  input [0:0]\r_reg[27][31]_0 ;
  input [0:0]\r_reg[28][31]_0 ;
  input [0:0]\r_reg[29][31]_0 ;
  input [0:0]\r_reg[30][31]_0 ;
  input [0:0]\r_reg[31][31]_0 ;
  input xpm_memory_tdpram_inst_i_82_0;
  input xpm_memory_tdpram_inst_i_154_0;

  wire CLK;
  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]PC;
  wire [0:0]Q;
  wire [2:0]S;
  wire \alufunc_reg[0] ;
  wire \alufunc_reg[0]_0 ;
  wire \alufunc_reg[0]_1 ;
  wire \alufunc_reg[0]_2 ;
  wire \alufunc_reg[0]_3 ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [2:0]\data_to_cpu[15]_i_17 ;
  wire [2:0]\data_to_cpu[15]_i_17_0 ;
  wire \data_to_cpu[15]_i_20_n_0 ;
  wire \data_to_cpu[15]_i_21_n_0 ;
  wire \data_to_cpu[15]_i_22_n_0 ;
  wire \data_to_cpu[15]_i_23_n_0 ;
  wire \data_to_cpu[15]_i_24_n_0 ;
  wire \data_to_cpu[15]_i_44_n_0 ;
  wire \data_to_cpu[15]_i_45_n_0 ;
  wire \data_to_cpu[15]_i_60_n_0 ;
  wire \data_to_cpu[15]_i_61_n_0 ;
  wire \data_to_cpu[15]_i_62_n_0 ;
  wire \data_to_cpu[15]_i_63_n_0 ;
  wire \data_to_cpu[15]_i_64_n_0 ;
  wire \data_to_cpu[15]_i_65_n_0 ;
  wire \data_to_cpu[15]_i_66_n_0 ;
  wire \data_to_cpu[15]_i_67_n_0 ;
  wire \data_to_cpu_reg[15]_i_18_n_0 ;
  wire \data_to_cpu_reg[15]_i_19_n_0 ;
  wire \data_to_cpu_reg[15]_i_40_n_0 ;
  wire \data_to_cpu_reg[15]_i_41_n_0 ;
  wire \data_to_cpu_reg[15]_i_42_n_0 ;
  wire \data_to_cpu_reg[15]_i_43_n_0 ;
  wire \direction[0]_i_10_n_0 ;
  wire \direction[0]_i_11_n_0 ;
  wire \direction[0]_i_12_n_0 ;
  wire \direction[0]_i_13_n_0 ;
  wire \direction[0]_i_14_n_0 ;
  wire \direction[0]_i_7_n_0 ;
  wire \direction[0]_i_8_n_0 ;
  wire \direction[0]_i_9_n_0 ;
  wire \direction[1]_i_10_n_0 ;
  wire \direction[1]_i_11_n_0 ;
  wire \direction[1]_i_12_n_0 ;
  wire \direction[1]_i_13_n_0 ;
  wire \direction[1]_i_14_n_0 ;
  wire \direction[1]_i_7_n_0 ;
  wire \direction[1]_i_8_n_0 ;
  wire \direction[1]_i_9_n_0 ;
  wire \direction[2]_i_10_n_0 ;
  wire \direction[2]_i_11_n_0 ;
  wire \direction[2]_i_12_n_0 ;
  wire \direction[2]_i_13_n_0 ;
  wire \direction[2]_i_14_n_0 ;
  wire \direction[2]_i_7_n_0 ;
  wire \direction[2]_i_8_n_0 ;
  wire \direction[2]_i_9_n_0 ;
  wire \direction[3]_i_10_n_0 ;
  wire \direction[3]_i_11_n_0 ;
  wire \direction[3]_i_12_n_0 ;
  wire \direction[3]_i_13_n_0 ;
  wire \direction[3]_i_14_n_0 ;
  wire \direction[3]_i_7_n_0 ;
  wire \direction[3]_i_8_n_0 ;
  wire \direction[3]_i_9_n_0 ;
  wire \direction[4]_i_10_n_0 ;
  wire \direction[4]_i_11_n_0 ;
  wire \direction[4]_i_12_n_0 ;
  wire \direction[4]_i_13_n_0 ;
  wire \direction[4]_i_14_n_0 ;
  wire \direction[4]_i_7_n_0 ;
  wire \direction[4]_i_8_n_0 ;
  wire \direction[4]_i_9_n_0 ;
  wire \direction[5]_i_10_n_0 ;
  wire \direction[5]_i_11_n_0 ;
  wire \direction[5]_i_12_n_0 ;
  wire \direction[5]_i_13_n_0 ;
  wire \direction[5]_i_14_n_0 ;
  wire \direction[5]_i_7_n_0 ;
  wire \direction[5]_i_8_n_0 ;
  wire \direction[5]_i_9_n_0 ;
  wire \direction[6]_i_10_n_0 ;
  wire \direction[6]_i_11_n_0 ;
  wire \direction[6]_i_12_n_0 ;
  wire \direction[6]_i_13_n_0 ;
  wire \direction[6]_i_14_n_0 ;
  wire \direction[6]_i_7_n_0 ;
  wire \direction[6]_i_8_n_0 ;
  wire \direction[6]_i_9_n_0 ;
  wire \direction[7]_i_15_n_0 ;
  wire \direction[7]_i_16_n_0 ;
  wire \direction[7]_i_17_n_0 ;
  wire \direction[7]_i_18_n_0 ;
  wire \direction[7]_i_19_n_0 ;
  wire \direction[7]_i_20_n_0 ;
  wire \direction[7]_i_21_n_0 ;
  wire \direction[7]_i_22_n_0 ;
  wire \direction_reg[0]_i_3_n_0 ;
  wire \direction_reg[0]_i_4_n_0 ;
  wire \direction_reg[0]_i_5_n_0 ;
  wire \direction_reg[0]_i_6_n_0 ;
  wire \direction_reg[1]_i_3_n_0 ;
  wire \direction_reg[1]_i_4_n_0 ;
  wire \direction_reg[1]_i_5_n_0 ;
  wire \direction_reg[1]_i_6_n_0 ;
  wire \direction_reg[2]_i_3_n_0 ;
  wire \direction_reg[2]_i_4_n_0 ;
  wire \direction_reg[2]_i_5_n_0 ;
  wire \direction_reg[2]_i_6_n_0 ;
  wire \direction_reg[3]_i_3_n_0 ;
  wire \direction_reg[3]_i_4_n_0 ;
  wire \direction_reg[3]_i_5_n_0 ;
  wire \direction_reg[3]_i_6_n_0 ;
  wire \direction_reg[4]_i_3_n_0 ;
  wire \direction_reg[4]_i_4_n_0 ;
  wire \direction_reg[4]_i_5_n_0 ;
  wire \direction_reg[4]_i_6_n_0 ;
  wire \direction_reg[5]_i_3_n_0 ;
  wire \direction_reg[5]_i_4_n_0 ;
  wire \direction_reg[5]_i_5_n_0 ;
  wire \direction_reg[5]_i_6_n_0 ;
  wire \direction_reg[6]_i_3_n_0 ;
  wire \direction_reg[6]_i_4_n_0 ;
  wire \direction_reg[6]_i_5_n_0 ;
  wire \direction_reg[6]_i_6_n_0 ;
  wire \direction_reg[7]_i_10_n_0 ;
  wire \direction_reg[7]_i_11_n_0 ;
  wire \direction_reg[7]_i_8_n_0 ;
  wire \direction_reg[7]_i_9_n_0 ;
  wire [0:0]\instruction_reg[19] ;
  wire \instruction_reg[19]_0 ;
  wire \instruction_reg[19]_1 ;
  wire \instruction_reg[19]_10 ;
  wire \instruction_reg[19]_11 ;
  wire \instruction_reg[19]_12 ;
  wire \instruction_reg[19]_13 ;
  wire \instruction_reg[19]_14 ;
  wire \instruction_reg[19]_15 ;
  wire \instruction_reg[19]_16 ;
  wire \instruction_reg[19]_17 ;
  wire \instruction_reg[19]_18 ;
  wire \instruction_reg[19]_19 ;
  wire \instruction_reg[19]_2 ;
  wire \instruction_reg[19]_20 ;
  wire \instruction_reg[19]_21 ;
  wire \instruction_reg[19]_22 ;
  wire \instruction_reg[19]_23 ;
  wire \instruction_reg[19]_24 ;
  wire \instruction_reg[19]_25 ;
  wire \instruction_reg[19]_26 ;
  wire \instruction_reg[19]_27 ;
  wire \instruction_reg[19]_28 ;
  wire \instruction_reg[19]_29 ;
  wire \instruction_reg[19]_3 ;
  wire \instruction_reg[19]_30 ;
  wire \instruction_reg[19]_31 ;
  wire \instruction_reg[19]_32 ;
  wire \instruction_reg[19]_33 ;
  wire \instruction_reg[19]_34 ;
  wire \instruction_reg[19]_35 ;
  wire \instruction_reg[19]_36 ;
  wire \instruction_reg[19]_37 ;
  wire \instruction_reg[19]_38 ;
  wire \instruction_reg[19]_39 ;
  wire \instruction_reg[19]_4 ;
  wire \instruction_reg[19]_40 ;
  wire \instruction_reg[19]_41 ;
  wire \instruction_reg[19]_42 ;
  wire \instruction_reg[19]_43 ;
  wire \instruction_reg[19]_44 ;
  wire \instruction_reg[19]_45 ;
  wire \instruction_reg[19]_46 ;
  wire \instruction_reg[19]_47 ;
  wire \instruction_reg[19]_48 ;
  wire \instruction_reg[19]_49 ;
  wire \instruction_reg[19]_5 ;
  wire \instruction_reg[19]_50 ;
  wire \instruction_reg[19]_51 ;
  wire \instruction_reg[19]_6 ;
  wire \instruction_reg[19]_7 ;
  wire \instruction_reg[19]_8 ;
  wire \instruction_reg[19]_9 ;
  wire \instruction_reg[23] ;
  wire \instruction_reg[23]_0 ;
  wire \instruction_reg[23]_1 ;
  wire \instruction_reg[23]_2 ;
  wire \instruction_reg[23]_3 ;
  wire \instruction_reg[23]_4 ;
  wire \instruction_reg[24] ;
  wire \instruction_reg[24]_0 ;
  wire \instruction_reg[24]_1 ;
  wire \instruction_reg[24]_10 ;
  wire \instruction_reg[24]_11 ;
  wire \instruction_reg[24]_12 ;
  wire \instruction_reg[24]_13 ;
  wire \instruction_reg[24]_14 ;
  wire \instruction_reg[24]_15 ;
  wire \instruction_reg[24]_16 ;
  wire \instruction_reg[24]_17 ;
  wire \instruction_reg[24]_18 ;
  wire \instruction_reg[24]_19 ;
  wire \instruction_reg[24]_2 ;
  wire \instruction_reg[24]_20 ;
  wire \instruction_reg[24]_21 ;
  wire \instruction_reg[24]_22 ;
  wire \instruction_reg[24]_23 ;
  wire \instruction_reg[24]_24 ;
  wire \instruction_reg[24]_25 ;
  wire \instruction_reg[24]_26 ;
  wire \instruction_reg[24]_27 ;
  wire \instruction_reg[24]_28 ;
  wire \instruction_reg[24]_29 ;
  wire \instruction_reg[24]_3 ;
  wire \instruction_reg[24]_30 ;
  wire \instruction_reg[24]_31 ;
  wire \instruction_reg[24]_32 ;
  wire \instruction_reg[24]_33 ;
  wire \instruction_reg[24]_34 ;
  wire \instruction_reg[24]_35 ;
  wire \instruction_reg[24]_4 ;
  wire \instruction_reg[24]_5 ;
  wire \instruction_reg[24]_6 ;
  wire [31:0]\instruction_reg[24]_7 ;
  wire [28:0]\instruction_reg[24]_8 ;
  wire \instruction_reg[24]_9 ;
  wire \mem_address[10]_i_10_n_0 ;
  wire \mem_address[10]_i_11_n_0 ;
  wire \mem_address[10]_i_16_n_0 ;
  wire \mem_address[10]_i_17_n_0 ;
  wire \mem_address[10]_i_18_n_0 ;
  wire \mem_address[10]_i_19_n_0 ;
  wire \mem_address[10]_i_24_n_0 ;
  wire \mem_address[10]_i_25_n_0 ;
  wire \mem_address[10]_i_26_n_0 ;
  wire \mem_address[10]_i_27_n_0 ;
  wire \mem_address[10]_i_28_n_0 ;
  wire \mem_address[10]_i_29_n_0 ;
  wire \mem_address[10]_i_30_n_0 ;
  wire \mem_address[10]_i_31_n_0 ;
  wire \mem_address[11]_i_10_n_0 ;
  wire \mem_address[11]_i_11_n_0 ;
  wire \mem_address[11]_i_17_n_0 ;
  wire \mem_address[11]_i_18_n_0 ;
  wire \mem_address[11]_i_20_n_0 ;
  wire \mem_address[11]_i_21_n_0 ;
  wire \mem_address[11]_i_39_n_0 ;
  wire \mem_address[11]_i_40_n_0 ;
  wire \mem_address[11]_i_41_n_0 ;
  wire \mem_address[11]_i_42_n_0 ;
  wire \mem_address[11]_i_43_n_0 ;
  wire \mem_address[11]_i_44_n_0 ;
  wire \mem_address[11]_i_45_n_0 ;
  wire \mem_address[11]_i_46_n_0 ;
  wire \mem_address[11]_i_7 ;
  wire \mem_address[12]_i_10_n_0 ;
  wire \mem_address[12]_i_11_n_0 ;
  wire [3:0]\mem_address[12]_i_13 ;
  wire [3:0]\mem_address[12]_i_13_0 ;
  wire \mem_address[12]_i_17_n_0 ;
  wire \mem_address[12]_i_18_n_0 ;
  wire \mem_address[12]_i_19_n_0 ;
  wire \mem_address[12]_i_26_n_0 ;
  wire \mem_address[12]_i_27_n_0 ;
  wire \mem_address[12]_i_28_n_0 ;
  wire \mem_address[12]_i_29_n_0 ;
  wire \mem_address[12]_i_30_n_0 ;
  wire \mem_address[12]_i_31_n_0 ;
  wire \mem_address[12]_i_32_n_0 ;
  wire \mem_address[12]_i_33_n_0 ;
  wire \mem_address[12]_i_34_n_0 ;
  wire \mem_address[12]_i_35_n_0 ;
  wire \mem_address[12]_i_36_n_0 ;
  wire \mem_address[12]_i_37_n_0 ;
  wire \mem_address[12]_i_38_n_0 ;
  wire \mem_address[13]_i_10_0 ;
  wire \mem_address[13]_i_10_n_0 ;
  wire \mem_address[13]_i_11_n_0 ;
  wire \mem_address[13]_i_12_n_0 ;
  wire \mem_address[13]_i_17_n_0 ;
  wire \mem_address[13]_i_18_n_0 ;
  wire \mem_address[13]_i_19_n_0 ;
  wire \mem_address[13]_i_20_n_0 ;
  wire \mem_address[13]_i_26_n_0 ;
  wire \mem_address[13]_i_27_n_0 ;
  wire \mem_address[13]_i_28_n_0 ;
  wire \mem_address[13]_i_29_n_0 ;
  wire \mem_address[13]_i_3 ;
  wire \mem_address[13]_i_30_n_0 ;
  wire \mem_address[13]_i_31_n_0 ;
  wire \mem_address[13]_i_32_n_0 ;
  wire \mem_address[13]_i_33_n_0 ;
  wire \mem_address[14]_i_19_n_0 ;
  wire \mem_address[14]_i_20_n_0 ;
  wire \mem_address[14]_i_21_n_0 ;
  wire \mem_address[14]_i_22_n_0 ;
  wire \mem_address[14]_i_23_n_0 ;
  wire \mem_address[14]_i_24_n_0 ;
  wire \mem_address[14]_i_25_n_0 ;
  wire \mem_address[14]_i_26_n_0 ;
  wire \mem_address[14]_i_27_n_0 ;
  wire \mem_address[14]_i_28_0 ;
  wire \mem_address[14]_i_28_n_0 ;
  wire \mem_address[14]_i_29_n_0 ;
  wire \mem_address[15]_i_19_n_0 ;
  wire \mem_address[15]_i_20_n_0 ;
  wire \mem_address[15]_i_21_n_0 ;
  wire \mem_address[15]_i_22_n_0 ;
  wire \mem_address[15]_i_23_n_0 ;
  wire \mem_address[15]_i_24_n_0 ;
  wire \mem_address[15]_i_25_n_0 ;
  wire \mem_address[15]_i_26_n_0 ;
  wire \mem_address[15]_i_27_n_0 ;
  wire \mem_address[15]_i_30_0 ;
  wire \mem_address[15]_i_30_n_0 ;
  wire \mem_address[15]_i_31_0 ;
  wire \mem_address[15]_i_31_n_0 ;
  wire \mem_address[15]_i_32_n_0 ;
  wire \mem_address[15]_i_41_n_0 ;
  wire \mem_address[15]_i_42_n_0 ;
  wire [3:0]\mem_address[16]_i_15 ;
  wire [3:0]\mem_address[16]_i_15_0 ;
  wire \mem_address[16]_i_19_n_0 ;
  wire \mem_address[16]_i_20_n_0 ;
  wire \mem_address[16]_i_21_n_0 ;
  wire \mem_address[16]_i_22_n_0 ;
  wire \mem_address[16]_i_23_n_0 ;
  wire \mem_address[16]_i_24_n_0 ;
  wire \mem_address[16]_i_25_n_0 ;
  wire \mem_address[16]_i_26_n_0 ;
  wire \mem_address[16]_i_27_n_0 ;
  wire \mem_address[16]_i_28_0 ;
  wire \mem_address[16]_i_29_n_0 ;
  wire \mem_address[16]_i_30_n_0 ;
  wire \mem_address[17]_i_11 ;
  wire \mem_address[17]_i_21_n_0 ;
  wire \mem_address[17]_i_22_n_0 ;
  wire \mem_address[17]_i_23_n_0 ;
  wire \mem_address[17]_i_24_n_0 ;
  wire \mem_address[17]_i_25_n_0 ;
  wire \mem_address[17]_i_26_n_0 ;
  wire \mem_address[17]_i_27_n_0 ;
  wire \mem_address[17]_i_28_n_0 ;
  wire \mem_address[17]_i_29_n_0 ;
  wire \mem_address[17]_i_30_0 ;
  wire \mem_address[17]_i_31_0 ;
  wire \mem_address[17]_i_31_n_0 ;
  wire \mem_address[17]_i_32_n_0 ;
  wire \mem_address[18]_i_16_n_0 ;
  wire \mem_address[18]_i_18_n_0 ;
  wire \mem_address[18]_i_20_n_0 ;
  wire \mem_address[18]_i_25_n_0 ;
  wire \mem_address[18]_i_26_n_0 ;
  wire \mem_address[18]_i_27_n_0 ;
  wire \mem_address[18]_i_28_n_0 ;
  wire \mem_address[18]_i_29_n_0 ;
  wire \mem_address[18]_i_30_n_0 ;
  wire \mem_address[18]_i_31_n_0 ;
  wire \mem_address[18]_i_32_n_0 ;
  wire \mem_address[18]_i_33_n_0 ;
  wire \mem_address[18]_i_34_n_0 ;
  wire \mem_address[19]_i_20_n_0 ;
  wire \mem_address[19]_i_28_n_0 ;
  wire \mem_address[19]_i_29_n_0 ;
  wire \mem_address[19]_i_30_n_0 ;
  wire \mem_address[19]_i_31_n_0 ;
  wire \mem_address[19]_i_32_n_0 ;
  wire \mem_address[19]_i_33_n_0 ;
  wire \mem_address[19]_i_34_n_0 ;
  wire \mem_address[19]_i_35_n_0 ;
  wire [3:0]\mem_address[20]_i_20 ;
  wire [3:0]\mem_address[20]_i_20_0 ;
  wire \mem_address[20]_i_24_n_0 ;
  wire \mem_address[20]_i_25_n_0 ;
  wire \mem_address[20]_i_26_n_0 ;
  wire \mem_address[20]_i_27_n_0 ;
  wire \mem_address[20]_i_28_n_0 ;
  wire \mem_address[20]_i_29_n_0 ;
  wire \mem_address[20]_i_30_n_0 ;
  wire \mem_address[20]_i_31_n_0 ;
  wire \mem_address[20]_i_32_n_0 ;
  wire \mem_address[21]_i_16_n_0 ;
  wire \mem_address[21]_i_21_n_0 ;
  wire \mem_address[21]_i_24_n_0 ;
  wire \mem_address[21]_i_26_n_0 ;
  wire \mem_address[21]_i_27_n_0 ;
  wire \mem_address[21]_i_28_n_0 ;
  wire \mem_address[21]_i_29_n_0 ;
  wire \mem_address[21]_i_30_n_0 ;
  wire \mem_address[21]_i_31_n_0 ;
  wire \mem_address[21]_i_32_n_0 ;
  wire \mem_address[21]_i_33_n_0 ;
  wire \mem_address[22]_i_16_n_0 ;
  wire \mem_address[22]_i_24_n_0 ;
  wire \mem_address[22]_i_25_n_0 ;
  wire \mem_address[22]_i_26_n_0 ;
  wire \mem_address[22]_i_27_n_0 ;
  wire \mem_address[22]_i_28_n_0 ;
  wire \mem_address[22]_i_29_n_0 ;
  wire \mem_address[22]_i_30_n_0 ;
  wire \mem_address[22]_i_31_n_0 ;
  wire \mem_address[23]_i_17_n_0 ;
  wire \mem_address[23]_i_18_n_0 ;
  wire \mem_address[23]_i_19_n_0 ;
  wire \mem_address[23]_i_20_n_0 ;
  wire \mem_address[23]_i_21_n_0 ;
  wire \mem_address[23]_i_40_n_0 ;
  wire \mem_address[23]_i_41_n_0 ;
  wire \mem_address[23]_i_42_n_0 ;
  wire \mem_address[23]_i_43_n_0 ;
  wire \mem_address[23]_i_44_n_0 ;
  wire \mem_address[23]_i_45_n_0 ;
  wire \mem_address[23]_i_46_n_0 ;
  wire \mem_address[23]_i_47_n_0 ;
  wire [3:0]\mem_address[24]_i_15 ;
  wire [3:0]\mem_address[24]_i_15_0 ;
  wire \mem_address[24]_i_25_n_0 ;
  wire \mem_address[24]_i_26_n_0 ;
  wire \mem_address[24]_i_27_n_0 ;
  wire \mem_address[24]_i_28_n_0 ;
  wire \mem_address[24]_i_29_n_0 ;
  wire \mem_address[24]_i_30_n_0 ;
  wire \mem_address[24]_i_31_n_0 ;
  wire \mem_address[24]_i_32_n_0 ;
  wire \mem_address[25]_i_11 ;
  wire \mem_address[25]_i_23_n_0 ;
  wire \mem_address[25]_i_24_n_0 ;
  wire \mem_address[25]_i_25_n_0 ;
  wire \mem_address[25]_i_26_n_0 ;
  wire \mem_address[25]_i_27_n_0 ;
  wire \mem_address[25]_i_28_n_0 ;
  wire \mem_address[25]_i_29_n_0 ;
  wire \mem_address[25]_i_30_n_0 ;
  wire \mem_address[26]_i_23_n_0 ;
  wire \mem_address[26]_i_24_n_0 ;
  wire \mem_address[26]_i_25_n_0 ;
  wire \mem_address[26]_i_26_n_0 ;
  wire \mem_address[26]_i_27_n_0 ;
  wire \mem_address[26]_i_28_n_0 ;
  wire \mem_address[26]_i_29_n_0 ;
  wire \mem_address[26]_i_30_n_0 ;
  wire \mem_address[27]_i_45_n_0 ;
  wire \mem_address[27]_i_46_n_0 ;
  wire \mem_address[27]_i_47_n_0 ;
  wire \mem_address[27]_i_48_n_0 ;
  wire \mem_address[27]_i_49_n_0 ;
  wire \mem_address[27]_i_50_n_0 ;
  wire \mem_address[27]_i_51_n_0 ;
  wire \mem_address[27]_i_52_n_0 ;
  wire [2:0]\mem_address[28]_i_12 ;
  wire \mem_address[28]_i_17_n_0 ;
  wire \mem_address[28]_i_22_n_0 ;
  wire \mem_address[28]_i_23_n_0 ;
  wire \mem_address[28]_i_24_n_0 ;
  wire \mem_address[28]_i_25_n_0 ;
  wire \mem_address[28]_i_26_n_0 ;
  wire \mem_address[28]_i_27_n_0 ;
  wire \mem_address[28]_i_28_n_0 ;
  wire \mem_address[28]_i_29_n_0 ;
  wire \mem_address[29]_i_18_n_0 ;
  wire \mem_address[29]_i_23_n_0 ;
  wire \mem_address[29]_i_24_n_0 ;
  wire \mem_address[29]_i_25_n_0 ;
  wire \mem_address[29]_i_26_n_0 ;
  wire \mem_address[29]_i_27_n_0 ;
  wire \mem_address[29]_i_28_n_0 ;
  wire \mem_address[29]_i_29_n_0 ;
  wire \mem_address[29]_i_30_n_0 ;
  wire \mem_address[2]_i_21_n_0 ;
  wire \mem_address[2]_i_22_n_0 ;
  wire \mem_address[2]_i_27_n_0 ;
  wire \mem_address[2]_i_28_n_0 ;
  wire \mem_address[2]_i_29_n_0 ;
  wire \mem_address[2]_i_30_n_0 ;
  wire \mem_address[2]_i_31_n_0 ;
  wire \mem_address[2]_i_32_n_0 ;
  wire \mem_address[2]_i_33_n_0 ;
  wire \mem_address[2]_i_34_n_0 ;
  wire \mem_address[30]_i_16_n_0 ;
  wire \mem_address[30]_i_21_n_0 ;
  wire \mem_address[30]_i_22_n_0 ;
  wire \mem_address[30]_i_23_n_0 ;
  wire \mem_address[30]_i_24_n_0 ;
  wire \mem_address[30]_i_25_n_0 ;
  wire \mem_address[30]_i_26_n_0 ;
  wire \mem_address[30]_i_27_n_0 ;
  wire \mem_address[30]_i_28_n_0 ;
  wire \mem_address[31]_i_24_n_0 ;
  wire \mem_address[31]_i_25_n_0 ;
  wire \mem_address[31]_i_26_n_0 ;
  wire \mem_address[31]_i_27_n_0 ;
  wire \mem_address[31]_i_28_n_0 ;
  wire \mem_address[31]_i_29_n_0 ;
  wire \mem_address[31]_i_30_n_0 ;
  wire \mem_address[31]_i_31_n_0 ;
  wire \mem_address[31]_i_39_n_0 ;
  wire \mem_address[31]_i_44_n_0 ;
  wire \mem_address[31]_i_48_n_0 ;
  wire \mem_address[31]_i_49_n_0 ;
  wire \mem_address[31]_i_50_n_0 ;
  wire \mem_address[31]_i_51_n_0 ;
  wire \mem_address[31]_i_52_n_0 ;
  wire \mem_address[31]_i_53_n_0 ;
  wire \mem_address[31]_i_54_n_0 ;
  wire \mem_address[31]_i_55_n_0 ;
  wire \mem_address[3]_i_17_0 ;
  wire \mem_address[3]_i_24_n_0 ;
  wire \mem_address[3]_i_28_n_0 ;
  wire \mem_address[3]_i_32_n_0 ;
  wire \mem_address[3]_i_33_n_0 ;
  wire \mem_address[3]_i_34_n_0 ;
  wire \mem_address[3]_i_35_n_0 ;
  wire \mem_address[3]_i_36_n_0 ;
  wire \mem_address[3]_i_37_n_0 ;
  wire \mem_address[3]_i_38_n_0 ;
  wire \mem_address[3]_i_39_n_0 ;
  wire \mem_address[3]_i_40_n_0 ;
  wire [3:0]\mem_address[4]_i_12 ;
  wire [3:0]\mem_address[4]_i_12_0 ;
  wire \mem_address[4]_i_19_0 ;
  wire \mem_address[4]_i_28_n_0 ;
  wire \mem_address[4]_i_29_n_0 ;
  wire \mem_address[4]_i_30_n_0 ;
  wire \mem_address[4]_i_31_n_0 ;
  wire \mem_address[4]_i_41_n_0 ;
  wire \mem_address[4]_i_42_n_0 ;
  wire \mem_address[4]_i_43_n_0 ;
  wire \mem_address[4]_i_44_n_0 ;
  wire \mem_address[4]_i_45_n_0 ;
  wire \mem_address[4]_i_46_n_0 ;
  wire \mem_address[4]_i_47_n_0 ;
  wire \mem_address[4]_i_48_n_0 ;
  wire \mem_address[5]_i_18_n_0 ;
  wire \mem_address[5]_i_19_n_0 ;
  wire \mem_address[5]_i_20_n_0 ;
  wire \mem_address[5]_i_21_n_0 ;
  wire \mem_address[5]_i_22_n_0 ;
  wire \mem_address[5]_i_23_n_0 ;
  wire \mem_address[5]_i_24_n_0 ;
  wire \mem_address[5]_i_25_n_0 ;
  wire \mem_address[6]_i_19_n_0 ;
  wire \mem_address[6]_i_20_n_0 ;
  wire \mem_address[6]_i_21_n_0 ;
  wire \mem_address[6]_i_22_n_0 ;
  wire \mem_address[6]_i_23_n_0 ;
  wire \mem_address[6]_i_24_n_0 ;
  wire \mem_address[6]_i_25_n_0 ;
  wire \mem_address[6]_i_26_n_0 ;
  wire \mem_address[6]_i_28_0 ;
  wire \mem_address[7]_i_19_n_0 ;
  wire \mem_address[7]_i_20_n_0 ;
  wire \mem_address[7]_i_21_n_0 ;
  wire \mem_address[7]_i_22_n_0 ;
  wire \mem_address[7]_i_23_n_0 ;
  wire \mem_address[7]_i_24_n_0 ;
  wire \mem_address[7]_i_25_n_0 ;
  wire \mem_address[7]_i_26_n_0 ;
  wire \mem_address[7]_i_27_0 ;
  wire \mem_address[7]_i_28_0 ;
  wire \mem_address[7]_i_28_n_0 ;
  wire [3:0]\mem_address[8]_i_13 ;
  wire [3:0]\mem_address[8]_i_13_0 ;
  wire \mem_address[8]_i_16_0 ;
  wire \mem_address[8]_i_21_n_0 ;
  wire \mem_address[8]_i_22_n_0 ;
  wire \mem_address[8]_i_23_n_0 ;
  wire \mem_address[8]_i_24_n_0 ;
  wire \mem_address[8]_i_25_n_0 ;
  wire \mem_address[8]_i_26_n_0 ;
  wire \mem_address[8]_i_27_n_0 ;
  wire \mem_address[8]_i_28_n_0 ;
  wire \mem_address[8]_i_5 ;
  wire \mem_address[9]_i_11_n_0 ;
  wire \mem_address[9]_i_16_n_0 ;
  wire \mem_address[9]_i_17_n_0 ;
  wire \mem_address[9]_i_18_n_0 ;
  wire \mem_address[9]_i_19_n_0 ;
  wire \mem_address[9]_i_24_n_0 ;
  wire \mem_address[9]_i_25_n_0 ;
  wire \mem_address[9]_i_26_n_0 ;
  wire \mem_address[9]_i_27_n_0 ;
  wire \mem_address[9]_i_28_n_0 ;
  wire \mem_address[9]_i_29_n_0 ;
  wire \mem_address[9]_i_30_n_0 ;
  wire \mem_address[9]_i_31_n_0 ;
  wire \mem_address[9]_i_32_n_0 ;
  wire \mem_address_reg[10]_i_14_n_0 ;
  wire \mem_address_reg[10]_i_15_n_0 ;
  wire \mem_address_reg[10]_i_20_n_0 ;
  wire \mem_address_reg[10]_i_21_n_0 ;
  wire \mem_address_reg[10]_i_22_n_0 ;
  wire \mem_address_reg[10]_i_23_n_0 ;
  wire \mem_address_reg[11]_i_15_n_0 ;
  wire \mem_address_reg[11]_i_16_n_0 ;
  wire \mem_address_reg[11]_i_22_n_0 ;
  wire \mem_address_reg[11]_i_22_n_1 ;
  wire \mem_address_reg[11]_i_22_n_2 ;
  wire \mem_address_reg[11]_i_22_n_3 ;
  wire \mem_address_reg[11]_i_23_n_0 ;
  wire \mem_address_reg[11]_i_23_n_1 ;
  wire \mem_address_reg[11]_i_23_n_2 ;
  wire \mem_address_reg[11]_i_23_n_3 ;
  wire \mem_address_reg[11]_i_27_n_0 ;
  wire \mem_address_reg[11]_i_28_n_0 ;
  wire \mem_address_reg[11]_i_29_n_0 ;
  wire \mem_address_reg[11]_i_30_n_0 ;
  wire \mem_address_reg[12]_i_15_n_0 ;
  wire \mem_address_reg[12]_i_16_n_0 ;
  wire \mem_address_reg[12]_i_22_n_0 ;
  wire \mem_address_reg[12]_i_23_n_0 ;
  wire \mem_address_reg[12]_i_24_n_0 ;
  wire \mem_address_reg[12]_i_25_n_0 ;
  wire \mem_address_reg[13]_i_15_n_0 ;
  wire \mem_address_reg[13]_i_16_n_0 ;
  wire \mem_address_reg[13]_i_21_n_0 ;
  wire \mem_address_reg[13]_i_22_n_0 ;
  wire \mem_address_reg[13]_i_23_n_0 ;
  wire \mem_address_reg[13]_i_24_n_0 ;
  wire \mem_address_reg[14]_i_10_n_0 ;
  wire \mem_address_reg[14]_i_11_n_0 ;
  wire \mem_address_reg[14]_i_12_n_0 ;
  wire \mem_address_reg[14]_i_13_n_0 ;
  wire \mem_address_reg[14]_i_6_n_0 ;
  wire \mem_address_reg[14]_i_7_n_0 ;
  wire \mem_address_reg[15]_i_10_n_0 ;
  wire \mem_address_reg[15]_i_11_n_0 ;
  wire \mem_address_reg[15]_i_12_n_0 ;
  wire \mem_address_reg[15]_i_13_n_0 ;
  wire \mem_address_reg[15]_i_28_n_0 ;
  wire \mem_address_reg[15]_i_28_n_1 ;
  wire \mem_address_reg[15]_i_28_n_2 ;
  wire \mem_address_reg[15]_i_28_n_3 ;
  wire \mem_address_reg[15]_i_29_n_0 ;
  wire \mem_address_reg[15]_i_29_n_1 ;
  wire \mem_address_reg[15]_i_29_n_2 ;
  wire \mem_address_reg[15]_i_29_n_3 ;
  wire \mem_address_reg[15]_i_6_n_0 ;
  wire \mem_address_reg[15]_i_7_n_0 ;
  wire \mem_address_reg[16]_i_10_n_0 ;
  wire \mem_address_reg[16]_i_11_n_0 ;
  wire \mem_address_reg[16]_i_12_n_0 ;
  wire \mem_address_reg[16]_i_13_n_0 ;
  wire \mem_address_reg[16]_i_6_n_0 ;
  wire \mem_address_reg[16]_i_7_n_0 ;
  wire \mem_address_reg[17]_i_12_n_0 ;
  wire \mem_address_reg[17]_i_13_n_0 ;
  wire \mem_address_reg[17]_i_14_n_0 ;
  wire \mem_address_reg[17]_i_15_n_0 ;
  wire \mem_address_reg[17]_i_8_n_0 ;
  wire \mem_address_reg[17]_i_9_n_0 ;
  wire \mem_address_reg[18]_i_14_n_0 ;
  wire \mem_address_reg[18]_i_15_n_0 ;
  wire \mem_address_reg[18]_i_21_n_0 ;
  wire \mem_address_reg[18]_i_22_n_0 ;
  wire \mem_address_reg[18]_i_23_n_0 ;
  wire \mem_address_reg[18]_i_24_n_0 ;
  wire \mem_address_reg[19]_i_15_n_0 ;
  wire \mem_address_reg[19]_i_16_n_0 ;
  wire \mem_address_reg[19]_i_21_n_0 ;
  wire \mem_address_reg[19]_i_22_n_0 ;
  wire \mem_address_reg[19]_i_23_n_0 ;
  wire \mem_address_reg[19]_i_24_n_0 ;
  wire \mem_address_reg[20]_i_10_n_0 ;
  wire \mem_address_reg[20]_i_11_n_0 ;
  wire \mem_address_reg[20]_i_15_n_0 ;
  wire \mem_address_reg[20]_i_16_n_0 ;
  wire \mem_address_reg[20]_i_17_n_0 ;
  wire \mem_address_reg[20]_i_18_n_0 ;
  wire \mem_address_reg[21]_i_12_n_0 ;
  wire \mem_address_reg[21]_i_13_n_0 ;
  wire \mem_address_reg[21]_i_17_n_0 ;
  wire \mem_address_reg[21]_i_18_n_0 ;
  wire \mem_address_reg[21]_i_19_n_0 ;
  wire \mem_address_reg[21]_i_20_n_0 ;
  wire \mem_address_reg[22]_i_12_n_0 ;
  wire \mem_address_reg[22]_i_13_n_0 ;
  wire \mem_address_reg[22]_i_17_n_0 ;
  wire \mem_address_reg[22]_i_18_n_0 ;
  wire \mem_address_reg[22]_i_19_n_0 ;
  wire \mem_address_reg[22]_i_20_n_0 ;
  wire \mem_address_reg[23]_i_13_n_0 ;
  wire \mem_address_reg[23]_i_14_n_0 ;
  wire \mem_address_reg[23]_i_22_n_0 ;
  wire \mem_address_reg[23]_i_22_n_1 ;
  wire \mem_address_reg[23]_i_22_n_2 ;
  wire \mem_address_reg[23]_i_22_n_3 ;
  wire \mem_address_reg[23]_i_23_n_0 ;
  wire \mem_address_reg[23]_i_23_n_1 ;
  wire \mem_address_reg[23]_i_23_n_2 ;
  wire \mem_address_reg[23]_i_23_n_3 ;
  wire \mem_address_reg[23]_i_24_n_0 ;
  wire \mem_address_reg[23]_i_25_n_0 ;
  wire \mem_address_reg[23]_i_26_n_0 ;
  wire \mem_address_reg[23]_i_27_n_0 ;
  wire \mem_address_reg[23]_i_30_n_0 ;
  wire \mem_address_reg[23]_i_30_n_1 ;
  wire \mem_address_reg[23]_i_30_n_2 ;
  wire \mem_address_reg[23]_i_30_n_3 ;
  wire \mem_address_reg[23]_i_35_n_0 ;
  wire \mem_address_reg[23]_i_35_n_1 ;
  wire \mem_address_reg[23]_i_35_n_2 ;
  wire \mem_address_reg[23]_i_35_n_3 ;
  wire \mem_address_reg[24]_i_18_n_0 ;
  wire \mem_address_reg[24]_i_19_n_0 ;
  wire \mem_address_reg[24]_i_21_n_0 ;
  wire \mem_address_reg[24]_i_22_n_0 ;
  wire \mem_address_reg[24]_i_23_n_0 ;
  wire \mem_address_reg[24]_i_24_n_0 ;
  wire \mem_address_reg[25]_i_16_n_0 ;
  wire \mem_address_reg[25]_i_17_n_0 ;
  wire \mem_address_reg[25]_i_19_n_0 ;
  wire \mem_address_reg[25]_i_20_n_0 ;
  wire \mem_address_reg[25]_i_21_n_0 ;
  wire \mem_address_reg[25]_i_22_n_0 ;
  wire \mem_address_reg[26]_i_16_n_0 ;
  wire \mem_address_reg[26]_i_17_n_0 ;
  wire \mem_address_reg[26]_i_19_n_0 ;
  wire \mem_address_reg[26]_i_20_n_0 ;
  wire \mem_address_reg[26]_i_21_n_0 ;
  wire \mem_address_reg[26]_i_22_n_0 ;
  wire \mem_address_reg[27]_i_18_n_0 ;
  wire \mem_address_reg[27]_i_19_n_0 ;
  wire \mem_address_reg[27]_i_31_n_0 ;
  wire \mem_address_reg[27]_i_32_n_0 ;
  wire \mem_address_reg[27]_i_33_n_0 ;
  wire \mem_address_reg[27]_i_34_n_0 ;
  wire \mem_address_reg[28]_i_13_n_0 ;
  wire \mem_address_reg[28]_i_14_n_0 ;
  wire \mem_address_reg[28]_i_18_n_0 ;
  wire \mem_address_reg[28]_i_19_n_0 ;
  wire \mem_address_reg[28]_i_20_n_0 ;
  wire \mem_address_reg[28]_i_21_n_0 ;
  wire \mem_address_reg[29]_i_13_n_0 ;
  wire \mem_address_reg[29]_i_14_n_0 ;
  wire \mem_address_reg[29]_i_19_n_0 ;
  wire \mem_address_reg[29]_i_20_n_0 ;
  wire \mem_address_reg[29]_i_21_n_0 ;
  wire \mem_address_reg[29]_i_22_n_0 ;
  wire \mem_address_reg[2]_i_19_n_0 ;
  wire \mem_address_reg[2]_i_20_n_0 ;
  wire \mem_address_reg[2]_i_23_n_0 ;
  wire \mem_address_reg[2]_i_24_n_0 ;
  wire \mem_address_reg[2]_i_25_n_0 ;
  wire \mem_address_reg[2]_i_26_n_0 ;
  wire \mem_address_reg[30]_i_13_n_0 ;
  wire \mem_address_reg[30]_i_14_n_0 ;
  wire \mem_address_reg[30]_i_17_n_0 ;
  wire \mem_address_reg[30]_i_18_n_0 ;
  wire \mem_address_reg[30]_i_19_n_0 ;
  wire \mem_address_reg[30]_i_20_n_0 ;
  wire \mem_address_reg[31]_i_15_n_0 ;
  wire \mem_address_reg[31]_i_16_n_0 ;
  wire [6:0]\mem_address_reg[31]_i_32_0 ;
  wire \mem_address_reg[31]_i_32_n_1 ;
  wire \mem_address_reg[31]_i_32_n_2 ;
  wire \mem_address_reg[31]_i_32_n_3 ;
  wire \mem_address_reg[31]_i_33_n_1 ;
  wire \mem_address_reg[31]_i_33_n_2 ;
  wire \mem_address_reg[31]_i_33_n_3 ;
  wire \mem_address_reg[31]_i_34_n_0 ;
  wire \mem_address_reg[31]_i_35_n_0 ;
  wire \mem_address_reg[31]_i_36_n_0 ;
  wire \mem_address_reg[31]_i_37_n_0 ;
  wire \mem_address_reg[31]_i_38_n_0 ;
  wire \mem_address_reg[31]_i_38_n_1 ;
  wire \mem_address_reg[31]_i_38_n_2 ;
  wire \mem_address_reg[31]_i_38_n_3 ;
  wire \mem_address_reg[31]_i_43_n_0 ;
  wire \mem_address_reg[31]_i_43_n_1 ;
  wire \mem_address_reg[31]_i_43_n_2 ;
  wire \mem_address_reg[31]_i_43_n_3 ;
  wire \mem_address_reg[3]_i_15_n_0 ;
  wire \mem_address_reg[3]_i_16_n_0 ;
  wire \mem_address_reg[3]_i_18_n_0 ;
  wire \mem_address_reg[3]_i_18_n_1 ;
  wire \mem_address_reg[3]_i_18_n_2 ;
  wire \mem_address_reg[3]_i_18_n_3 ;
  wire \mem_address_reg[3]_i_19_n_0 ;
  wire \mem_address_reg[3]_i_19_n_1 ;
  wire \mem_address_reg[3]_i_19_n_2 ;
  wire \mem_address_reg[3]_i_19_n_3 ;
  wire \mem_address_reg[3]_i_20_n_0 ;
  wire \mem_address_reg[3]_i_21_n_0 ;
  wire \mem_address_reg[3]_i_22_n_0 ;
  wire \mem_address_reg[3]_i_23_n_0 ;
  wire \mem_address_reg[4]_i_15_n_0 ;
  wire \mem_address_reg[4]_i_16_n_0 ;
  wire \mem_address_reg[4]_i_22_n_0 ;
  wire \mem_address_reg[4]_i_22_n_1 ;
  wire \mem_address_reg[4]_i_22_n_2 ;
  wire \mem_address_reg[4]_i_22_n_3 ;
  wire \mem_address_reg[4]_i_23_n_0 ;
  wire \mem_address_reg[4]_i_23_n_1 ;
  wire \mem_address_reg[4]_i_23_n_2 ;
  wire \mem_address_reg[4]_i_23_n_3 ;
  wire \mem_address_reg[4]_i_24_n_0 ;
  wire \mem_address_reg[4]_i_25_n_0 ;
  wire \mem_address_reg[4]_i_26_n_0 ;
  wire \mem_address_reg[4]_i_27_n_0 ;
  wire \mem_address_reg[5]_i_10_n_0 ;
  wire \mem_address_reg[5]_i_11_n_0 ;
  wire \mem_address_reg[5]_i_12_n_0 ;
  wire \mem_address_reg[5]_i_13_n_0 ;
  wire \mem_address_reg[5]_i_6_n_0 ;
  wire \mem_address_reg[5]_i_7_n_0 ;
  wire \mem_address_reg[6]_i_10_n_0 ;
  wire \mem_address_reg[6]_i_11_n_0 ;
  wire \mem_address_reg[6]_i_12_n_0 ;
  wire \mem_address_reg[6]_i_13_n_0 ;
  wire \mem_address_reg[6]_i_6_n_0 ;
  wire \mem_address_reg[6]_i_7_n_0 ;
  wire \mem_address_reg[7]_i_10_n_0 ;
  wire \mem_address_reg[7]_i_11_n_0 ;
  wire \mem_address_reg[7]_i_12_n_0 ;
  wire \mem_address_reg[7]_i_13_n_0 ;
  wire \mem_address_reg[7]_i_6_n_0 ;
  wire \mem_address_reg[7]_i_7_n_0 ;
  wire \mem_address_reg[8]_i_14_n_0 ;
  wire \mem_address_reg[8]_i_15_n_0 ;
  wire \mem_address_reg[8]_i_17_n_0 ;
  wire \mem_address_reg[8]_i_18_n_0 ;
  wire \mem_address_reg[8]_i_19_n_0 ;
  wire \mem_address_reg[8]_i_20_n_0 ;
  wire \mem_address_reg[9]_i_14_n_0 ;
  wire \mem_address_reg[9]_i_15_n_0 ;
  wire \mem_address_reg[9]_i_20_n_0 ;
  wire \mem_address_reg[9]_i_21_n_0 ;
  wire \mem_address_reg[9]_i_22_n_0 ;
  wire \mem_address_reg[9]_i_23_n_0 ;
  wire \mem_wren[3]_i_20_n_0 ;
  wire \mem_wren[3]_i_21_n_0 ;
  wire \mem_wren[3]_i_22_n_0 ;
  wire \mem_wren[3]_i_23_n_0 ;
  wire \mem_wren[3]_i_24_n_0 ;
  wire \mem_wren[3]_i_25_n_0 ;
  wire \mem_wren[3]_i_26_n_0 ;
  wire \mem_wren[3]_i_27_n_0 ;
  wire \mem_wren_reg[3]_i_14_n_0 ;
  wire \mem_wren_reg[3]_i_15_n_0 ;
  wire \mem_wren_reg[3]_i_16_n_0 ;
  wire \mem_wren_reg[3]_i_17_n_0 ;
  wire \mem_wren_reg[3]_i_18_n_0 ;
  wire \mem_wren_reg[3]_i_19_n_0 ;
  wire [0:0]\r_reg[10][31]_0 ;
  wire [31:0]\r_reg[10]_9 ;
  wire [0:0]\r_reg[11][31]_0 ;
  wire [31:0]\r_reg[11]_10 ;
  wire [0:0]\r_reg[12][31]_0 ;
  wire [31:0]\r_reg[12]_11 ;
  wire [0:0]\r_reg[13][31]_0 ;
  wire [31:0]\r_reg[13]_12 ;
  wire [0:0]\r_reg[14][31]_0 ;
  wire [31:0]\r_reg[14]_13 ;
  wire [0:0]\r_reg[15][31]_0 ;
  wire [31:0]\r_reg[15]_14 ;
  wire [0:0]\r_reg[16][31]_0 ;
  wire [31:0]\r_reg[16]_15 ;
  wire [0:0]\r_reg[17][31]_0 ;
  wire [31:0]\r_reg[17]_16 ;
  wire [0:0]\r_reg[18][31]_0 ;
  wire [31:0]\r_reg[18]_17 ;
  wire [0:0]\r_reg[19][31]_0 ;
  wire [31:0]\r_reg[19]_18 ;
  wire [31:0]\r_reg[1]_0 ;
  wire [0:0]\r_reg[20][31]_0 ;
  wire [31:0]\r_reg[20]_19 ;
  wire [0:0]\r_reg[21][31]_0 ;
  wire [31:0]\r_reg[21]_20 ;
  wire [0:0]\r_reg[22][31]_0 ;
  wire [31:0]\r_reg[22]_21 ;
  wire [0:0]\r_reg[23][31]_0 ;
  wire [31:0]\r_reg[23]_22 ;
  wire [0:0]\r_reg[24][31]_0 ;
  wire [31:0]\r_reg[24]_23 ;
  wire [0:0]\r_reg[25][31]_0 ;
  wire [31:0]\r_reg[25]_24 ;
  wire [0:0]\r_reg[26][31]_0 ;
  wire [31:0]\r_reg[26]_25 ;
  wire [0:0]\r_reg[27][31]_0 ;
  wire [31:0]\r_reg[27]_26 ;
  wire [0:0]\r_reg[28][31]_0 ;
  wire [31:0]\r_reg[28]_27 ;
  wire [0:0]\r_reg[29][31]_0 ;
  wire [31:0]\r_reg[29]_28 ;
  wire [0:0]\r_reg[2][31]_0 ;
  wire [31:0]\r_reg[2]_1 ;
  wire [0:0]\r_reg[30][31]_0 ;
  wire [31:0]\r_reg[30]_29 ;
  wire [0:0]\r_reg[31][31]_0 ;
  wire [31:0]\r_reg[31]_30 ;
  wire [0:0]\r_reg[3][31]_0 ;
  wire [31:0]\r_reg[3]_2 ;
  wire [0:0]\r_reg[4][31]_0 ;
  wire [31:0]\r_reg[4]_3 ;
  wire [0:0]\r_reg[5][31]_0 ;
  wire [31:0]\r_reg[5]_4 ;
  wire [0:0]\r_reg[6][31]_0 ;
  wire [31:0]\r_reg[6]_5 ;
  wire [0:0]\r_reg[7][31]_0 ;
  wire [31:0]\r_reg[7]_6 ;
  wire [0:0]\r_reg[8][31]_0 ;
  wire [31:0]\r_reg[8]_7 ;
  wire [0:0]\r_reg[9][31]_0 ;
  wire [31:0]\r_reg[9]_8 ;
  wire [4:2]rs2_data;
  wire \values_out_reg[16] ;
  wire \values_out_reg[16]_0 ;
  wire \values_out_reg[16]_1 ;
  wire \values_out_reg[24] ;
  wire [9:0]\values_out_reg[24]_0 ;
  wire [31:0]wrdata;
  wire xpm_memory_tdpram_inst_i_100_n_0;
  wire xpm_memory_tdpram_inst_i_101_n_0;
  wire xpm_memory_tdpram_inst_i_102_n_0;
  wire xpm_memory_tdpram_inst_i_103_n_0;
  wire xpm_memory_tdpram_inst_i_104_n_0;
  wire xpm_memory_tdpram_inst_i_105_n_0;
  wire xpm_memory_tdpram_inst_i_106_n_0;
  wire xpm_memory_tdpram_inst_i_107_n_0;
  wire xpm_memory_tdpram_inst_i_108_n_0;
  wire xpm_memory_tdpram_inst_i_109_n_0;
  wire xpm_memory_tdpram_inst_i_110_n_0;
  wire xpm_memory_tdpram_inst_i_111_n_0;
  wire xpm_memory_tdpram_inst_i_112_n_0;
  wire xpm_memory_tdpram_inst_i_113_n_0;
  wire xpm_memory_tdpram_inst_i_114_n_0;
  wire xpm_memory_tdpram_inst_i_115_n_0;
  wire xpm_memory_tdpram_inst_i_116_n_0;
  wire xpm_memory_tdpram_inst_i_117_n_0;
  wire xpm_memory_tdpram_inst_i_118_n_0;
  wire xpm_memory_tdpram_inst_i_119_n_0;
  wire xpm_memory_tdpram_inst_i_120_n_0;
  wire xpm_memory_tdpram_inst_i_121_n_0;
  wire xpm_memory_tdpram_inst_i_122_n_0;
  wire xpm_memory_tdpram_inst_i_123_n_0;
  wire xpm_memory_tdpram_inst_i_124_n_0;
  wire xpm_memory_tdpram_inst_i_125_n_0;
  wire xpm_memory_tdpram_inst_i_126_n_0;
  wire xpm_memory_tdpram_inst_i_127_n_0;
  wire xpm_memory_tdpram_inst_i_128_n_0;
  wire xpm_memory_tdpram_inst_i_129_n_0;
  wire xpm_memory_tdpram_inst_i_130_n_0;
  wire xpm_memory_tdpram_inst_i_131_n_0;
  wire xpm_memory_tdpram_inst_i_132_n_0;
  wire xpm_memory_tdpram_inst_i_133_n_0;
  wire xpm_memory_tdpram_inst_i_134_n_0;
  wire xpm_memory_tdpram_inst_i_135_n_0;
  wire xpm_memory_tdpram_inst_i_136_n_0;
  wire xpm_memory_tdpram_inst_i_137_n_0;
  wire xpm_memory_tdpram_inst_i_138_n_0;
  wire xpm_memory_tdpram_inst_i_139_n_0;
  wire xpm_memory_tdpram_inst_i_140_n_0;
  wire xpm_memory_tdpram_inst_i_141_n_0;
  wire xpm_memory_tdpram_inst_i_142_n_0;
  wire xpm_memory_tdpram_inst_i_143_n_0;
  wire xpm_memory_tdpram_inst_i_144_n_0;
  wire xpm_memory_tdpram_inst_i_145_n_0;
  wire xpm_memory_tdpram_inst_i_146_n_0;
  wire xpm_memory_tdpram_inst_i_147_n_0;
  wire xpm_memory_tdpram_inst_i_148_n_0;
  wire xpm_memory_tdpram_inst_i_149_n_0;
  wire xpm_memory_tdpram_inst_i_150_n_0;
  wire xpm_memory_tdpram_inst_i_151_n_0;
  wire xpm_memory_tdpram_inst_i_152_n_0;
  wire xpm_memory_tdpram_inst_i_153_n_0;
  wire xpm_memory_tdpram_inst_i_154_0;
  wire xpm_memory_tdpram_inst_i_154_n_0;
  wire xpm_memory_tdpram_inst_i_155_n_0;
  wire xpm_memory_tdpram_inst_i_156_n_0;
  wire xpm_memory_tdpram_inst_i_157_n_0;
  wire xpm_memory_tdpram_inst_i_158_n_0;
  wire xpm_memory_tdpram_inst_i_159_n_0;
  wire xpm_memory_tdpram_inst_i_160_n_0;
  wire xpm_memory_tdpram_inst_i_161_n_0;
  wire xpm_memory_tdpram_inst_i_162_n_0;
  wire xpm_memory_tdpram_inst_i_163_n_0;
  wire xpm_memory_tdpram_inst_i_164_n_0;
  wire xpm_memory_tdpram_inst_i_165_n_0;
  wire xpm_memory_tdpram_inst_i_166_n_0;
  wire xpm_memory_tdpram_inst_i_167_n_0;
  wire xpm_memory_tdpram_inst_i_168_n_0;
  wire xpm_memory_tdpram_inst_i_169_n_0;
  wire xpm_memory_tdpram_inst_i_170_n_0;
  wire xpm_memory_tdpram_inst_i_171_n_0;
  wire xpm_memory_tdpram_inst_i_172_n_0;
  wire xpm_memory_tdpram_inst_i_173_n_0;
  wire xpm_memory_tdpram_inst_i_174_n_0;
  wire xpm_memory_tdpram_inst_i_175_n_0;
  wire xpm_memory_tdpram_inst_i_176_n_0;
  wire xpm_memory_tdpram_inst_i_177_n_0;
  wire xpm_memory_tdpram_inst_i_178_n_0;
  wire xpm_memory_tdpram_inst_i_179_n_0;
  wire xpm_memory_tdpram_inst_i_180_n_0;
  wire xpm_memory_tdpram_inst_i_181_n_0;
  wire xpm_memory_tdpram_inst_i_182_n_0;
  wire xpm_memory_tdpram_inst_i_183_n_0;
  wire xpm_memory_tdpram_inst_i_184_n_0;
  wire xpm_memory_tdpram_inst_i_185_n_0;
  wire xpm_memory_tdpram_inst_i_186_n_0;
  wire xpm_memory_tdpram_inst_i_187_n_0;
  wire xpm_memory_tdpram_inst_i_188_n_0;
  wire xpm_memory_tdpram_inst_i_189_n_0;
  wire xpm_memory_tdpram_inst_i_190_n_0;
  wire xpm_memory_tdpram_inst_i_191_n_0;
  wire xpm_memory_tdpram_inst_i_192_n_0;
  wire xpm_memory_tdpram_inst_i_193_n_0;
  wire xpm_memory_tdpram_inst_i_194_n_0;
  wire xpm_memory_tdpram_inst_i_195_n_0;
  wire xpm_memory_tdpram_inst_i_196_n_0;
  wire xpm_memory_tdpram_inst_i_197_n_0;
  wire xpm_memory_tdpram_inst_i_198_n_0;
  wire xpm_memory_tdpram_inst_i_199_n_0;
  wire xpm_memory_tdpram_inst_i_200_n_0;
  wire xpm_memory_tdpram_inst_i_201_n_0;
  wire xpm_memory_tdpram_inst_i_202_n_0;
  wire xpm_memory_tdpram_inst_i_203_n_0;
  wire xpm_memory_tdpram_inst_i_204_n_0;
  wire xpm_memory_tdpram_inst_i_205_n_0;
  wire xpm_memory_tdpram_inst_i_206_n_0;
  wire xpm_memory_tdpram_inst_i_207_n_0;
  wire xpm_memory_tdpram_inst_i_208_n_0;
  wire xpm_memory_tdpram_inst_i_209_n_0;
  wire xpm_memory_tdpram_inst_i_210_n_0;
  wire xpm_memory_tdpram_inst_i_211_n_0;
  wire xpm_memory_tdpram_inst_i_212_n_0;
  wire xpm_memory_tdpram_inst_i_213_n_0;
  wire xpm_memory_tdpram_inst_i_214_n_0;
  wire xpm_memory_tdpram_inst_i_215_n_0;
  wire xpm_memory_tdpram_inst_i_216_n_0;
  wire xpm_memory_tdpram_inst_i_217_n_0;
  wire xpm_memory_tdpram_inst_i_218_n_0;
  wire xpm_memory_tdpram_inst_i_219_n_0;
  wire xpm_memory_tdpram_inst_i_220_n_0;
  wire xpm_memory_tdpram_inst_i_221_n_0;
  wire xpm_memory_tdpram_inst_i_222_n_0;
  wire xpm_memory_tdpram_inst_i_223_n_0;
  wire xpm_memory_tdpram_inst_i_224_n_0;
  wire xpm_memory_tdpram_inst_i_225_n_0;
  wire xpm_memory_tdpram_inst_i_226_n_0;
  wire xpm_memory_tdpram_inst_i_227_n_0;
  wire xpm_memory_tdpram_inst_i_228_n_0;
  wire xpm_memory_tdpram_inst_i_229_n_0;
  wire xpm_memory_tdpram_inst_i_230_n_0;
  wire xpm_memory_tdpram_inst_i_231_n_0;
  wire xpm_memory_tdpram_inst_i_232_n_0;
  wire xpm_memory_tdpram_inst_i_233_n_0;
  wire xpm_memory_tdpram_inst_i_234_n_0;
  wire xpm_memory_tdpram_inst_i_235_n_0;
  wire xpm_memory_tdpram_inst_i_236_n_0;
  wire xpm_memory_tdpram_inst_i_237_n_0;
  wire xpm_memory_tdpram_inst_i_238_n_0;
  wire xpm_memory_tdpram_inst_i_239_n_0;
  wire xpm_memory_tdpram_inst_i_240_n_0;
  wire xpm_memory_tdpram_inst_i_241_n_0;
  wire xpm_memory_tdpram_inst_i_242_n_0;
  wire xpm_memory_tdpram_inst_i_243_n_0;
  wire xpm_memory_tdpram_inst_i_244_n_0;
  wire xpm_memory_tdpram_inst_i_245_n_0;
  wire xpm_memory_tdpram_inst_i_246_n_0;
  wire xpm_memory_tdpram_inst_i_247_n_0;
  wire xpm_memory_tdpram_inst_i_248_n_0;
  wire xpm_memory_tdpram_inst_i_249_n_0;
  wire xpm_memory_tdpram_inst_i_250_n_0;
  wire xpm_memory_tdpram_inst_i_251_n_0;
  wire xpm_memory_tdpram_inst_i_252_n_0;
  wire xpm_memory_tdpram_inst_i_253_n_0;
  wire xpm_memory_tdpram_inst_i_254_n_0;
  wire xpm_memory_tdpram_inst_i_255_n_0;
  wire xpm_memory_tdpram_inst_i_256_n_0;
  wire xpm_memory_tdpram_inst_i_257_n_0;
  wire xpm_memory_tdpram_inst_i_258_n_0;
  wire xpm_memory_tdpram_inst_i_259_n_0;
  wire xpm_memory_tdpram_inst_i_260_n_0;
  wire xpm_memory_tdpram_inst_i_261_n_0;
  wire xpm_memory_tdpram_inst_i_262_n_0;
  wire xpm_memory_tdpram_inst_i_263_n_0;
  wire xpm_memory_tdpram_inst_i_264_n_0;
  wire xpm_memory_tdpram_inst_i_265_n_0;
  wire xpm_memory_tdpram_inst_i_266_n_0;
  wire xpm_memory_tdpram_inst_i_267_n_0;
  wire xpm_memory_tdpram_inst_i_268_n_0;
  wire xpm_memory_tdpram_inst_i_269_n_0;
  wire xpm_memory_tdpram_inst_i_270_n_0;
  wire xpm_memory_tdpram_inst_i_271_n_0;
  wire xpm_memory_tdpram_inst_i_272_n_0;
  wire xpm_memory_tdpram_inst_i_273_n_0;
  wire xpm_memory_tdpram_inst_i_274_n_0;
  wire xpm_memory_tdpram_inst_i_275_n_0;
  wire xpm_memory_tdpram_inst_i_276_n_0;
  wire xpm_memory_tdpram_inst_i_277_n_0;
  wire xpm_memory_tdpram_inst_i_278_n_0;
  wire xpm_memory_tdpram_inst_i_279_n_0;
  wire xpm_memory_tdpram_inst_i_280_n_0;
  wire xpm_memory_tdpram_inst_i_281_n_0;
  wire xpm_memory_tdpram_inst_i_282_n_0;
  wire xpm_memory_tdpram_inst_i_283_n_0;
  wire xpm_memory_tdpram_inst_i_284_n_0;
  wire xpm_memory_tdpram_inst_i_285_n_0;
  wire xpm_memory_tdpram_inst_i_286_n_0;
  wire xpm_memory_tdpram_inst_i_287_n_0;
  wire xpm_memory_tdpram_inst_i_288_n_0;
  wire xpm_memory_tdpram_inst_i_289_n_0;
  wire xpm_memory_tdpram_inst_i_290_n_0;
  wire xpm_memory_tdpram_inst_i_291_n_0;
  wire xpm_memory_tdpram_inst_i_292_n_0;
  wire xpm_memory_tdpram_inst_i_293_n_0;
  wire xpm_memory_tdpram_inst_i_294_n_0;
  wire xpm_memory_tdpram_inst_i_295_n_0;
  wire xpm_memory_tdpram_inst_i_296_n_0;
  wire xpm_memory_tdpram_inst_i_297_n_0;
  wire xpm_memory_tdpram_inst_i_298_n_0;
  wire xpm_memory_tdpram_inst_i_299_n_0;
  wire xpm_memory_tdpram_inst_i_300_n_0;
  wire xpm_memory_tdpram_inst_i_301_n_0;
  wire xpm_memory_tdpram_inst_i_302_n_0;
  wire xpm_memory_tdpram_inst_i_303_n_0;
  wire xpm_memory_tdpram_inst_i_304_n_0;
  wire xpm_memory_tdpram_inst_i_305_n_0;
  wire xpm_memory_tdpram_inst_i_306_n_0;
  wire xpm_memory_tdpram_inst_i_307_n_0;
  wire xpm_memory_tdpram_inst_i_308_n_0;
  wire xpm_memory_tdpram_inst_i_309_n_0;
  wire xpm_memory_tdpram_inst_i_310_n_0;
  wire xpm_memory_tdpram_inst_i_311_n_0;
  wire xpm_memory_tdpram_inst_i_312_n_0;
  wire xpm_memory_tdpram_inst_i_313_n_0;
  wire xpm_memory_tdpram_inst_i_314_n_0;
  wire xpm_memory_tdpram_inst_i_315_n_0;
  wire xpm_memory_tdpram_inst_i_316_n_0;
  wire xpm_memory_tdpram_inst_i_317_n_0;
  wire xpm_memory_tdpram_inst_i_318_n_0;
  wire xpm_memory_tdpram_inst_i_319_n_0;
  wire xpm_memory_tdpram_inst_i_320_n_0;
  wire xpm_memory_tdpram_inst_i_321_n_0;
  wire xpm_memory_tdpram_inst_i_322_n_0;
  wire xpm_memory_tdpram_inst_i_323_n_0;
  wire xpm_memory_tdpram_inst_i_324_n_0;
  wire xpm_memory_tdpram_inst_i_325_n_0;
  wire xpm_memory_tdpram_inst_i_326_n_0;
  wire xpm_memory_tdpram_inst_i_327_n_0;
  wire xpm_memory_tdpram_inst_i_328_n_0;
  wire xpm_memory_tdpram_inst_i_329_n_0;
  wire xpm_memory_tdpram_inst_i_330_n_0;
  wire xpm_memory_tdpram_inst_i_331_n_0;
  wire xpm_memory_tdpram_inst_i_332_n_0;
  wire xpm_memory_tdpram_inst_i_333_n_0;
  wire xpm_memory_tdpram_inst_i_334_n_0;
  wire xpm_memory_tdpram_inst_i_335_n_0;
  wire xpm_memory_tdpram_inst_i_336_n_0;
  wire xpm_memory_tdpram_inst_i_337_n_0;
  wire xpm_memory_tdpram_inst_i_338_n_0;
  wire xpm_memory_tdpram_inst_i_339_n_0;
  wire xpm_memory_tdpram_inst_i_340_n_0;
  wire xpm_memory_tdpram_inst_i_341_n_0;
  wire xpm_memory_tdpram_inst_i_342_n_0;
  wire xpm_memory_tdpram_inst_i_343_n_0;
  wire xpm_memory_tdpram_inst_i_344_n_0;
  wire xpm_memory_tdpram_inst_i_345_n_0;
  wire xpm_memory_tdpram_inst_i_346_n_0;
  wire xpm_memory_tdpram_inst_i_347_n_0;
  wire xpm_memory_tdpram_inst_i_348_n_0;
  wire xpm_memory_tdpram_inst_i_349_n_0;
  wire xpm_memory_tdpram_inst_i_350_n_0;
  wire xpm_memory_tdpram_inst_i_351_n_0;
  wire xpm_memory_tdpram_inst_i_352_n_0;
  wire xpm_memory_tdpram_inst_i_353_n_0;
  wire xpm_memory_tdpram_inst_i_354_n_0;
  wire xpm_memory_tdpram_inst_i_355_n_0;
  wire xpm_memory_tdpram_inst_i_356_n_0;
  wire xpm_memory_tdpram_inst_i_357_n_0;
  wire xpm_memory_tdpram_inst_i_358_n_0;
  wire xpm_memory_tdpram_inst_i_359_n_0;
  wire xpm_memory_tdpram_inst_i_360_n_0;
  wire xpm_memory_tdpram_inst_i_361_n_0;
  wire xpm_memory_tdpram_inst_i_362_n_0;
  wire xpm_memory_tdpram_inst_i_363_n_0;
  wire xpm_memory_tdpram_inst_i_364_n_0;
  wire xpm_memory_tdpram_inst_i_365_n_0;
  wire xpm_memory_tdpram_inst_i_366_n_0;
  wire xpm_memory_tdpram_inst_i_367_n_0;
  wire xpm_memory_tdpram_inst_i_368_n_0;
  wire xpm_memory_tdpram_inst_i_369_n_0;
  wire xpm_memory_tdpram_inst_i_48_n_0;
  wire xpm_memory_tdpram_inst_i_49_n_0;
  wire xpm_memory_tdpram_inst_i_50_n_0;
  wire xpm_memory_tdpram_inst_i_51_n_0;
  wire xpm_memory_tdpram_inst_i_52_n_0;
  wire xpm_memory_tdpram_inst_i_53_n_0;
  wire xpm_memory_tdpram_inst_i_54_n_0;
  wire xpm_memory_tdpram_inst_i_55_n_0;
  wire xpm_memory_tdpram_inst_i_82_0;
  wire xpm_memory_tdpram_inst_i_82_n_0;
  wire xpm_memory_tdpram_inst_i_83_n_0;
  wire xpm_memory_tdpram_inst_i_84_n_0;
  wire xpm_memory_tdpram_inst_i_85_n_0;
  wire xpm_memory_tdpram_inst_i_86_n_0;
  wire xpm_memory_tdpram_inst_i_87_n_0;
  wire xpm_memory_tdpram_inst_i_88_n_0;
  wire xpm_memory_tdpram_inst_i_89_n_0;
  wire xpm_memory_tdpram_inst_i_90_n_0;
  wire xpm_memory_tdpram_inst_i_91_n_0;
  wire xpm_memory_tdpram_inst_i_92_n_0;
  wire xpm_memory_tdpram_inst_i_93_n_0;
  wire xpm_memory_tdpram_inst_i_94_n_0;
  wire xpm_memory_tdpram_inst_i_95_n_0;
  wire xpm_memory_tdpram_inst_i_96_n_0;
  wire xpm_memory_tdpram_inst_i_97_n_0;
  wire xpm_memory_tdpram_inst_i_98_n_0;
  wire xpm_memory_tdpram_inst_i_99_n_0;
  wire [3:3]\NLW_mem_address_reg[31]_i_32_CO_UNCONNECTED ;
  wire [3:3]\NLW_mem_address_reg[31]_i_33_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \data_to_cpu[15]_i_11 
       (.I0(\data_to_cpu_reg[15]_i_18_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\data_to_cpu_reg[15]_i_19_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[0]),
        .O(\instruction_reg[19]_20 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_to_cpu[15]_i_12 
       (.I0(\data_to_cpu[15]_i_20_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\data_to_cpu[15]_i_21_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [2]),
        .I4(\data_to_cpu[15]_i_22_n_0 ),
        .O(\instruction_reg[24]_33 ));
  LUT5 #(
    .INIT(32'h0047FF47)) 
    \data_to_cpu[15]_i_13 
       (.I0(\data_to_cpu[15]_i_23_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\data_to_cpu[15]_i_24_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [1]),
        .I4(\instruction_reg[24]_35 ),
        .O(\instruction_reg[24]_34 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_to_cpu[15]_i_20 
       (.I0(\mem_address[4]_i_31_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\data_to_cpu[15]_i_44_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\data_to_cpu[15]_i_45_n_0 ),
        .O(\data_to_cpu[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_21 
       (.I0(\instruction_reg[19]_30 ),
        .I1(\instruction_reg[19]_28 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_29 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_4 ),
        .O(\data_to_cpu[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \data_to_cpu[15]_i_22 
       (.I0(\instruction_reg[19]_14 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_15 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_16 ),
        .I5(\instruction_reg[19]_3 ),
        .O(\data_to_cpu[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_23 
       (.I0(\instruction_reg[19]_37 ),
        .I1(\instruction_reg[19]_38 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_36 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_43 ),
        .O(\data_to_cpu[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \data_to_cpu[15]_i_24 
       (.I0(\instruction_reg[19]_17 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_18 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_19 ),
        .I5(\instruction_reg[19]_20 ),
        .O(\data_to_cpu[15]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \data_to_cpu[15]_i_26 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [6]),
        .I2(\instruction_reg[19]_1 ),
        .I3(\mem_address_reg[31]_i_32_0 [5]),
        .O(\instruction_reg[19] ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \data_to_cpu[15]_i_35 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [6]),
        .I2(\instruction_reg[19]_1 ),
        .I3(\mem_address_reg[31]_i_32_0 [5]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_to_cpu[15]_i_44 
       (.I0(\instruction_reg[19]_27 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_26 ),
        .O(\data_to_cpu[15]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_to_cpu[15]_i_45 
       (.I0(\instruction_reg[19]_25 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_24 ),
        .O(\data_to_cpu[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_60 
       (.I0(\r_reg[19]_18 [0]),
        .I1(\r_reg[18]_17 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [0]),
        .O(\data_to_cpu[15]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_61 
       (.I0(\r_reg[23]_22 [0]),
        .I1(\r_reg[22]_21 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [0]),
        .O(\data_to_cpu[15]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_62 
       (.I0(\r_reg[27]_26 [0]),
        .I1(\r_reg[26]_25 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [0]),
        .O(\data_to_cpu[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_63 
       (.I0(\r_reg[31]_30 [0]),
        .I1(\r_reg[30]_29 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [0]),
        .O(\data_to_cpu[15]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \data_to_cpu[15]_i_64 
       (.I0(\r_reg[3]_2 [0]),
        .I1(\r_reg[2]_1 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [0]),
        .O(\data_to_cpu[15]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_65 
       (.I0(\r_reg[7]_6 [0]),
        .I1(\r_reg[6]_5 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [0]),
        .O(\data_to_cpu[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_66 
       (.I0(\r_reg[11]_10 [0]),
        .I1(\r_reg[10]_9 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [0]),
        .O(\data_to_cpu[15]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_to_cpu[15]_i_67 
       (.I0(\r_reg[15]_14 [0]),
        .I1(\r_reg[14]_13 [0]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [0]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [0]),
        .O(\data_to_cpu[15]_i_67_n_0 ));
  MUXF8 \data_to_cpu_reg[15]_i_18 
       (.I0(\data_to_cpu_reg[15]_i_40_n_0 ),
        .I1(\data_to_cpu_reg[15]_i_41_n_0 ),
        .O(\data_to_cpu_reg[15]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \data_to_cpu_reg[15]_i_19 
       (.I0(\data_to_cpu_reg[15]_i_42_n_0 ),
        .I1(\data_to_cpu_reg[15]_i_43_n_0 ),
        .O(\data_to_cpu_reg[15]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \data_to_cpu_reg[15]_i_40 
       (.I0(\data_to_cpu[15]_i_60_n_0 ),
        .I1(\data_to_cpu[15]_i_61_n_0 ),
        .O(\data_to_cpu_reg[15]_i_40_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \data_to_cpu_reg[15]_i_41 
       (.I0(\data_to_cpu[15]_i_62_n_0 ),
        .I1(\data_to_cpu[15]_i_63_n_0 ),
        .O(\data_to_cpu_reg[15]_i_41_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \data_to_cpu_reg[15]_i_42 
       (.I0(\data_to_cpu[15]_i_64_n_0 ),
        .I1(\data_to_cpu[15]_i_65_n_0 ),
        .O(\data_to_cpu_reg[15]_i_42_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \data_to_cpu_reg[15]_i_43 
       (.I0(\data_to_cpu[15]_i_66_n_0 ),
        .I1(\data_to_cpu[15]_i_67_n_0 ),
        .O(\data_to_cpu_reg[15]_i_43_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[0]_i_1 
       (.I0(\instruction_reg[24]_8 [0]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_10 
       (.I0(\r_reg[23]_22 [0]),
        .I1(\r_reg[22]_21 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [0]),
        .O(\direction[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_11 
       (.I0(\r_reg[11]_10 [0]),
        .I1(\r_reg[10]_9 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [0]),
        .O(\direction[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_12 
       (.I0(\r_reg[15]_14 [0]),
        .I1(\r_reg[14]_13 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [0]),
        .O(\direction[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[0]_i_13 
       (.I0(\r_reg[3]_2 [0]),
        .I1(\r_reg[2]_1 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [0]),
        .O(\direction[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_14 
       (.I0(\r_reg[7]_6 [0]),
        .I1(\r_reg[6]_5 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [0]),
        .O(\direction[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_2 
       (.I0(\direction_reg[0]_i_3_n_0 ),
        .I1(\direction_reg[0]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[0]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[0]_i_6_n_0 ),
        .O(\instruction_reg[24]_8 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_7 
       (.I0(\r_reg[27]_26 [0]),
        .I1(\r_reg[26]_25 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [0]),
        .O(\direction[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_8 
       (.I0(\r_reg[31]_30 [0]),
        .I1(\r_reg[30]_29 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [0]),
        .O(\direction[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[0]_i_9 
       (.I0(\r_reg[19]_18 [0]),
        .I1(\r_reg[18]_17 [0]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [0]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [0]),
        .O(\direction[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[1]_i_1 
       (.I0(\instruction_reg[24]_8 [1]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_10 
       (.I0(\r_reg[23]_22 [1]),
        .I1(\r_reg[22]_21 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [1]),
        .O(\direction[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_11 
       (.I0(\r_reg[11]_10 [1]),
        .I1(\r_reg[10]_9 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [1]),
        .O(\direction[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_12 
       (.I0(\r_reg[15]_14 [1]),
        .I1(\r_reg[14]_13 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [1]),
        .O(\direction[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[1]_i_13 
       (.I0(\r_reg[3]_2 [1]),
        .I1(\r_reg[2]_1 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [1]),
        .O(\direction[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_14 
       (.I0(\r_reg[7]_6 [1]),
        .I1(\r_reg[6]_5 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [1]),
        .O(\direction[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_2 
       (.I0(\direction_reg[1]_i_3_n_0 ),
        .I1(\direction_reg[1]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[1]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[1]_i_6_n_0 ),
        .O(\instruction_reg[24]_8 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_7 
       (.I0(\r_reg[27]_26 [1]),
        .I1(\r_reg[26]_25 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [1]),
        .O(\direction[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_8 
       (.I0(\r_reg[31]_30 [1]),
        .I1(\r_reg[30]_29 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [1]),
        .O(\direction[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[1]_i_9 
       (.I0(\r_reg[19]_18 [1]),
        .I1(\r_reg[18]_17 [1]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [1]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [1]),
        .O(\direction[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[2]_i_1 
       (.I0(rs2_data[2]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_10 
       (.I0(\r_reg[23]_22 [2]),
        .I1(\r_reg[22]_21 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [2]),
        .O(\direction[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_11 
       (.I0(\r_reg[11]_10 [2]),
        .I1(\r_reg[10]_9 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [2]),
        .O(\direction[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_12 
       (.I0(\r_reg[15]_14 [2]),
        .I1(\r_reg[14]_13 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [2]),
        .O(\direction[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[2]_i_13 
       (.I0(\r_reg[3]_2 [2]),
        .I1(\r_reg[2]_1 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [2]),
        .O(\direction[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_14 
       (.I0(\r_reg[7]_6 [2]),
        .I1(\r_reg[6]_5 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [2]),
        .O(\direction[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_2 
       (.I0(\direction_reg[2]_i_3_n_0 ),
        .I1(\direction_reg[2]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[2]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[2]_i_6_n_0 ),
        .O(rs2_data[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_7 
       (.I0(\r_reg[27]_26 [2]),
        .I1(\r_reg[26]_25 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [2]),
        .O(\direction[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_8 
       (.I0(\r_reg[31]_30 [2]),
        .I1(\r_reg[30]_29 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [2]),
        .O(\direction[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[2]_i_9 
       (.I0(\r_reg[19]_18 [2]),
        .I1(\r_reg[18]_17 [2]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [2]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [2]),
        .O(\direction[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[3]_i_1 
       (.I0(rs2_data[3]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_10 
       (.I0(\r_reg[23]_22 [3]),
        .I1(\r_reg[22]_21 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [3]),
        .O(\direction[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_11 
       (.I0(\r_reg[11]_10 [3]),
        .I1(\r_reg[10]_9 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [3]),
        .O(\direction[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_12 
       (.I0(\r_reg[15]_14 [3]),
        .I1(\r_reg[14]_13 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [3]),
        .O(\direction[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[3]_i_13 
       (.I0(\r_reg[3]_2 [3]),
        .I1(\r_reg[2]_1 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [3]),
        .O(\direction[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_14 
       (.I0(\r_reg[7]_6 [3]),
        .I1(\r_reg[6]_5 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [3]),
        .O(\direction[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_2 
       (.I0(\direction_reg[3]_i_3_n_0 ),
        .I1(\direction_reg[3]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[3]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[3]_i_6_n_0 ),
        .O(rs2_data[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_7 
       (.I0(\r_reg[27]_26 [3]),
        .I1(\r_reg[26]_25 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [3]),
        .O(\direction[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_8 
       (.I0(\r_reg[31]_30 [3]),
        .I1(\r_reg[30]_29 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [3]),
        .O(\direction[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[3]_i_9 
       (.I0(\r_reg[19]_18 [3]),
        .I1(\r_reg[18]_17 [3]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [3]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [3]),
        .O(\direction[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[4]_i_1 
       (.I0(rs2_data[4]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_10 
       (.I0(\r_reg[23]_22 [4]),
        .I1(\r_reg[22]_21 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[20]_19 [4]),
        .O(\direction[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_11 
       (.I0(\r_reg[11]_10 [4]),
        .I1(\r_reg[10]_9 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[8]_7 [4]),
        .O(\direction[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_12 
       (.I0(\r_reg[15]_14 [4]),
        .I1(\r_reg[14]_13 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[12]_11 [4]),
        .O(\direction[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[4]_i_13 
       (.I0(\r_reg[3]_2 [4]),
        .I1(\r_reg[2]_1 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\values_out_reg[24]_0 [5]),
        .I4(\r_reg[1]_0 [4]),
        .O(\direction[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_14 
       (.I0(\r_reg[7]_6 [4]),
        .I1(\r_reg[6]_5 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[4]_3 [4]),
        .O(\direction[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_2 
       (.I0(\direction_reg[4]_i_3_n_0 ),
        .I1(\direction_reg[4]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[4]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[4]_i_6_n_0 ),
        .O(rs2_data[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_7 
       (.I0(\r_reg[27]_26 [4]),
        .I1(\r_reg[26]_25 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[24]_23 [4]),
        .O(\direction[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_8 
       (.I0(\r_reg[31]_30 [4]),
        .I1(\r_reg[30]_29 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[28]_27 [4]),
        .O(\direction[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[4]_i_9 
       (.I0(\r_reg[19]_18 [4]),
        .I1(\r_reg[18]_17 [4]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [4]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[16]_15 [4]),
        .O(\direction[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[5]_i_1 
       (.I0(\instruction_reg[24]_8 [2]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_10 
       (.I0(\r_reg[23]_22 [5]),
        .I1(\r_reg[22]_21 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [5]),
        .O(\direction[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_11 
       (.I0(\r_reg[11]_10 [5]),
        .I1(\r_reg[10]_9 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [5]),
        .O(\direction[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_12 
       (.I0(\r_reg[15]_14 [5]),
        .I1(\r_reg[14]_13 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [5]),
        .O(\direction[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[5]_i_13 
       (.I0(\r_reg[3]_2 [5]),
        .I1(\r_reg[2]_1 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [5]),
        .O(\direction[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_14 
       (.I0(\r_reg[7]_6 [5]),
        .I1(\r_reg[6]_5 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [5]),
        .O(\direction[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_2 
       (.I0(\direction_reg[5]_i_3_n_0 ),
        .I1(\direction_reg[5]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[5]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[5]_i_6_n_0 ),
        .O(\instruction_reg[24]_8 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_7 
       (.I0(\r_reg[27]_26 [5]),
        .I1(\r_reg[26]_25 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [5]),
        .O(\direction[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_8 
       (.I0(\r_reg[31]_30 [5]),
        .I1(\r_reg[30]_29 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [5]),
        .O(\direction[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[5]_i_9 
       (.I0(\r_reg[19]_18 [5]),
        .I1(\r_reg[18]_17 [5]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [5]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [5]),
        .O(\direction[5]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[6]_i_1 
       (.I0(\instruction_reg[24]_8 [3]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_10 
       (.I0(\r_reg[23]_22 [6]),
        .I1(\r_reg[22]_21 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [6]),
        .O(\direction[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_11 
       (.I0(\r_reg[11]_10 [6]),
        .I1(\r_reg[10]_9 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [6]),
        .O(\direction[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_12 
       (.I0(\r_reg[15]_14 [6]),
        .I1(\r_reg[14]_13 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [6]),
        .O(\direction[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[6]_i_13 
       (.I0(\r_reg[3]_2 [6]),
        .I1(\r_reg[2]_1 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [6]),
        .O(\direction[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_14 
       (.I0(\r_reg[7]_6 [6]),
        .I1(\r_reg[6]_5 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [6]),
        .O(\direction[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_2 
       (.I0(\direction_reg[6]_i_3_n_0 ),
        .I1(\direction_reg[6]_i_4_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[6]_i_5_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[6]_i_6_n_0 ),
        .O(\instruction_reg[24]_8 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_7 
       (.I0(\r_reg[27]_26 [6]),
        .I1(\r_reg[26]_25 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [6]),
        .O(\direction[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_8 
       (.I0(\r_reg[31]_30 [6]),
        .I1(\r_reg[30]_29 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [6]),
        .O(\direction[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[6]_i_9 
       (.I0(\r_reg[19]_18 [6]),
        .I1(\r_reg[18]_17 [6]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [6]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [6]),
        .O(\direction[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_15 
       (.I0(\r_reg[27]_26 [7]),
        .I1(\r_reg[26]_25 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [7]),
        .O(\direction[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_16 
       (.I0(\r_reg[31]_30 [7]),
        .I1(\r_reg[30]_29 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [7]),
        .O(\direction[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_17 
       (.I0(\r_reg[19]_18 [7]),
        .I1(\r_reg[18]_17 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [7]),
        .O(\direction[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_18 
       (.I0(\r_reg[23]_22 [7]),
        .I1(\r_reg[22]_21 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [7]),
        .O(\direction[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_19 
       (.I0(\r_reg[11]_10 [7]),
        .I1(\r_reg[10]_9 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [7]),
        .O(\direction[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \direction[7]_i_2 
       (.I0(\instruction_reg[24]_8 [4]),
        .I1(\values_out_reg[16] ),
        .O(\instruction_reg[24]_7 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_20 
       (.I0(\r_reg[15]_14 [7]),
        .I1(\r_reg[14]_13 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [7]),
        .O(\direction[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \direction[7]_i_21 
       (.I0(\r_reg[3]_2 [7]),
        .I1(\r_reg[2]_1 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [7]),
        .O(\direction[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_22 
       (.I0(\r_reg[7]_6 [7]),
        .I1(\r_reg[6]_5 [7]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [7]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [7]),
        .O(\direction[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \direction[7]_i_4 
       (.I0(\direction_reg[7]_i_8_n_0 ),
        .I1(\direction_reg[7]_i_9_n_0 ),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(\direction_reg[7]_i_10_n_0 ),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(\direction_reg[7]_i_11_n_0 ),
        .O(\instruction_reg[24]_8 [4]));
  MUXF7 \direction_reg[0]_i_3 
       (.I0(\direction[0]_i_7_n_0 ),
        .I1(\direction[0]_i_8_n_0 ),
        .O(\direction_reg[0]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[0]_i_4 
       (.I0(\direction[0]_i_9_n_0 ),
        .I1(\direction[0]_i_10_n_0 ),
        .O(\direction_reg[0]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[0]_i_5 
       (.I0(\direction[0]_i_11_n_0 ),
        .I1(\direction[0]_i_12_n_0 ),
        .O(\direction_reg[0]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[0]_i_6 
       (.I0(\direction[0]_i_13_n_0 ),
        .I1(\direction[0]_i_14_n_0 ),
        .O(\direction_reg[0]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[1]_i_3 
       (.I0(\direction[1]_i_7_n_0 ),
        .I1(\direction[1]_i_8_n_0 ),
        .O(\direction_reg[1]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[1]_i_4 
       (.I0(\direction[1]_i_9_n_0 ),
        .I1(\direction[1]_i_10_n_0 ),
        .O(\direction_reg[1]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[1]_i_5 
       (.I0(\direction[1]_i_11_n_0 ),
        .I1(\direction[1]_i_12_n_0 ),
        .O(\direction_reg[1]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[1]_i_6 
       (.I0(\direction[1]_i_13_n_0 ),
        .I1(\direction[1]_i_14_n_0 ),
        .O(\direction_reg[1]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[2]_i_3 
       (.I0(\direction[2]_i_7_n_0 ),
        .I1(\direction[2]_i_8_n_0 ),
        .O(\direction_reg[2]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[2]_i_4 
       (.I0(\direction[2]_i_9_n_0 ),
        .I1(\direction[2]_i_10_n_0 ),
        .O(\direction_reg[2]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[2]_i_5 
       (.I0(\direction[2]_i_11_n_0 ),
        .I1(\direction[2]_i_12_n_0 ),
        .O(\direction_reg[2]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[2]_i_6 
       (.I0(\direction[2]_i_13_n_0 ),
        .I1(\direction[2]_i_14_n_0 ),
        .O(\direction_reg[2]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[3]_i_3 
       (.I0(\direction[3]_i_7_n_0 ),
        .I1(\direction[3]_i_8_n_0 ),
        .O(\direction_reg[3]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[3]_i_4 
       (.I0(\direction[3]_i_9_n_0 ),
        .I1(\direction[3]_i_10_n_0 ),
        .O(\direction_reg[3]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[3]_i_5 
       (.I0(\direction[3]_i_11_n_0 ),
        .I1(\direction[3]_i_12_n_0 ),
        .O(\direction_reg[3]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[3]_i_6 
       (.I0(\direction[3]_i_13_n_0 ),
        .I1(\direction[3]_i_14_n_0 ),
        .O(\direction_reg[3]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[4]_i_3 
       (.I0(\direction[4]_i_7_n_0 ),
        .I1(\direction[4]_i_8_n_0 ),
        .O(\direction_reg[4]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[4]_i_4 
       (.I0(\direction[4]_i_9_n_0 ),
        .I1(\direction[4]_i_10_n_0 ),
        .O(\direction_reg[4]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[4]_i_5 
       (.I0(\direction[4]_i_11_n_0 ),
        .I1(\direction[4]_i_12_n_0 ),
        .O(\direction_reg[4]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[4]_i_6 
       (.I0(\direction[4]_i_13_n_0 ),
        .I1(\direction[4]_i_14_n_0 ),
        .O(\direction_reg[4]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[5]_i_3 
       (.I0(\direction[5]_i_7_n_0 ),
        .I1(\direction[5]_i_8_n_0 ),
        .O(\direction_reg[5]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[5]_i_4 
       (.I0(\direction[5]_i_9_n_0 ),
        .I1(\direction[5]_i_10_n_0 ),
        .O(\direction_reg[5]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[5]_i_5 
       (.I0(\direction[5]_i_11_n_0 ),
        .I1(\direction[5]_i_12_n_0 ),
        .O(\direction_reg[5]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[5]_i_6 
       (.I0(\direction[5]_i_13_n_0 ),
        .I1(\direction[5]_i_14_n_0 ),
        .O(\direction_reg[5]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[6]_i_3 
       (.I0(\direction[6]_i_7_n_0 ),
        .I1(\direction[6]_i_8_n_0 ),
        .O(\direction_reg[6]_i_3_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[6]_i_4 
       (.I0(\direction[6]_i_9_n_0 ),
        .I1(\direction[6]_i_10_n_0 ),
        .O(\direction_reg[6]_i_4_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[6]_i_5 
       (.I0(\direction[6]_i_11_n_0 ),
        .I1(\direction[6]_i_12_n_0 ),
        .O(\direction_reg[6]_i_5_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[6]_i_6 
       (.I0(\direction[6]_i_13_n_0 ),
        .I1(\direction[6]_i_14_n_0 ),
        .O(\direction_reg[6]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[7]_i_10 
       (.I0(\direction[7]_i_19_n_0 ),
        .I1(\direction[7]_i_20_n_0 ),
        .O(\direction_reg[7]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[7]_i_11 
       (.I0(\direction[7]_i_21_n_0 ),
        .I1(\direction[7]_i_22_n_0 ),
        .O(\direction_reg[7]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[7]_i_8 
       (.I0(\direction[7]_i_15_n_0 ),
        .I1(\direction[7]_i_16_n_0 ),
        .O(\direction_reg[7]_i_8_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 \direction_reg[7]_i_9 
       (.I0(\direction[7]_i_17_n_0 ),
        .I1(\direction[7]_i_18_n_0 ),
        .O(\direction_reg[7]_i_9_n_0 ),
        .S(\values_out_reg[24]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_10 
       (.I0(\mem_address[13]_i_17_n_0 ),
        .I1(\mem_address[10]_i_16_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[13]_i_18_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[10]_i_17_n_0 ),
        .O(\mem_address[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[10]_i_11 
       (.I0(\mem_address[11]_i_20_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[10]_i_18_n_0 ),
        .O(\mem_address[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F202F20)) 
    \mem_address[10]_i_12 
       (.I0(\instruction_reg[19]_4 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[16]_i_27_n_0 ),
        .I4(\mem_address[10]_i_19_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[19]_11 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_address[10]_i_16 
       (.I0(\instruction_reg[19]_36 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_37 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_38 ),
        .O(\mem_address[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_address[10]_i_17 
       (.I0(\instruction_reg[19]_33 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_35 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_34 ),
        .O(\mem_address[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_18 
       (.I0(\mem_address[16]_i_30_n_0 ),
        .I1(\mem_address[12]_i_30_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[14]_i_29_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[4]_i_28_n_0 ),
        .O(\mem_address[10]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[10]_i_19 
       (.I0(\instruction_reg[19]_24 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_21 ),
        .I3(\mem_address[11]_i_7 ),
        .O(\mem_address[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_24 
       (.I0(\r_reg[19]_18 [10]),
        .I1(\r_reg[18]_17 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [10]),
        .O(\mem_address[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_25 
       (.I0(\r_reg[23]_22 [10]),
        .I1(\r_reg[22]_21 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [10]),
        .O(\mem_address[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_26 
       (.I0(\r_reg[27]_26 [10]),
        .I1(\r_reg[26]_25 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [10]),
        .O(\mem_address[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_27 
       (.I0(\r_reg[31]_30 [10]),
        .I1(\r_reg[30]_29 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [10]),
        .O(\mem_address[10]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[10]_i_28 
       (.I0(\r_reg[3]_2 [10]),
        .I1(\r_reg[2]_1 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [10]),
        .O(\mem_address[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_29 
       (.I0(\r_reg[7]_6 [10]),
        .I1(\r_reg[6]_5 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [10]),
        .O(\mem_address[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_30 
       (.I0(\r_reg[11]_10 [10]),
        .I1(\r_reg[10]_9 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [10]),
        .O(\mem_address[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[10]_i_31 
       (.I0(\r_reg[15]_14 [10]),
        .I1(\r_reg[14]_13 [10]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [10]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [10]),
        .O(\mem_address[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[10]_i_5 
       (.I0(\mem_address[11]_i_10_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[10]_i_10_n_0 ),
        .I3(Q),
        .I4(\mem_address[10]_i_11_n_0 ),
        .I5(\mem_address[13]_i_3 ),
        .O(\alufunc_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[10]_i_9 
       (.I0(\mem_address_reg[10]_i_14_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[10]_i_15_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[10]),
        .O(\instruction_reg[19]_34 ));
  LUT6 #(
    .INIT(64'hFFFF0000AFACAFAC)) 
    \mem_address[11]_i_10 
       (.I0(\mem_address[11]_i_17_n_0 ),
        .I1(\mem_address[11]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[8]_i_5 ),
        .I4(\mem_address[13]_i_19_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\mem_address[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[11]_i_11 
       (.I0(\mem_address[12]_i_19_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[11]_i_20_n_0 ),
        .O(\mem_address[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F202F20)) 
    \mem_address[11]_i_12 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[17]_i_29_n_0 ),
        .I4(\mem_address[11]_i_21_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[19]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \mem_address[11]_i_17 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_23 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_22 ),
        .O(\mem_address[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[11]_i_18 
       (.I0(\instruction_reg[19]_25 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_27 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_26 ),
        .O(\mem_address[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_20 
       (.I0(\mem_address[17]_i_32_n_0 ),
        .I1(\instruction_reg[19]_49 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[15]_i_42_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[11]_i_18_n_0 ),
        .O(\mem_address[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \mem_address[11]_i_21 
       (.I0(\instruction_reg[19]_43 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[15]_i_32_n_0 ),
        .O(\mem_address[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_39 
       (.I0(\r_reg[19]_18 [11]),
        .I1(\r_reg[18]_17 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [11]),
        .O(\mem_address[11]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_40 
       (.I0(\r_reg[23]_22 [11]),
        .I1(\r_reg[22]_21 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [11]),
        .O(\mem_address[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_41 
       (.I0(\r_reg[27]_26 [11]),
        .I1(\r_reg[26]_25 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [11]),
        .O(\mem_address[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_42 
       (.I0(\r_reg[31]_30 [11]),
        .I1(\r_reg[30]_29 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [11]),
        .O(\mem_address[11]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[11]_i_43 
       (.I0(\r_reg[3]_2 [11]),
        .I1(\r_reg[2]_1 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [11]),
        .O(\mem_address[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_44 
       (.I0(\r_reg[7]_6 [11]),
        .I1(\r_reg[6]_5 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [11]),
        .O(\mem_address[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_45 
       (.I0(\r_reg[11]_10 [11]),
        .I1(\r_reg[10]_9 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [11]),
        .O(\mem_address[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[11]_i_46 
       (.I0(\r_reg[15]_14 [11]),
        .I1(\r_reg[14]_13 [11]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [11]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [11]),
        .O(\mem_address[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[11]_i_5 
       (.I0(\mem_address[12]_i_10_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[11]_i_10_n_0 ),
        .I3(Q),
        .I4(\mem_address[11]_i_11_n_0 ),
        .I5(\mem_address[13]_i_3 ),
        .O(\alufunc_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[11]_i_9 
       (.I0(\mem_address_reg[11]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[11]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[11]),
        .O(\instruction_reg[19]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_10 
       (.I0(\mem_address[12]_i_17_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\mem_address[12]_i_18_n_0 ),
        .O(\mem_address[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_11 
       (.I0(\mem_address[13]_i_20_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[12]_i_19_n_0 ),
        .O(\mem_address[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \mem_address[12]_i_12 
       (.I0(\instruction_reg[19]_4 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[16]_i_27_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[14]_i_27_n_0 ),
        .O(\instruction_reg[19]_10 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mem_address[12]_i_17 
       (.I0(\mem_address[18]_i_18_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[12]_i_26_n_0 ),
        .I3(\instruction_reg[19]_39 ),
        .I4(\mem_address_reg[31]_i_32_0 [3]),
        .I5(\mem_address[12]_i_27_n_0 ),
        .O(\mem_address[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \mem_address[12]_i_18 
       (.I0(\mem_address[13]_i_17_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[12]_i_28_n_0 ),
        .I3(\instruction_reg[19]_39 ),
        .I4(\mem_address_reg[31]_i_32_0 [3]),
        .I5(\mem_address[12]_i_29_n_0 ),
        .O(\mem_address[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_19 
       (.I0(\mem_address[18]_i_26_n_0 ),
        .I1(\mem_address[14]_i_29_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[16]_i_30_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[12]_i_30_n_0 ),
        .O(\mem_address[12]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_address[12]_i_26 
       (.I0(\instruction_reg[19]_32 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[12]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_27 
       (.I0(\instruction_reg[19]_1 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_31 ),
        .O(\mem_address[12]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_address[12]_i_28 
       (.I0(\instruction_reg[19]_36 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[12]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[12]_i_29 
       (.I0(\instruction_reg[19]_37 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_38 ),
        .O(\mem_address[12]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[12]_i_30 
       (.I0(\instruction_reg[19]_36 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_37 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_38 ),
        .O(\mem_address[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_31 
       (.I0(\r_reg[19]_18 [12]),
        .I1(\r_reg[18]_17 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [12]),
        .O(\mem_address[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_32 
       (.I0(\r_reg[23]_22 [12]),
        .I1(\r_reg[22]_21 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [12]),
        .O(\mem_address[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_33 
       (.I0(\r_reg[27]_26 [12]),
        .I1(\r_reg[26]_25 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [12]),
        .O(\mem_address[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_34 
       (.I0(\r_reg[31]_30 [12]),
        .I1(\r_reg[30]_29 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [12]),
        .O(\mem_address[12]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[12]_i_35 
       (.I0(\r_reg[3]_2 [12]),
        .I1(\r_reg[2]_1 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [12]),
        .O(\mem_address[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_36 
       (.I0(\r_reg[7]_6 [12]),
        .I1(\r_reg[6]_5 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [12]),
        .O(\mem_address[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_37 
       (.I0(\r_reg[11]_10 [12]),
        .I1(\r_reg[10]_9 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [12]),
        .O(\mem_address[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[12]_i_38 
       (.I0(\r_reg[15]_14 [12]),
        .I1(\r_reg[14]_13 [12]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [12]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [12]),
        .O(\mem_address[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[12]_i_5 
       (.I0(\mem_address[13]_i_11_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[12]_i_10_n_0 ),
        .I3(Q),
        .I4(\mem_address[12]_i_11_n_0 ),
        .I5(\mem_address[13]_i_3 ),
        .O(\alufunc_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[12]_i_9 
       (.I0(\mem_address_reg[12]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[12]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[12]),
        .O(\instruction_reg[19]_38 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_10 
       (.I0(\instruction_reg[19]_40 ),
        .I1(\mem_address[13]_i_17_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[18]_i_18_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[13]_i_18_n_0 ),
        .O(\mem_address[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[13]_i_11 
       (.I0(\mem_address[15]_i_30_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\mem_address[13]_i_19_n_0 ),
        .O(\mem_address[13]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[13]_i_12 
       (.I0(\mem_address[14]_i_28_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[13]_i_20_n_0 ),
        .O(\mem_address[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \mem_address[13]_i_13 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[17]_i_29_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[15]_i_27_n_0 ),
        .O(\instruction_reg[19]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \mem_address[13]_i_17 
       (.I0(\instruction_reg[19]_17 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_19 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_0 ),
        .O(\mem_address[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \mem_address[13]_i_18 
       (.I0(\instruction_reg[19]_32 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_1 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_31 ),
        .O(\mem_address[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEFFEEF0)) 
    \mem_address[13]_i_19 
       (.I0(\mem_address[17]_i_32_n_0 ),
        .I1(\instruction_reg[19]_39 ),
        .I2(\instruction_reg[19]_49 ),
        .I3(\mem_address_reg[31]_i_32_0 [2]),
        .I4(\mem_address[8]_i_5 ),
        .O(\mem_address[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_20 
       (.I0(\instruction_reg[19]_47 ),
        .I1(\mem_address[15]_i_42_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[17]_i_32_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\instruction_reg[19]_49 ),
        .O(\mem_address[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[13]_i_25 
       (.I0(\instruction_reg[19]_29 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_30 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_28 ),
        .O(\instruction_reg[19]_49 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_26 
       (.I0(\r_reg[19]_18 [13]),
        .I1(\r_reg[18]_17 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [13]),
        .O(\mem_address[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_27 
       (.I0(\r_reg[23]_22 [13]),
        .I1(\r_reg[22]_21 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [13]),
        .O(\mem_address[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_28 
       (.I0(\r_reg[27]_26 [13]),
        .I1(\r_reg[26]_25 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [13]),
        .O(\mem_address[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_29 
       (.I0(\r_reg[31]_30 [13]),
        .I1(\r_reg[30]_29 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [13]),
        .O(\mem_address[13]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[13]_i_30 
       (.I0(\r_reg[3]_2 [13]),
        .I1(\r_reg[2]_1 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [13]),
        .O(\mem_address[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_31 
       (.I0(\r_reg[7]_6 [13]),
        .I1(\r_reg[6]_5 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [13]),
        .O(\mem_address[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_32 
       (.I0(\r_reg[11]_10 [13]),
        .I1(\r_reg[10]_9 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [13]),
        .O(\mem_address[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[13]_i_33 
       (.I0(\r_reg[15]_14 [13]),
        .I1(\r_reg[14]_13 [13]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [13]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [13]),
        .O(\mem_address[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[13]_i_5 
       (.I0(\mem_address[13]_i_10_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[13]_i_11_n_0 ),
        .I3(Q),
        .I4(\mem_address[13]_i_12_n_0 ),
        .I5(\mem_address[13]_i_3 ),
        .O(\alufunc_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[13]_i_9 
       (.I0(\mem_address_reg[13]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[13]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[13]),
        .O(\instruction_reg[19]_28 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_address[14]_i_14 
       (.I0(\mem_address[16]_i_27_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[20]_i_32_n_0 ),
        .I3(\mem_address[14]_i_27_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_6 ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    \mem_address[14]_i_16 
       (.I0(\instruction_reg[19]_39 ),
        .I1(\instruction_reg[24]_25 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[15]_i_30_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [0]),
        .I5(\mem_address[13]_i_10_n_0 ),
        .O(\mem_address[13]_i_10_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[14]_i_17 
       (.I0(\mem_address[15]_i_31_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[14]_i_28_n_0 ),
        .O(\mem_address[14]_i_28_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_19 
       (.I0(\r_reg[19]_18 [14]),
        .I1(\r_reg[18]_17 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [14]),
        .O(\mem_address[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_20 
       (.I0(\r_reg[23]_22 [14]),
        .I1(\r_reg[22]_21 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [14]),
        .O(\mem_address[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_21 
       (.I0(\r_reg[27]_26 [14]),
        .I1(\r_reg[26]_25 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [14]),
        .O(\mem_address[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_22 
       (.I0(\r_reg[31]_30 [14]),
        .I1(\r_reg[30]_29 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [14]),
        .O(\mem_address[14]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[14]_i_23 
       (.I0(\r_reg[3]_2 [14]),
        .I1(\r_reg[2]_1 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [14]),
        .O(\mem_address[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_24 
       (.I0(\r_reg[7]_6 [14]),
        .I1(\r_reg[6]_5 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [14]),
        .O(\mem_address[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_25 
       (.I0(\r_reg[11]_10 [14]),
        .I1(\r_reg[10]_9 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [14]),
        .O(\mem_address[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_26 
       (.I0(\r_reg[15]_14 [14]),
        .I1(\r_reg[14]_13 [14]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [14]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [14]),
        .O(\mem_address[14]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \mem_address[14]_i_27 
       (.I0(\instruction_reg[19]_21 ),
        .I1(\mem_address[11]_i_7 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[18]_i_20_n_0 ),
        .O(\mem_address[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[14]_i_28 
       (.I0(\mem_address[16]_i_29_n_0 ),
        .I1(\mem_address[16]_i_30_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[18]_i_26_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[14]_i_29_n_0 ),
        .O(\mem_address[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[14]_i_29 
       (.I0(\instruction_reg[19]_32 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_1 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_31 ),
        .O(\mem_address[14]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[14]_i_4 
       (.I0(\mem_address_reg[14]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[14]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[14]),
        .O(\instruction_reg[19]_31 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_address[15]_i_14 
       (.I0(\mem_address[17]_i_29_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[21]_i_16_n_0 ),
        .I3(\mem_address[15]_i_27_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_4 ));
  LUT6 #(
    .INIT(64'hFBF8FBFBFBF8C8C8)) 
    \mem_address[15]_i_16 
       (.I0(\instruction_reg[24]_27 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\instruction_reg[19]_39 ),
        .I3(\instruction_reg[24]_25 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[15]_i_30_n_0 ),
        .O(\mem_address[15]_i_30_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[15]_i_17 
       (.I0(\instruction_reg[24]_27 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[15]_i_31_n_0 ),
        .O(\mem_address[15]_i_31_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_19 
       (.I0(\r_reg[19]_18 [15]),
        .I1(\r_reg[18]_17 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [15]),
        .O(\mem_address[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_20 
       (.I0(\r_reg[23]_22 [15]),
        .I1(\r_reg[22]_21 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [15]),
        .O(\mem_address[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_21 
       (.I0(\r_reg[27]_26 [15]),
        .I1(\r_reg[26]_25 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [15]),
        .O(\mem_address[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_22 
       (.I0(\r_reg[31]_30 [15]),
        .I1(\r_reg[30]_29 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [15]),
        .O(\mem_address[15]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[15]_i_23 
       (.I0(\r_reg[3]_2 [15]),
        .I1(\r_reg[2]_1 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [15]),
        .O(\mem_address[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_24 
       (.I0(\r_reg[7]_6 [15]),
        .I1(\r_reg[6]_5 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [15]),
        .O(\mem_address[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_25 
       (.I0(\r_reg[11]_10 [15]),
        .I1(\r_reg[10]_9 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [15]),
        .O(\mem_address[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_26 
       (.I0(\r_reg[15]_14 [15]),
        .I1(\r_reg[14]_13 [15]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [15]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [15]),
        .O(\mem_address[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[15]_i_27 
       (.I0(\mem_address[15]_i_32_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[19]_i_20_n_0 ),
        .O(\mem_address[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBF8F8F8FBF8)) 
    \mem_address[15]_i_30 
       (.I0(\instruction_reg[19]_47 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_39 ),
        .I3(\mem_address[15]_i_41_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [3]),
        .I5(\instruction_reg[19]_48 ),
        .O(\mem_address[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[15]_i_31 
       (.I0(\instruction_reg[19]_44 ),
        .I1(\mem_address[17]_i_32_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\instruction_reg[19]_47 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[15]_i_42_n_0 ),
        .O(\mem_address[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[15]_i_32 
       (.I0(\instruction_reg[19]_20 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_18 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[15]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[15]_i_4 
       (.I0(\mem_address_reg[15]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[15]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[15]),
        .O(\instruction_reg[19]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_address[15]_i_41 
       (.I0(\instruction_reg[19]_23 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[15]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[15]_i_42 
       (.I0(\instruction_reg[19]_22 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_23 ),
        .O(\mem_address[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_address[16]_i_14 
       (.I0(\mem_address[16]_i_27_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[20]_i_32_n_0 ),
        .I3(\mem_address[18]_i_20_n_0 ),
        .I4(\mem_address[22]_i_16_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[16]_i_17 
       (.I0(\mem_address[17]_i_31_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\instruction_reg[24]_27 ),
        .O(\mem_address[16]_i_28_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_19 
       (.I0(\r_reg[19]_18 [16]),
        .I1(\r_reg[18]_17 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [16]),
        .O(\mem_address[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_20 
       (.I0(\r_reg[23]_22 [16]),
        .I1(\r_reg[22]_21 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [16]),
        .O(\mem_address[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_21 
       (.I0(\r_reg[27]_26 [16]),
        .I1(\r_reg[26]_25 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [16]),
        .O(\mem_address[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_22 
       (.I0(\r_reg[31]_30 [16]),
        .I1(\r_reg[30]_29 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [16]),
        .O(\mem_address[16]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[16]_i_23 
       (.I0(\r_reg[3]_2 [16]),
        .I1(\r_reg[2]_1 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [16]),
        .O(\mem_address[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_24 
       (.I0(\r_reg[7]_6 [16]),
        .I1(\r_reg[6]_5 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [16]),
        .O(\mem_address[16]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_25 
       (.I0(\r_reg[11]_10 [16]),
        .I1(\r_reg[10]_9 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [16]),
        .O(\mem_address[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_26 
       (.I0(\r_reg[15]_14 [16]),
        .I1(\r_reg[14]_13 [16]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [16]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [16]),
        .O(\mem_address[16]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[16]_i_27 
       (.I0(\instruction_reg[19]_3 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_15 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[16]_i_28 
       (.I0(\mem_address[18]_i_25_n_0 ),
        .I1(\mem_address[18]_i_26_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[16]_i_29_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[16]_i_30_n_0 ),
        .O(\instruction_reg[24]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[16]_i_29 
       (.I0(\instruction_reg[19]_37 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_36 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[16]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[16]_i_30 
       (.I0(\instruction_reg[19]_17 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_19 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[16]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[16]_i_4 
       (.I0(\mem_address_reg[16]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[16]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[16]),
        .O(\instruction_reg[19]_19 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_address[17]_i_16 
       (.I0(\mem_address[17]_i_29_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[21]_i_16_n_0 ),
        .I3(\mem_address[19]_i_20_n_0 ),
        .I4(\mem_address[23]_i_19_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_3 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \mem_address[17]_i_18 
       (.I0(\instruction_reg[24]_26 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[17]_i_11 ),
        .I3(\mem_address_reg[31]_i_32_0 [1]),
        .I4(\instruction_reg[19]_39 ),
        .I5(\instruction_reg[24]_25 ),
        .O(\mem_address[17]_i_30_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[17]_i_19 
       (.I0(\instruction_reg[24]_28 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[17]_i_31_n_0 ),
        .O(\mem_address[17]_i_31_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_21 
       (.I0(\r_reg[19]_18 [17]),
        .I1(\r_reg[18]_17 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [17]),
        .O(\mem_address[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_22 
       (.I0(\r_reg[23]_22 [17]),
        .I1(\r_reg[22]_21 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [17]),
        .O(\mem_address[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_23 
       (.I0(\r_reg[27]_26 [17]),
        .I1(\r_reg[26]_25 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [17]),
        .O(\mem_address[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_24 
       (.I0(\r_reg[31]_30 [17]),
        .I1(\r_reg[30]_29 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [17]),
        .O(\mem_address[17]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[17]_i_25 
       (.I0(\r_reg[3]_2 [17]),
        .I1(\r_reg[2]_1 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [17]),
        .O(\mem_address[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_26 
       (.I0(\r_reg[7]_6 [17]),
        .I1(\r_reg[6]_5 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [17]),
        .O(\mem_address[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_27 
       (.I0(\r_reg[11]_10 [17]),
        .I1(\r_reg[10]_9 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [17]),
        .O(\mem_address[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_28 
       (.I0(\r_reg[15]_14 [17]),
        .I1(\r_reg[14]_13 [17]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [17]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [17]),
        .O(\mem_address[17]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[17]_i_29 
       (.I0(\instruction_reg[19]_7 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_34 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[17]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[17]_i_30 
       (.I0(\instruction_reg[19]_44 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[17]_i_32_n_0 ),
        .O(\instruction_reg[24]_25 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[17]_i_31 
       (.I0(\instruction_reg[19]_50 ),
        .I1(\instruction_reg[19]_47 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\instruction_reg[19]_44 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[17]_i_32_n_0 ),
        .O(\mem_address[17]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[17]_i_32 
       (.I0(\instruction_reg[19]_14 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_16 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[17]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[17]_i_4 
       (.I0(\mem_address_reg[17]_i_8_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[17]_i_9_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[17]),
        .O(\instruction_reg[19]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_10 
       (.I0(\mem_address[18]_i_16_n_0 ),
        .I1(\instruction_reg[19]_40 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\instruction_reg[19]_41 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[18]_i_18_n_0 ),
        .O(\instruction_reg[24]_26 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_address[18]_i_12 
       (.I0(\mem_address[18]_i_20_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[22]_i_16_n_0 ),
        .I3(\mem_address[20]_i_32_n_0 ),
        .I4(\mem_address[23]_i_17_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \mem_address[18]_i_16 
       (.I0(\instruction_reg[19]_17 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [4]),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .O(\mem_address[18]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \mem_address[18]_i_17 
       (.I0(\instruction_reg[19]_37 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_36 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_0 ),
        .O(\instruction_reg[19]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \mem_address[18]_i_18 
       (.I0(\instruction_reg[19]_35 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_33 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_0 ),
        .O(\mem_address[18]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[18]_i_19 
       (.I0(\instruction_reg[19]_42 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\mem_address[18]_i_25_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [2]),
        .I4(\mem_address[18]_i_26_n_0 ),
        .O(\instruction_reg[24]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \mem_address[18]_i_20 
       (.I0(\instruction_reg[19]_26 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_24 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[18]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[18]_i_25 
       (.I0(\instruction_reg[19]_1 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_32 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[18]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[18]_i_26 
       (.I0(\instruction_reg[19]_35 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_33 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_27 
       (.I0(\r_reg[19]_18 [18]),
        .I1(\r_reg[18]_17 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [18]),
        .O(\mem_address[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_28 
       (.I0(\r_reg[23]_22 [18]),
        .I1(\r_reg[22]_21 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [18]),
        .O(\mem_address[18]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_29 
       (.I0(\r_reg[27]_26 [18]),
        .I1(\r_reg[26]_25 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [18]),
        .O(\mem_address[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_30 
       (.I0(\r_reg[31]_30 [18]),
        .I1(\r_reg[30]_29 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [18]),
        .O(\mem_address[18]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[18]_i_31 
       (.I0(\r_reg[3]_2 [18]),
        .I1(\r_reg[2]_1 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [18]),
        .O(\mem_address[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_32 
       (.I0(\r_reg[7]_6 [18]),
        .I1(\r_reg[6]_5 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [18]),
        .O(\mem_address[18]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_33 
       (.I0(\r_reg[11]_10 [18]),
        .I1(\r_reg[10]_9 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [18]),
        .O(\mem_address[18]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[18]_i_34 
       (.I0(\r_reg[15]_14 [18]),
        .I1(\r_reg[14]_13 [18]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [18]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [18]),
        .O(\mem_address[18]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[18]_i_9 
       (.I0(\mem_address_reg[18]_i_14_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[18]_i_15_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[18]),
        .O(\instruction_reg[19]_33 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_address[19]_i_13 
       (.I0(\mem_address[19]_i_20_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[23]_i_19_n_0 ),
        .I3(\mem_address[21]_i_16_n_0 ),
        .I4(\mem_address[23]_i_21_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[19]_i_20 
       (.I0(\instruction_reg[19]_43 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_38 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[19]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_address[19]_i_25 
       (.I0(\instruction_reg[19]_22 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \mem_address[19]_i_26 
       (.I0(\instruction_reg[19]_25 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_27 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h00CA)) 
    \mem_address[19]_i_27 
       (.I0(\instruction_reg[19]_22 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_50 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_28 
       (.I0(\r_reg[19]_18 [19]),
        .I1(\r_reg[18]_17 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [19]),
        .O(\mem_address[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_29 
       (.I0(\r_reg[23]_22 [19]),
        .I1(\r_reg[22]_21 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [19]),
        .O(\mem_address[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_30 
       (.I0(\r_reg[27]_26 [19]),
        .I1(\r_reg[26]_25 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [19]),
        .O(\mem_address[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_31 
       (.I0(\r_reg[31]_30 [19]),
        .I1(\r_reg[30]_29 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [19]),
        .O(\mem_address[19]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[19]_i_32 
       (.I0(\r_reg[3]_2 [19]),
        .I1(\r_reg[2]_1 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [19]),
        .O(\mem_address[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_33 
       (.I0(\r_reg[7]_6 [19]),
        .I1(\r_reg[6]_5 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [19]),
        .O(\mem_address[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_34 
       (.I0(\r_reg[11]_10 [19]),
        .I1(\r_reg[10]_9 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [19]),
        .O(\mem_address[19]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[19]_i_35 
       (.I0(\r_reg[15]_14 [19]),
        .I1(\r_reg[14]_13 [19]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [19]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [19]),
        .O(\mem_address[19]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[19]_i_9 
       (.I0(\mem_address_reg[19]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[19]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[19]),
        .O(\instruction_reg[19]_25 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_address[20]_i_19 
       (.I0(\mem_address[20]_i_32_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[23]_i_17_n_0 ),
        .I3(\mem_address[22]_i_16_n_0 ),
        .I4(\mem_address[23]_i_18_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_24 
       (.I0(\r_reg[19]_18 [20]),
        .I1(\r_reg[18]_17 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [20]),
        .O(\mem_address[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_25 
       (.I0(\r_reg[23]_22 [20]),
        .I1(\r_reg[22]_21 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [20]),
        .O(\mem_address[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_26 
       (.I0(\r_reg[27]_26 [20]),
        .I1(\r_reg[26]_25 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [20]),
        .O(\mem_address[20]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_27 
       (.I0(\r_reg[31]_30 [20]),
        .I1(\r_reg[30]_29 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [20]),
        .O(\mem_address[20]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[20]_i_28 
       (.I0(\r_reg[3]_2 [20]),
        .I1(\r_reg[2]_1 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [20]),
        .O(\mem_address[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_29 
       (.I0(\r_reg[7]_6 [20]),
        .I1(\r_reg[6]_5 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [20]),
        .O(\mem_address[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_30 
       (.I0(\r_reg[11]_10 [20]),
        .I1(\r_reg[10]_9 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [20]),
        .O(\mem_address[20]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[20]_i_31 
       (.I0(\r_reg[15]_14 [20]),
        .I1(\r_reg[14]_13 [20]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [20]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [20]),
        .O(\mem_address[20]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[20]_i_32 
       (.I0(\instruction_reg[19]_4 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_28 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[20]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_address[20]_i_35 
       (.I0(\instruction_reg[19]_17 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_37 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_36 ),
        .I5(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_42 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[20]_i_6 
       (.I0(\mem_address_reg[20]_i_10_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[20]_i_11_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[20]),
        .O(\instruction_reg[19]_36 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_10 
       (.I0(\mem_address[21]_i_16_n_0 ),
        .I1(\mem_address[23]_i_21_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[23]_i_19_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[23]_i_20_n_0 ),
        .O(\instruction_reg[24]_20 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB8BBB8)) 
    \mem_address[21]_i_14 
       (.I0(\mem_address[21]_i_21_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\instruction_reg[19]_44 ),
        .I3(\instruction_reg[19]_39 ),
        .I4(\mem_address[21]_i_24_n_0 ),
        .I5(\mem_address_reg[31]_i_32_0 [2]),
        .O(\instruction_reg[24]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[21]_i_16 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_31 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0BBF088)) 
    \mem_address[21]_i_21 
       (.I0(\instruction_reg[19]_27 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_22 ),
        .I5(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[21]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[21]_i_22 
       (.I0(\instruction_reg[19]_30 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_29 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_address[21]_i_23 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hCCCA)) 
    \mem_address[21]_i_24 
       (.I0(\instruction_reg[19]_14 ),
        .I1(\instruction_reg[19]_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [4]),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .O(\mem_address[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_26 
       (.I0(\r_reg[19]_18 [21]),
        .I1(\r_reg[18]_17 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [21]),
        .O(\mem_address[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_27 
       (.I0(\r_reg[23]_22 [21]),
        .I1(\r_reg[22]_21 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [21]),
        .O(\mem_address[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_28 
       (.I0(\r_reg[27]_26 [21]),
        .I1(\r_reg[26]_25 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [21]),
        .O(\mem_address[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_29 
       (.I0(\r_reg[31]_30 [21]),
        .I1(\r_reg[30]_29 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [21]),
        .O(\mem_address[21]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[21]_i_30 
       (.I0(\r_reg[3]_2 [21]),
        .I1(\r_reg[2]_1 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [21]),
        .O(\mem_address[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_31 
       (.I0(\r_reg[7]_6 [21]),
        .I1(\r_reg[6]_5 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [21]),
        .O(\mem_address[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_32 
       (.I0(\r_reg[11]_10 [21]),
        .I1(\r_reg[10]_9 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [21]),
        .O(\mem_address[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[21]_i_33 
       (.I0(\r_reg[15]_14 [21]),
        .I1(\r_reg[14]_13 [21]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [21]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [21]),
        .O(\mem_address[21]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[21]_i_7 
       (.I0(\mem_address_reg[21]_i_12_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[21]_i_13_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[21]),
        .O(\instruction_reg[19]_29 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_10 
       (.I0(\mem_address[22]_i_16_n_0 ),
        .I1(\mem_address[23]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[23]_i_17_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[28]_i_17_n_0 ),
        .O(\instruction_reg[24]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[22]_i_16 
       (.I0(\instruction_reg[19]_21 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_23 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[22]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \mem_address[22]_i_22 
       (.I0(\instruction_reg[19]_1 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_32 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_0 ),
        .O(\instruction_reg[19]_41 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \mem_address[22]_i_23 
       (.I0(\instruction_reg[19]_35 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_1 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\instruction_reg[19]_32 ),
        .I5(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_45 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_24 
       (.I0(\r_reg[19]_18 [22]),
        .I1(\r_reg[18]_17 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [22]),
        .O(\mem_address[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_25 
       (.I0(\r_reg[23]_22 [22]),
        .I1(\r_reg[22]_21 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [22]),
        .O(\mem_address[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_26 
       (.I0(\r_reg[27]_26 [22]),
        .I1(\r_reg[26]_25 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [22]),
        .O(\mem_address[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_27 
       (.I0(\r_reg[31]_30 [22]),
        .I1(\r_reg[30]_29 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [22]),
        .O(\mem_address[22]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[22]_i_28 
       (.I0(\r_reg[3]_2 [22]),
        .I1(\r_reg[2]_1 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [22]),
        .O(\mem_address[22]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_29 
       (.I0(\r_reg[7]_6 [22]),
        .I1(\r_reg[6]_5 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [22]),
        .O(\mem_address[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_30 
       (.I0(\r_reg[11]_10 [22]),
        .I1(\r_reg[10]_9 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [22]),
        .O(\mem_address[22]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[22]_i_31 
       (.I0(\r_reg[15]_14 [22]),
        .I1(\r_reg[14]_13 [22]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [22]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [22]),
        .O(\mem_address[22]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[22]_i_7 
       (.I0(\mem_address_reg[22]_i_12_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[22]_i_13_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[22]),
        .O(\instruction_reg[19]_32 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_10 
       (.I0(\mem_address[23]_i_17_n_0 ),
        .I1(\mem_address[28]_i_17_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[23]_i_18_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[30]_i_16_n_0 ),
        .O(\instruction_reg[24]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_11 
       (.I0(\mem_address[23]_i_19_n_0 ),
        .I1(\mem_address[23]_i_20_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[23]_i_21_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[29]_i_18_n_0 ),
        .O(\instruction_reg[24]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[23]_i_17 
       (.I0(\instruction_reg[19]_15 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_3 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_16 ),
        .O(\mem_address[23]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[23]_i_18 
       (.I0(\instruction_reg[19]_26 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_24 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_25 ),
        .O(\mem_address[23]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[23]_i_19 
       (.I0(\instruction_reg[19]_18 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_20 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_19 ),
        .O(\mem_address[23]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[23]_i_20 
       (.I0(\instruction_reg[19]_38 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_43 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_36 ),
        .O(\mem_address[23]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[23]_i_21 
       (.I0(\instruction_reg[19]_34 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_7 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_33 ),
        .O(\mem_address[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \mem_address[23]_i_28 
       (.I0(\instruction_reg[19]_27 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_22 ),
        .I3(\instruction_reg[19]_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [3]),
        .I5(\mem_address_reg[31]_i_32_0 [4]),
        .O(\instruction_reg[19]_46 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_40 
       (.I0(\r_reg[19]_18 [23]),
        .I1(\r_reg[18]_17 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [23]),
        .O(\mem_address[23]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_41 
       (.I0(\r_reg[23]_22 [23]),
        .I1(\r_reg[22]_21 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [23]),
        .O(\mem_address[23]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_42 
       (.I0(\r_reg[27]_26 [23]),
        .I1(\r_reg[26]_25 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [23]),
        .O(\mem_address[23]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_43 
       (.I0(\r_reg[31]_30 [23]),
        .I1(\r_reg[30]_29 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [23]),
        .O(\mem_address[23]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[23]_i_44 
       (.I0(\r_reg[3]_2 [23]),
        .I1(\r_reg[2]_1 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [23]),
        .O(\mem_address[23]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_45 
       (.I0(\r_reg[7]_6 [23]),
        .I1(\r_reg[6]_5 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [23]),
        .O(\mem_address[23]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_46 
       (.I0(\r_reg[11]_10 [23]),
        .I1(\r_reg[10]_9 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [23]),
        .O(\mem_address[23]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[23]_i_47 
       (.I0(\r_reg[15]_14 [23]),
        .I1(\r_reg[14]_13 [23]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [23]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [23]),
        .O(\mem_address[23]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[23]_i_7 
       (.I0(\mem_address_reg[23]_i_13_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[23]_i_14_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[23]),
        .O(\instruction_reg[19]_22 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[24]_i_10 
       (.I0(\mem_address_reg[24]_i_18_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[24]_i_19_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[24]),
        .O(\instruction_reg[19]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_25 
       (.I0(\r_reg[19]_18 [24]),
        .I1(\r_reg[18]_17 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [24]),
        .O(\mem_address[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_26 
       (.I0(\r_reg[23]_22 [24]),
        .I1(\r_reg[22]_21 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [24]),
        .O(\mem_address[24]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_27 
       (.I0(\r_reg[27]_26 [24]),
        .I1(\r_reg[26]_25 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [24]),
        .O(\mem_address[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_28 
       (.I0(\r_reg[31]_30 [24]),
        .I1(\r_reg[30]_29 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [24]),
        .O(\mem_address[24]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[24]_i_29 
       (.I0(\r_reg[3]_2 [24]),
        .I1(\r_reg[2]_1 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [24]),
        .O(\mem_address[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_30 
       (.I0(\r_reg[7]_6 [24]),
        .I1(\r_reg[6]_5 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [24]),
        .O(\mem_address[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_31 
       (.I0(\r_reg[11]_10 [24]),
        .I1(\r_reg[10]_9 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [24]),
        .O(\mem_address[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[24]_i_32 
       (.I0(\r_reg[15]_14 [24]),
        .I1(\r_reg[14]_13 [24]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [24]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [24]),
        .O(\mem_address[24]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[25]_i_10 
       (.I0(\mem_address_reg[25]_i_16_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[25]_i_17_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[25]),
        .O(\instruction_reg[19]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_14 
       (.I0(\mem_address[23]_i_21_n_0 ),
        .I1(\mem_address[29]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[23]_i_20_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_28_n_0 ),
        .O(\instruction_reg[24]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_23 
       (.I0(\r_reg[19]_18 [25]),
        .I1(\r_reg[18]_17 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [25]),
        .O(\mem_address[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_24 
       (.I0(\r_reg[23]_22 [25]),
        .I1(\r_reg[22]_21 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [25]),
        .O(\mem_address[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_25 
       (.I0(\r_reg[27]_26 [25]),
        .I1(\r_reg[26]_25 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [25]),
        .O(\mem_address[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_26 
       (.I0(\r_reg[31]_30 [25]),
        .I1(\r_reg[30]_29 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [25]),
        .O(\mem_address[25]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[25]_i_27 
       (.I0(\r_reg[3]_2 [25]),
        .I1(\r_reg[2]_1 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [25]),
        .O(\mem_address[25]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_28 
       (.I0(\r_reg[7]_6 [25]),
        .I1(\r_reg[6]_5 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [25]),
        .O(\mem_address[25]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_29 
       (.I0(\r_reg[11]_10 [25]),
        .I1(\r_reg[10]_9 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [25]),
        .O(\mem_address[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[25]_i_30 
       (.I0(\r_reg[15]_14 [25]),
        .I1(\r_reg[14]_13 [25]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [25]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [25]),
        .O(\mem_address[25]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[26]_i_10 
       (.I0(\mem_address_reg[26]_i_16_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[26]_i_17_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[26]),
        .O(\instruction_reg[19]_35 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_14 
       (.I0(\mem_address[23]_i_18_n_0 ),
        .I1(\mem_address[30]_i_16_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[28]_i_17_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_24_n_0 ),
        .O(\instruction_reg[24]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_23 
       (.I0(\r_reg[19]_18 [26]),
        .I1(\r_reg[18]_17 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [26]),
        .O(\mem_address[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_24 
       (.I0(\r_reg[23]_22 [26]),
        .I1(\r_reg[22]_21 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [26]),
        .O(\mem_address[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_25 
       (.I0(\r_reg[27]_26 [26]),
        .I1(\r_reg[26]_25 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [26]),
        .O(\mem_address[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_26 
       (.I0(\r_reg[31]_30 [26]),
        .I1(\r_reg[30]_29 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [26]),
        .O(\mem_address[26]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[26]_i_27 
       (.I0(\r_reg[3]_2 [26]),
        .I1(\r_reg[2]_1 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [26]),
        .O(\mem_address[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_28 
       (.I0(\r_reg[7]_6 [26]),
        .I1(\r_reg[6]_5 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [26]),
        .O(\mem_address[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_29 
       (.I0(\r_reg[11]_10 [26]),
        .I1(\r_reg[10]_9 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [26]),
        .O(\mem_address[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[26]_i_30 
       (.I0(\r_reg[15]_14 [26]),
        .I1(\r_reg[14]_13 [26]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [26]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [26]),
        .O(\mem_address[26]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[27]_i_10 
       (.I0(\mem_address_reg[27]_i_18_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[27]_i_19_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[27]),
        .O(\instruction_reg[19]_27 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_16 
       (.I0(\mem_address[23]_i_20_n_0 ),
        .I1(\mem_address[31]_i_28_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[29]_i_18_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_30_n_0 ),
        .O(\instruction_reg[24]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_45 
       (.I0(\r_reg[19]_18 [27]),
        .I1(\r_reg[18]_17 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [27]),
        .O(\mem_address[27]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_46 
       (.I0(\r_reg[23]_22 [27]),
        .I1(\r_reg[22]_21 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [27]),
        .O(\mem_address[27]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_47 
       (.I0(\r_reg[27]_26 [27]),
        .I1(\r_reg[26]_25 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [27]),
        .O(\mem_address[27]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_48 
       (.I0(\r_reg[31]_30 [27]),
        .I1(\r_reg[30]_29 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [27]),
        .O(\mem_address[27]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[27]_i_49 
       (.I0(\r_reg[3]_2 [27]),
        .I1(\r_reg[2]_1 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [27]),
        .O(\mem_address[27]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_50 
       (.I0(\r_reg[7]_6 [27]),
        .I1(\r_reg[6]_5 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [27]),
        .O(\mem_address[27]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_51 
       (.I0(\r_reg[11]_10 [27]),
        .I1(\r_reg[10]_9 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [27]),
        .O(\mem_address[27]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[27]_i_52 
       (.I0(\r_reg[15]_14 [27]),
        .I1(\r_reg[14]_13 [27]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [27]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [27]),
        .O(\mem_address[27]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_11 
       (.I0(\mem_address[28]_i_17_n_0 ),
        .I1(\mem_address[31]_i_24_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[30]_i_16_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_26_n_0 ),
        .O(\instruction_reg[24]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[28]_i_17 
       (.I0(\instruction_reg[19]_28 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_4 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_29 ),
        .O(\mem_address[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_22 
       (.I0(\r_reg[19]_18 [28]),
        .I1(\r_reg[18]_17 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [28]),
        .O(\mem_address[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_23 
       (.I0(\r_reg[23]_22 [28]),
        .I1(\r_reg[22]_21 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [28]),
        .O(\mem_address[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_24 
       (.I0(\r_reg[27]_26 [28]),
        .I1(\r_reg[26]_25 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [28]),
        .O(\mem_address[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_25 
       (.I0(\r_reg[31]_30 [28]),
        .I1(\r_reg[30]_29 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [28]),
        .O(\mem_address[28]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[28]_i_26 
       (.I0(\r_reg[3]_2 [28]),
        .I1(\r_reg[2]_1 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [28]),
        .O(\mem_address[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_27 
       (.I0(\r_reg[7]_6 [28]),
        .I1(\r_reg[6]_5 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [28]),
        .O(\mem_address[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_28 
       (.I0(\r_reg[11]_10 [28]),
        .I1(\r_reg[10]_9 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [28]),
        .O(\mem_address[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[28]_i_29 
       (.I0(\r_reg[15]_14 [28]),
        .I1(\r_reg[14]_13 [28]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [28]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [28]),
        .O(\mem_address[28]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[28]_i_7 
       (.I0(\mem_address_reg[28]_i_13_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[28]_i_14_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[28]),
        .O(\instruction_reg[19]_37 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_11 
       (.I0(\mem_address[29]_i_18_n_0 ),
        .I1(\mem_address[31]_i_30_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[31]_i_28_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_29_n_0 ),
        .O(\instruction_reg[24]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[29]_i_18 
       (.I0(\instruction_reg[19]_31 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_6 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_32 ),
        .O(\mem_address[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_23 
       (.I0(\r_reg[19]_18 [29]),
        .I1(\r_reg[18]_17 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [29]),
        .O(\mem_address[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_24 
       (.I0(\r_reg[23]_22 [29]),
        .I1(\r_reg[22]_21 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [29]),
        .O(\mem_address[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_25 
       (.I0(\r_reg[27]_26 [29]),
        .I1(\r_reg[26]_25 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [29]),
        .O(\mem_address[29]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_26 
       (.I0(\r_reg[31]_30 [29]),
        .I1(\r_reg[30]_29 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [29]),
        .O(\mem_address[29]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[29]_i_27 
       (.I0(\r_reg[3]_2 [29]),
        .I1(\r_reg[2]_1 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [29]),
        .O(\mem_address[29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_28 
       (.I0(\r_reg[7]_6 [29]),
        .I1(\r_reg[6]_5 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [29]),
        .O(\mem_address[29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_29 
       (.I0(\r_reg[11]_10 [29]),
        .I1(\r_reg[10]_9 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [29]),
        .O(\mem_address[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[29]_i_30 
       (.I0(\r_reg[15]_14 [29]),
        .I1(\r_reg[14]_13 [29]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [29]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [29]),
        .O(\mem_address[29]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[29]_i_7 
       (.I0(\mem_address_reg[29]_i_13_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[29]_i_14_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[29]),
        .O(\instruction_reg[19]_30 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[2]_i_11 
       (.I0(\mem_address_reg[2]_i_19_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[2]_i_20_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[2]),
        .O(\instruction_reg[19]_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[2]_i_13 
       (.I0(\mem_address[4]_i_29_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[2]_i_21_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\mem_address[2]_i_22_n_0 ),
        .O(\instruction_reg[24]_35 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[2]_i_14 
       (.I0(\mem_address[4]_i_30_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\data_to_cpu[15]_i_23_n_0 ),
        .O(\instruction_reg[24]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[2]_i_21 
       (.I0(\instruction_reg[19]_35 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_34 ),
        .O(\mem_address[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[2]_i_22 
       (.I0(\instruction_reg[19]_33 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .I2(\instruction_reg[19]_7 ),
        .O(\mem_address[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_27 
       (.I0(\r_reg[19]_18 [2]),
        .I1(\r_reg[18]_17 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [2]),
        .O(\mem_address[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_28 
       (.I0(\r_reg[23]_22 [2]),
        .I1(\r_reg[22]_21 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [2]),
        .O(\mem_address[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_29 
       (.I0(\r_reg[27]_26 [2]),
        .I1(\r_reg[26]_25 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [2]),
        .O(\mem_address[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_30 
       (.I0(\r_reg[31]_30 [2]),
        .I1(\r_reg[30]_29 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [2]),
        .O(\mem_address[2]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[2]_i_31 
       (.I0(\r_reg[3]_2 [2]),
        .I1(\r_reg[2]_1 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [2]),
        .O(\mem_address[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_32 
       (.I0(\r_reg[7]_6 [2]),
        .I1(\r_reg[6]_5 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [2]),
        .O(\mem_address[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_33 
       (.I0(\r_reg[11]_10 [2]),
        .I1(\r_reg[10]_9 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [2]),
        .O(\mem_address[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[2]_i_34 
       (.I0(\r_reg[15]_14 [2]),
        .I1(\r_reg[14]_13 [2]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [2]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [2]),
        .O(\mem_address[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_11 
       (.I0(\mem_address[30]_i_16_n_0 ),
        .I1(\mem_address[31]_i_26_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[31]_i_24_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_25_n_0 ),
        .O(\instruction_reg[24]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[30]_i_16 
       (.I0(\instruction_reg[19]_23 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_21 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_22 ),
        .O(\mem_address[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_21 
       (.I0(\r_reg[19]_18 [30]),
        .I1(\r_reg[18]_17 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [30]),
        .O(\mem_address[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_22 
       (.I0(\r_reg[23]_22 [30]),
        .I1(\r_reg[22]_21 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [30]),
        .O(\mem_address[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_23 
       (.I0(\r_reg[27]_26 [30]),
        .I1(\r_reg[26]_25 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [30]),
        .O(\mem_address[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_24 
       (.I0(\r_reg[31]_30 [30]),
        .I1(\r_reg[30]_29 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [30]),
        .O(\mem_address[30]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[30]_i_25 
       (.I0(\r_reg[3]_2 [30]),
        .I1(\r_reg[2]_1 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [30]),
        .O(\mem_address[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_26 
       (.I0(\r_reg[7]_6 [30]),
        .I1(\r_reg[6]_5 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [30]),
        .O(\mem_address[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_27 
       (.I0(\r_reg[11]_10 [30]),
        .I1(\r_reg[10]_9 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [30]),
        .O(\mem_address[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[30]_i_28 
       (.I0(\r_reg[15]_14 [30]),
        .I1(\r_reg[14]_13 [30]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [30]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [30]),
        .O(\mem_address[30]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[30]_i_7 
       (.I0(\mem_address_reg[30]_i_13_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[30]_i_14_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[30]),
        .O(\instruction_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_11 
       (.I0(\mem_address[31]_i_24_n_0 ),
        .I1(\mem_address[31]_i_25_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[31]_i_26_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_27_n_0 ),
        .O(\instruction_reg[24]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_13 
       (.I0(\mem_address[31]_i_28_n_0 ),
        .I1(\mem_address[31]_i_29_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[31]_i_30_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[31]_i_31_n_0 ),
        .O(\instruction_reg[24]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_24 
       (.I0(\instruction_reg[19]_3 ),
        .I1(\instruction_reg[19]_16 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_15 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_14 ),
        .O(\mem_address[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_25 
       (.I0(\instruction_reg[19]_4 ),
        .I1(\instruction_reg[19]_29 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_28 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_30 ),
        .O(\mem_address[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_26 
       (.I0(\instruction_reg[19]_24 ),
        .I1(\instruction_reg[19]_25 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_26 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_27 ),
        .O(\mem_address[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_27 
       (.I0(\instruction_reg[19]_21 ),
        .I1(\instruction_reg[19]_22 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_23 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_0 ),
        .O(\mem_address[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_28 
       (.I0(\instruction_reg[19]_20 ),
        .I1(\instruction_reg[19]_19 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_18 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_17 ),
        .O(\mem_address[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_29 
       (.I0(\instruction_reg[19]_43 ),
        .I1(\instruction_reg[19]_36 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_38 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_37 ),
        .O(\mem_address[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_30 
       (.I0(\instruction_reg[19]_7 ),
        .I1(\instruction_reg[19]_33 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_34 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_35 ),
        .O(\mem_address[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_31 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\instruction_reg[19]_32 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_31 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_1 ),
        .O(\mem_address[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[31]_i_39 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [6]),
        .O(\mem_address[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[31]_i_44 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [6]),
        .O(\mem_address[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_48 
       (.I0(\r_reg[19]_18 [31]),
        .I1(\r_reg[18]_17 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [31]),
        .O(\mem_address[31]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_49 
       (.I0(\r_reg[23]_22 [31]),
        .I1(\r_reg[22]_21 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [31]),
        .O(\mem_address[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_50 
       (.I0(\r_reg[27]_26 [31]),
        .I1(\r_reg[26]_25 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [31]),
        .O(\mem_address[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_51 
       (.I0(\r_reg[31]_30 [31]),
        .I1(\r_reg[30]_29 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [31]),
        .O(\mem_address[31]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[31]_i_52 
       (.I0(\r_reg[3]_2 [31]),
        .I1(\r_reg[2]_1 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [31]),
        .O(\mem_address[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_53 
       (.I0(\r_reg[7]_6 [31]),
        .I1(\r_reg[6]_5 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [31]),
        .O(\mem_address[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_54 
       (.I0(\r_reg[11]_10 [31]),
        .I1(\r_reg[10]_9 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [31]),
        .O(\mem_address[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[31]_i_55 
       (.I0(\r_reg[15]_14 [31]),
        .I1(\r_reg[14]_13 [31]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [31]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [31]),
        .O(\mem_address[31]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[31]_i_7 
       (.I0(\mem_address_reg[31]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[31]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[31]),
        .O(\instruction_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_17 
       (.I0(\instruction_reg[19]_51 ),
        .I1(\data_to_cpu[15]_i_21_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[4]_i_31_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[3]_i_24_n_0 ),
        .O(\instruction_reg[24]_31 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_24 
       (.I0(\instruction_reg[19]_27 ),
        .I1(\instruction_reg[19]_26 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_25 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_24 ),
        .O(\mem_address[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_address[3]_i_28 
       (.I0(\instruction_reg[19]_20 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .O(\mem_address[3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_address[3]_i_32 
       (.I0(\instruction_reg[19]_20 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .O(\mem_address[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_33 
       (.I0(\r_reg[19]_18 [3]),
        .I1(\r_reg[18]_17 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [3]),
        .O(\mem_address[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_34 
       (.I0(\r_reg[23]_22 [3]),
        .I1(\r_reg[22]_21 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [3]),
        .O(\mem_address[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_35 
       (.I0(\r_reg[27]_26 [3]),
        .I1(\r_reg[26]_25 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [3]),
        .O(\mem_address[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_36 
       (.I0(\r_reg[31]_30 [3]),
        .I1(\r_reg[30]_29 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [3]),
        .O(\mem_address[3]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[3]_i_37 
       (.I0(\r_reg[3]_2 [3]),
        .I1(\r_reg[2]_1 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [3]),
        .O(\mem_address[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_38 
       (.I0(\r_reg[7]_6 [3]),
        .I1(\r_reg[6]_5 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [3]),
        .O(\mem_address[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_39 
       (.I0(\r_reg[11]_10 [3]),
        .I1(\r_reg[10]_9 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [3]),
        .O(\mem_address[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[3]_i_40 
       (.I0(\r_reg[15]_14 [3]),
        .I1(\r_reg[14]_13 [3]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [3]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [3]),
        .O(\mem_address[3]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[3]_i_7 
       (.I0(\mem_address_reg[3]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[3]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[3]),
        .O(\instruction_reg[19]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[3]_i_9 
       (.I0(\instruction_reg[24]_30 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\instruction_reg[24]_31 ),
        .O(\mem_address[3]_i_17_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_18 
       (.I0(\mem_address[4]_i_28_n_0 ),
        .I1(\mem_address[4]_i_29_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[4]_i_30_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\data_to_cpu[15]_i_23_n_0 ),
        .O(\instruction_reg[24]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_19 
       (.I0(\mem_address[11]_i_18_n_0 ),
        .I1(\mem_address[4]_i_31_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\instruction_reg[19]_51 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\data_to_cpu[15]_i_21_n_0 ),
        .O(\instruction_reg[24]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \mem_address[4]_i_21 
       (.I0(\instruction_reg[19]_20 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_43 ),
        .I3(\mem_address[11]_i_7 ),
        .O(\instruction_reg[19]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[4]_i_28 
       (.I0(\instruction_reg[19]_33 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_35 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_34 ),
        .O(\mem_address[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_29 
       (.I0(\instruction_reg[19]_1 ),
        .I1(\instruction_reg[19]_31 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_32 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_6 ),
        .O(\mem_address[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[4]_i_30 
       (.I0(\instruction_reg[19]_19 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_17 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_18 ),
        .O(\mem_address[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_31 
       (.I0(\instruction_reg[19]_0 ),
        .I1(\instruction_reg[19]_23 ),
        .I2(\mem_address_reg[31]_i_32_0 [3]),
        .I3(\instruction_reg[19]_22 ),
        .I4(\mem_address_reg[31]_i_32_0 [4]),
        .I5(\instruction_reg[19]_21 ),
        .O(\mem_address[4]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_address[4]_i_32 
       (.I0(\instruction_reg[19]_16 ),
        .I1(\mem_address_reg[31]_i_32_0 [3]),
        .I2(\instruction_reg[19]_14 ),
        .I3(\mem_address_reg[31]_i_32_0 [4]),
        .I4(\instruction_reg[19]_15 ),
        .O(\instruction_reg[19]_51 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_41 
       (.I0(\r_reg[19]_18 [4]),
        .I1(\r_reg[18]_17 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [4]),
        .O(\mem_address[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_42 
       (.I0(\r_reg[23]_22 [4]),
        .I1(\r_reg[22]_21 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [4]),
        .O(\mem_address[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_43 
       (.I0(\r_reg[27]_26 [4]),
        .I1(\r_reg[26]_25 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [4]),
        .O(\mem_address[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_44 
       (.I0(\r_reg[31]_30 [4]),
        .I1(\r_reg[30]_29 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [4]),
        .O(\mem_address[4]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[4]_i_45 
       (.I0(\r_reg[3]_2 [4]),
        .I1(\r_reg[2]_1 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [4]),
        .O(\mem_address[4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_46 
       (.I0(\r_reg[7]_6 [4]),
        .I1(\r_reg[6]_5 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [4]),
        .O(\mem_address[4]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_47 
       (.I0(\r_reg[11]_10 [4]),
        .I1(\r_reg[10]_9 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [4]),
        .O(\mem_address[4]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[4]_i_48 
       (.I0(\r_reg[15]_14 [4]),
        .I1(\r_reg[14]_13 [4]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [4]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [4]),
        .O(\mem_address[4]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[4]_i_7 
       (.I0(\mem_address_reg[4]_i_15_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[4]_i_16_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[4]),
        .O(\instruction_reg[19]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[5]_i_16 
       (.I0(\instruction_reg[24]_21 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\instruction_reg[24]_22 ),
        .O(\mem_address[4]_i_19_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_18 
       (.I0(\r_reg[19]_18 [5]),
        .I1(\r_reg[18]_17 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [5]),
        .O(\mem_address[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_19 
       (.I0(\r_reg[23]_22 [5]),
        .I1(\r_reg[22]_21 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [5]),
        .O(\mem_address[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_20 
       (.I0(\r_reg[27]_26 [5]),
        .I1(\r_reg[26]_25 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [5]),
        .O(\mem_address[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_21 
       (.I0(\r_reg[31]_30 [5]),
        .I1(\r_reg[30]_29 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [5]),
        .O(\mem_address[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[5]_i_22 
       (.I0(\r_reg[3]_2 [5]),
        .I1(\r_reg[2]_1 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [5]),
        .O(\mem_address[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_23 
       (.I0(\r_reg[7]_6 [5]),
        .I1(\r_reg[6]_5 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [5]),
        .O(\mem_address[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_24 
       (.I0(\r_reg[11]_10 [5]),
        .I1(\r_reg[10]_9 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [5]),
        .O(\mem_address[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[5]_i_25 
       (.I0(\r_reg[15]_14 [5]),
        .I1(\r_reg[14]_13 [5]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [5]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [5]),
        .O(\mem_address[5]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[5]_i_4 
       (.I0(\mem_address_reg[5]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[5]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[5]),
        .O(\instruction_reg[19]_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[6]_i_17 
       (.I0(\mem_address[9]_i_16_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\mem_address[7]_i_28_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [0]),
        .I4(\instruction_reg[24]_21 ),
        .O(\mem_address[6]_i_28_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_19 
       (.I0(\r_reg[19]_18 [6]),
        .I1(\r_reg[18]_17 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [6]),
        .O(\mem_address[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_20 
       (.I0(\r_reg[23]_22 [6]),
        .I1(\r_reg[22]_21 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [6]),
        .O(\mem_address[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_21 
       (.I0(\r_reg[27]_26 [6]),
        .I1(\r_reg[26]_25 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [6]),
        .O(\mem_address[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_22 
       (.I0(\r_reg[31]_30 [6]),
        .I1(\r_reg[30]_29 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [6]),
        .O(\mem_address[6]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[6]_i_23 
       (.I0(\r_reg[3]_2 [6]),
        .I1(\r_reg[2]_1 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [6]),
        .O(\mem_address[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_24 
       (.I0(\r_reg[7]_6 [6]),
        .I1(\r_reg[6]_5 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [6]),
        .O(\mem_address[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_25 
       (.I0(\r_reg[11]_10 [6]),
        .I1(\r_reg[10]_9 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [6]),
        .O(\mem_address[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_26 
       (.I0(\r_reg[15]_14 [6]),
        .I1(\r_reg[14]_13 [6]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [6]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [6]),
        .O(\mem_address[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[6]_i_28 
       (.I0(\mem_address[12]_i_30_n_0 ),
        .I1(\mem_address[4]_i_30_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[4]_i_28_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[4]_i_29_n_0 ),
        .O(\instruction_reg[24]_21 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[6]_i_4 
       (.I0(\mem_address_reg[6]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[6]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[6]),
        .O(\instruction_reg[19]_6 ));
  LUT6 #(
    .INIT(64'hFFFF000000E200E2)) 
    \mem_address[7]_i_14 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_7 ),
        .I3(\mem_address[11]_i_7 ),
        .I4(\instruction_reg[19]_9 ),
        .I5(\mem_address_reg[31]_i_32_0 [1]),
        .O(\instruction_reg[19]_8 ));
  LUT6 #(
    .INIT(64'hFBF8FBFBFBF8C8C8)) 
    \mem_address[7]_i_16 
       (.I0(\instruction_reg[24]_23 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[8]_i_5 ),
        .I3(\mem_address[9]_i_16_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\instruction_reg[24]_24 ),
        .O(\mem_address[7]_i_27_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[7]_i_17 
       (.I0(\instruction_reg[24]_23 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\mem_address[9]_i_16_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [1]),
        .I4(\mem_address[7]_i_28_n_0 ),
        .O(\mem_address[7]_i_28_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_19 
       (.I0(\r_reg[19]_18 [7]),
        .I1(\r_reg[18]_17 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [7]),
        .O(\mem_address[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_20 
       (.I0(\r_reg[23]_22 [7]),
        .I1(\r_reg[22]_21 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [7]),
        .O(\mem_address[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_21 
       (.I0(\r_reg[27]_26 [7]),
        .I1(\r_reg[26]_25 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [7]),
        .O(\mem_address[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_22 
       (.I0(\r_reg[31]_30 [7]),
        .I1(\r_reg[30]_29 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [7]),
        .O(\mem_address[7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[7]_i_23 
       (.I0(\r_reg[3]_2 [7]),
        .I1(\r_reg[2]_1 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [7]),
        .O(\mem_address[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_24 
       (.I0(\r_reg[7]_6 [7]),
        .I1(\r_reg[6]_5 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [7]),
        .O(\mem_address[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_25 
       (.I0(\r_reg[11]_10 [7]),
        .I1(\r_reg[10]_9 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [7]),
        .O(\mem_address[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[7]_i_26 
       (.I0(\r_reg[15]_14 [7]),
        .I1(\r_reg[14]_13 [7]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [7]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [7]),
        .O(\mem_address[7]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFACA)) 
    \mem_address[7]_i_27 
       (.I0(\mem_address[4]_i_31_n_0 ),
        .I1(\mem_address[11]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[8]_i_5 ),
        .O(\instruction_reg[24]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[7]_i_28 
       (.I0(\mem_address[11]_i_18_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[4]_i_31_n_0 ),
        .O(\mem_address[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[7]_i_4 
       (.I0(\mem_address_reg[7]_i_6_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[7]_i_7_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[7]),
        .O(\instruction_reg[19]_21 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[8]_i_11 
       (.I0(\mem_address[9]_i_19_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [1]),
        .I2(\mem_address[9]_i_16_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [0]),
        .I4(\instruction_reg[24]_23 ),
        .O(\mem_address[8]_i_16_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \mem_address[8]_i_12 
       (.I0(\instruction_reg[19]_3 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_4 ),
        .I3(\mem_address[11]_i_7 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[10]_i_19_n_0 ),
        .O(\instruction_reg[19]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_16 
       (.I0(\mem_address[14]_i_29_n_0 ),
        .I1(\mem_address[4]_i_28_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [1]),
        .I3(\mem_address[12]_i_30_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [2]),
        .I5(\mem_address[4]_i_30_n_0 ),
        .O(\instruction_reg[24]_23 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_21 
       (.I0(\r_reg[19]_18 [8]),
        .I1(\r_reg[18]_17 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [8]),
        .O(\mem_address[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_22 
       (.I0(\r_reg[23]_22 [8]),
        .I1(\r_reg[22]_21 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [8]),
        .O(\mem_address[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_23 
       (.I0(\r_reg[27]_26 [8]),
        .I1(\r_reg[26]_25 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [8]),
        .O(\mem_address[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_24 
       (.I0(\r_reg[31]_30 [8]),
        .I1(\r_reg[30]_29 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [8]),
        .O(\mem_address[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[8]_i_25 
       (.I0(\r_reg[3]_2 [8]),
        .I1(\r_reg[2]_1 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [8]),
        .O(\mem_address[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_26 
       (.I0(\r_reg[7]_6 [8]),
        .I1(\r_reg[6]_5 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [8]),
        .O(\mem_address[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_27 
       (.I0(\r_reg[11]_10 [8]),
        .I1(\r_reg[10]_9 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [8]),
        .O(\mem_address[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[8]_i_28 
       (.I0(\r_reg[15]_14 [8]),
        .I1(\r_reg[14]_13 [8]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [8]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [8]),
        .O(\mem_address[8]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[8]_i_9 
       (.I0(\mem_address_reg[8]_i_14_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[8]_i_15_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[8]),
        .O(\instruction_reg[19]_18 ));
  LUT6 #(
    .INIT(64'hAFACFFFFAFACFF00)) 
    \mem_address[9]_i_10 
       (.I0(\mem_address[11]_i_17_n_0 ),
        .I1(\mem_address[11]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[8]_i_5 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[9]_i_16_n_0 ),
        .O(\instruction_reg[24]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_11 
       (.I0(\mem_address[9]_i_17_n_0 ),
        .I1(\mem_address[9]_i_18_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [0]),
        .I3(\mem_address[9]_i_19_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[9]_i_16_n_0 ),
        .O(\mem_address[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mem_address[9]_i_12 
       (.I0(\instruction_reg[19]_6 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_7 ),
        .I3(\mem_address[11]_i_7 ),
        .I4(\mem_address_reg[31]_i_32_0 [1]),
        .I5(\mem_address[11]_i_21_n_0 ),
        .O(\instruction_reg[19]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[9]_i_16 
       (.I0(\instruction_reg[19]_49 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\instruction_reg[19]_51 ),
        .O(\mem_address[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_address[9]_i_17 
       (.I0(\mem_address[16]_i_30_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[12]_i_28_n_0 ),
        .I3(\mem_address_reg[31]_i_32_0 [3]),
        .I4(\mem_address[12]_i_29_n_0 ),
        .O(\mem_address[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_18 
       (.I0(\mem_address[12]_i_26_n_0 ),
        .I1(\mem_address[12]_i_27_n_0 ),
        .I2(\mem_address_reg[31]_i_32_0 [2]),
        .I3(\mem_address[9]_i_24_n_0 ),
        .I4(\mem_address_reg[31]_i_32_0 [3]),
        .I5(\mem_address[2]_i_21_n_0 ),
        .O(\mem_address[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_address[9]_i_19 
       (.I0(\mem_address[15]_i_42_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [2]),
        .I2(\mem_address[11]_i_18_n_0 ),
        .O(\mem_address[9]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_address[9]_i_24 
       (.I0(\instruction_reg[19]_33 ),
        .I1(\mem_address_reg[31]_i_32_0 [4]),
        .O(\mem_address[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_25 
       (.I0(\r_reg[19]_18 [9]),
        .I1(\r_reg[18]_17 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [9]),
        .O(\mem_address[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_26 
       (.I0(\r_reg[23]_22 [9]),
        .I1(\r_reg[22]_21 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [9]),
        .O(\mem_address[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_27 
       (.I0(\r_reg[27]_26 [9]),
        .I1(\r_reg[26]_25 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [9]),
        .O(\mem_address[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_28 
       (.I0(\r_reg[31]_30 [9]),
        .I1(\r_reg[30]_29 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [9]),
        .O(\mem_address[9]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_address[9]_i_29 
       (.I0(\r_reg[3]_2 [9]),
        .I1(\r_reg[2]_1 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [9]),
        .O(\mem_address[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_30 
       (.I0(\r_reg[7]_6 [9]),
        .I1(\r_reg[6]_5 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [9]),
        .O(\mem_address[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_31 
       (.I0(\r_reg[11]_10 [9]),
        .I1(\r_reg[10]_9 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [9]),
        .O(\mem_address[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_address[9]_i_32 
       (.I0(\r_reg[15]_14 [9]),
        .I1(\r_reg[14]_13 [9]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [9]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [9]),
        .O(\mem_address[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_address[9]_i_5 
       (.I0(\mem_address[10]_i_10_n_0 ),
        .I1(\mem_address_reg[31]_i_32_0 [0]),
        .I2(\instruction_reg[24]_2 ),
        .I3(Q),
        .I4(\mem_address[9]_i_11_n_0 ),
        .I5(\mem_address[13]_i_3 ),
        .O(\alufunc_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_address[9]_i_9 
       (.I0(\mem_address_reg[9]_i_14_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_address_reg[9]_i_15_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[9]),
        .O(\instruction_reg[19]_15 ));
  MUXF8 \mem_address_reg[10]_i_14 
       (.I0(\mem_address_reg[10]_i_20_n_0 ),
        .I1(\mem_address_reg[10]_i_21_n_0 ),
        .O(\mem_address_reg[10]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[10]_i_15 
       (.I0(\mem_address_reg[10]_i_22_n_0 ),
        .I1(\mem_address_reg[10]_i_23_n_0 ),
        .O(\mem_address_reg[10]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[10]_i_20 
       (.I0(\mem_address[10]_i_24_n_0 ),
        .I1(\mem_address[10]_i_25_n_0 ),
        .O(\mem_address_reg[10]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[10]_i_21 
       (.I0(\mem_address[10]_i_26_n_0 ),
        .I1(\mem_address[10]_i_27_n_0 ),
        .O(\mem_address_reg[10]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[10]_i_22 
       (.I0(\mem_address[10]_i_28_n_0 ),
        .I1(\mem_address[10]_i_29_n_0 ),
        .O(\mem_address_reg[10]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[10]_i_23 
       (.I0(\mem_address[10]_i_30_n_0 ),
        .I1(\mem_address[10]_i_31_n_0 ),
        .O(\mem_address_reg[10]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[11]_i_15 
       (.I0(\mem_address_reg[11]_i_27_n_0 ),
        .I1(\mem_address_reg[11]_i_28_n_0 ),
        .O(\mem_address_reg[11]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[11]_i_16 
       (.I0(\mem_address_reg[11]_i_29_n_0 ),
        .I1(\mem_address_reg[11]_i_30_n_0 ),
        .O(\mem_address_reg[11]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[11]_i_22 
       (.CI(\mem_address_reg[4]_i_22_n_0 ),
        .CO({\mem_address_reg[11]_i_22_n_0 ,\mem_address_reg[11]_i_22_n_1 ,\mem_address_reg[11]_i_22_n_2 ,\mem_address_reg[11]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_26 ,\instruction_reg[19]_34 ,\instruction_reg[19]_15 ,\instruction_reg[19]_18 }),
        .O(data1[11:8]),
        .S(\mem_address[8]_i_13_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[11]_i_23 
       (.CI(\mem_address_reg[4]_i_23_n_0 ),
        .CO({\mem_address_reg[11]_i_23_n_0 ,\mem_address_reg[11]_i_23_n_1 ,\mem_address_reg[11]_i_23_n_2 ,\mem_address_reg[11]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_26 ,\instruction_reg[19]_34 ,\instruction_reg[19]_15 ,\instruction_reg[19]_18 }),
        .O(data0[11:8]),
        .S(\mem_address[8]_i_13 ));
  MUXF7 \mem_address_reg[11]_i_27 
       (.I0(\mem_address[11]_i_39_n_0 ),
        .I1(\mem_address[11]_i_40_n_0 ),
        .O(\mem_address_reg[11]_i_27_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[11]_i_28 
       (.I0(\mem_address[11]_i_41_n_0 ),
        .I1(\mem_address[11]_i_42_n_0 ),
        .O(\mem_address_reg[11]_i_28_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[11]_i_29 
       (.I0(\mem_address[11]_i_43_n_0 ),
        .I1(\mem_address[11]_i_44_n_0 ),
        .O(\mem_address_reg[11]_i_29_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[11]_i_30 
       (.I0(\mem_address[11]_i_45_n_0 ),
        .I1(\mem_address[11]_i_46_n_0 ),
        .O(\mem_address_reg[11]_i_30_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[12]_i_15 
       (.I0(\mem_address_reg[12]_i_22_n_0 ),
        .I1(\mem_address_reg[12]_i_23_n_0 ),
        .O(\mem_address_reg[12]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[12]_i_16 
       (.I0(\mem_address_reg[12]_i_24_n_0 ),
        .I1(\mem_address_reg[12]_i_25_n_0 ),
        .O(\mem_address_reg[12]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[12]_i_22 
       (.I0(\mem_address[12]_i_31_n_0 ),
        .I1(\mem_address[12]_i_32_n_0 ),
        .O(\mem_address_reg[12]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[12]_i_23 
       (.I0(\mem_address[12]_i_33_n_0 ),
        .I1(\mem_address[12]_i_34_n_0 ),
        .O(\mem_address_reg[12]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[12]_i_24 
       (.I0(\mem_address[12]_i_35_n_0 ),
        .I1(\mem_address[12]_i_36_n_0 ),
        .O(\mem_address_reg[12]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[12]_i_25 
       (.I0(\mem_address[12]_i_37_n_0 ),
        .I1(\mem_address[12]_i_38_n_0 ),
        .O(\mem_address_reg[12]_i_25_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[13]_i_15 
       (.I0(\mem_address_reg[13]_i_21_n_0 ),
        .I1(\mem_address_reg[13]_i_22_n_0 ),
        .O(\mem_address_reg[13]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[13]_i_16 
       (.I0(\mem_address_reg[13]_i_23_n_0 ),
        .I1(\mem_address_reg[13]_i_24_n_0 ),
        .O(\mem_address_reg[13]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[13]_i_21 
       (.I0(\mem_address[13]_i_26_n_0 ),
        .I1(\mem_address[13]_i_27_n_0 ),
        .O(\mem_address_reg[13]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[13]_i_22 
       (.I0(\mem_address[13]_i_28_n_0 ),
        .I1(\mem_address[13]_i_29_n_0 ),
        .O(\mem_address_reg[13]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[13]_i_23 
       (.I0(\mem_address[13]_i_30_n_0 ),
        .I1(\mem_address[13]_i_31_n_0 ),
        .O(\mem_address_reg[13]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[13]_i_24 
       (.I0(\mem_address[13]_i_32_n_0 ),
        .I1(\mem_address[13]_i_33_n_0 ),
        .O(\mem_address_reg[13]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[14]_i_10 
       (.I0(\mem_address[14]_i_19_n_0 ),
        .I1(\mem_address[14]_i_20_n_0 ),
        .O(\mem_address_reg[14]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[14]_i_11 
       (.I0(\mem_address[14]_i_21_n_0 ),
        .I1(\mem_address[14]_i_22_n_0 ),
        .O(\mem_address_reg[14]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[14]_i_12 
       (.I0(\mem_address[14]_i_23_n_0 ),
        .I1(\mem_address[14]_i_24_n_0 ),
        .O(\mem_address_reg[14]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[14]_i_13 
       (.I0(\mem_address[14]_i_25_n_0 ),
        .I1(\mem_address[14]_i_26_n_0 ),
        .O(\mem_address_reg[14]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[14]_i_6 
       (.I0(\mem_address_reg[14]_i_10_n_0 ),
        .I1(\mem_address_reg[14]_i_11_n_0 ),
        .O(\mem_address_reg[14]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[14]_i_7 
       (.I0(\mem_address_reg[14]_i_12_n_0 ),
        .I1(\mem_address_reg[14]_i_13_n_0 ),
        .O(\mem_address_reg[14]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[15]_i_10 
       (.I0(\mem_address[15]_i_19_n_0 ),
        .I1(\mem_address[15]_i_20_n_0 ),
        .O(\mem_address_reg[15]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[15]_i_11 
       (.I0(\mem_address[15]_i_21_n_0 ),
        .I1(\mem_address[15]_i_22_n_0 ),
        .O(\mem_address_reg[15]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[15]_i_12 
       (.I0(\mem_address[15]_i_23_n_0 ),
        .I1(\mem_address[15]_i_24_n_0 ),
        .O(\mem_address_reg[15]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[15]_i_13 
       (.I0(\mem_address[15]_i_25_n_0 ),
        .I1(\mem_address[15]_i_26_n_0 ),
        .O(\mem_address_reg[15]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[15]_i_28 
       (.CI(\mem_address_reg[11]_i_22_n_0 ),
        .CO({\mem_address_reg[15]_i_28_n_0 ,\mem_address_reg[15]_i_28_n_1 ,\mem_address_reg[15]_i_28_n_2 ,\mem_address_reg[15]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_23 ,\instruction_reg[19]_31 ,\instruction_reg[19]_28 ,\instruction_reg[19]_38 }),
        .O(data1[15:12]),
        .S(\mem_address[12]_i_13_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[15]_i_29 
       (.CI(\mem_address_reg[11]_i_23_n_0 ),
        .CO({\mem_address_reg[15]_i_29_n_0 ,\mem_address_reg[15]_i_29_n_1 ,\mem_address_reg[15]_i_29_n_2 ,\mem_address_reg[15]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_23 ,\instruction_reg[19]_31 ,\instruction_reg[19]_28 ,\instruction_reg[19]_38 }),
        .O(data0[15:12]),
        .S(\mem_address[12]_i_13 ));
  MUXF8 \mem_address_reg[15]_i_6 
       (.I0(\mem_address_reg[15]_i_10_n_0 ),
        .I1(\mem_address_reg[15]_i_11_n_0 ),
        .O(\mem_address_reg[15]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[15]_i_7 
       (.I0(\mem_address_reg[15]_i_12_n_0 ),
        .I1(\mem_address_reg[15]_i_13_n_0 ),
        .O(\mem_address_reg[15]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[16]_i_10 
       (.I0(\mem_address[16]_i_19_n_0 ),
        .I1(\mem_address[16]_i_20_n_0 ),
        .O(\mem_address_reg[16]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[16]_i_11 
       (.I0(\mem_address[16]_i_21_n_0 ),
        .I1(\mem_address[16]_i_22_n_0 ),
        .O(\mem_address_reg[16]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[16]_i_12 
       (.I0(\mem_address[16]_i_23_n_0 ),
        .I1(\mem_address[16]_i_24_n_0 ),
        .O(\mem_address_reg[16]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[16]_i_13 
       (.I0(\mem_address[16]_i_25_n_0 ),
        .I1(\mem_address[16]_i_26_n_0 ),
        .O(\mem_address_reg[16]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[16]_i_6 
       (.I0(\mem_address_reg[16]_i_10_n_0 ),
        .I1(\mem_address_reg[16]_i_11_n_0 ),
        .O(\mem_address_reg[16]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[16]_i_7 
       (.I0(\mem_address_reg[16]_i_12_n_0 ),
        .I1(\mem_address_reg[16]_i_13_n_0 ),
        .O(\mem_address_reg[16]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[17]_i_12 
       (.I0(\mem_address[17]_i_21_n_0 ),
        .I1(\mem_address[17]_i_22_n_0 ),
        .O(\mem_address_reg[17]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[17]_i_13 
       (.I0(\mem_address[17]_i_23_n_0 ),
        .I1(\mem_address[17]_i_24_n_0 ),
        .O(\mem_address_reg[17]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[17]_i_14 
       (.I0(\mem_address[17]_i_25_n_0 ),
        .I1(\mem_address[17]_i_26_n_0 ),
        .O(\mem_address_reg[17]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[17]_i_15 
       (.I0(\mem_address[17]_i_27_n_0 ),
        .I1(\mem_address[17]_i_28_n_0 ),
        .O(\mem_address_reg[17]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[17]_i_8 
       (.I0(\mem_address_reg[17]_i_12_n_0 ),
        .I1(\mem_address_reg[17]_i_13_n_0 ),
        .O(\mem_address_reg[17]_i_8_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[17]_i_9 
       (.I0(\mem_address_reg[17]_i_14_n_0 ),
        .I1(\mem_address_reg[17]_i_15_n_0 ),
        .O(\mem_address_reg[17]_i_9_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[18]_i_14 
       (.I0(\mem_address_reg[18]_i_21_n_0 ),
        .I1(\mem_address_reg[18]_i_22_n_0 ),
        .O(\mem_address_reg[18]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[18]_i_15 
       (.I0(\mem_address_reg[18]_i_23_n_0 ),
        .I1(\mem_address_reg[18]_i_24_n_0 ),
        .O(\mem_address_reg[18]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[18]_i_21 
       (.I0(\mem_address[18]_i_27_n_0 ),
        .I1(\mem_address[18]_i_28_n_0 ),
        .O(\mem_address_reg[18]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[18]_i_22 
       (.I0(\mem_address[18]_i_29_n_0 ),
        .I1(\mem_address[18]_i_30_n_0 ),
        .O(\mem_address_reg[18]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[18]_i_23 
       (.I0(\mem_address[18]_i_31_n_0 ),
        .I1(\mem_address[18]_i_32_n_0 ),
        .O(\mem_address_reg[18]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[18]_i_24 
       (.I0(\mem_address[18]_i_33_n_0 ),
        .I1(\mem_address[18]_i_34_n_0 ),
        .O(\mem_address_reg[18]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[19]_i_15 
       (.I0(\mem_address_reg[19]_i_21_n_0 ),
        .I1(\mem_address_reg[19]_i_22_n_0 ),
        .O(\mem_address_reg[19]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[19]_i_16 
       (.I0(\mem_address_reg[19]_i_23_n_0 ),
        .I1(\mem_address_reg[19]_i_24_n_0 ),
        .O(\mem_address_reg[19]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[19]_i_21 
       (.I0(\mem_address[19]_i_28_n_0 ),
        .I1(\mem_address[19]_i_29_n_0 ),
        .O(\mem_address_reg[19]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[19]_i_22 
       (.I0(\mem_address[19]_i_30_n_0 ),
        .I1(\mem_address[19]_i_31_n_0 ),
        .O(\mem_address_reg[19]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[19]_i_23 
       (.I0(\mem_address[19]_i_32_n_0 ),
        .I1(\mem_address[19]_i_33_n_0 ),
        .O(\mem_address_reg[19]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[19]_i_24 
       (.I0(\mem_address[19]_i_34_n_0 ),
        .I1(\mem_address[19]_i_35_n_0 ),
        .O(\mem_address_reg[19]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[20]_i_10 
       (.I0(\mem_address_reg[20]_i_15_n_0 ),
        .I1(\mem_address_reg[20]_i_16_n_0 ),
        .O(\mem_address_reg[20]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[20]_i_11 
       (.I0(\mem_address_reg[20]_i_17_n_0 ),
        .I1(\mem_address_reg[20]_i_18_n_0 ),
        .O(\mem_address_reg[20]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[20]_i_15 
       (.I0(\mem_address[20]_i_24_n_0 ),
        .I1(\mem_address[20]_i_25_n_0 ),
        .O(\mem_address_reg[20]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[20]_i_16 
       (.I0(\mem_address[20]_i_26_n_0 ),
        .I1(\mem_address[20]_i_27_n_0 ),
        .O(\mem_address_reg[20]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[20]_i_17 
       (.I0(\mem_address[20]_i_28_n_0 ),
        .I1(\mem_address[20]_i_29_n_0 ),
        .O(\mem_address_reg[20]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[20]_i_18 
       (.I0(\mem_address[20]_i_30_n_0 ),
        .I1(\mem_address[20]_i_31_n_0 ),
        .O(\mem_address_reg[20]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[21]_i_12 
       (.I0(\mem_address_reg[21]_i_17_n_0 ),
        .I1(\mem_address_reg[21]_i_18_n_0 ),
        .O(\mem_address_reg[21]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[21]_i_13 
       (.I0(\mem_address_reg[21]_i_19_n_0 ),
        .I1(\mem_address_reg[21]_i_20_n_0 ),
        .O(\mem_address_reg[21]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[21]_i_17 
       (.I0(\mem_address[21]_i_26_n_0 ),
        .I1(\mem_address[21]_i_27_n_0 ),
        .O(\mem_address_reg[21]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[21]_i_18 
       (.I0(\mem_address[21]_i_28_n_0 ),
        .I1(\mem_address[21]_i_29_n_0 ),
        .O(\mem_address_reg[21]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[21]_i_19 
       (.I0(\mem_address[21]_i_30_n_0 ),
        .I1(\mem_address[21]_i_31_n_0 ),
        .O(\mem_address_reg[21]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[21]_i_20 
       (.I0(\mem_address[21]_i_32_n_0 ),
        .I1(\mem_address[21]_i_33_n_0 ),
        .O(\mem_address_reg[21]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[22]_i_12 
       (.I0(\mem_address_reg[22]_i_17_n_0 ),
        .I1(\mem_address_reg[22]_i_18_n_0 ),
        .O(\mem_address_reg[22]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[22]_i_13 
       (.I0(\mem_address_reg[22]_i_19_n_0 ),
        .I1(\mem_address_reg[22]_i_20_n_0 ),
        .O(\mem_address_reg[22]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[22]_i_17 
       (.I0(\mem_address[22]_i_24_n_0 ),
        .I1(\mem_address[22]_i_25_n_0 ),
        .O(\mem_address_reg[22]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[22]_i_18 
       (.I0(\mem_address[22]_i_26_n_0 ),
        .I1(\mem_address[22]_i_27_n_0 ),
        .O(\mem_address_reg[22]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[22]_i_19 
       (.I0(\mem_address[22]_i_28_n_0 ),
        .I1(\mem_address[22]_i_29_n_0 ),
        .O(\mem_address_reg[22]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[22]_i_20 
       (.I0(\mem_address[22]_i_30_n_0 ),
        .I1(\mem_address[22]_i_31_n_0 ),
        .O(\mem_address_reg[22]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[23]_i_13 
       (.I0(\mem_address_reg[23]_i_24_n_0 ),
        .I1(\mem_address_reg[23]_i_25_n_0 ),
        .O(\mem_address_reg[23]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[23]_i_14 
       (.I0(\mem_address_reg[23]_i_26_n_0 ),
        .I1(\mem_address_reg[23]_i_27_n_0 ),
        .O(\mem_address_reg[23]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[23]_i_22 
       (.CI(\mem_address_reg[23]_i_30_n_0 ),
        .CO({\mem_address_reg[23]_i_22_n_0 ,\mem_address_reg[23]_i_22_n_1 ,\mem_address_reg[23]_i_22_n_2 ,\mem_address_reg[23]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_22 ,\instruction_reg[19]_32 ,\instruction_reg[19]_29 ,\instruction_reg[19]_36 }),
        .O(data1[23:20]),
        .S(\mem_address[20]_i_20_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[23]_i_23 
       (.CI(\mem_address_reg[23]_i_35_n_0 ),
        .CO({\mem_address_reg[23]_i_23_n_0 ,\mem_address_reg[23]_i_23_n_1 ,\mem_address_reg[23]_i_23_n_2 ,\mem_address_reg[23]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_22 ,\instruction_reg[19]_32 ,\instruction_reg[19]_29 ,\instruction_reg[19]_36 }),
        .O(data0[23:20]),
        .S(\mem_address[20]_i_20 ));
  MUXF7 \mem_address_reg[23]_i_24 
       (.I0(\mem_address[23]_i_40_n_0 ),
        .I1(\mem_address[23]_i_41_n_0 ),
        .O(\mem_address_reg[23]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[23]_i_25 
       (.I0(\mem_address[23]_i_42_n_0 ),
        .I1(\mem_address[23]_i_43_n_0 ),
        .O(\mem_address_reg[23]_i_25_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[23]_i_26 
       (.I0(\mem_address[23]_i_44_n_0 ),
        .I1(\mem_address[23]_i_45_n_0 ),
        .O(\mem_address_reg[23]_i_26_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[23]_i_27 
       (.I0(\mem_address[23]_i_46_n_0 ),
        .I1(\mem_address[23]_i_47_n_0 ),
        .O(\mem_address_reg[23]_i_27_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[23]_i_30 
       (.CI(\mem_address_reg[15]_i_28_n_0 ),
        .CO({\mem_address_reg[23]_i_30_n_0 ,\mem_address_reg[23]_i_30_n_1 ,\mem_address_reg[23]_i_30_n_2 ,\mem_address_reg[23]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_25 ,\instruction_reg[19]_33 ,\instruction_reg[19]_16 ,\instruction_reg[19]_19 }),
        .O(data1[19:16]),
        .S(\mem_address[16]_i_15_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[23]_i_35 
       (.CI(\mem_address_reg[15]_i_29_n_0 ),
        .CO({\mem_address_reg[23]_i_35_n_0 ,\mem_address_reg[23]_i_35_n_1 ,\mem_address_reg[23]_i_35_n_2 ,\mem_address_reg[23]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_25 ,\instruction_reg[19]_33 ,\instruction_reg[19]_16 ,\instruction_reg[19]_19 }),
        .O(data0[19:16]),
        .S(\mem_address[16]_i_15 ));
  MUXF8 \mem_address_reg[24]_i_18 
       (.I0(\mem_address_reg[24]_i_21_n_0 ),
        .I1(\mem_address_reg[24]_i_22_n_0 ),
        .O(\mem_address_reg[24]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[24]_i_19 
       (.I0(\mem_address_reg[24]_i_23_n_0 ),
        .I1(\mem_address_reg[24]_i_24_n_0 ),
        .O(\mem_address_reg[24]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[24]_i_21 
       (.I0(\mem_address[24]_i_25_n_0 ),
        .I1(\mem_address[24]_i_26_n_0 ),
        .O(\mem_address_reg[24]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[24]_i_22 
       (.I0(\mem_address[24]_i_27_n_0 ),
        .I1(\mem_address[24]_i_28_n_0 ),
        .O(\mem_address_reg[24]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[24]_i_23 
       (.I0(\mem_address[24]_i_29_n_0 ),
        .I1(\mem_address[24]_i_30_n_0 ),
        .O(\mem_address_reg[24]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[24]_i_24 
       (.I0(\mem_address[24]_i_31_n_0 ),
        .I1(\mem_address[24]_i_32_n_0 ),
        .O(\mem_address_reg[24]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[25]_i_16 
       (.I0(\mem_address_reg[25]_i_19_n_0 ),
        .I1(\mem_address_reg[25]_i_20_n_0 ),
        .O(\mem_address_reg[25]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[25]_i_17 
       (.I0(\mem_address_reg[25]_i_21_n_0 ),
        .I1(\mem_address_reg[25]_i_22_n_0 ),
        .O(\mem_address_reg[25]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[25]_i_19 
       (.I0(\mem_address[25]_i_23_n_0 ),
        .I1(\mem_address[25]_i_24_n_0 ),
        .O(\mem_address_reg[25]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[25]_i_20 
       (.I0(\mem_address[25]_i_25_n_0 ),
        .I1(\mem_address[25]_i_26_n_0 ),
        .O(\mem_address_reg[25]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[25]_i_21 
       (.I0(\mem_address[25]_i_27_n_0 ),
        .I1(\mem_address[25]_i_28_n_0 ),
        .O(\mem_address_reg[25]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[25]_i_22 
       (.I0(\mem_address[25]_i_29_n_0 ),
        .I1(\mem_address[25]_i_30_n_0 ),
        .O(\mem_address_reg[25]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[26]_i_16 
       (.I0(\mem_address_reg[26]_i_19_n_0 ),
        .I1(\mem_address_reg[26]_i_20_n_0 ),
        .O(\mem_address_reg[26]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[26]_i_17 
       (.I0(\mem_address_reg[26]_i_21_n_0 ),
        .I1(\mem_address_reg[26]_i_22_n_0 ),
        .O(\mem_address_reg[26]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[26]_i_19 
       (.I0(\mem_address[26]_i_23_n_0 ),
        .I1(\mem_address[26]_i_24_n_0 ),
        .O(\mem_address_reg[26]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[26]_i_20 
       (.I0(\mem_address[26]_i_25_n_0 ),
        .I1(\mem_address[26]_i_26_n_0 ),
        .O(\mem_address_reg[26]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[26]_i_21 
       (.I0(\mem_address[26]_i_27_n_0 ),
        .I1(\mem_address[26]_i_28_n_0 ),
        .O(\mem_address_reg[26]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[26]_i_22 
       (.I0(\mem_address[26]_i_29_n_0 ),
        .I1(\mem_address[26]_i_30_n_0 ),
        .O(\mem_address_reg[26]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[27]_i_18 
       (.I0(\mem_address_reg[27]_i_31_n_0 ),
        .I1(\mem_address_reg[27]_i_32_n_0 ),
        .O(\mem_address_reg[27]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[27]_i_19 
       (.I0(\mem_address_reg[27]_i_33_n_0 ),
        .I1(\mem_address_reg[27]_i_34_n_0 ),
        .O(\mem_address_reg[27]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[27]_i_31 
       (.I0(\mem_address[27]_i_45_n_0 ),
        .I1(\mem_address[27]_i_46_n_0 ),
        .O(\mem_address_reg[27]_i_31_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[27]_i_32 
       (.I0(\mem_address[27]_i_47_n_0 ),
        .I1(\mem_address[27]_i_48_n_0 ),
        .O(\mem_address_reg[27]_i_32_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[27]_i_33 
       (.I0(\mem_address[27]_i_49_n_0 ),
        .I1(\mem_address[27]_i_50_n_0 ),
        .O(\mem_address_reg[27]_i_33_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[27]_i_34 
       (.I0(\mem_address[27]_i_51_n_0 ),
        .I1(\mem_address[27]_i_52_n_0 ),
        .O(\mem_address_reg[27]_i_34_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[28]_i_13 
       (.I0(\mem_address_reg[28]_i_18_n_0 ),
        .I1(\mem_address_reg[28]_i_19_n_0 ),
        .O(\mem_address_reg[28]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[28]_i_14 
       (.I0(\mem_address_reg[28]_i_20_n_0 ),
        .I1(\mem_address_reg[28]_i_21_n_0 ),
        .O(\mem_address_reg[28]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[28]_i_18 
       (.I0(\mem_address[28]_i_22_n_0 ),
        .I1(\mem_address[28]_i_23_n_0 ),
        .O(\mem_address_reg[28]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[28]_i_19 
       (.I0(\mem_address[28]_i_24_n_0 ),
        .I1(\mem_address[28]_i_25_n_0 ),
        .O(\mem_address_reg[28]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[28]_i_20 
       (.I0(\mem_address[28]_i_26_n_0 ),
        .I1(\mem_address[28]_i_27_n_0 ),
        .O(\mem_address_reg[28]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[28]_i_21 
       (.I0(\mem_address[28]_i_28_n_0 ),
        .I1(\mem_address[28]_i_29_n_0 ),
        .O(\mem_address_reg[28]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[29]_i_13 
       (.I0(\mem_address_reg[29]_i_19_n_0 ),
        .I1(\mem_address_reg[29]_i_20_n_0 ),
        .O(\mem_address_reg[29]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[29]_i_14 
       (.I0(\mem_address_reg[29]_i_21_n_0 ),
        .I1(\mem_address_reg[29]_i_22_n_0 ),
        .O(\mem_address_reg[29]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[29]_i_19 
       (.I0(\mem_address[29]_i_23_n_0 ),
        .I1(\mem_address[29]_i_24_n_0 ),
        .O(\mem_address_reg[29]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[29]_i_20 
       (.I0(\mem_address[29]_i_25_n_0 ),
        .I1(\mem_address[29]_i_26_n_0 ),
        .O(\mem_address_reg[29]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[29]_i_21 
       (.I0(\mem_address[29]_i_27_n_0 ),
        .I1(\mem_address[29]_i_28_n_0 ),
        .O(\mem_address_reg[29]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[29]_i_22 
       (.I0(\mem_address[29]_i_29_n_0 ),
        .I1(\mem_address[29]_i_30_n_0 ),
        .O(\mem_address_reg[29]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[2]_i_17 
       (.I0(\direction_reg[2]_i_4_n_0 ),
        .I1(\direction_reg[2]_i_3_n_0 ),
        .O(\instruction_reg[23]_0 ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[2]_i_18 
       (.I0(\direction_reg[2]_i_6_n_0 ),
        .I1(\direction_reg[2]_i_5_n_0 ),
        .O(\instruction_reg[23] ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[2]_i_19 
       (.I0(\mem_address_reg[2]_i_23_n_0 ),
        .I1(\mem_address_reg[2]_i_24_n_0 ),
        .O(\mem_address_reg[2]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[2]_i_20 
       (.I0(\mem_address_reg[2]_i_25_n_0 ),
        .I1(\mem_address_reg[2]_i_26_n_0 ),
        .O(\mem_address_reg[2]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[2]_i_23 
       (.I0(\mem_address[2]_i_27_n_0 ),
        .I1(\mem_address[2]_i_28_n_0 ),
        .O(\mem_address_reg[2]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[2]_i_24 
       (.I0(\mem_address[2]_i_29_n_0 ),
        .I1(\mem_address[2]_i_30_n_0 ),
        .O(\mem_address_reg[2]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[2]_i_25 
       (.I0(\mem_address[2]_i_31_n_0 ),
        .I1(\mem_address[2]_i_32_n_0 ),
        .O(\mem_address_reg[2]_i_25_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[2]_i_26 
       (.I0(\mem_address[2]_i_33_n_0 ),
        .I1(\mem_address[2]_i_34_n_0 ),
        .O(\mem_address_reg[2]_i_26_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[30]_i_13 
       (.I0(\mem_address_reg[30]_i_17_n_0 ),
        .I1(\mem_address_reg[30]_i_18_n_0 ),
        .O(\mem_address_reg[30]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[30]_i_14 
       (.I0(\mem_address_reg[30]_i_19_n_0 ),
        .I1(\mem_address_reg[30]_i_20_n_0 ),
        .O(\mem_address_reg[30]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[30]_i_17 
       (.I0(\mem_address[30]_i_21_n_0 ),
        .I1(\mem_address[30]_i_22_n_0 ),
        .O(\mem_address_reg[30]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[30]_i_18 
       (.I0(\mem_address[30]_i_23_n_0 ),
        .I1(\mem_address[30]_i_24_n_0 ),
        .O(\mem_address_reg[30]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[30]_i_19 
       (.I0(\mem_address[30]_i_25_n_0 ),
        .I1(\mem_address[30]_i_26_n_0 ),
        .O(\mem_address_reg[30]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[30]_i_20 
       (.I0(\mem_address[30]_i_27_n_0 ),
        .I1(\mem_address[30]_i_28_n_0 ),
        .O(\mem_address_reg[30]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[31]_i_15 
       (.I0(\mem_address_reg[31]_i_34_n_0 ),
        .I1(\mem_address_reg[31]_i_35_n_0 ),
        .O(\mem_address_reg[31]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[31]_i_16 
       (.I0(\mem_address_reg[31]_i_36_n_0 ),
        .I1(\mem_address_reg[31]_i_37_n_0 ),
        .O(\mem_address_reg[31]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[31]_i_32 
       (.CI(\mem_address_reg[31]_i_38_n_0 ),
        .CO({\NLW_mem_address_reg[31]_i_32_CO_UNCONNECTED [3],\mem_address_reg[31]_i_32_n_1 ,\mem_address_reg[31]_i_32_n_2 ,\mem_address_reg[31]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\instruction_reg[19]_1 ,\instruction_reg[19]_30 ,\instruction_reg[19]_37 }),
        .O(data1[31:28]),
        .S({\mem_address[31]_i_39_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[31]_i_33 
       (.CI(\mem_address_reg[31]_i_43_n_0 ),
        .CO({\NLW_mem_address_reg[31]_i_33_CO_UNCONNECTED [3],\mem_address_reg[31]_i_33_n_1 ,\mem_address_reg[31]_i_33_n_2 ,\mem_address_reg[31]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\instruction_reg[19]_1 ,\instruction_reg[19]_30 ,\instruction_reg[19]_37 }),
        .O(data0[31:28]),
        .S({\mem_address[31]_i_44_n_0 ,\mem_address[28]_i_12 }));
  MUXF7 \mem_address_reg[31]_i_34 
       (.I0(\mem_address[31]_i_48_n_0 ),
        .I1(\mem_address[31]_i_49_n_0 ),
        .O(\mem_address_reg[31]_i_34_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[31]_i_35 
       (.I0(\mem_address[31]_i_50_n_0 ),
        .I1(\mem_address[31]_i_51_n_0 ),
        .O(\mem_address_reg[31]_i_35_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[31]_i_36 
       (.I0(\mem_address[31]_i_52_n_0 ),
        .I1(\mem_address[31]_i_53_n_0 ),
        .O(\mem_address_reg[31]_i_36_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[31]_i_37 
       (.I0(\mem_address[31]_i_54_n_0 ),
        .I1(\mem_address[31]_i_55_n_0 ),
        .O(\mem_address_reg[31]_i_37_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[31]_i_38 
       (.CI(\mem_address_reg[23]_i_22_n_0 ),
        .CO({\mem_address_reg[31]_i_38_n_0 ,\mem_address_reg[31]_i_38_n_1 ,\mem_address_reg[31]_i_38_n_2 ,\mem_address_reg[31]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_27 ,\instruction_reg[19]_35 ,\instruction_reg[19]_14 ,\instruction_reg[19]_17 }),
        .O(data1[27:24]),
        .S(\mem_address[24]_i_15_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[31]_i_43 
       (.CI(\mem_address_reg[23]_i_23_n_0 ),
        .CO({\mem_address_reg[31]_i_43_n_0 ,\mem_address_reg[31]_i_43_n_1 ,\mem_address_reg[31]_i_43_n_2 ,\mem_address_reg[31]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_27 ,\instruction_reg[19]_35 ,\instruction_reg[19]_14 ,\instruction_reg[19]_17 }),
        .O(data0[27:24]),
        .S(\mem_address[24]_i_15 ));
  MUXF8 \mem_address_reg[3]_i_13 
       (.I0(\direction_reg[3]_i_4_n_0 ),
        .I1(\direction_reg[3]_i_3_n_0 ),
        .O(\instruction_reg[23]_2 ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[3]_i_14 
       (.I0(\direction_reg[3]_i_6_n_0 ),
        .I1(\direction_reg[3]_i_5_n_0 ),
        .O(\instruction_reg[23]_1 ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[3]_i_15 
       (.I0(\mem_address_reg[3]_i_20_n_0 ),
        .I1(\mem_address_reg[3]_i_21_n_0 ),
        .O(\mem_address_reg[3]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[3]_i_16 
       (.I0(\mem_address_reg[3]_i_22_n_0 ),
        .I1(\mem_address_reg[3]_i_23_n_0 ),
        .O(\mem_address_reg[3]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[3]_i_18 
       (.CI(1'b0),
        .CO({\mem_address_reg[3]_i_18_n_0 ,\mem_address_reg[3]_i_18_n_1 ,\mem_address_reg[3]_i_18_n_2 ,\mem_address_reg[3]_i_18_n_3 }),
        .CYINIT(1'b1),
        .DI({\instruction_reg[19]_24 ,\instruction_reg[19]_7 ,\instruction_reg[19]_3 ,\instruction_reg[19]_20 }),
        .O(data1[3:0]),
        .S({\data_to_cpu[15]_i_17_0 ,\mem_address[3]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[3]_i_19 
       (.CI(1'b0),
        .CO({\mem_address_reg[3]_i_19_n_0 ,\mem_address_reg[3]_i_19_n_1 ,\mem_address_reg[3]_i_19_n_2 ,\mem_address_reg[3]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_24 ,\instruction_reg[19]_7 ,\instruction_reg[19]_3 ,\instruction_reg[19]_20 }),
        .O(data0[3:0]),
        .S({\data_to_cpu[15]_i_17 ,\mem_address[3]_i_32_n_0 }));
  MUXF7 \mem_address_reg[3]_i_20 
       (.I0(\mem_address[3]_i_33_n_0 ),
        .I1(\mem_address[3]_i_34_n_0 ),
        .O(\mem_address_reg[3]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[3]_i_21 
       (.I0(\mem_address[3]_i_35_n_0 ),
        .I1(\mem_address[3]_i_36_n_0 ),
        .O(\mem_address_reg[3]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[3]_i_22 
       (.I0(\mem_address[3]_i_37_n_0 ),
        .I1(\mem_address[3]_i_38_n_0 ),
        .O(\mem_address_reg[3]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[3]_i_23 
       (.I0(\mem_address[3]_i_39_n_0 ),
        .I1(\mem_address[3]_i_40_n_0 ),
        .O(\mem_address_reg[3]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[4]_i_13 
       (.I0(\direction_reg[4]_i_4_n_0 ),
        .I1(\direction_reg[4]_i_3_n_0 ),
        .O(\instruction_reg[23]_4 ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[4]_i_14 
       (.I0(\direction_reg[4]_i_6_n_0 ),
        .I1(\direction_reg[4]_i_5_n_0 ),
        .O(\instruction_reg[23]_3 ),
        .S(\values_out_reg[24]_0 [8]));
  MUXF8 \mem_address_reg[4]_i_15 
       (.I0(\mem_address_reg[4]_i_24_n_0 ),
        .I1(\mem_address_reg[4]_i_25_n_0 ),
        .O(\mem_address_reg[4]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[4]_i_16 
       (.I0(\mem_address_reg[4]_i_26_n_0 ),
        .I1(\mem_address_reg[4]_i_27_n_0 ),
        .O(\mem_address_reg[4]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[4]_i_22 
       (.CI(\mem_address_reg[3]_i_18_n_0 ),
        .CO({\mem_address_reg[4]_i_22_n_0 ,\mem_address_reg[4]_i_22_n_1 ,\mem_address_reg[4]_i_22_n_2 ,\mem_address_reg[4]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_21 ,\instruction_reg[19]_6 ,\instruction_reg[19]_4 ,\instruction_reg[19]_43 }),
        .O(data1[7:4]),
        .S(\mem_address[4]_i_12_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_address_reg[4]_i_23 
       (.CI(\mem_address_reg[3]_i_19_n_0 ),
        .CO({\mem_address_reg[4]_i_23_n_0 ,\mem_address_reg[4]_i_23_n_1 ,\mem_address_reg[4]_i_23_n_2 ,\mem_address_reg[4]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\instruction_reg[19]_21 ,\instruction_reg[19]_6 ,\instruction_reg[19]_4 ,\instruction_reg[19]_43 }),
        .O(data0[7:4]),
        .S(\mem_address[4]_i_12 ));
  MUXF7 \mem_address_reg[4]_i_24 
       (.I0(\mem_address[4]_i_41_n_0 ),
        .I1(\mem_address[4]_i_42_n_0 ),
        .O(\mem_address_reg[4]_i_24_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[4]_i_25 
       (.I0(\mem_address[4]_i_43_n_0 ),
        .I1(\mem_address[4]_i_44_n_0 ),
        .O(\mem_address_reg[4]_i_25_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[4]_i_26 
       (.I0(\mem_address[4]_i_45_n_0 ),
        .I1(\mem_address[4]_i_46_n_0 ),
        .O(\mem_address_reg[4]_i_26_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[4]_i_27 
       (.I0(\mem_address[4]_i_47_n_0 ),
        .I1(\mem_address[4]_i_48_n_0 ),
        .O(\mem_address_reg[4]_i_27_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[5]_i_10 
       (.I0(\mem_address[5]_i_18_n_0 ),
        .I1(\mem_address[5]_i_19_n_0 ),
        .O(\mem_address_reg[5]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[5]_i_11 
       (.I0(\mem_address[5]_i_20_n_0 ),
        .I1(\mem_address[5]_i_21_n_0 ),
        .O(\mem_address_reg[5]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[5]_i_12 
       (.I0(\mem_address[5]_i_22_n_0 ),
        .I1(\mem_address[5]_i_23_n_0 ),
        .O(\mem_address_reg[5]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[5]_i_13 
       (.I0(\mem_address[5]_i_24_n_0 ),
        .I1(\mem_address[5]_i_25_n_0 ),
        .O(\mem_address_reg[5]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[5]_i_6 
       (.I0(\mem_address_reg[5]_i_10_n_0 ),
        .I1(\mem_address_reg[5]_i_11_n_0 ),
        .O(\mem_address_reg[5]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[5]_i_7 
       (.I0(\mem_address_reg[5]_i_12_n_0 ),
        .I1(\mem_address_reg[5]_i_13_n_0 ),
        .O(\mem_address_reg[5]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[6]_i_10 
       (.I0(\mem_address[6]_i_19_n_0 ),
        .I1(\mem_address[6]_i_20_n_0 ),
        .O(\mem_address_reg[6]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[6]_i_11 
       (.I0(\mem_address[6]_i_21_n_0 ),
        .I1(\mem_address[6]_i_22_n_0 ),
        .O(\mem_address_reg[6]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[6]_i_12 
       (.I0(\mem_address[6]_i_23_n_0 ),
        .I1(\mem_address[6]_i_24_n_0 ),
        .O(\mem_address_reg[6]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[6]_i_13 
       (.I0(\mem_address[6]_i_25_n_0 ),
        .I1(\mem_address[6]_i_26_n_0 ),
        .O(\mem_address_reg[6]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[6]_i_6 
       (.I0(\mem_address_reg[6]_i_10_n_0 ),
        .I1(\mem_address_reg[6]_i_11_n_0 ),
        .O(\mem_address_reg[6]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[6]_i_7 
       (.I0(\mem_address_reg[6]_i_12_n_0 ),
        .I1(\mem_address_reg[6]_i_13_n_0 ),
        .O(\mem_address_reg[6]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[7]_i_10 
       (.I0(\mem_address[7]_i_19_n_0 ),
        .I1(\mem_address[7]_i_20_n_0 ),
        .O(\mem_address_reg[7]_i_10_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[7]_i_11 
       (.I0(\mem_address[7]_i_21_n_0 ),
        .I1(\mem_address[7]_i_22_n_0 ),
        .O(\mem_address_reg[7]_i_11_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[7]_i_12 
       (.I0(\mem_address[7]_i_23_n_0 ),
        .I1(\mem_address[7]_i_24_n_0 ),
        .O(\mem_address_reg[7]_i_12_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[7]_i_13 
       (.I0(\mem_address[7]_i_25_n_0 ),
        .I1(\mem_address[7]_i_26_n_0 ),
        .O(\mem_address_reg[7]_i_13_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[7]_i_6 
       (.I0(\mem_address_reg[7]_i_10_n_0 ),
        .I1(\mem_address_reg[7]_i_11_n_0 ),
        .O(\mem_address_reg[7]_i_6_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[7]_i_7 
       (.I0(\mem_address_reg[7]_i_12_n_0 ),
        .I1(\mem_address_reg[7]_i_13_n_0 ),
        .O(\mem_address_reg[7]_i_7_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[8]_i_14 
       (.I0(\mem_address_reg[8]_i_17_n_0 ),
        .I1(\mem_address_reg[8]_i_18_n_0 ),
        .O(\mem_address_reg[8]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[8]_i_15 
       (.I0(\mem_address_reg[8]_i_19_n_0 ),
        .I1(\mem_address_reg[8]_i_20_n_0 ),
        .O(\mem_address_reg[8]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[8]_i_17 
       (.I0(\mem_address[8]_i_21_n_0 ),
        .I1(\mem_address[8]_i_22_n_0 ),
        .O(\mem_address_reg[8]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[8]_i_18 
       (.I0(\mem_address[8]_i_23_n_0 ),
        .I1(\mem_address[8]_i_24_n_0 ),
        .O(\mem_address_reg[8]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[8]_i_19 
       (.I0(\mem_address[8]_i_25_n_0 ),
        .I1(\mem_address[8]_i_26_n_0 ),
        .O(\mem_address_reg[8]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[8]_i_20 
       (.I0(\mem_address[8]_i_27_n_0 ),
        .I1(\mem_address[8]_i_28_n_0 ),
        .O(\mem_address_reg[8]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF8 \mem_address_reg[9]_i_14 
       (.I0(\mem_address_reg[9]_i_20_n_0 ),
        .I1(\mem_address_reg[9]_i_21_n_0 ),
        .O(\mem_address_reg[9]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_address_reg[9]_i_15 
       (.I0(\mem_address_reg[9]_i_22_n_0 ),
        .I1(\mem_address_reg[9]_i_23_n_0 ),
        .O(\mem_address_reg[9]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_address_reg[9]_i_20 
       (.I0(\mem_address[9]_i_25_n_0 ),
        .I1(\mem_address[9]_i_26_n_0 ),
        .O(\mem_address_reg[9]_i_20_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[9]_i_21 
       (.I0(\mem_address[9]_i_27_n_0 ),
        .I1(\mem_address[9]_i_28_n_0 ),
        .O(\mem_address_reg[9]_i_21_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[9]_i_22 
       (.I0(\mem_address[9]_i_29_n_0 ),
        .I1(\mem_address[9]_i_30_n_0 ),
        .O(\mem_address_reg[9]_i_22_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_address_reg[9]_i_23 
       (.I0(\mem_address[9]_i_31_n_0 ),
        .I1(\mem_address[9]_i_32_n_0 ),
        .O(\mem_address_reg[9]_i_23_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_wren[3]_i_11 
       (.I0(\mem_wren_reg[3]_i_14_n_0 ),
        .I1(\values_out_reg[24]_0 [4]),
        .I2(\mem_wren_reg[3]_i_15_n_0 ),
        .I3(\mem_address[25]_i_11 ),
        .I4(PC[1]),
        .O(\instruction_reg[19]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_20 
       (.I0(\r_reg[19]_18 [1]),
        .I1(\r_reg[18]_17 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[17]_16 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[16]_15 [1]),
        .O(\mem_wren[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_21 
       (.I0(\r_reg[23]_22 [1]),
        .I1(\r_reg[22]_21 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[21]_20 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[20]_19 [1]),
        .O(\mem_wren[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_22 
       (.I0(\r_reg[27]_26 [1]),
        .I1(\r_reg[26]_25 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[25]_24 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[24]_23 [1]),
        .O(\mem_wren[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_23 
       (.I0(\r_reg[31]_30 [1]),
        .I1(\r_reg[30]_29 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[29]_28 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[28]_27 [1]),
        .O(\mem_wren[3]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \mem_wren[3]_i_24 
       (.I0(\r_reg[3]_2 [1]),
        .I1(\r_reg[2]_1 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\values_out_reg[24]_0 [0]),
        .I4(\r_reg[1]_0 [1]),
        .O(\mem_wren[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_25 
       (.I0(\r_reg[7]_6 [1]),
        .I1(\r_reg[6]_5 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[5]_4 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[4]_3 [1]),
        .O(\mem_wren[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_26 
       (.I0(\r_reg[11]_10 [1]),
        .I1(\r_reg[10]_9 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[9]_8 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[8]_7 [1]),
        .O(\mem_wren[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_wren[3]_i_27 
       (.I0(\r_reg[15]_14 [1]),
        .I1(\r_reg[14]_13 [1]),
        .I2(\values_out_reg[24]_0 [1]),
        .I3(\r_reg[13]_12 [1]),
        .I4(\values_out_reg[24]_0 [0]),
        .I5(\r_reg[12]_11 [1]),
        .O(\mem_wren[3]_i_27_n_0 ));
  MUXF8 \mem_wren_reg[3]_i_14 
       (.I0(\mem_wren_reg[3]_i_16_n_0 ),
        .I1(\mem_wren_reg[3]_i_17_n_0 ),
        .O(\mem_wren_reg[3]_i_14_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF8 \mem_wren_reg[3]_i_15 
       (.I0(\mem_wren_reg[3]_i_18_n_0 ),
        .I1(\mem_wren_reg[3]_i_19_n_0 ),
        .O(\mem_wren_reg[3]_i_15_n_0 ),
        .S(\values_out_reg[24]_0 [3]));
  MUXF7 \mem_wren_reg[3]_i_16 
       (.I0(\mem_wren[3]_i_20_n_0 ),
        .I1(\mem_wren[3]_i_21_n_0 ),
        .O(\mem_wren_reg[3]_i_16_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_wren_reg[3]_i_17 
       (.I0(\mem_wren[3]_i_22_n_0 ),
        .I1(\mem_wren[3]_i_23_n_0 ),
        .O(\mem_wren_reg[3]_i_17_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_wren_reg[3]_i_18 
       (.I0(\mem_wren[3]_i_24_n_0 ),
        .I1(\mem_wren[3]_i_25_n_0 ),
        .O(\mem_wren_reg[3]_i_18_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  MUXF7 \mem_wren_reg[3]_i_19 
       (.I0(\mem_wren[3]_i_26_n_0 ),
        .I1(\mem_wren[3]_i_27_n_0 ),
        .O(\mem_wren_reg[3]_i_19_n_0 ),
        .S(\values_out_reg[24]_0 [2]));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][0] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[10]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][10] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[10]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][11] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[10]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][12] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[10]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][13] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[10]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][14] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[10]_9 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][15] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[10]_9 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][16] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[10]_9 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][17] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[10]_9 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][18] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[10]_9 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][19] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[10]_9 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][1] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[10]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][20] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[10]_9 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][21] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[10]_9 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][22] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[10]_9 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][23] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[10]_9 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][24] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[10]_9 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][25] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[10]_9 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][26] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[10]_9 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][27] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[10]_9 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][28] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[10]_9 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][29] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[10]_9 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][2] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[10]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][30] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[10]_9 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][31] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[10]_9 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][3] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[10]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][4] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[10]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][5] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[10]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][6] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[10]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][7] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[10]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][8] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[10]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[10][9] 
       (.C(CLK),
        .CE(\r_reg[10][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[10]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][0] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[11]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][10] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[11]_10 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][11] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[11]_10 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][12] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[11]_10 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][13] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[11]_10 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][14] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[11]_10 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][15] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[11]_10 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][16] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[11]_10 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][17] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[11]_10 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][18] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[11]_10 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][19] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[11]_10 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][1] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[11]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][20] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[11]_10 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][21] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[11]_10 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][22] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[11]_10 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][23] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[11]_10 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][24] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[11]_10 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][25] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[11]_10 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][26] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[11]_10 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][27] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[11]_10 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][28] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[11]_10 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][29] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[11]_10 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][2] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[11]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][30] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[11]_10 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][31] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[11]_10 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][3] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[11]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][4] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[11]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][5] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[11]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][6] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[11]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][7] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[11]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][8] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[11]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[11][9] 
       (.C(CLK),
        .CE(\r_reg[11][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[11]_10 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][0] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[12]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][10] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[12]_11 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][11] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[12]_11 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][12] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[12]_11 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][13] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[12]_11 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][14] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[12]_11 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][15] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[12]_11 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][16] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[12]_11 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][17] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[12]_11 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][18] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[12]_11 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][19] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[12]_11 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][1] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[12]_11 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][20] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[12]_11 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][21] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[12]_11 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][22] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[12]_11 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][23] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[12]_11 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][24] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[12]_11 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][25] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[12]_11 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][26] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[12]_11 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][27] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[12]_11 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][28] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[12]_11 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][29] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[12]_11 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][2] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[12]_11 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][30] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[12]_11 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][31] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[12]_11 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][3] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[12]_11 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][4] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[12]_11 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][5] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[12]_11 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][6] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[12]_11 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][7] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[12]_11 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][8] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[12]_11 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[12][9] 
       (.C(CLK),
        .CE(\r_reg[12][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[12]_11 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][0] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[13]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][10] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[13]_12 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][11] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[13]_12 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][12] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[13]_12 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][13] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[13]_12 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][14] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[13]_12 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][15] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[13]_12 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][16] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[13]_12 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][17] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[13]_12 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][18] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[13]_12 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][19] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[13]_12 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][1] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[13]_12 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][20] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[13]_12 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][21] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[13]_12 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][22] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[13]_12 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][23] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[13]_12 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][24] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[13]_12 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][25] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[13]_12 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][26] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[13]_12 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][27] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[13]_12 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][28] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[13]_12 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][29] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[13]_12 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][2] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[13]_12 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][30] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[13]_12 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][31] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[13]_12 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][3] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[13]_12 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][4] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[13]_12 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][5] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[13]_12 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][6] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[13]_12 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][7] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[13]_12 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][8] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[13]_12 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[13][9] 
       (.C(CLK),
        .CE(\r_reg[13][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[13]_12 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][0] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[14]_13 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][10] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[14]_13 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][11] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[14]_13 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][12] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[14]_13 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][13] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[14]_13 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][14] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[14]_13 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][15] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[14]_13 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][16] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[14]_13 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][17] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[14]_13 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][18] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[14]_13 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][19] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[14]_13 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][1] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[14]_13 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][20] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[14]_13 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][21] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[14]_13 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][22] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[14]_13 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][23] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[14]_13 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][24] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[14]_13 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][25] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[14]_13 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][26] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[14]_13 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][27] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[14]_13 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][28] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[14]_13 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][29] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[14]_13 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][2] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[14]_13 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][30] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[14]_13 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][31] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[14]_13 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][3] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[14]_13 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][4] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[14]_13 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][5] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[14]_13 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][6] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[14]_13 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][7] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[14]_13 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][8] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[14]_13 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[14][9] 
       (.C(CLK),
        .CE(\r_reg[14][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[14]_13 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][0] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[15]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][10] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[15]_14 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][11] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[15]_14 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][12] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[15]_14 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][13] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[15]_14 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][14] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[15]_14 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][15] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[15]_14 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][16] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[15]_14 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][17] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[15]_14 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][18] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[15]_14 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][19] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[15]_14 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][1] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[15]_14 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][20] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[15]_14 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][21] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[15]_14 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][22] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[15]_14 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][23] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[15]_14 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][24] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[15]_14 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][25] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[15]_14 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][26] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[15]_14 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][27] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[15]_14 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][28] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[15]_14 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][29] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[15]_14 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][2] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[15]_14 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][30] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[15]_14 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][31] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[15]_14 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][3] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[15]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][4] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[15]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][5] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[15]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][6] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[15]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][7] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[15]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][8] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[15]_14 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[15][9] 
       (.C(CLK),
        .CE(\r_reg[15][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[15]_14 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][0] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[16]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][10] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[16]_15 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][11] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[16]_15 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][12] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[16]_15 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][13] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[16]_15 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][14] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[16]_15 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][15] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[16]_15 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][16] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[16]_15 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][17] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[16]_15 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][18] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[16]_15 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][19] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[16]_15 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][1] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[16]_15 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][20] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[16]_15 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][21] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[16]_15 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][22] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[16]_15 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][23] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[16]_15 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][24] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[16]_15 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][25] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[16]_15 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][26] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[16]_15 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][27] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[16]_15 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][28] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[16]_15 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][29] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[16]_15 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][2] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[16]_15 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][30] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[16]_15 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][31] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[16]_15 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][3] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[16]_15 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][4] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[16]_15 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][5] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[16]_15 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][6] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[16]_15 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][7] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[16]_15 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][8] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[16]_15 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[16][9] 
       (.C(CLK),
        .CE(\r_reg[16][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[16]_15 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][0] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[17]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][10] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[17]_16 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][11] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[17]_16 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][12] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[17]_16 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][13] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[17]_16 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][14] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[17]_16 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][15] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[17]_16 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][16] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[17]_16 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][17] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[17]_16 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][18] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[17]_16 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][19] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[17]_16 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][1] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[17]_16 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][20] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[17]_16 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][21] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[17]_16 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][22] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[17]_16 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][23] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[17]_16 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][24] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[17]_16 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][25] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[17]_16 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][26] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[17]_16 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][27] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[17]_16 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][28] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[17]_16 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][29] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[17]_16 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][2] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[17]_16 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][30] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[17]_16 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][31] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[17]_16 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][3] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[17]_16 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][4] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[17]_16 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][5] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[17]_16 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][6] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[17]_16 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][7] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[17]_16 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][8] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[17]_16 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[17][9] 
       (.C(CLK),
        .CE(\r_reg[17][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[17]_16 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][0] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[18]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][10] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[18]_17 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][11] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[18]_17 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][12] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[18]_17 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][13] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[18]_17 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][14] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[18]_17 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][15] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[18]_17 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][16] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[18]_17 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][17] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[18]_17 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][18] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[18]_17 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][19] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[18]_17 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][1] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[18]_17 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][20] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[18]_17 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][21] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[18]_17 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][22] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[18]_17 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][23] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[18]_17 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][24] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[18]_17 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][25] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[18]_17 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][26] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[18]_17 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][27] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[18]_17 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][28] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[18]_17 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][29] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[18]_17 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][2] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[18]_17 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][30] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[18]_17 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][31] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[18]_17 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][3] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[18]_17 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][4] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[18]_17 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][5] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[18]_17 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][6] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[18]_17 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][7] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[18]_17 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][8] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[18]_17 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[18][9] 
       (.C(CLK),
        .CE(\r_reg[18][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[18]_17 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][0] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[19]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][10] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[19]_18 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][11] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[19]_18 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][12] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[19]_18 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][13] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[19]_18 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][14] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[19]_18 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][15] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[19]_18 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][16] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[19]_18 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][17] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[19]_18 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][18] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[19]_18 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][19] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[19]_18 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][1] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[19]_18 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][20] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[19]_18 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][21] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[19]_18 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][22] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[19]_18 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][23] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[19]_18 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][24] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[19]_18 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][25] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[19]_18 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][26] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[19]_18 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][27] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[19]_18 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][28] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[19]_18 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][29] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[19]_18 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][2] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[19]_18 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][30] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[19]_18 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][31] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[19]_18 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][3] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[19]_18 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][4] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[19]_18 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][5] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[19]_18 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][6] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[19]_18 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][7] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[19]_18 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][8] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[19]_18 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[19][9] 
       (.C(CLK),
        .CE(\r_reg[19][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[19]_18 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[0]),
        .Q(\r_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][10] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[10]),
        .Q(\r_reg[1]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][11] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[11]),
        .Q(\r_reg[1]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][12] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[12]),
        .Q(\r_reg[1]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][13] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[13]),
        .Q(\r_reg[1]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][14] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[14]),
        .Q(\r_reg[1]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][15] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[15]),
        .Q(\r_reg[1]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][16] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[16]),
        .Q(\r_reg[1]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][17] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[17]),
        .Q(\r_reg[1]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][18] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[18]),
        .Q(\r_reg[1]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][19] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[19]),
        .Q(\r_reg[1]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[1]),
        .Q(\r_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][20] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[20]),
        .Q(\r_reg[1]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][21] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[21]),
        .Q(\r_reg[1]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][22] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[22]),
        .Q(\r_reg[1]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][23] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[23]),
        .Q(\r_reg[1]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][24] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[24]),
        .Q(\r_reg[1]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][25] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[25]),
        .Q(\r_reg[1]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][26] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[26]),
        .Q(\r_reg[1]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][27] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[27]),
        .Q(\r_reg[1]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][28] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[28]),
        .Q(\r_reg[1]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][29] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[29]),
        .Q(\r_reg[1]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][2] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[2]),
        .Q(\r_reg[1]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][30] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[30]),
        .Q(\r_reg[1]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][31] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[31]),
        .Q(\r_reg[1]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][3] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[3]),
        .Q(\r_reg[1]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][4] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[4]),
        .Q(\r_reg[1]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][5] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[5]),
        .Q(\r_reg[1]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][6] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[6]),
        .Q(\r_reg[1]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][7] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[7]),
        .Q(\r_reg[1]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][8] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[8]),
        .Q(\r_reg[1]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[1][9] 
       (.C(CLK),
        .CE(E),
        .D(wrdata[9]),
        .Q(\r_reg[1]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][0] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[20]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][10] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[20]_19 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][11] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[20]_19 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][12] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[20]_19 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][13] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[20]_19 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][14] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[20]_19 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][15] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[20]_19 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][16] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[20]_19 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][17] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[20]_19 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][18] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[20]_19 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][19] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[20]_19 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][1] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[20]_19 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][20] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[20]_19 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][21] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[20]_19 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][22] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[20]_19 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][23] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[20]_19 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][24] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[20]_19 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][25] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[20]_19 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][26] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[20]_19 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][27] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[20]_19 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][28] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[20]_19 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][29] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[20]_19 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][2] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[20]_19 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][30] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[20]_19 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][31] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[20]_19 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][3] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[20]_19 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][4] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[20]_19 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][5] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[20]_19 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][6] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[20]_19 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][7] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[20]_19 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][8] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[20]_19 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[20][9] 
       (.C(CLK),
        .CE(\r_reg[20][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[20]_19 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][0] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[21]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][10] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[21]_20 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][11] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[21]_20 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][12] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[21]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][13] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[21]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][14] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[21]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][15] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[21]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][16] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[21]_20 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][17] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[21]_20 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][18] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[21]_20 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][19] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[21]_20 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][1] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[21]_20 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][20] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[21]_20 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][21] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[21]_20 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][22] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[21]_20 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][23] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[21]_20 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][24] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[21]_20 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][25] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[21]_20 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][26] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[21]_20 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][27] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[21]_20 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][28] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[21]_20 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][29] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[21]_20 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][2] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[21]_20 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][30] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[21]_20 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][31] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[21]_20 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][3] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[21]_20 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][4] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[21]_20 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][5] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[21]_20 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][6] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[21]_20 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][7] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[21]_20 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][8] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[21]_20 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[21][9] 
       (.C(CLK),
        .CE(\r_reg[21][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[21]_20 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][0] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[22]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][10] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[22]_21 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][11] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[22]_21 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][12] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[22]_21 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][13] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[22]_21 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][14] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[22]_21 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][15] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[22]_21 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][16] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[22]_21 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][17] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[22]_21 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][18] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[22]_21 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][19] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[22]_21 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][1] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[22]_21 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][20] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[22]_21 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][21] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[22]_21 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][22] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[22]_21 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][23] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[22]_21 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][24] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[22]_21 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][25] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[22]_21 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][26] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[22]_21 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][27] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[22]_21 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][28] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[22]_21 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][29] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[22]_21 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][2] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[22]_21 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][30] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[22]_21 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][31] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[22]_21 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][3] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[22]_21 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][4] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[22]_21 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][5] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[22]_21 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][6] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[22]_21 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][7] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[22]_21 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][8] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[22]_21 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[22][9] 
       (.C(CLK),
        .CE(\r_reg[22][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[22]_21 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][0] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[23]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][10] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[23]_22 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][11] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[23]_22 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][12] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[23]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][13] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[23]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][14] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[23]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][15] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[23]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][16] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[23]_22 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][17] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[23]_22 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][18] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[23]_22 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][19] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[23]_22 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][1] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[23]_22 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][20] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[23]_22 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][21] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[23]_22 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][22] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[23]_22 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][23] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[23]_22 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][24] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[23]_22 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][25] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[23]_22 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][26] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[23]_22 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][27] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[23]_22 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][28] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[23]_22 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][29] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[23]_22 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][2] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[23]_22 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][30] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[23]_22 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][31] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[23]_22 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][3] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[23]_22 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][4] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[23]_22 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][5] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[23]_22 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][6] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[23]_22 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][7] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[23]_22 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][8] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[23]_22 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[23][9] 
       (.C(CLK),
        .CE(\r_reg[23][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[23]_22 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][0] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[24]_23 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][10] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[24]_23 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][11] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[24]_23 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][12] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[24]_23 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][13] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[24]_23 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][14] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[24]_23 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][15] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[24]_23 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][16] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[24]_23 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][17] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[24]_23 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][18] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[24]_23 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][19] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[24]_23 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][1] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[24]_23 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][20] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[24]_23 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][21] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[24]_23 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][22] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[24]_23 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][23] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[24]_23 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][24] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[24]_23 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][25] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[24]_23 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][26] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[24]_23 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][27] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[24]_23 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][28] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[24]_23 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][29] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[24]_23 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][2] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[24]_23 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][30] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[24]_23 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][31] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[24]_23 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][3] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[24]_23 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][4] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[24]_23 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][5] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[24]_23 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][6] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[24]_23 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][7] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[24]_23 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][8] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[24]_23 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[24][9] 
       (.C(CLK),
        .CE(\r_reg[24][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[24]_23 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][0] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[25]_24 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][10] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[25]_24 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][11] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[25]_24 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][12] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[25]_24 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][13] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[25]_24 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][14] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[25]_24 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][15] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[25]_24 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][16] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[25]_24 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][17] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[25]_24 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][18] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[25]_24 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][19] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[25]_24 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][1] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[25]_24 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][20] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[25]_24 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][21] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[25]_24 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][22] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[25]_24 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][23] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[25]_24 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][24] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[25]_24 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][25] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[25]_24 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][26] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[25]_24 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][27] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[25]_24 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][28] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[25]_24 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][29] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[25]_24 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][2] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[25]_24 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][30] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[25]_24 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][31] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[25]_24 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][3] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[25]_24 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][4] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[25]_24 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][5] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[25]_24 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][6] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[25]_24 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][7] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[25]_24 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][8] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[25]_24 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[25][9] 
       (.C(CLK),
        .CE(\r_reg[25][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[25]_24 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][0] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[26]_25 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][10] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[26]_25 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][11] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[26]_25 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][12] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[26]_25 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][13] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[26]_25 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][14] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[26]_25 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][15] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[26]_25 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][16] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[26]_25 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][17] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[26]_25 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][18] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[26]_25 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][19] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[26]_25 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][1] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[26]_25 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][20] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[26]_25 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][21] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[26]_25 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][22] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[26]_25 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][23] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[26]_25 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][24] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[26]_25 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][25] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[26]_25 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][26] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[26]_25 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][27] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[26]_25 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][28] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[26]_25 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][29] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[26]_25 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][2] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[26]_25 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][30] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[26]_25 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][31] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[26]_25 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][3] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[26]_25 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][4] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[26]_25 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][5] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[26]_25 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][6] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[26]_25 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][7] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[26]_25 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][8] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[26]_25 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[26][9] 
       (.C(CLK),
        .CE(\r_reg[26][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[26]_25 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][0] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[27]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][10] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[27]_26 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][11] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[27]_26 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][12] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[27]_26 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][13] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[27]_26 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][14] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[27]_26 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][15] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[27]_26 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][16] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[27]_26 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][17] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[27]_26 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][18] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[27]_26 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][19] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[27]_26 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][1] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[27]_26 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][20] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[27]_26 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][21] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[27]_26 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][22] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[27]_26 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][23] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[27]_26 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][24] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[27]_26 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][25] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[27]_26 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][26] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[27]_26 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][27] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[27]_26 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][28] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[27]_26 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][29] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[27]_26 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][2] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[27]_26 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][30] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[27]_26 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][31] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[27]_26 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][3] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[27]_26 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][4] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[27]_26 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][5] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[27]_26 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][6] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[27]_26 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][7] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[27]_26 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][8] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[27]_26 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[27][9] 
       (.C(CLK),
        .CE(\r_reg[27][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[27]_26 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][0] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[28]_27 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][10] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[28]_27 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][11] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[28]_27 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][12] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[28]_27 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][13] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[28]_27 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][14] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[28]_27 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][15] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[28]_27 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][16] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[28]_27 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][17] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[28]_27 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][18] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[28]_27 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][19] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[28]_27 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][1] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[28]_27 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][20] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[28]_27 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][21] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[28]_27 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][22] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[28]_27 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][23] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[28]_27 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][24] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[28]_27 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][25] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[28]_27 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][26] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[28]_27 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][27] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[28]_27 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][28] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[28]_27 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][29] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[28]_27 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][2] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[28]_27 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][30] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[28]_27 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][31] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[28]_27 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][3] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[28]_27 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][4] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[28]_27 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][5] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[28]_27 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][6] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[28]_27 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][7] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[28]_27 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][8] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[28]_27 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[28][9] 
       (.C(CLK),
        .CE(\r_reg[28][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[28]_27 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][0] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[29]_28 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][10] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[29]_28 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][11] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[29]_28 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][12] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[29]_28 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][13] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[29]_28 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][14] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[29]_28 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][15] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[29]_28 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][16] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[29]_28 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][17] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[29]_28 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][18] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[29]_28 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][19] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[29]_28 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][1] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[29]_28 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][20] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[29]_28 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][21] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[29]_28 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][22] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[29]_28 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][23] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[29]_28 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][24] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[29]_28 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][25] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[29]_28 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][26] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[29]_28 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][27] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[29]_28 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][28] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[29]_28 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][29] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[29]_28 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][2] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[29]_28 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][30] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[29]_28 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][31] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[29]_28 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][3] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[29]_28 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][4] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[29]_28 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][5] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[29]_28 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][6] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[29]_28 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][7] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[29]_28 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][8] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[29]_28 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[29][9] 
       (.C(CLK),
        .CE(\r_reg[29][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[29]_28 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][0] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[2]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][10] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[2]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][11] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[2]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][12] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[2]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][13] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[2]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][14] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[2]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][15] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[2]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][16] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[2]_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][17] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[2]_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][18] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[2]_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][19] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[2]_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][1] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[2]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][20] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[2]_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][21] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[2]_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][22] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[2]_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][23] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[2]_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][24] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[2]_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][25] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[2]_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][26] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[2]_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][27] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[2]_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][28] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[2]_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][29] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[2]_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][2] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[2]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][30] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[2]_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][31] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[2]_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][3] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[2]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][4] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[2]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][5] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[2]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][6] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[2]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][7] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[2]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][8] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[2]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[2][9] 
       (.C(CLK),
        .CE(\r_reg[2][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[2]_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][0] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[30]_29 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][10] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[30]_29 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][11] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[30]_29 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][12] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[30]_29 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][13] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[30]_29 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][14] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[30]_29 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][15] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[30]_29 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][16] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[30]_29 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][17] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[30]_29 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][18] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[30]_29 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][19] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[30]_29 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][1] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[30]_29 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][20] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[30]_29 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][21] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[30]_29 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][22] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[30]_29 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][23] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[30]_29 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][24] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[30]_29 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][25] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[30]_29 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][26] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[30]_29 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][27] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[30]_29 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][28] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[30]_29 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][29] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[30]_29 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][2] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[30]_29 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][30] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[30]_29 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][31] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[30]_29 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][3] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[30]_29 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][4] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[30]_29 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][5] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[30]_29 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][6] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[30]_29 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][7] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[30]_29 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][8] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[30]_29 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[30][9] 
       (.C(CLK),
        .CE(\r_reg[30][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[30]_29 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][0] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[31]_30 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][10] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[31]_30 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][11] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[31]_30 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][12] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[31]_30 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][13] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[31]_30 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][14] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[31]_30 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][15] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[31]_30 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][16] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[31]_30 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][17] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[31]_30 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][18] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[31]_30 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][19] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[31]_30 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][1] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[31]_30 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][20] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[31]_30 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][21] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[31]_30 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][22] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[31]_30 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][23] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[31]_30 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][24] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[31]_30 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][25] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[31]_30 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][26] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[31]_30 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][27] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[31]_30 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][28] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[31]_30 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][29] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[31]_30 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][2] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[31]_30 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][30] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[31]_30 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][31] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[31]_30 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][3] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[31]_30 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][4] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[31]_30 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][5] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[31]_30 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][6] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[31]_30 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][7] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[31]_30 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][8] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[31]_30 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[31][9] 
       (.C(CLK),
        .CE(\r_reg[31][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[31]_30 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][0] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[3]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][10] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[3]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][11] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[3]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][12] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[3]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][13] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[3]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][14] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[3]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][15] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[3]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][16] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[3]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][17] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[3]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][18] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[3]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][19] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[3]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][1] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[3]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][20] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[3]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][21] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[3]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][22] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[3]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][23] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[3]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][24] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[3]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][25] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[3]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][26] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[3]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][27] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[3]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][28] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[3]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][29] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[3]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][2] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[3]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][30] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[3]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][31] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[3]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][3] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[3]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][4] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[3]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][5] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[3]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][6] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[3]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][7] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[3]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][8] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[3]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[3][9] 
       (.C(CLK),
        .CE(\r_reg[3][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[3]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][0] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[4]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][10] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[4]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][11] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[4]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][12] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[4]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][13] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[4]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][14] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[4]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][15] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[4]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][16] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[4]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][17] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[4]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][18] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[4]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][19] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[4]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][1] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[4]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][20] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[4]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][21] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[4]_3 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][22] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[4]_3 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][23] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[4]_3 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][24] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[4]_3 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][25] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[4]_3 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][26] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[4]_3 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][27] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[4]_3 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][28] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[4]_3 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][29] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[4]_3 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][2] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[4]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][30] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[4]_3 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][31] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[4]_3 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][3] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[4]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][4] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[4]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][5] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[4]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][6] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[4]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][7] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[4]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][8] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[4]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[4][9] 
       (.C(CLK),
        .CE(\r_reg[4][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[4]_3 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][0] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[5]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][10] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[5]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][11] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[5]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][12] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[5]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][13] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[5]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][14] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[5]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][15] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[5]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][16] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[5]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][17] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[5]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][18] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[5]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][19] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[5]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][1] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[5]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][20] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[5]_4 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][21] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[5]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][22] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[5]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][23] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[5]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][24] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[5]_4 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][25] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[5]_4 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][26] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[5]_4 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][27] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[5]_4 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][28] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[5]_4 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][29] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[5]_4 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][2] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[5]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][30] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[5]_4 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][31] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[5]_4 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][3] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[5]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][4] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[5]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][5] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[5]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][6] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[5]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][7] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[5]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][8] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[5]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[5][9] 
       (.C(CLK),
        .CE(\r_reg[5][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[5]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][0] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[6]_5 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][10] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[6]_5 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][11] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[6]_5 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][12] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[6]_5 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][13] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[6]_5 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][14] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[6]_5 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][15] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[6]_5 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][16] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[6]_5 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][17] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[6]_5 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][18] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[6]_5 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][19] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[6]_5 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][1] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[6]_5 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][20] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[6]_5 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][21] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[6]_5 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][22] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[6]_5 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][23] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[6]_5 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][24] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[6]_5 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][25] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[6]_5 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][26] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[6]_5 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][27] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[6]_5 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][28] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[6]_5 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][29] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[6]_5 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][2] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[6]_5 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][30] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[6]_5 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][31] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[6]_5 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][3] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[6]_5 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][4] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[6]_5 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][5] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[6]_5 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][6] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[6]_5 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][7] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[6]_5 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][8] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[6]_5 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[6][9] 
       (.C(CLK),
        .CE(\r_reg[6][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[6]_5 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][0] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[7]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][10] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[7]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][11] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[7]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][12] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[7]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][13] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[7]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][14] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[7]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][15] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[7]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][16] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[7]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][17] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[7]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][18] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[7]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][19] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[7]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][1] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[7]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][20] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[7]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][21] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[7]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][22] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[7]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][23] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[7]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][24] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[7]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][25] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[7]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][26] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[7]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][27] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[7]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][28] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[7]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][29] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[7]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][2] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[7]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][30] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[7]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][31] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[7]_6 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][3] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[7]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][4] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[7]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][5] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[7]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][6] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[7]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][7] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[7]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][8] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[7]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[7][9] 
       (.C(CLK),
        .CE(\r_reg[7][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[7]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][0] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[8]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][10] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[8]_7 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][11] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[8]_7 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][12] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[8]_7 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][13] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[8]_7 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][14] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[8]_7 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][15] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[8]_7 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][16] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[8]_7 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][17] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[8]_7 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][18] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[8]_7 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][19] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[8]_7 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][1] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[8]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][20] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[8]_7 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][21] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[8]_7 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][22] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[8]_7 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][23] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[8]_7 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][24] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[8]_7 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][25] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[8]_7 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][26] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[8]_7 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][27] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[8]_7 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][28] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[8]_7 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][29] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[8]_7 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][2] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[8]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][30] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[8]_7 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][31] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[8]_7 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][3] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[8]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][4] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[8]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][5] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[8]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][6] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[8]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][7] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[8]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][8] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[8]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[8][9] 
       (.C(CLK),
        .CE(\r_reg[8][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[8]_7 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][0] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[0]),
        .Q(\r_reg[9]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][10] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[10]),
        .Q(\r_reg[9]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][11] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[11]),
        .Q(\r_reg[9]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][12] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[12]),
        .Q(\r_reg[9]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][13] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[13]),
        .Q(\r_reg[9]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][14] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[14]),
        .Q(\r_reg[9]_8 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][15] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[15]),
        .Q(\r_reg[9]_8 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][16] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[16]),
        .Q(\r_reg[9]_8 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][17] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[17]),
        .Q(\r_reg[9]_8 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][18] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[18]),
        .Q(\r_reg[9]_8 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][19] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[19]),
        .Q(\r_reg[9]_8 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][1] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[1]),
        .Q(\r_reg[9]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][20] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[20]),
        .Q(\r_reg[9]_8 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][21] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[21]),
        .Q(\r_reg[9]_8 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][22] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[22]),
        .Q(\r_reg[9]_8 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][23] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[23]),
        .Q(\r_reg[9]_8 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][24] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[24]),
        .Q(\r_reg[9]_8 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][25] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[25]),
        .Q(\r_reg[9]_8 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][26] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[26]),
        .Q(\r_reg[9]_8 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][27] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[27]),
        .Q(\r_reg[9]_8 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][28] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[28]),
        .Q(\r_reg[9]_8 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][29] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[29]),
        .Q(\r_reg[9]_8 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][2] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[2]),
        .Q(\r_reg[9]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][30] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[30]),
        .Q(\r_reg[9]_8 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][31] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[31]),
        .Q(\r_reg[9]_8 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][3] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[3]),
        .Q(\r_reg[9]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][4] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[4]),
        .Q(\r_reg[9]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][5] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[5]),
        .Q(\r_reg[9]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][6] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[6]),
        .Q(\r_reg[9]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][7] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[7]),
        .Q(\r_reg[9]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][8] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[8]),
        .Q(\r_reg[9]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_reg[9][9] 
       (.C(CLK),
        .CE(\r_reg[9][31]_0 ),
        .D(wrdata[9]),
        .Q(\r_reg[9]_8 [9]),
        .R(1'b0));
  MUXF7 xpm_memory_tdpram_inst_i_100
       (.I0(xpm_memory_tdpram_inst_i_214_n_0),
        .I1(xpm_memory_tdpram_inst_i_215_n_0),
        .O(xpm_memory_tdpram_inst_i_100_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_101
       (.I0(xpm_memory_tdpram_inst_i_216_n_0),
        .I1(xpm_memory_tdpram_inst_i_217_n_0),
        .O(xpm_memory_tdpram_inst_i_101_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_102
       (.I0(xpm_memory_tdpram_inst_i_218_n_0),
        .I1(xpm_memory_tdpram_inst_i_219_n_0),
        .O(xpm_memory_tdpram_inst_i_102_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_103
       (.I0(xpm_memory_tdpram_inst_i_220_n_0),
        .I1(xpm_memory_tdpram_inst_i_221_n_0),
        .O(xpm_memory_tdpram_inst_i_103_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_104
       (.I0(xpm_memory_tdpram_inst_i_222_n_0),
        .I1(xpm_memory_tdpram_inst_i_223_n_0),
        .O(xpm_memory_tdpram_inst_i_104_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_105
       (.I0(xpm_memory_tdpram_inst_i_224_n_0),
        .I1(xpm_memory_tdpram_inst_i_225_n_0),
        .O(xpm_memory_tdpram_inst_i_105_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_106
       (.I0(xpm_memory_tdpram_inst_i_226_n_0),
        .I1(xpm_memory_tdpram_inst_i_227_n_0),
        .O(xpm_memory_tdpram_inst_i_106_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_107
       (.I0(xpm_memory_tdpram_inst_i_228_n_0),
        .I1(xpm_memory_tdpram_inst_i_229_n_0),
        .O(xpm_memory_tdpram_inst_i_107_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_108
       (.I0(xpm_memory_tdpram_inst_i_230_n_0),
        .I1(xpm_memory_tdpram_inst_i_231_n_0),
        .O(xpm_memory_tdpram_inst_i_108_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_109
       (.I0(xpm_memory_tdpram_inst_i_232_n_0),
        .I1(xpm_memory_tdpram_inst_i_233_n_0),
        .O(xpm_memory_tdpram_inst_i_109_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_110
       (.I0(xpm_memory_tdpram_inst_i_234_n_0),
        .I1(xpm_memory_tdpram_inst_i_235_n_0),
        .O(xpm_memory_tdpram_inst_i_110_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_111
       (.I0(xpm_memory_tdpram_inst_i_236_n_0),
        .I1(xpm_memory_tdpram_inst_i_237_n_0),
        .O(xpm_memory_tdpram_inst_i_111_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_112
       (.I0(xpm_memory_tdpram_inst_i_238_n_0),
        .I1(xpm_memory_tdpram_inst_i_239_n_0),
        .O(xpm_memory_tdpram_inst_i_112_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_113
       (.I0(xpm_memory_tdpram_inst_i_240_n_0),
        .I1(xpm_memory_tdpram_inst_i_241_n_0),
        .O(xpm_memory_tdpram_inst_i_113_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_114
       (.I0(xpm_memory_tdpram_inst_i_242_n_0),
        .I1(xpm_memory_tdpram_inst_i_243_n_0),
        .O(xpm_memory_tdpram_inst_i_114_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_115
       (.I0(xpm_memory_tdpram_inst_i_244_n_0),
        .I1(xpm_memory_tdpram_inst_i_245_n_0),
        .O(xpm_memory_tdpram_inst_i_115_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_116
       (.I0(xpm_memory_tdpram_inst_i_246_n_0),
        .I1(xpm_memory_tdpram_inst_i_247_n_0),
        .O(xpm_memory_tdpram_inst_i_116_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_117
       (.I0(xpm_memory_tdpram_inst_i_248_n_0),
        .I1(xpm_memory_tdpram_inst_i_249_n_0),
        .O(xpm_memory_tdpram_inst_i_117_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_118
       (.I0(xpm_memory_tdpram_inst_i_250_n_0),
        .I1(xpm_memory_tdpram_inst_i_251_n_0),
        .O(xpm_memory_tdpram_inst_i_118_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_119
       (.I0(xpm_memory_tdpram_inst_i_252_n_0),
        .I1(xpm_memory_tdpram_inst_i_253_n_0),
        .O(xpm_memory_tdpram_inst_i_119_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_12
       (.I0(\instruction_reg[24]_8 [4]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_48_n_0),
        .O(\instruction_reg[24]_7 [31]));
  MUXF7 xpm_memory_tdpram_inst_i_120
       (.I0(xpm_memory_tdpram_inst_i_254_n_0),
        .I1(xpm_memory_tdpram_inst_i_255_n_0),
        .O(xpm_memory_tdpram_inst_i_120_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_121
       (.I0(xpm_memory_tdpram_inst_i_256_n_0),
        .I1(xpm_memory_tdpram_inst_i_257_n_0),
        .O(xpm_memory_tdpram_inst_i_121_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_122
       (.I0(xpm_memory_tdpram_inst_i_258_n_0),
        .I1(xpm_memory_tdpram_inst_i_259_n_0),
        .O(xpm_memory_tdpram_inst_i_122_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_123
       (.I0(xpm_memory_tdpram_inst_i_260_n_0),
        .I1(xpm_memory_tdpram_inst_i_261_n_0),
        .O(xpm_memory_tdpram_inst_i_123_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_124
       (.I0(xpm_memory_tdpram_inst_i_262_n_0),
        .I1(xpm_memory_tdpram_inst_i_263_n_0),
        .O(xpm_memory_tdpram_inst_i_124_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_125
       (.I0(xpm_memory_tdpram_inst_i_264_n_0),
        .I1(xpm_memory_tdpram_inst_i_265_n_0),
        .O(xpm_memory_tdpram_inst_i_125_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_126
       (.I0(xpm_memory_tdpram_inst_i_266_n_0),
        .I1(xpm_memory_tdpram_inst_i_267_n_0),
        .O(xpm_memory_tdpram_inst_i_126_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_127
       (.I0(xpm_memory_tdpram_inst_i_268_n_0),
        .I1(xpm_memory_tdpram_inst_i_269_n_0),
        .O(xpm_memory_tdpram_inst_i_127_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_128
       (.I0(xpm_memory_tdpram_inst_i_270_n_0),
        .I1(xpm_memory_tdpram_inst_i_271_n_0),
        .O(xpm_memory_tdpram_inst_i_128_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_129
       (.I0(xpm_memory_tdpram_inst_i_272_n_0),
        .I1(xpm_memory_tdpram_inst_i_273_n_0),
        .O(xpm_memory_tdpram_inst_i_129_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_13
       (.I0(\instruction_reg[24]_8 [3]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_49_n_0),
        .O(\instruction_reg[24]_7 [30]));
  MUXF7 xpm_memory_tdpram_inst_i_130
       (.I0(xpm_memory_tdpram_inst_i_274_n_0),
        .I1(xpm_memory_tdpram_inst_i_275_n_0),
        .O(xpm_memory_tdpram_inst_i_130_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_131
       (.I0(xpm_memory_tdpram_inst_i_276_n_0),
        .I1(xpm_memory_tdpram_inst_i_277_n_0),
        .O(xpm_memory_tdpram_inst_i_131_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_132
       (.I0(xpm_memory_tdpram_inst_i_278_n_0),
        .I1(xpm_memory_tdpram_inst_i_279_n_0),
        .O(xpm_memory_tdpram_inst_i_132_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_133
       (.I0(xpm_memory_tdpram_inst_i_280_n_0),
        .I1(xpm_memory_tdpram_inst_i_281_n_0),
        .O(xpm_memory_tdpram_inst_i_133_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_134
       (.I0(xpm_memory_tdpram_inst_i_282_n_0),
        .I1(xpm_memory_tdpram_inst_i_283_n_0),
        .O(xpm_memory_tdpram_inst_i_134_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_135
       (.I0(xpm_memory_tdpram_inst_i_284_n_0),
        .I1(xpm_memory_tdpram_inst_i_285_n_0),
        .O(xpm_memory_tdpram_inst_i_135_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_136
       (.I0(xpm_memory_tdpram_inst_i_286_n_0),
        .I1(xpm_memory_tdpram_inst_i_287_n_0),
        .O(xpm_memory_tdpram_inst_i_136_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_137
       (.I0(xpm_memory_tdpram_inst_i_288_n_0),
        .I1(xpm_memory_tdpram_inst_i_289_n_0),
        .O(xpm_memory_tdpram_inst_i_137_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_138
       (.I0(xpm_memory_tdpram_inst_i_290_n_0),
        .I1(xpm_memory_tdpram_inst_i_291_n_0),
        .O(xpm_memory_tdpram_inst_i_138_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_139
       (.I0(xpm_memory_tdpram_inst_i_292_n_0),
        .I1(xpm_memory_tdpram_inst_i_293_n_0),
        .O(xpm_memory_tdpram_inst_i_139_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_14
       (.I0(\instruction_reg[24]_8 [2]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_50_n_0),
        .O(\instruction_reg[24]_7 [29]));
  MUXF7 xpm_memory_tdpram_inst_i_140
       (.I0(xpm_memory_tdpram_inst_i_294_n_0),
        .I1(xpm_memory_tdpram_inst_i_295_n_0),
        .O(xpm_memory_tdpram_inst_i_140_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_141
       (.I0(xpm_memory_tdpram_inst_i_296_n_0),
        .I1(xpm_memory_tdpram_inst_i_297_n_0),
        .O(xpm_memory_tdpram_inst_i_141_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_142
       (.I0(xpm_memory_tdpram_inst_i_298_n_0),
        .I1(xpm_memory_tdpram_inst_i_299_n_0),
        .O(xpm_memory_tdpram_inst_i_142_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_143
       (.I0(xpm_memory_tdpram_inst_i_300_n_0),
        .I1(xpm_memory_tdpram_inst_i_301_n_0),
        .O(xpm_memory_tdpram_inst_i_143_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_144
       (.I0(xpm_memory_tdpram_inst_i_302_n_0),
        .I1(xpm_memory_tdpram_inst_i_303_n_0),
        .O(xpm_memory_tdpram_inst_i_144_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_145
       (.I0(xpm_memory_tdpram_inst_i_304_n_0),
        .I1(xpm_memory_tdpram_inst_i_305_n_0),
        .O(xpm_memory_tdpram_inst_i_145_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_146
       (.I0(xpm_memory_tdpram_inst_i_306_n_0),
        .I1(xpm_memory_tdpram_inst_i_307_n_0),
        .O(xpm_memory_tdpram_inst_i_146_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_147
       (.I0(xpm_memory_tdpram_inst_i_308_n_0),
        .I1(xpm_memory_tdpram_inst_i_309_n_0),
        .O(xpm_memory_tdpram_inst_i_147_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_148
       (.I0(xpm_memory_tdpram_inst_i_310_n_0),
        .I1(xpm_memory_tdpram_inst_i_311_n_0),
        .O(xpm_memory_tdpram_inst_i_148_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_149
       (.I0(xpm_memory_tdpram_inst_i_312_n_0),
        .I1(xpm_memory_tdpram_inst_i_313_n_0),
        .O(xpm_memory_tdpram_inst_i_149_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_15
       (.I0(rs2_data[4]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_51_n_0),
        .O(\instruction_reg[24]_7 [28]));
  MUXF7 xpm_memory_tdpram_inst_i_150
       (.I0(xpm_memory_tdpram_inst_i_314_n_0),
        .I1(xpm_memory_tdpram_inst_i_315_n_0),
        .O(xpm_memory_tdpram_inst_i_150_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_151
       (.I0(xpm_memory_tdpram_inst_i_316_n_0),
        .I1(xpm_memory_tdpram_inst_i_317_n_0),
        .O(xpm_memory_tdpram_inst_i_151_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_152
       (.I0(xpm_memory_tdpram_inst_i_318_n_0),
        .I1(xpm_memory_tdpram_inst_i_319_n_0),
        .O(xpm_memory_tdpram_inst_i_152_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_153
       (.I0(xpm_memory_tdpram_inst_i_320_n_0),
        .I1(xpm_memory_tdpram_inst_i_321_n_0),
        .O(xpm_memory_tdpram_inst_i_153_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_154
       (.I0(xpm_memory_tdpram_inst_i_322_n_0),
        .I1(xpm_memory_tdpram_inst_i_323_n_0),
        .O(xpm_memory_tdpram_inst_i_154_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_155
       (.I0(xpm_memory_tdpram_inst_i_324_n_0),
        .I1(xpm_memory_tdpram_inst_i_325_n_0),
        .O(xpm_memory_tdpram_inst_i_155_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_156
       (.I0(xpm_memory_tdpram_inst_i_326_n_0),
        .I1(xpm_memory_tdpram_inst_i_327_n_0),
        .O(xpm_memory_tdpram_inst_i_156_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_157
       (.I0(xpm_memory_tdpram_inst_i_328_n_0),
        .I1(xpm_memory_tdpram_inst_i_329_n_0),
        .O(xpm_memory_tdpram_inst_i_157_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_158
       (.I0(xpm_memory_tdpram_inst_i_330_n_0),
        .I1(xpm_memory_tdpram_inst_i_331_n_0),
        .O(xpm_memory_tdpram_inst_i_158_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_159
       (.I0(xpm_memory_tdpram_inst_i_332_n_0),
        .I1(xpm_memory_tdpram_inst_i_333_n_0),
        .O(xpm_memory_tdpram_inst_i_159_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_16
       (.I0(rs2_data[3]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_52_n_0),
        .O(\instruction_reg[24]_7 [27]));
  MUXF7 xpm_memory_tdpram_inst_i_160
       (.I0(xpm_memory_tdpram_inst_i_334_n_0),
        .I1(xpm_memory_tdpram_inst_i_335_n_0),
        .O(xpm_memory_tdpram_inst_i_160_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_161
       (.I0(xpm_memory_tdpram_inst_i_336_n_0),
        .I1(xpm_memory_tdpram_inst_i_337_n_0),
        .O(xpm_memory_tdpram_inst_i_161_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_162
       (.I0(xpm_memory_tdpram_inst_i_338_n_0),
        .I1(xpm_memory_tdpram_inst_i_339_n_0),
        .O(xpm_memory_tdpram_inst_i_162_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_163
       (.I0(xpm_memory_tdpram_inst_i_340_n_0),
        .I1(xpm_memory_tdpram_inst_i_341_n_0),
        .O(xpm_memory_tdpram_inst_i_163_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_164
       (.I0(xpm_memory_tdpram_inst_i_342_n_0),
        .I1(xpm_memory_tdpram_inst_i_343_n_0),
        .O(xpm_memory_tdpram_inst_i_164_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_165
       (.I0(xpm_memory_tdpram_inst_i_344_n_0),
        .I1(xpm_memory_tdpram_inst_i_345_n_0),
        .O(xpm_memory_tdpram_inst_i_165_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_166
       (.I0(xpm_memory_tdpram_inst_i_346_n_0),
        .I1(xpm_memory_tdpram_inst_i_347_n_0),
        .O(xpm_memory_tdpram_inst_i_166_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_167
       (.I0(xpm_memory_tdpram_inst_i_348_n_0),
        .I1(xpm_memory_tdpram_inst_i_349_n_0),
        .O(xpm_memory_tdpram_inst_i_167_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_168
       (.I0(xpm_memory_tdpram_inst_i_350_n_0),
        .I1(xpm_memory_tdpram_inst_i_351_n_0),
        .O(xpm_memory_tdpram_inst_i_168_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_169
       (.I0(xpm_memory_tdpram_inst_i_352_n_0),
        .I1(xpm_memory_tdpram_inst_i_353_n_0),
        .O(xpm_memory_tdpram_inst_i_169_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_17
       (.I0(rs2_data[2]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_53_n_0),
        .O(\instruction_reg[24]_7 [26]));
  MUXF7 xpm_memory_tdpram_inst_i_170
       (.I0(xpm_memory_tdpram_inst_i_354_n_0),
        .I1(xpm_memory_tdpram_inst_i_355_n_0),
        .O(xpm_memory_tdpram_inst_i_170_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_171
       (.I0(xpm_memory_tdpram_inst_i_356_n_0),
        .I1(xpm_memory_tdpram_inst_i_357_n_0),
        .O(xpm_memory_tdpram_inst_i_171_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_172
       (.I0(xpm_memory_tdpram_inst_i_358_n_0),
        .I1(xpm_memory_tdpram_inst_i_359_n_0),
        .O(xpm_memory_tdpram_inst_i_172_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_173
       (.I0(xpm_memory_tdpram_inst_i_360_n_0),
        .I1(xpm_memory_tdpram_inst_i_361_n_0),
        .O(xpm_memory_tdpram_inst_i_173_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_174
       (.I0(xpm_memory_tdpram_inst_i_362_n_0),
        .I1(xpm_memory_tdpram_inst_i_363_n_0),
        .O(xpm_memory_tdpram_inst_i_174_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_175
       (.I0(xpm_memory_tdpram_inst_i_364_n_0),
        .I1(xpm_memory_tdpram_inst_i_365_n_0),
        .O(xpm_memory_tdpram_inst_i_175_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_176
       (.I0(xpm_memory_tdpram_inst_i_366_n_0),
        .I1(xpm_memory_tdpram_inst_i_367_n_0),
        .O(xpm_memory_tdpram_inst_i_176_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_177
       (.I0(xpm_memory_tdpram_inst_i_368_n_0),
        .I1(xpm_memory_tdpram_inst_i_369_n_0),
        .O(xpm_memory_tdpram_inst_i_177_n_0),
        .S(\values_out_reg[24]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_178
       (.I0(\r_reg[27]_26 [23]),
        .I1(\r_reg[26]_25 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [23]),
        .O(xpm_memory_tdpram_inst_i_178_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_179
       (.I0(\r_reg[31]_30 [23]),
        .I1(\r_reg[30]_29 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [23]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [23]),
        .O(xpm_memory_tdpram_inst_i_179_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_18
       (.I0(\instruction_reg[24]_8 [1]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_54_n_0),
        .O(\instruction_reg[24]_7 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_180
       (.I0(\r_reg[19]_18 [23]),
        .I1(\r_reg[18]_17 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [23]),
        .O(xpm_memory_tdpram_inst_i_180_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_181
       (.I0(\r_reg[23]_22 [23]),
        .I1(\r_reg[22]_21 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [23]),
        .O(xpm_memory_tdpram_inst_i_181_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_182
       (.I0(\r_reg[11]_10 [23]),
        .I1(\r_reg[10]_9 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [23]),
        .O(xpm_memory_tdpram_inst_i_182_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_183
       (.I0(\r_reg[15]_14 [23]),
        .I1(\r_reg[14]_13 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [23]),
        .O(xpm_memory_tdpram_inst_i_183_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_184
       (.I0(\r_reg[3]_2 [23]),
        .I1(\r_reg[2]_1 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [23]),
        .O(xpm_memory_tdpram_inst_i_184_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_185
       (.I0(\r_reg[7]_6 [23]),
        .I1(\r_reg[6]_5 [23]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [23]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [23]),
        .O(xpm_memory_tdpram_inst_i_185_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_186
       (.I0(\r_reg[27]_26 [15]),
        .I1(\r_reg[26]_25 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [15]),
        .O(xpm_memory_tdpram_inst_i_186_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_187
       (.I0(\r_reg[31]_30 [15]),
        .I1(\r_reg[30]_29 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [15]),
        .O(xpm_memory_tdpram_inst_i_187_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_188
       (.I0(\r_reg[19]_18 [15]),
        .I1(\r_reg[18]_17 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [15]),
        .O(xpm_memory_tdpram_inst_i_188_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_189
       (.I0(\r_reg[23]_22 [15]),
        .I1(\r_reg[22]_21 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [15]),
        .O(xpm_memory_tdpram_inst_i_189_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    xpm_memory_tdpram_inst_i_19
       (.I0(\instruction_reg[24]_8 [0]),
        .I1(\values_out_reg[24] ),
        .I2(xpm_memory_tdpram_inst_i_55_n_0),
        .O(\instruction_reg[24]_7 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_190
       (.I0(\r_reg[11]_10 [15]),
        .I1(\r_reg[10]_9 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [15]),
        .O(xpm_memory_tdpram_inst_i_190_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_191
       (.I0(\r_reg[15]_14 [15]),
        .I1(\r_reg[14]_13 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [15]),
        .O(xpm_memory_tdpram_inst_i_191_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_192
       (.I0(\r_reg[3]_2 [15]),
        .I1(\r_reg[2]_1 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [15]),
        .O(xpm_memory_tdpram_inst_i_192_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_193
       (.I0(\r_reg[7]_6 [15]),
        .I1(\r_reg[6]_5 [15]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [15]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [15]),
        .O(xpm_memory_tdpram_inst_i_193_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_194
       (.I0(\r_reg[27]_26 [22]),
        .I1(\r_reg[26]_25 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [22]),
        .O(xpm_memory_tdpram_inst_i_194_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_195
       (.I0(\r_reg[31]_30 [22]),
        .I1(\r_reg[30]_29 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [22]),
        .O(xpm_memory_tdpram_inst_i_195_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_196
       (.I0(\r_reg[19]_18 [22]),
        .I1(\r_reg[18]_17 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [22]),
        .O(xpm_memory_tdpram_inst_i_196_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_197
       (.I0(\r_reg[23]_22 [22]),
        .I1(\r_reg[22]_21 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [22]),
        .O(xpm_memory_tdpram_inst_i_197_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_198
       (.I0(\r_reg[11]_10 [22]),
        .I1(\r_reg[10]_9 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [22]),
        .O(xpm_memory_tdpram_inst_i_198_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_199
       (.I0(\r_reg[15]_14 [22]),
        .I1(\r_reg[14]_13 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [22]),
        .O(xpm_memory_tdpram_inst_i_199_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_20
       (.I0(\instruction_reg[24]_8 [20]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [12]),
        .I4(\instruction_reg[24]_8 [4]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [23]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_200
       (.I0(\r_reg[3]_2 [22]),
        .I1(\r_reg[2]_1 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [22]),
        .O(xpm_memory_tdpram_inst_i_200_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_201
       (.I0(\r_reg[7]_6 [22]),
        .I1(\r_reg[6]_5 [22]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [22]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [22]),
        .O(xpm_memory_tdpram_inst_i_201_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_202
       (.I0(\r_reg[27]_26 [14]),
        .I1(\r_reg[26]_25 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [14]),
        .O(xpm_memory_tdpram_inst_i_202_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_203
       (.I0(\r_reg[31]_30 [14]),
        .I1(\r_reg[30]_29 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [14]),
        .O(xpm_memory_tdpram_inst_i_203_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_204
       (.I0(\r_reg[19]_18 [14]),
        .I1(\r_reg[18]_17 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [14]),
        .O(xpm_memory_tdpram_inst_i_204_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_205
       (.I0(\r_reg[23]_22 [14]),
        .I1(\r_reg[22]_21 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [14]),
        .O(xpm_memory_tdpram_inst_i_205_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_206
       (.I0(\r_reg[11]_10 [14]),
        .I1(\r_reg[10]_9 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [14]),
        .O(xpm_memory_tdpram_inst_i_206_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_207
       (.I0(\r_reg[15]_14 [14]),
        .I1(\r_reg[14]_13 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [14]),
        .O(xpm_memory_tdpram_inst_i_207_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_208
       (.I0(\r_reg[3]_2 [14]),
        .I1(\r_reg[2]_1 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [14]),
        .O(xpm_memory_tdpram_inst_i_208_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_209
       (.I0(\r_reg[7]_6 [14]),
        .I1(\r_reg[6]_5 [14]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [14]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [14]),
        .O(xpm_memory_tdpram_inst_i_209_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_21
       (.I0(\instruction_reg[24]_8 [19]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [11]),
        .I4(\instruction_reg[24]_8 [3]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_210
       (.I0(\r_reg[27]_26 [21]),
        .I1(\r_reg[26]_25 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [21]),
        .O(xpm_memory_tdpram_inst_i_210_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_211
       (.I0(\r_reg[31]_30 [21]),
        .I1(\r_reg[30]_29 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [21]),
        .O(xpm_memory_tdpram_inst_i_211_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_212
       (.I0(\r_reg[19]_18 [21]),
        .I1(\r_reg[18]_17 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [21]),
        .O(xpm_memory_tdpram_inst_i_212_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_213
       (.I0(\r_reg[23]_22 [21]),
        .I1(\r_reg[22]_21 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [21]),
        .O(xpm_memory_tdpram_inst_i_213_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_214
       (.I0(\r_reg[11]_10 [21]),
        .I1(\r_reg[10]_9 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [21]),
        .O(xpm_memory_tdpram_inst_i_214_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_215
       (.I0(\r_reg[15]_14 [21]),
        .I1(\r_reg[14]_13 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [21]),
        .O(xpm_memory_tdpram_inst_i_215_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_216
       (.I0(\r_reg[3]_2 [21]),
        .I1(\r_reg[2]_1 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [21]),
        .O(xpm_memory_tdpram_inst_i_216_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_217
       (.I0(\r_reg[7]_6 [21]),
        .I1(\r_reg[6]_5 [21]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [21]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [21]),
        .O(xpm_memory_tdpram_inst_i_217_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_218
       (.I0(\r_reg[27]_26 [13]),
        .I1(\r_reg[26]_25 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [13]),
        .O(xpm_memory_tdpram_inst_i_218_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_219
       (.I0(\r_reg[31]_30 [13]),
        .I1(\r_reg[30]_29 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [13]),
        .O(xpm_memory_tdpram_inst_i_219_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_22
       (.I0(\instruction_reg[24]_8 [18]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [10]),
        .I4(\instruction_reg[24]_8 [2]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_220
       (.I0(\r_reg[19]_18 [13]),
        .I1(\r_reg[18]_17 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [13]),
        .O(xpm_memory_tdpram_inst_i_220_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_221
       (.I0(\r_reg[23]_22 [13]),
        .I1(\r_reg[22]_21 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [13]),
        .O(xpm_memory_tdpram_inst_i_221_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_222
       (.I0(\r_reg[11]_10 [13]),
        .I1(\r_reg[10]_9 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [13]),
        .O(xpm_memory_tdpram_inst_i_222_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_223
       (.I0(\r_reg[15]_14 [13]),
        .I1(\r_reg[14]_13 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [13]),
        .O(xpm_memory_tdpram_inst_i_223_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_224
       (.I0(\r_reg[3]_2 [13]),
        .I1(\r_reg[2]_1 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [13]),
        .O(xpm_memory_tdpram_inst_i_224_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_225
       (.I0(\r_reg[7]_6 [13]),
        .I1(\r_reg[6]_5 [13]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [13]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [13]),
        .O(xpm_memory_tdpram_inst_i_225_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_226
       (.I0(\r_reg[27]_26 [20]),
        .I1(\r_reg[26]_25 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[24]_23 [20]),
        .O(xpm_memory_tdpram_inst_i_226_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_227
       (.I0(\r_reg[31]_30 [20]),
        .I1(\r_reg[30]_29 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[28]_27 [20]),
        .O(xpm_memory_tdpram_inst_i_227_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_228
       (.I0(\r_reg[19]_18 [20]),
        .I1(\r_reg[18]_17 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[16]_15 [20]),
        .O(xpm_memory_tdpram_inst_i_228_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_229
       (.I0(\r_reg[23]_22 [20]),
        .I1(\r_reg[22]_21 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[20]_19 [20]),
        .O(xpm_memory_tdpram_inst_i_229_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_23
       (.I0(\instruction_reg[24]_8 [17]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [9]),
        .I4(rs2_data[4]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_230
       (.I0(\r_reg[11]_10 [20]),
        .I1(\r_reg[10]_9 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[8]_7 [20]),
        .O(xpm_memory_tdpram_inst_i_230_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_231
       (.I0(\r_reg[15]_14 [20]),
        .I1(\r_reg[14]_13 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[12]_11 [20]),
        .O(xpm_memory_tdpram_inst_i_231_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_232
       (.I0(\r_reg[3]_2 [20]),
        .I1(\r_reg[2]_1 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\values_out_reg[24]_0 [5]),
        .I4(\r_reg[1]_0 [20]),
        .O(xpm_memory_tdpram_inst_i_232_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_233
       (.I0(\r_reg[7]_6 [20]),
        .I1(\r_reg[6]_5 [20]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [20]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[4]_3 [20]),
        .O(xpm_memory_tdpram_inst_i_233_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_234
       (.I0(\r_reg[27]_26 [12]),
        .I1(\r_reg[26]_25 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[24]_23 [12]),
        .O(xpm_memory_tdpram_inst_i_234_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_235
       (.I0(\r_reg[31]_30 [12]),
        .I1(\r_reg[30]_29 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[28]_27 [12]),
        .O(xpm_memory_tdpram_inst_i_235_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_236
       (.I0(\r_reg[19]_18 [12]),
        .I1(\r_reg[18]_17 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[16]_15 [12]),
        .O(xpm_memory_tdpram_inst_i_236_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_237
       (.I0(\r_reg[23]_22 [12]),
        .I1(\r_reg[22]_21 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[20]_19 [12]),
        .O(xpm_memory_tdpram_inst_i_237_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_238
       (.I0(\r_reg[11]_10 [12]),
        .I1(\r_reg[10]_9 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[8]_7 [12]),
        .O(xpm_memory_tdpram_inst_i_238_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_239
       (.I0(\r_reg[15]_14 [12]),
        .I1(\r_reg[14]_13 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[12]_11 [12]),
        .O(xpm_memory_tdpram_inst_i_239_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_24
       (.I0(\instruction_reg[24]_8 [16]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [8]),
        .I4(rs2_data[3]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [19]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_240
       (.I0(\r_reg[3]_2 [12]),
        .I1(\r_reg[2]_1 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\values_out_reg[24]_0 [5]),
        .I4(\r_reg[1]_0 [12]),
        .O(xpm_memory_tdpram_inst_i_240_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_241
       (.I0(\r_reg[7]_6 [12]),
        .I1(\r_reg[6]_5 [12]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [12]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[4]_3 [12]),
        .O(xpm_memory_tdpram_inst_i_241_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_242
       (.I0(\r_reg[27]_26 [19]),
        .I1(\r_reg[26]_25 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [19]),
        .O(xpm_memory_tdpram_inst_i_242_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_243
       (.I0(\r_reg[31]_30 [19]),
        .I1(\r_reg[30]_29 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [19]),
        .O(xpm_memory_tdpram_inst_i_243_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_244
       (.I0(\r_reg[19]_18 [19]),
        .I1(\r_reg[18]_17 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [19]),
        .O(xpm_memory_tdpram_inst_i_244_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_245
       (.I0(\r_reg[23]_22 [19]),
        .I1(\r_reg[22]_21 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [19]),
        .O(xpm_memory_tdpram_inst_i_245_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_246
       (.I0(\r_reg[11]_10 [19]),
        .I1(\r_reg[10]_9 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [19]),
        .O(xpm_memory_tdpram_inst_i_246_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_247
       (.I0(\r_reg[15]_14 [19]),
        .I1(\r_reg[14]_13 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [19]),
        .O(xpm_memory_tdpram_inst_i_247_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_248
       (.I0(\r_reg[3]_2 [19]),
        .I1(\r_reg[2]_1 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [19]),
        .O(xpm_memory_tdpram_inst_i_248_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_249
       (.I0(\r_reg[7]_6 [19]),
        .I1(\r_reg[6]_5 [19]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [19]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [19]),
        .O(xpm_memory_tdpram_inst_i_249_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_25
       (.I0(\instruction_reg[24]_8 [15]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [7]),
        .I4(rs2_data[2]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_250
       (.I0(\r_reg[27]_26 [11]),
        .I1(\r_reg[26]_25 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [11]),
        .O(xpm_memory_tdpram_inst_i_250_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_251
       (.I0(\r_reg[31]_30 [11]),
        .I1(\r_reg[30]_29 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [11]),
        .O(xpm_memory_tdpram_inst_i_251_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_252
       (.I0(\r_reg[19]_18 [11]),
        .I1(\r_reg[18]_17 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [11]),
        .O(xpm_memory_tdpram_inst_i_252_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_253
       (.I0(\r_reg[23]_22 [11]),
        .I1(\r_reg[22]_21 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [11]),
        .O(xpm_memory_tdpram_inst_i_253_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_254
       (.I0(\r_reg[11]_10 [11]),
        .I1(\r_reg[10]_9 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [11]),
        .O(xpm_memory_tdpram_inst_i_254_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_255
       (.I0(\r_reg[15]_14 [11]),
        .I1(\r_reg[14]_13 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [11]),
        .O(xpm_memory_tdpram_inst_i_255_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_256
       (.I0(\r_reg[3]_2 [11]),
        .I1(\r_reg[2]_1 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [11]),
        .O(xpm_memory_tdpram_inst_i_256_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_257
       (.I0(\r_reg[7]_6 [11]),
        .I1(\r_reg[6]_5 [11]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [11]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [11]),
        .O(xpm_memory_tdpram_inst_i_257_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_258
       (.I0(\r_reg[27]_26 [18]),
        .I1(\r_reg[26]_25 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [18]),
        .O(xpm_memory_tdpram_inst_i_258_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_259
       (.I0(\r_reg[31]_30 [18]),
        .I1(\r_reg[30]_29 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [18]),
        .O(xpm_memory_tdpram_inst_i_259_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_26
       (.I0(\instruction_reg[24]_8 [14]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [6]),
        .I4(\instruction_reg[24]_8 [1]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_260
       (.I0(\r_reg[19]_18 [18]),
        .I1(\r_reg[18]_17 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [18]),
        .O(xpm_memory_tdpram_inst_i_260_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_261
       (.I0(\r_reg[23]_22 [18]),
        .I1(\r_reg[22]_21 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [18]),
        .O(xpm_memory_tdpram_inst_i_261_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_262
       (.I0(\r_reg[11]_10 [18]),
        .I1(\r_reg[10]_9 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [18]),
        .O(xpm_memory_tdpram_inst_i_262_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_263
       (.I0(\r_reg[15]_14 [18]),
        .I1(\r_reg[14]_13 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [18]),
        .O(xpm_memory_tdpram_inst_i_263_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_264
       (.I0(\r_reg[3]_2 [18]),
        .I1(\r_reg[2]_1 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [18]),
        .O(xpm_memory_tdpram_inst_i_264_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_265
       (.I0(\r_reg[7]_6 [18]),
        .I1(\r_reg[6]_5 [18]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [18]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [18]),
        .O(xpm_memory_tdpram_inst_i_265_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_266
       (.I0(\r_reg[27]_26 [10]),
        .I1(\r_reg[26]_25 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [10]),
        .O(xpm_memory_tdpram_inst_i_266_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_267
       (.I0(\r_reg[31]_30 [10]),
        .I1(\r_reg[30]_29 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [10]),
        .O(xpm_memory_tdpram_inst_i_267_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_268
       (.I0(\r_reg[19]_18 [10]),
        .I1(\r_reg[18]_17 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [10]),
        .O(xpm_memory_tdpram_inst_i_268_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_269
       (.I0(\r_reg[23]_22 [10]),
        .I1(\r_reg[22]_21 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [10]),
        .O(xpm_memory_tdpram_inst_i_269_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_27
       (.I0(\instruction_reg[24]_8 [13]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [5]),
        .I4(\instruction_reg[24]_8 [0]),
        .I5(\values_out_reg[16]_1 ),
        .O(\instruction_reg[24]_7 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_270
       (.I0(\r_reg[11]_10 [10]),
        .I1(\r_reg[10]_9 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [10]),
        .O(xpm_memory_tdpram_inst_i_270_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_271
       (.I0(\r_reg[15]_14 [10]),
        .I1(\r_reg[14]_13 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [10]),
        .O(xpm_memory_tdpram_inst_i_271_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_272
       (.I0(\r_reg[3]_2 [10]),
        .I1(\r_reg[2]_1 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [10]),
        .O(xpm_memory_tdpram_inst_i_272_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_273
       (.I0(\r_reg[7]_6 [10]),
        .I1(\r_reg[6]_5 [10]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [10]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [10]),
        .O(xpm_memory_tdpram_inst_i_273_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_274
       (.I0(\r_reg[27]_26 [17]),
        .I1(\r_reg[26]_25 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [17]),
        .O(xpm_memory_tdpram_inst_i_274_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_275
       (.I0(\r_reg[31]_30 [17]),
        .I1(\r_reg[30]_29 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [17]),
        .O(xpm_memory_tdpram_inst_i_275_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_276
       (.I0(\r_reg[19]_18 [17]),
        .I1(\r_reg[18]_17 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [17]),
        .O(xpm_memory_tdpram_inst_i_276_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_277
       (.I0(\r_reg[23]_22 [17]),
        .I1(\r_reg[22]_21 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [17]),
        .O(xpm_memory_tdpram_inst_i_277_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_278
       (.I0(\r_reg[11]_10 [17]),
        .I1(\r_reg[10]_9 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [17]),
        .O(xpm_memory_tdpram_inst_i_278_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_279
       (.I0(\r_reg[15]_14 [17]),
        .I1(\r_reg[14]_13 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [17]),
        .O(xpm_memory_tdpram_inst_i_279_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_28
       (.I0(\instruction_reg[24]_8 [4]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [12]),
        .O(\instruction_reg[24]_7 [15]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_280
       (.I0(\r_reg[3]_2 [17]),
        .I1(\r_reg[2]_1 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [17]),
        .O(xpm_memory_tdpram_inst_i_280_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_281
       (.I0(\r_reg[7]_6 [17]),
        .I1(\r_reg[6]_5 [17]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [17]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [17]),
        .O(xpm_memory_tdpram_inst_i_281_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_282
       (.I0(\r_reg[27]_26 [9]),
        .I1(\r_reg[26]_25 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [9]),
        .O(xpm_memory_tdpram_inst_i_282_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_283
       (.I0(\r_reg[31]_30 [9]),
        .I1(\r_reg[30]_29 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [9]),
        .O(xpm_memory_tdpram_inst_i_283_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_284
       (.I0(\r_reg[19]_18 [9]),
        .I1(\r_reg[18]_17 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [9]),
        .O(xpm_memory_tdpram_inst_i_284_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_285
       (.I0(\r_reg[23]_22 [9]),
        .I1(\r_reg[22]_21 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [9]),
        .O(xpm_memory_tdpram_inst_i_285_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_286
       (.I0(\r_reg[11]_10 [9]),
        .I1(\r_reg[10]_9 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [9]),
        .O(xpm_memory_tdpram_inst_i_286_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_287
       (.I0(\r_reg[15]_14 [9]),
        .I1(\r_reg[14]_13 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [9]),
        .O(xpm_memory_tdpram_inst_i_287_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_288
       (.I0(\r_reg[3]_2 [9]),
        .I1(\r_reg[2]_1 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [9]),
        .O(xpm_memory_tdpram_inst_i_288_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_289
       (.I0(\r_reg[7]_6 [9]),
        .I1(\r_reg[6]_5 [9]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [9]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [9]),
        .O(xpm_memory_tdpram_inst_i_289_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_29
       (.I0(\instruction_reg[24]_8 [3]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [11]),
        .O(\instruction_reg[24]_7 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_290
       (.I0(\r_reg[27]_26 [16]),
        .I1(\r_reg[26]_25 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [16]),
        .O(xpm_memory_tdpram_inst_i_290_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_291
       (.I0(\r_reg[31]_30 [16]),
        .I1(\r_reg[30]_29 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [16]),
        .O(xpm_memory_tdpram_inst_i_291_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_292
       (.I0(\r_reg[19]_18 [16]),
        .I1(\r_reg[18]_17 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [16]),
        .O(xpm_memory_tdpram_inst_i_292_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_293
       (.I0(\r_reg[23]_22 [16]),
        .I1(\r_reg[22]_21 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [16]),
        .O(xpm_memory_tdpram_inst_i_293_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_294
       (.I0(\r_reg[11]_10 [16]),
        .I1(\r_reg[10]_9 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [16]),
        .O(xpm_memory_tdpram_inst_i_294_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_295
       (.I0(\r_reg[15]_14 [16]),
        .I1(\r_reg[14]_13 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [16]),
        .O(xpm_memory_tdpram_inst_i_295_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_296
       (.I0(\r_reg[3]_2 [16]),
        .I1(\r_reg[2]_1 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [16]),
        .O(xpm_memory_tdpram_inst_i_296_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_297
       (.I0(\r_reg[7]_6 [16]),
        .I1(\r_reg[6]_5 [16]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [16]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [16]),
        .O(xpm_memory_tdpram_inst_i_297_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_298
       (.I0(\r_reg[27]_26 [8]),
        .I1(\r_reg[26]_25 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [8]),
        .O(xpm_memory_tdpram_inst_i_298_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_299
       (.I0(\r_reg[31]_30 [8]),
        .I1(\r_reg[30]_29 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [8]),
        .O(xpm_memory_tdpram_inst_i_299_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_30
       (.I0(\instruction_reg[24]_8 [2]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [10]),
        .O(\instruction_reg[24]_7 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_300
       (.I0(\r_reg[19]_18 [8]),
        .I1(\r_reg[18]_17 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [8]),
        .O(xpm_memory_tdpram_inst_i_300_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_301
       (.I0(\r_reg[23]_22 [8]),
        .I1(\r_reg[22]_21 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [8]),
        .O(xpm_memory_tdpram_inst_i_301_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_302
       (.I0(\r_reg[11]_10 [8]),
        .I1(\r_reg[10]_9 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [8]),
        .O(xpm_memory_tdpram_inst_i_302_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_303
       (.I0(\r_reg[15]_14 [8]),
        .I1(\r_reg[14]_13 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [8]),
        .O(xpm_memory_tdpram_inst_i_303_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_304
       (.I0(\r_reg[3]_2 [8]),
        .I1(\r_reg[2]_1 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [8]),
        .O(xpm_memory_tdpram_inst_i_304_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_305
       (.I0(\r_reg[7]_6 [8]),
        .I1(\r_reg[6]_5 [8]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [8]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [8]),
        .O(xpm_memory_tdpram_inst_i_305_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_306
       (.I0(\r_reg[27]_26 [31]),
        .I1(\r_reg[26]_25 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [31]),
        .O(xpm_memory_tdpram_inst_i_306_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_307
       (.I0(\r_reg[31]_30 [31]),
        .I1(\r_reg[30]_29 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [31]),
        .O(xpm_memory_tdpram_inst_i_307_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_308
       (.I0(\r_reg[19]_18 [31]),
        .I1(\r_reg[18]_17 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [31]),
        .O(xpm_memory_tdpram_inst_i_308_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_309
       (.I0(\r_reg[23]_22 [31]),
        .I1(\r_reg[22]_21 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [31]),
        .O(xpm_memory_tdpram_inst_i_309_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_31
       (.I0(rs2_data[4]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [9]),
        .O(\instruction_reg[24]_7 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_310
       (.I0(\r_reg[11]_10 [31]),
        .I1(\r_reg[10]_9 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [31]),
        .O(xpm_memory_tdpram_inst_i_310_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_311
       (.I0(\r_reg[15]_14 [31]),
        .I1(\r_reg[14]_13 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [31]),
        .O(xpm_memory_tdpram_inst_i_311_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_312
       (.I0(\r_reg[3]_2 [31]),
        .I1(\r_reg[2]_1 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [31]),
        .O(xpm_memory_tdpram_inst_i_312_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_313
       (.I0(\r_reg[7]_6 [31]),
        .I1(\r_reg[6]_5 [31]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [31]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [31]),
        .O(xpm_memory_tdpram_inst_i_313_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_314
       (.I0(\r_reg[27]_26 [30]),
        .I1(\r_reg[26]_25 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[24]_23 [30]),
        .O(xpm_memory_tdpram_inst_i_314_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_315
       (.I0(\r_reg[31]_30 [30]),
        .I1(\r_reg[30]_29 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[28]_27 [30]),
        .O(xpm_memory_tdpram_inst_i_315_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_316
       (.I0(\r_reg[19]_18 [30]),
        .I1(\r_reg[18]_17 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[16]_15 [30]),
        .O(xpm_memory_tdpram_inst_i_316_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_317
       (.I0(\r_reg[23]_22 [30]),
        .I1(\r_reg[22]_21 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[20]_19 [30]),
        .O(xpm_memory_tdpram_inst_i_317_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_318
       (.I0(\r_reg[11]_10 [30]),
        .I1(\r_reg[10]_9 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[8]_7 [30]),
        .O(xpm_memory_tdpram_inst_i_318_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_319
       (.I0(\r_reg[15]_14 [30]),
        .I1(\r_reg[14]_13 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[12]_11 [30]),
        .O(xpm_memory_tdpram_inst_i_319_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_32
       (.I0(rs2_data[3]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [8]),
        .O(\instruction_reg[24]_7 [11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_320
       (.I0(\r_reg[3]_2 [30]),
        .I1(\r_reg[2]_1 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_82_0),
        .I4(\r_reg[1]_0 [30]),
        .O(xpm_memory_tdpram_inst_i_320_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_321
       (.I0(\r_reg[7]_6 [30]),
        .I1(\r_reg[6]_5 [30]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [30]),
        .I4(xpm_memory_tdpram_inst_i_82_0),
        .I5(\r_reg[4]_3 [30]),
        .O(xpm_memory_tdpram_inst_i_321_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_322
       (.I0(\r_reg[27]_26 [29]),
        .I1(\r_reg[26]_25 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [29]),
        .O(xpm_memory_tdpram_inst_i_322_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_323
       (.I0(\r_reg[31]_30 [29]),
        .I1(\r_reg[30]_29 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [29]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[28]_27 [29]),
        .O(xpm_memory_tdpram_inst_i_323_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_324
       (.I0(\r_reg[19]_18 [29]),
        .I1(\r_reg[18]_17 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [29]),
        .O(xpm_memory_tdpram_inst_i_324_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_325
       (.I0(\r_reg[23]_22 [29]),
        .I1(\r_reg[22]_21 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [29]),
        .O(xpm_memory_tdpram_inst_i_325_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_326
       (.I0(\r_reg[11]_10 [29]),
        .I1(\r_reg[10]_9 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [29]),
        .O(xpm_memory_tdpram_inst_i_326_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_327
       (.I0(\r_reg[15]_14 [29]),
        .I1(\r_reg[14]_13 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [29]),
        .O(xpm_memory_tdpram_inst_i_327_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_328
       (.I0(\r_reg[3]_2 [29]),
        .I1(\r_reg[2]_1 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [29]),
        .O(xpm_memory_tdpram_inst_i_328_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_329
       (.I0(\r_reg[7]_6 [29]),
        .I1(\r_reg[6]_5 [29]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [29]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [29]),
        .O(xpm_memory_tdpram_inst_i_329_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_33
       (.I0(rs2_data[2]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [7]),
        .O(\instruction_reg[24]_7 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_330
       (.I0(\r_reg[27]_26 [28]),
        .I1(\r_reg[26]_25 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[24]_23 [28]),
        .O(xpm_memory_tdpram_inst_i_330_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_331
       (.I0(\r_reg[31]_30 [28]),
        .I1(\r_reg[30]_29 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[28]_27 [28]),
        .O(xpm_memory_tdpram_inst_i_331_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_332
       (.I0(\r_reg[19]_18 [28]),
        .I1(\r_reg[18]_17 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[16]_15 [28]),
        .O(xpm_memory_tdpram_inst_i_332_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_333
       (.I0(\r_reg[23]_22 [28]),
        .I1(\r_reg[22]_21 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[20]_19 [28]),
        .O(xpm_memory_tdpram_inst_i_333_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_334
       (.I0(\r_reg[11]_10 [28]),
        .I1(\r_reg[10]_9 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[8]_7 [28]),
        .O(xpm_memory_tdpram_inst_i_334_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_335
       (.I0(\r_reg[15]_14 [28]),
        .I1(\r_reg[14]_13 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[12]_11 [28]),
        .O(xpm_memory_tdpram_inst_i_335_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_336
       (.I0(\r_reg[3]_2 [28]),
        .I1(\r_reg[2]_1 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\values_out_reg[24]_0 [5]),
        .I4(\r_reg[1]_0 [28]),
        .O(xpm_memory_tdpram_inst_i_336_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_337
       (.I0(\r_reg[7]_6 [28]),
        .I1(\r_reg[6]_5 [28]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [28]),
        .I4(\values_out_reg[24]_0 [5]),
        .I5(\r_reg[4]_3 [28]),
        .O(xpm_memory_tdpram_inst_i_337_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_338
       (.I0(\r_reg[27]_26 [27]),
        .I1(\r_reg[26]_25 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [27]),
        .O(xpm_memory_tdpram_inst_i_338_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_339
       (.I0(\r_reg[31]_30 [27]),
        .I1(\r_reg[30]_29 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [27]),
        .O(xpm_memory_tdpram_inst_i_339_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_34
       (.I0(\instruction_reg[24]_8 [1]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [6]),
        .O(\instruction_reg[24]_7 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_340
       (.I0(\r_reg[19]_18 [27]),
        .I1(\r_reg[18]_17 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [27]),
        .O(xpm_memory_tdpram_inst_i_340_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_341
       (.I0(\r_reg[23]_22 [27]),
        .I1(\r_reg[22]_21 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [27]),
        .O(xpm_memory_tdpram_inst_i_341_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_342
       (.I0(\r_reg[11]_10 [27]),
        .I1(\r_reg[10]_9 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [27]),
        .O(xpm_memory_tdpram_inst_i_342_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_343
       (.I0(\r_reg[15]_14 [27]),
        .I1(\r_reg[14]_13 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [27]),
        .O(xpm_memory_tdpram_inst_i_343_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_344
       (.I0(\r_reg[3]_2 [27]),
        .I1(\r_reg[2]_1 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [27]),
        .O(xpm_memory_tdpram_inst_i_344_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_345
       (.I0(\r_reg[7]_6 [27]),
        .I1(\r_reg[6]_5 [27]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [27]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [27]),
        .O(xpm_memory_tdpram_inst_i_345_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_346
       (.I0(\r_reg[27]_26 [26]),
        .I1(\r_reg[26]_25 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [26]),
        .O(xpm_memory_tdpram_inst_i_346_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_347
       (.I0(\r_reg[31]_30 [26]),
        .I1(\r_reg[30]_29 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [26]),
        .O(xpm_memory_tdpram_inst_i_347_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_348
       (.I0(\r_reg[19]_18 [26]),
        .I1(\r_reg[18]_17 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [26]),
        .O(xpm_memory_tdpram_inst_i_348_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_349
       (.I0(\r_reg[23]_22 [26]),
        .I1(\r_reg[22]_21 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [26]),
        .O(xpm_memory_tdpram_inst_i_349_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    xpm_memory_tdpram_inst_i_35
       (.I0(\instruction_reg[24]_8 [0]),
        .I1(\values_out_reg[16]_0 ),
        .I2(\values_out_reg[16] ),
        .I3(\instruction_reg[24]_8 [5]),
        .O(\instruction_reg[24]_7 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_350
       (.I0(\r_reg[11]_10 [26]),
        .I1(\r_reg[10]_9 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [26]),
        .O(xpm_memory_tdpram_inst_i_350_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_351
       (.I0(\r_reg[15]_14 [26]),
        .I1(\r_reg[14]_13 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [26]),
        .O(xpm_memory_tdpram_inst_i_351_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_352
       (.I0(\r_reg[3]_2 [26]),
        .I1(\r_reg[2]_1 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [26]),
        .O(xpm_memory_tdpram_inst_i_352_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_353
       (.I0(\r_reg[7]_6 [26]),
        .I1(\r_reg[6]_5 [26]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [26]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [26]),
        .O(xpm_memory_tdpram_inst_i_353_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_354
       (.I0(\r_reg[27]_26 [25]),
        .I1(\r_reg[26]_25 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [25]),
        .O(xpm_memory_tdpram_inst_i_354_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_355
       (.I0(\r_reg[31]_30 [25]),
        .I1(\r_reg[30]_29 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [25]),
        .O(xpm_memory_tdpram_inst_i_355_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_356
       (.I0(\r_reg[19]_18 [25]),
        .I1(\r_reg[18]_17 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [25]),
        .O(xpm_memory_tdpram_inst_i_356_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_357
       (.I0(\r_reg[23]_22 [25]),
        .I1(\r_reg[22]_21 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [25]),
        .O(xpm_memory_tdpram_inst_i_357_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_358
       (.I0(\r_reg[11]_10 [25]),
        .I1(\r_reg[10]_9 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [25]),
        .O(xpm_memory_tdpram_inst_i_358_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_359
       (.I0(\r_reg[15]_14 [25]),
        .I1(\r_reg[14]_13 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [25]),
        .O(xpm_memory_tdpram_inst_i_359_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_360
       (.I0(\r_reg[3]_2 [25]),
        .I1(\r_reg[2]_1 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [25]),
        .O(xpm_memory_tdpram_inst_i_360_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_361
       (.I0(\r_reg[7]_6 [25]),
        .I1(\r_reg[6]_5 [25]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [25]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [25]),
        .O(xpm_memory_tdpram_inst_i_361_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_362
       (.I0(\r_reg[27]_26 [24]),
        .I1(\r_reg[26]_25 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[25]_24 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[24]_23 [24]),
        .O(xpm_memory_tdpram_inst_i_362_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_363
       (.I0(\r_reg[31]_30 [24]),
        .I1(\r_reg[30]_29 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[29]_28 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[28]_27 [24]),
        .O(xpm_memory_tdpram_inst_i_363_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_364
       (.I0(\r_reg[19]_18 [24]),
        .I1(\r_reg[18]_17 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[17]_16 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[16]_15 [24]),
        .O(xpm_memory_tdpram_inst_i_364_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_365
       (.I0(\r_reg[23]_22 [24]),
        .I1(\r_reg[22]_21 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[21]_20 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[20]_19 [24]),
        .O(xpm_memory_tdpram_inst_i_365_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_366
       (.I0(\r_reg[11]_10 [24]),
        .I1(\r_reg[10]_9 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[9]_8 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[8]_7 [24]),
        .O(xpm_memory_tdpram_inst_i_366_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_367
       (.I0(\r_reg[15]_14 [24]),
        .I1(\r_reg[14]_13 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[13]_12 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[12]_11 [24]),
        .O(xpm_memory_tdpram_inst_i_367_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    xpm_memory_tdpram_inst_i_368
       (.I0(\r_reg[3]_2 [24]),
        .I1(\r_reg[2]_1 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(xpm_memory_tdpram_inst_i_154_0),
        .I4(\r_reg[1]_0 [24]),
        .O(xpm_memory_tdpram_inst_i_368_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_369
       (.I0(\r_reg[7]_6 [24]),
        .I1(\r_reg[6]_5 [24]),
        .I2(\values_out_reg[24]_0 [6]),
        .I3(\r_reg[5]_4 [24]),
        .I4(xpm_memory_tdpram_inst_i_154_0),
        .I5(\r_reg[4]_3 [24]),
        .O(xpm_memory_tdpram_inst_i_369_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_48
       (.I0(\instruction_reg[24]_8 [28]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [20]),
        .I4(\instruction_reg[24]_8 [12]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_49
       (.I0(\instruction_reg[24]_8 [27]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [19]),
        .I4(\instruction_reg[24]_8 [11]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_50
       (.I0(\instruction_reg[24]_8 [26]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [18]),
        .I4(\instruction_reg[24]_8 [10]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_51
       (.I0(\instruction_reg[24]_8 [25]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [17]),
        .I4(\instruction_reg[24]_8 [9]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_52
       (.I0(\instruction_reg[24]_8 [24]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [16]),
        .I4(\instruction_reg[24]_8 [8]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_53
       (.I0(\instruction_reg[24]_8 [23]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [15]),
        .I4(\instruction_reg[24]_8 [7]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_54
       (.I0(\instruction_reg[24]_8 [22]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [14]),
        .I4(\instruction_reg[24]_8 [6]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    xpm_memory_tdpram_inst_i_55
       (.I0(\instruction_reg[24]_8 [21]),
        .I1(\values_out_reg[16] ),
        .I2(\values_out_reg[16]_0 ),
        .I3(\instruction_reg[24]_8 [13]),
        .I4(\instruction_reg[24]_8 [5]),
        .I5(\values_out_reg[16]_1 ),
        .O(xpm_memory_tdpram_inst_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_56
       (.I0(xpm_memory_tdpram_inst_i_82_n_0),
        .I1(xpm_memory_tdpram_inst_i_83_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_84_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_85_n_0),
        .O(\instruction_reg[24]_8 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_57
       (.I0(xpm_memory_tdpram_inst_i_86_n_0),
        .I1(xpm_memory_tdpram_inst_i_87_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_88_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_89_n_0),
        .O(\instruction_reg[24]_8 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_58
       (.I0(xpm_memory_tdpram_inst_i_90_n_0),
        .I1(xpm_memory_tdpram_inst_i_91_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_92_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_93_n_0),
        .O(\instruction_reg[24]_8 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_59
       (.I0(xpm_memory_tdpram_inst_i_94_n_0),
        .I1(xpm_memory_tdpram_inst_i_95_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_96_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_97_n_0),
        .O(\instruction_reg[24]_8 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_60
       (.I0(xpm_memory_tdpram_inst_i_98_n_0),
        .I1(xpm_memory_tdpram_inst_i_99_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_100_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_101_n_0),
        .O(\instruction_reg[24]_8 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_61
       (.I0(xpm_memory_tdpram_inst_i_102_n_0),
        .I1(xpm_memory_tdpram_inst_i_103_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_104_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_105_n_0),
        .O(\instruction_reg[24]_8 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_62
       (.I0(xpm_memory_tdpram_inst_i_106_n_0),
        .I1(xpm_memory_tdpram_inst_i_107_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_108_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_109_n_0),
        .O(\instruction_reg[24]_8 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_63
       (.I0(xpm_memory_tdpram_inst_i_110_n_0),
        .I1(xpm_memory_tdpram_inst_i_111_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_112_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_113_n_0),
        .O(\instruction_reg[24]_8 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_64
       (.I0(xpm_memory_tdpram_inst_i_114_n_0),
        .I1(xpm_memory_tdpram_inst_i_115_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_116_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_117_n_0),
        .O(\instruction_reg[24]_8 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_65
       (.I0(xpm_memory_tdpram_inst_i_118_n_0),
        .I1(xpm_memory_tdpram_inst_i_119_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_120_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_121_n_0),
        .O(\instruction_reg[24]_8 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_66
       (.I0(xpm_memory_tdpram_inst_i_122_n_0),
        .I1(xpm_memory_tdpram_inst_i_123_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_124_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_125_n_0),
        .O(\instruction_reg[24]_8 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_67
       (.I0(xpm_memory_tdpram_inst_i_126_n_0),
        .I1(xpm_memory_tdpram_inst_i_127_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_128_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_129_n_0),
        .O(\instruction_reg[24]_8 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_68
       (.I0(xpm_memory_tdpram_inst_i_130_n_0),
        .I1(xpm_memory_tdpram_inst_i_131_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_132_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_133_n_0),
        .O(\instruction_reg[24]_8 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_69
       (.I0(xpm_memory_tdpram_inst_i_134_n_0),
        .I1(xpm_memory_tdpram_inst_i_135_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_136_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_137_n_0),
        .O(\instruction_reg[24]_8 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_70
       (.I0(xpm_memory_tdpram_inst_i_138_n_0),
        .I1(xpm_memory_tdpram_inst_i_139_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_140_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_141_n_0),
        .O(\instruction_reg[24]_8 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_71
       (.I0(xpm_memory_tdpram_inst_i_142_n_0),
        .I1(xpm_memory_tdpram_inst_i_143_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_144_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_145_n_0),
        .O(\instruction_reg[24]_8 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_74
       (.I0(xpm_memory_tdpram_inst_i_146_n_0),
        .I1(xpm_memory_tdpram_inst_i_147_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_148_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_149_n_0),
        .O(\instruction_reg[24]_8 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_75
       (.I0(xpm_memory_tdpram_inst_i_150_n_0),
        .I1(xpm_memory_tdpram_inst_i_151_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_152_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_153_n_0),
        .O(\instruction_reg[24]_8 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_76
       (.I0(xpm_memory_tdpram_inst_i_154_n_0),
        .I1(xpm_memory_tdpram_inst_i_155_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_156_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_157_n_0),
        .O(\instruction_reg[24]_8 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_77
       (.I0(xpm_memory_tdpram_inst_i_158_n_0),
        .I1(xpm_memory_tdpram_inst_i_159_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_160_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_161_n_0),
        .O(\instruction_reg[24]_8 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_78
       (.I0(xpm_memory_tdpram_inst_i_162_n_0),
        .I1(xpm_memory_tdpram_inst_i_163_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_164_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_165_n_0),
        .O(\instruction_reg[24]_8 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_79
       (.I0(xpm_memory_tdpram_inst_i_166_n_0),
        .I1(xpm_memory_tdpram_inst_i_167_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_168_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_169_n_0),
        .O(\instruction_reg[24]_8 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_80
       (.I0(xpm_memory_tdpram_inst_i_170_n_0),
        .I1(xpm_memory_tdpram_inst_i_171_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_172_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_173_n_0),
        .O(\instruction_reg[24]_8 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    xpm_memory_tdpram_inst_i_81
       (.I0(xpm_memory_tdpram_inst_i_174_n_0),
        .I1(xpm_memory_tdpram_inst_i_175_n_0),
        .I2(\values_out_reg[24]_0 [9]),
        .I3(xpm_memory_tdpram_inst_i_176_n_0),
        .I4(\values_out_reg[24]_0 [8]),
        .I5(xpm_memory_tdpram_inst_i_177_n_0),
        .O(\instruction_reg[24]_8 [21]));
  MUXF7 xpm_memory_tdpram_inst_i_82
       (.I0(xpm_memory_tdpram_inst_i_178_n_0),
        .I1(xpm_memory_tdpram_inst_i_179_n_0),
        .O(xpm_memory_tdpram_inst_i_82_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_83
       (.I0(xpm_memory_tdpram_inst_i_180_n_0),
        .I1(xpm_memory_tdpram_inst_i_181_n_0),
        .O(xpm_memory_tdpram_inst_i_83_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_84
       (.I0(xpm_memory_tdpram_inst_i_182_n_0),
        .I1(xpm_memory_tdpram_inst_i_183_n_0),
        .O(xpm_memory_tdpram_inst_i_84_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_85
       (.I0(xpm_memory_tdpram_inst_i_184_n_0),
        .I1(xpm_memory_tdpram_inst_i_185_n_0),
        .O(xpm_memory_tdpram_inst_i_85_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_86
       (.I0(xpm_memory_tdpram_inst_i_186_n_0),
        .I1(xpm_memory_tdpram_inst_i_187_n_0),
        .O(xpm_memory_tdpram_inst_i_86_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_87
       (.I0(xpm_memory_tdpram_inst_i_188_n_0),
        .I1(xpm_memory_tdpram_inst_i_189_n_0),
        .O(xpm_memory_tdpram_inst_i_87_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_88
       (.I0(xpm_memory_tdpram_inst_i_190_n_0),
        .I1(xpm_memory_tdpram_inst_i_191_n_0),
        .O(xpm_memory_tdpram_inst_i_88_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_89
       (.I0(xpm_memory_tdpram_inst_i_192_n_0),
        .I1(xpm_memory_tdpram_inst_i_193_n_0),
        .O(xpm_memory_tdpram_inst_i_89_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_90
       (.I0(xpm_memory_tdpram_inst_i_194_n_0),
        .I1(xpm_memory_tdpram_inst_i_195_n_0),
        .O(xpm_memory_tdpram_inst_i_90_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_91
       (.I0(xpm_memory_tdpram_inst_i_196_n_0),
        .I1(xpm_memory_tdpram_inst_i_197_n_0),
        .O(xpm_memory_tdpram_inst_i_91_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_92
       (.I0(xpm_memory_tdpram_inst_i_198_n_0),
        .I1(xpm_memory_tdpram_inst_i_199_n_0),
        .O(xpm_memory_tdpram_inst_i_92_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_93
       (.I0(xpm_memory_tdpram_inst_i_200_n_0),
        .I1(xpm_memory_tdpram_inst_i_201_n_0),
        .O(xpm_memory_tdpram_inst_i_93_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_94
       (.I0(xpm_memory_tdpram_inst_i_202_n_0),
        .I1(xpm_memory_tdpram_inst_i_203_n_0),
        .O(xpm_memory_tdpram_inst_i_94_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_95
       (.I0(xpm_memory_tdpram_inst_i_204_n_0),
        .I1(xpm_memory_tdpram_inst_i_205_n_0),
        .O(xpm_memory_tdpram_inst_i_95_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_96
       (.I0(xpm_memory_tdpram_inst_i_206_n_0),
        .I1(xpm_memory_tdpram_inst_i_207_n_0),
        .O(xpm_memory_tdpram_inst_i_96_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_97
       (.I0(xpm_memory_tdpram_inst_i_208_n_0),
        .I1(xpm_memory_tdpram_inst_i_209_n_0),
        .O(xpm_memory_tdpram_inst_i_97_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_98
       (.I0(xpm_memory_tdpram_inst_i_210_n_0),
        .I1(xpm_memory_tdpram_inst_i_211_n_0),
        .O(xpm_memory_tdpram_inst_i_98_n_0),
        .S(\values_out_reg[24]_0 [7]));
  MUXF7 xpm_memory_tdpram_inst_i_99
       (.I0(xpm_memory_tdpram_inst_i_212_n_0),
        .I1(xpm_memory_tdpram_inst_i_213_n_0),
        .O(xpm_memory_tdpram_inst_i_99_n_0),
        .S(\values_out_reg[24]_0 [7]));
endmodule

(* ORIG_REF_NAME = "shift_registr" *) 
module top_korner_RISC_V_0_0_shift_registr
   (mem_done,
    reset_all,
    mem_en,
    CLK);
  output mem_done;
  input reset_all;
  input mem_en;
  input CLK;

  wire CLK;
  wire mem_done;
  wire mem_en;
  wire reset_all;
  wire \shift_reg[0]_i_1_n_0 ;
  wire \shift_reg[1]_i_1_n_0 ;
  wire \shift_reg_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shift_reg[0]_i_1 
       (.I0(mem_en),
        .I1(reset_all),
        .O(\shift_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \shift_reg[1]_i_1 
       (.I0(\shift_reg_reg_n_0_[0] ),
        .I1(reset_all),
        .O(\shift_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\shift_reg[0]_i_1_n_0 ),
        .Q(\shift_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\shift_reg[1]_i_1_n_0 ),
        .Q(mem_done),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "program.mem" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "32768" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "4" *) (* P_NUM_COLS_WRITE_B = "4" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module top_korner_RISC_V_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire sleep;
  wire [3:0]wea;
  wire [3:0]web;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "U0/computer_inst/RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFF6F13FFFFFF37010E0E93000E222301EE202300000F1300001E370280006F),
    .INIT_01(256'h0000000000000073FF9FF06F009E2223008EA483FDDFF0EF0000806701EEA023),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
       (.ADDRARDADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dinb),
        .DIBDI(dina),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(doutb),
        .DOBDO(douta),
        .DOPADOP(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ena),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA(web),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,wea}));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "independent_clock" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "no_ecc" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MEMORY_INIT_FILE = "program.mem" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) 
(* MEMORY_SIZE = "32768" *) (* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
(* P_CLOCKING_MODE = "1" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "2" *) 
(* P_WRITE_MODE_B = "2" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* USE_MEM_INIT_MMI = "0" *) (* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "no_change" *) (* WRITE_MODE_B = "no_change" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
module top_korner_RISC_V_0_0_xpm_memory_tdpram
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire sleep;
  wire [3:0]wea;
  wire [3:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "program.mem" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "4" *) 
  (* P_NUM_COLS_WRITE_B = "4" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  top_korner_RISC_V_0_0_xpm_memory_base xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
