<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: Pwm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pwm Struct Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribE70.html">SAME70</a> &raquo; <a class="el" href="group__SAME70__PWM.html">Pulse Width Modulation Controller</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribS70.html">SAMS70</a> &raquo;  &#124; <a class="el" href="group__SAMS70__PWM.html">Pulse Width Modulation Controller</a><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsam.html">Atmel/Microchip SAM E70, S70, V70 and V71</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__RTEMSBSPsARMAtsamContribV71.html">SAMV71</a> &raquo;  &#124; <a class="el" href="group__SAMV71__PWM.html">Pulse Width Modulation Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af44b7c080ed575114213168f370af1fe"><td class="memItemLeft" align="right" valign="top"><a id="af44b7c080ed575114213168f370af1fe"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af44b7c080ed575114213168f370af1fe">PWM_CLK</a></td></tr>
<tr class="memdesc:af44b7c080ed575114213168f370af1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x00) PWM Clock Register <br /></td></tr>
<tr class="separator:af44b7c080ed575114213168f370af1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98a5a75cda31546c3f10d98e40b1df2"><td class="memItemLeft" align="right" valign="top"><a id="af98a5a75cda31546c3f10d98e40b1df2"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a></td></tr>
<tr class="memdesc:af98a5a75cda31546c3f10d98e40b1df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x04) PWM Enable Register <br /></td></tr>
<tr class="separator:af98a5a75cda31546c3f10d98e40b1df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memItemLeft" align="right" valign="top"><a id="aa5fa0570cb3649d0b6e68e13ea72858a"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a></td></tr>
<tr class="memdesc:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x08) PWM Disable Register <br /></td></tr>
<tr class="separator:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698461997ab5f9b9b0a768cd6f35727a"><td class="memItemLeft" align="right" valign="top"><a id="a698461997ab5f9b9b0a768cd6f35727a"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a></td></tr>
<tr class="memdesc:a698461997ab5f9b9b0a768cd6f35727a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x0C) PWM Status Register <br /></td></tr>
<tr class="separator:a698461997ab5f9b9b0a768cd6f35727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memItemLeft" align="right" valign="top"><a id="a9f7dadba0c48b75b8ae3009d4eed86b2"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a></td></tr>
<tr class="memdesc:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 <br /></td></tr>
<tr class="separator:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memItemLeft" align="right" valign="top"><a id="ad62fa8b62132f43ecad377a1a2b4e9e3"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a></td></tr>
<tr class="memdesc:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 <br /></td></tr>
<tr class="separator:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3b2b816a7371aa969783b0581a07f1"><td class="memItemLeft" align="right" valign="top"><a id="a2c3b2b816a7371aa969783b0581a07f1"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a></td></tr>
<tr class="memdesc:a2c3b2b816a7371aa969783b0581a07f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 <br /></td></tr>
<tr class="separator:a2c3b2b816a7371aa969783b0581a07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51a82155083c0a472e38ec35ead027b"><td class="memItemLeft" align="right" valign="top"><a id="ad51a82155083c0a472e38ec35ead027b"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a></td></tr>
<tr class="memdesc:ad51a82155083c0a472e38ec35ead027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 <br /></td></tr>
<tr class="separator:ad51a82155083c0a472e38ec35ead027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af7499a8a8c38dc36a90f07838c235c"><td class="memItemLeft" align="right" valign="top"><a id="a4af7499a8a8c38dc36a90f07838c235c"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a></td></tr>
<tr class="memdesc:a4af7499a8a8c38dc36a90f07838c235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register <br /></td></tr>
<tr class="separator:a4af7499a8a8c38dc36a90f07838c235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad190db63b9c3c51d3a40856f3925aeb"><td class="memItemLeft" align="right" valign="top"><a id="aad190db63b9c3c51d3a40856f3925aeb"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aad190db63b9c3c51d3a40856f3925aeb">PWM_DMAR</a></td></tr>
<tr class="memdesc:aad190db63b9c3c51d3a40856f3925aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x24) PWM DMA Register <br /></td></tr>
<tr class="separator:aad190db63b9c3c51d3a40856f3925aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531917d3f450f7ad0d55e8a2106906fe"><td class="memItemLeft" align="right" valign="top"><a id="a531917d3f450f7ad0d55e8a2106906fe"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a></td></tr>
<tr class="memdesc:a531917d3f450f7ad0d55e8a2106906fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register <br /></td></tr>
<tr class="separator:a531917d3f450f7ad0d55e8a2106906fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45588bc983b3bd8b68feae558217f4f"><td class="memItemLeft" align="right" valign="top"><a id="af45588bc983b3bd8b68feae558217f4f"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a></td></tr>
<tr class="memdesc:af45588bc983b3bd8b68feae558217f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register <br /></td></tr>
<tr class="separator:af45588bc983b3bd8b68feae558217f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memItemLeft" align="right" valign="top"><a id="a7f5c3823fd1fd2427eefee31fd075e8e"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a></td></tr>
<tr class="memdesc:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register <br /></td></tr>
<tr class="separator:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memItemLeft" align="right" valign="top"><a id="aa42f42c91e02a16ceae07e1ffd29b006"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a></td></tr>
<tr class="memdesc:aa42f42c91e02a16ceae07e1ffd29b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 <br /></td></tr>
<tr class="separator:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memItemLeft" align="right" valign="top"><a id="a64e5d011d5618d2a047b9e70dafe8a2a"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a></td></tr>
<tr class="memdesc:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 <br /></td></tr>
<tr class="separator:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memItemLeft" align="right" valign="top"><a id="a385a537ddc9c6c395d83d95c1a06ef19"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a></td></tr>
<tr class="memdesc:a385a537ddc9c6c395d83d95c1a06ef19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 <br /></td></tr>
<tr class="separator:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d3fa2563b0e4d6e9d0da560689263"><td class="memItemLeft" align="right" valign="top"><a id="a815d3fa2563b0e4d6e9d0da560689263"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a></td></tr>
<tr class="memdesc:a815d3fa2563b0e4d6e9d0da560689263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 <br /></td></tr>
<tr class="separator:a815d3fa2563b0e4d6e9d0da560689263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49467577b36a316a1785624f658b983"><td class="memItemLeft" align="right" valign="top"><a id="ab49467577b36a316a1785624f658b983"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ab49467577b36a316a1785624f658b983">PWM_OOV</a></td></tr>
<tr class="memdesc:ab49467577b36a316a1785624f658b983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register <br /></td></tr>
<tr class="separator:ab49467577b36a316a1785624f658b983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memItemLeft" align="right" valign="top"><a id="ae849226c0b45aa1e7a4b6353970f7cc0"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a></td></tr>
<tr class="memdesc:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register <br /></td></tr>
<tr class="separator:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memItemLeft" align="right" valign="top"><a id="aaaeaaa05fb609641fb915fadcc3dc440"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a></td></tr>
<tr class="memdesc:aaaeaaa05fb609641fb915fadcc3dc440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register <br /></td></tr>
<tr class="separator:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memItemLeft" align="right" valign="top"><a id="afe7ebaa1b564156e7c974cc8743bf6b0"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a></td></tr>
<tr class="memdesc:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register <br /></td></tr>
<tr class="separator:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa925947ae2f13035028966882c7887"><td class="memItemLeft" align="right" valign="top"><a id="a7aa925947ae2f13035028966882c7887"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a></td></tr>
<tr class="memdesc:a7aa925947ae2f13035028966882c7887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register <br /></td></tr>
<tr class="separator:a7aa925947ae2f13035028966882c7887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a2bcdf60ea492aa45213f1e86df095"><td class="memItemLeft" align="right" valign="top"><a id="a43a2bcdf60ea492aa45213f1e86df095"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a></td></tr>
<tr class="memdesc:a43a2bcdf60ea492aa45213f1e86df095"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register <br /></td></tr>
<tr class="separator:a43a2bcdf60ea492aa45213f1e86df095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00025ddbc45edc6db0c57987237d2851"><td class="memItemLeft" align="right" valign="top"><a id="a00025ddbc45edc6db0c57987237d2851"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a></td></tr>
<tr class="memdesc:a00025ddbc45edc6db0c57987237d2851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register <br /></td></tr>
<tr class="separator:a00025ddbc45edc6db0c57987237d2851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memItemLeft" align="right" valign="top"><a id="a4f928b7c529e928cd4ff9607f79cd5fd"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a></td></tr>
<tr class="memdesc:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register <br /></td></tr>
<tr class="separator:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbca535e1afb2eea771be902a805d603"><td class="memItemLeft" align="right" valign="top"><a id="acbca535e1afb2eea771be902a805d603"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#acbca535e1afb2eea771be902a805d603">PWM_FCR</a></td></tr>
<tr class="memdesc:acbca535e1afb2eea771be902a805d603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register <br /></td></tr>
<tr class="separator:acbca535e1afb2eea771be902a805d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="memItemLeft" align="right" valign="top"><a id="a4ed48cde0dfe14386ba64aeedcfe7b1b"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4ed48cde0dfe14386ba64aeedcfe7b1b">PWM_FPV1</a></td></tr>
<tr class="memdesc:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register 1 <br /></td></tr>
<tr class="separator:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a77674da2327301735f8890839b60f"><td class="memItemLeft" align="right" valign="top"><a id="a89a77674da2327301735f8890839b60f"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a89a77674da2327301735f8890839b60f">PWM_FPE</a></td></tr>
<tr class="memdesc:a89a77674da2327301735f8890839b60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register <br /></td></tr>
<tr class="separator:a89a77674da2327301735f8890839b60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b00e2354f768d5aaed42bcecd668b3"><td class="memItemLeft" align="right" valign="top"><a id="aa3b00e2354f768d5aaed42bcecd668b3"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [3]</td></tr>
<tr class="separator:aa3b00e2354f768d5aaed42bcecd668b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8cc40caf90f10d23ba33008e2b4872"><td class="memItemLeft" align="right" valign="top"><a id="acd8cc40caf90f10d23ba33008e2b4872"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#acd8cc40caf90f10d23ba33008e2b4872">PWM_ELMR</a> [2]</td></tr>
<tr class="memdesc:acd8cc40caf90f10d23ba33008e2b4872"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register <br /></td></tr>
<tr class="separator:acd8cc40caf90f10d23ba33008e2b4872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af139c633f6769f7c5bcb4a729ab79fb3"><td class="memItemLeft" align="right" valign="top"><a id="af139c633f6769f7c5bcb4a729ab79fb3"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [7]</td></tr>
<tr class="separator:af139c633f6769f7c5bcb4a729ab79fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7999c9cc2034e2cd8082c307bc02e070"><td class="memItemLeft" align="right" valign="top"><a id="a7999c9cc2034e2cd8082c307bc02e070"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7999c9cc2034e2cd8082c307bc02e070">PWM_SSPR</a></td></tr>
<tr class="memdesc:a7999c9cc2034e2cd8082c307bc02e070"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xA0) PWM Spread Spectrum Register <br /></td></tr>
<tr class="separator:a7999c9cc2034e2cd8082c307bc02e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaa5140cd0ab84ba47f03090834f23c"><td class="memItemLeft" align="right" valign="top"><a id="a9eaa5140cd0ab84ba47f03090834f23c"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9eaa5140cd0ab84ba47f03090834f23c">PWM_SSPUP</a></td></tr>
<tr class="memdesc:a9eaa5140cd0ab84ba47f03090834f23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xA4) PWM Spread Spectrum Update Register <br /></td></tr>
<tr class="separator:a9eaa5140cd0ab84ba47f03090834f23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d93426dbdd33bc72ced1ca1ebd72d4"><td class="memItemLeft" align="right" valign="top"><a id="ae8d93426dbdd33bc72ced1ca1ebd72d4"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:ae8d93426dbdd33bc72ced1ca1ebd72d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc82466754e7003ffc6f0017aaef1b41"><td class="memItemLeft" align="right" valign="top"><a id="adc82466754e7003ffc6f0017aaef1b41"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a></td></tr>
<tr class="memdesc:adc82466754e7003ffc6f0017aaef1b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register <br /></td></tr>
<tr class="separator:adc82466754e7003ffc6f0017aaef1b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1877338cb13e50f642858bb899733975"><td class="memItemLeft" align="right" valign="top"><a id="a1877338cb13e50f642858bb899733975"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [3]</td></tr>
<tr class="separator:a1877338cb13e50f642858bb899733975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b068d9100376c38d9ea70c401a94f6b"><td class="memItemLeft" align="right" valign="top"><a id="a1b068d9100376c38d9ea70c401a94f6b"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a1b068d9100376c38d9ea70c401a94f6b">PWM_FPV2</a></td></tr>
<tr class="memdesc:a1b068d9100376c38d9ea70c401a94f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xC0) PWM Fault Protection Value 2 Register <br /></td></tr>
<tr class="separator:a1b068d9100376c38d9ea70c401a94f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a601b4211659261603f0b3556d6e0e"><td class="memItemLeft" align="right" valign="top"><a id="ae2a601b4211659261603f0b3556d6e0e"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [8]</td></tr>
<tr class="separator:ae2a601b4211659261603f0b3556d6e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442b89c8b56e3742c6a060979443c6c6"><td class="memItemLeft" align="right" valign="top"><a id="a442b89c8b56e3742c6a060979443c6c6"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a></td></tr>
<tr class="memdesc:a442b89c8b56e3742c6a060979443c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE4) PWM Write Protection Control Register <br /></td></tr>
<tr class="separator:a442b89c8b56e3742c6a060979443c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7152d66306ca3dd7a8847787c220efa"><td class="memItemLeft" align="right" valign="top"><a id="ab7152d66306ca3dd7a8847787c220efa"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a></td></tr>
<tr class="memdesc:ab7152d66306ca3dd7a8847787c220efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE8) PWM Write Protection Status Register <br /></td></tr>
<tr class="separator:ab7152d66306ca3dd7a8847787c220efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5876905d1ee0bb06e373eeb3fb9bf34c"><td class="memItemLeft" align="right" valign="top"><a id="a5876905d1ee0bb06e373eeb3fb9bf34c"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [17]</td></tr>
<tr class="separator:a5876905d1ee0bb06e373eeb3fb9bf34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5570287157f5084b4d13cfaf3f26edaa"><td class="memItemLeft" align="right" valign="top"><a id="a5570287157f5084b4d13cfaf3f26edaa"></a>
<a class="el" href="structPwmCmp.html">PwmCmp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a5570287157f5084b4d13cfaf3f26edaa">PWM_CMP</a> [<a class="el" href="group__SAMV71__PWM.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td></tr>
<tr class="memdesc:a5570287157f5084b4d13cfaf3f26edaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x130) 0 .. 7 <br /></td></tr>
<tr class="separator:a5570287157f5084b4d13cfaf3f26edaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a7fd704476ca5019509faf487cb0d3"><td class="memItemLeft" align="right" valign="top"><a id="a39a7fd704476ca5019509faf487cb0d3"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [20]</td></tr>
<tr class="separator:a39a7fd704476ca5019509faf487cb0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3c758a801d888de5d24e8b4ccf12cc"><td class="memItemLeft" align="right" valign="top"><a id="afb3c758a801d888de5d24e8b4ccf12cc"></a>
<a class="el" href="structPwmCh__num.html">PwmCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afb3c758a801d888de5d24e8b4ccf12cc">PWM_CH_NUM</a> [<a class="el" href="group__SAMS70__PWM.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td></tr>
<tr class="memdesc:afb3c758a801d888de5d24e8b4ccf12cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 3 <br /></td></tr>
<tr class="separator:afb3c758a801d888de5d24e8b4ccf12cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74bd2cd158e9c486844e9fff3a406ad"><td class="memItemLeft" align="right" valign="top"><a id="ac74bd2cd158e9c486844e9fff3a406ad"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [96]</td></tr>
<tr class="separator:ac74bd2cd158e9c486844e9fff3a406ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953079455e6417e6a2fd560524363563"><td class="memItemLeft" align="right" valign="top"><a id="a953079455e6417e6a2fd560524363563"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a953079455e6417e6a2fd560524363563">PWM_CMUPD0</a></td></tr>
<tr class="memdesc:a953079455e6417e6a2fd560524363563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) <br /></td></tr>
<tr class="separator:a953079455e6417e6a2fd560524363563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b0760ab0ec60f31f5f0eeb490ccfb4"><td class="memItemLeft" align="right" valign="top"><a id="af1b0760ab0ec60f31f5f0eeb490ccfb4"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [7]</td></tr>
<tr class="separator:af1b0760ab0ec60f31f5f0eeb490ccfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4988962d16500530519049802c5daf34"><td class="memItemLeft" align="right" valign="top"><a id="a4988962d16500530519049802c5daf34"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4988962d16500530519049802c5daf34">PWM_CMUPD1</a></td></tr>
<tr class="memdesc:a4988962d16500530519049802c5daf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) <br /></td></tr>
<tr class="separator:a4988962d16500530519049802c5daf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbddd165d3262114572d5ebb877e4c6"><td class="memItemLeft" align="right" valign="top"><a id="a3dbddd165d3262114572d5ebb877e4c6"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [2]</td></tr>
<tr class="separator:a3dbddd165d3262114572d5ebb877e4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79825783f70ac69e200029c7858b309"><td class="memItemLeft" align="right" valign="top"><a id="aa79825783f70ac69e200029c7858b309"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aa79825783f70ac69e200029c7858b309">PWM_ETRG1</a></td></tr>
<tr class="memdesc:aa79825783f70ac69e200029c7858b309"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x42C) PWM External Trigger Register (trg_num = 1) <br /></td></tr>
<tr class="separator:aa79825783f70ac69e200029c7858b309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="memItemLeft" align="right" valign="top"><a id="a6daf0d3cf7806f04cf6fdfdf1068b79e"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a6daf0d3cf7806f04cf6fdfdf1068b79e">PWM_LEBR1</a></td></tr>
<tr class="memdesc:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) <br /></td></tr>
<tr class="separator:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3388eb86191d53a04071ec30ffe16faf"><td class="memItemLeft" align="right" valign="top"><a id="a3388eb86191d53a04071ec30ffe16faf"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [3]</td></tr>
<tr class="separator:a3388eb86191d53a04071ec30ffe16faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44305cae6a0e803334e9a34ad5238555"><td class="memItemLeft" align="right" valign="top"><a id="a44305cae6a0e803334e9a34ad5238555"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a44305cae6a0e803334e9a34ad5238555">PWM_CMUPD2</a></td></tr>
<tr class="memdesc:a44305cae6a0e803334e9a34ad5238555"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) <br /></td></tr>
<tr class="separator:a44305cae6a0e803334e9a34ad5238555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab764ec36d04c0ebb08a86054274b9c20"><td class="memItemLeft" align="right" valign="top"><a id="ab764ec36d04c0ebb08a86054274b9c20"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [2]</td></tr>
<tr class="separator:ab764ec36d04c0ebb08a86054274b9c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5099c5bd5bee102dbd4a1f883bc58dd8"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a5099c5bd5bee102dbd4a1f883bc58dd8">PWM_ETRG2</a></td></tr>
<tr class="memdesc:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x44C) PWM External Trigger Register (trg_num = 2) <br /></td></tr>
<tr class="separator:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659974ffb8eeb2512077e7e464866af3"><td class="memItemLeft" align="right" valign="top"><a id="a659974ffb8eeb2512077e7e464866af3"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a659974ffb8eeb2512077e7e464866af3">PWM_LEBR2</a></td></tr>
<tr class="memdesc:a659974ffb8eeb2512077e7e464866af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) <br /></td></tr>
<tr class="separator:a659974ffb8eeb2512077e7e464866af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c356cce300c3750711850ad8a6bf041"><td class="memItemLeft" align="right" valign="top"><a id="a0c356cce300c3750711850ad8a6bf041"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [3]</td></tr>
<tr class="separator:a0c356cce300c3750711850ad8a6bf041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90782f05debeb04617fbf7f0c38ed6ba"><td class="memItemLeft" align="right" valign="top"><a id="a90782f05debeb04617fbf7f0c38ed6ba"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a90782f05debeb04617fbf7f0c38ed6ba">PWM_CMUPD3</a></td></tr>
<tr class="memdesc:a90782f05debeb04617fbf7f0c38ed6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) <br /></td></tr>
<tr class="separator:a90782f05debeb04617fbf7f0c38ed6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc1f26f77e1e97a23a016ca37f52ae4"><td class="memItemLeft" align="right" valign="top"><a id="a1fc1f26f77e1e97a23a016ca37f52ae4"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a1fc1f26f77e1e97a23a016ca37f52ae4">PWM_CMPV0</a></td></tr>
<tr class="memdesc:a1fc1f26f77e1e97a23a016ca37f52ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x130) PWM Comparison 0 Value Register <br /></td></tr>
<tr class="separator:a1fc1f26f77e1e97a23a016ca37f52ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5ce2f411f4a54b3deb7638e65c3ade"><td class="memItemLeft" align="right" valign="top"><a id="a9f5ce2f411f4a54b3deb7638e65c3ade"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9f5ce2f411f4a54b3deb7638e65c3ade">PWM_CMPVUPD0</a></td></tr>
<tr class="memdesc:a9f5ce2f411f4a54b3deb7638e65c3ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x134) PWM Comparison 0 Value Update Register <br /></td></tr>
<tr class="separator:a9f5ce2f411f4a54b3deb7638e65c3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71825aef4114b4cbe43830703fc1214e"><td class="memItemLeft" align="right" valign="top"><a id="a71825aef4114b4cbe43830703fc1214e"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a71825aef4114b4cbe43830703fc1214e">PWM_CMPM0</a></td></tr>
<tr class="memdesc:a71825aef4114b4cbe43830703fc1214e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x138) PWM Comparison 0 Mode Register <br /></td></tr>
<tr class="separator:a71825aef4114b4cbe43830703fc1214e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c05f01bf39705b236837cb4c755b10"><td class="memItemLeft" align="right" valign="top"><a id="a33c05f01bf39705b236837cb4c755b10"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a33c05f01bf39705b236837cb4c755b10">PWM_CMPMUPD0</a></td></tr>
<tr class="memdesc:a33c05f01bf39705b236837cb4c755b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x13C) PWM Comparison 0 Mode Update Register <br /></td></tr>
<tr class="separator:a33c05f01bf39705b236837cb4c755b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275ae0a19a7738b381b256bf74965d00"><td class="memItemLeft" align="right" valign="top"><a id="a275ae0a19a7738b381b256bf74965d00"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a275ae0a19a7738b381b256bf74965d00">PWM_CMPV1</a></td></tr>
<tr class="memdesc:a275ae0a19a7738b381b256bf74965d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x140) PWM Comparison 1 Value Register <br /></td></tr>
<tr class="separator:a275ae0a19a7738b381b256bf74965d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a22a51b88cd7c08a7a4ec358f15935d"><td class="memItemLeft" align="right" valign="top"><a id="a7a22a51b88cd7c08a7a4ec358f15935d"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7a22a51b88cd7c08a7a4ec358f15935d">PWM_CMPVUPD1</a></td></tr>
<tr class="memdesc:a7a22a51b88cd7c08a7a4ec358f15935d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x144) PWM Comparison 1 Value Update Register <br /></td></tr>
<tr class="separator:a7a22a51b88cd7c08a7a4ec358f15935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3202730a4f6d538c86c48890a3f090"><td class="memItemLeft" align="right" valign="top"><a id="a4d3202730a4f6d538c86c48890a3f090"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4d3202730a4f6d538c86c48890a3f090">PWM_CMPM1</a></td></tr>
<tr class="memdesc:a4d3202730a4f6d538c86c48890a3f090"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x148) PWM Comparison 1 Mode Register <br /></td></tr>
<tr class="separator:a4d3202730a4f6d538c86c48890a3f090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a9b9c76b079762bb4f31d5cc2d21ac"><td class="memItemLeft" align="right" valign="top"><a id="a09a9b9c76b079762bb4f31d5cc2d21ac"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a09a9b9c76b079762bb4f31d5cc2d21ac">PWM_CMPMUPD1</a></td></tr>
<tr class="memdesc:a09a9b9c76b079762bb4f31d5cc2d21ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x14C) PWM Comparison 1 Mode Update Register <br /></td></tr>
<tr class="separator:a09a9b9c76b079762bb4f31d5cc2d21ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c796eee6ffeddfe9db1116f1f8628c"><td class="memItemLeft" align="right" valign="top"><a id="a62c796eee6ffeddfe9db1116f1f8628c"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a62c796eee6ffeddfe9db1116f1f8628c">PWM_CMPV2</a></td></tr>
<tr class="memdesc:a62c796eee6ffeddfe9db1116f1f8628c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x150) PWM Comparison 2 Value Register <br /></td></tr>
<tr class="separator:a62c796eee6ffeddfe9db1116f1f8628c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6366058a6fd65aeae1a2bfd9d971c06"><td class="memItemLeft" align="right" valign="top"><a id="ae6366058a6fd65aeae1a2bfd9d971c06"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ae6366058a6fd65aeae1a2bfd9d971c06">PWM_CMPVUPD2</a></td></tr>
<tr class="memdesc:ae6366058a6fd65aeae1a2bfd9d971c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x154) PWM Comparison 2 Value Update Register <br /></td></tr>
<tr class="separator:ae6366058a6fd65aeae1a2bfd9d971c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3a2e7f7191b802a3854e79027ce4fc"><td class="memItemLeft" align="right" valign="top"><a id="afe3a2e7f7191b802a3854e79027ce4fc"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afe3a2e7f7191b802a3854e79027ce4fc">PWM_CMPM2</a></td></tr>
<tr class="memdesc:afe3a2e7f7191b802a3854e79027ce4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x158) PWM Comparison 2 Mode Register <br /></td></tr>
<tr class="separator:afe3a2e7f7191b802a3854e79027ce4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf922282f4f056784aeb442ece99851"><td class="memItemLeft" align="right" valign="top"><a id="aaaf922282f4f056784aeb442ece99851"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aaaf922282f4f056784aeb442ece99851">PWM_CMPMUPD2</a></td></tr>
<tr class="memdesc:aaaf922282f4f056784aeb442ece99851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x15C) PWM Comparison 2 Mode Update Register <br /></td></tr>
<tr class="separator:aaaf922282f4f056784aeb442ece99851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af460355d7324b67527271d6cca59cd94"><td class="memItemLeft" align="right" valign="top"><a id="af460355d7324b67527271d6cca59cd94"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af460355d7324b67527271d6cca59cd94">PWM_CMPV3</a></td></tr>
<tr class="memdesc:af460355d7324b67527271d6cca59cd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x160) PWM Comparison 3 Value Register <br /></td></tr>
<tr class="separator:af460355d7324b67527271d6cca59cd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df0446ba9416fee482a1678d5248275"><td class="memItemLeft" align="right" valign="top"><a id="a7df0446ba9416fee482a1678d5248275"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7df0446ba9416fee482a1678d5248275">PWM_CMPVUPD3</a></td></tr>
<tr class="memdesc:a7df0446ba9416fee482a1678d5248275"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x164) PWM Comparison 3 Value Update Register <br /></td></tr>
<tr class="separator:a7df0446ba9416fee482a1678d5248275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798064b3dc17d2252b2e60e82bc04231"><td class="memItemLeft" align="right" valign="top"><a id="a798064b3dc17d2252b2e60e82bc04231"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a798064b3dc17d2252b2e60e82bc04231">PWM_CMPM3</a></td></tr>
<tr class="memdesc:a798064b3dc17d2252b2e60e82bc04231"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x168) PWM Comparison 3 Mode Register <br /></td></tr>
<tr class="separator:a798064b3dc17d2252b2e60e82bc04231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d530184678d63a84812ef950ed3f46"><td class="memItemLeft" align="right" valign="top"><a id="a61d530184678d63a84812ef950ed3f46"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a61d530184678d63a84812ef950ed3f46">PWM_CMPMUPD3</a></td></tr>
<tr class="memdesc:a61d530184678d63a84812ef950ed3f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x16C) PWM Comparison 3 Mode Update Register <br /></td></tr>
<tr class="separator:a61d530184678d63a84812ef950ed3f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414a2c00bf277e079bd5c9d5dbddda15"><td class="memItemLeft" align="right" valign="top"><a id="a414a2c00bf277e079bd5c9d5dbddda15"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a414a2c00bf277e079bd5c9d5dbddda15">PWM_CMPV4</a></td></tr>
<tr class="memdesc:a414a2c00bf277e079bd5c9d5dbddda15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x170) PWM Comparison 4 Value Register <br /></td></tr>
<tr class="separator:a414a2c00bf277e079bd5c9d5dbddda15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e259f1becc6dfd7c7696f1438e3e4fb"><td class="memItemLeft" align="right" valign="top"><a id="a9e259f1becc6dfd7c7696f1438e3e4fb"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9e259f1becc6dfd7c7696f1438e3e4fb">PWM_CMPVUPD4</a></td></tr>
<tr class="memdesc:a9e259f1becc6dfd7c7696f1438e3e4fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x174) PWM Comparison 4 Value Update Register <br /></td></tr>
<tr class="separator:a9e259f1becc6dfd7c7696f1438e3e4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10da66bd6d902c4da99670f507302cc"><td class="memItemLeft" align="right" valign="top"><a id="ae10da66bd6d902c4da99670f507302cc"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ae10da66bd6d902c4da99670f507302cc">PWM_CMPM4</a></td></tr>
<tr class="memdesc:ae10da66bd6d902c4da99670f507302cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x178) PWM Comparison 4 Mode Register <br /></td></tr>
<tr class="separator:ae10da66bd6d902c4da99670f507302cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3ac8e0ca521e57093b35159a551867"><td class="memItemLeft" align="right" valign="top"><a id="a8d3ac8e0ca521e57093b35159a551867"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a8d3ac8e0ca521e57093b35159a551867">PWM_CMPMUPD4</a></td></tr>
<tr class="memdesc:a8d3ac8e0ca521e57093b35159a551867"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x17C) PWM Comparison 4 Mode Update Register <br /></td></tr>
<tr class="separator:a8d3ac8e0ca521e57093b35159a551867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98177d560ce0701c72542572a8d0149f"><td class="memItemLeft" align="right" valign="top"><a id="a98177d560ce0701c72542572a8d0149f"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a98177d560ce0701c72542572a8d0149f">PWM_CMPV5</a></td></tr>
<tr class="memdesc:a98177d560ce0701c72542572a8d0149f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x180) PWM Comparison 5 Value Register <br /></td></tr>
<tr class="separator:a98177d560ce0701c72542572a8d0149f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad6367d624b793ef5103edeafd38d43"><td class="memItemLeft" align="right" valign="top"><a id="afad6367d624b793ef5103edeafd38d43"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afad6367d624b793ef5103edeafd38d43">PWM_CMPVUPD5</a></td></tr>
<tr class="memdesc:afad6367d624b793ef5103edeafd38d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x184) PWM Comparison 5 Value Update Register <br /></td></tr>
<tr class="separator:afad6367d624b793ef5103edeafd38d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5833cc7229cd2b49a9cd344f94cb20"><td class="memItemLeft" align="right" valign="top"><a id="abf5833cc7229cd2b49a9cd344f94cb20"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#abf5833cc7229cd2b49a9cd344f94cb20">PWM_CMPM5</a></td></tr>
<tr class="memdesc:abf5833cc7229cd2b49a9cd344f94cb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x188) PWM Comparison 5 Mode Register <br /></td></tr>
<tr class="separator:abf5833cc7229cd2b49a9cd344f94cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d1005700908f5e8e9bbb5eba95e984"><td class="memItemLeft" align="right" valign="top"><a id="af8d1005700908f5e8e9bbb5eba95e984"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af8d1005700908f5e8e9bbb5eba95e984">PWM_CMPMUPD5</a></td></tr>
<tr class="memdesc:af8d1005700908f5e8e9bbb5eba95e984"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x18C) PWM Comparison 5 Mode Update Register <br /></td></tr>
<tr class="separator:af8d1005700908f5e8e9bbb5eba95e984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad234b6219682f64d35ed36911637b685"><td class="memItemLeft" align="right" valign="top"><a id="ad234b6219682f64d35ed36911637b685"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad234b6219682f64d35ed36911637b685">PWM_CMPV6</a></td></tr>
<tr class="memdesc:ad234b6219682f64d35ed36911637b685"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x190) PWM Comparison 6 Value Register <br /></td></tr>
<tr class="separator:ad234b6219682f64d35ed36911637b685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653ef86e17380a11d23c3882d86ee5e3"><td class="memItemLeft" align="right" valign="top"><a id="a653ef86e17380a11d23c3882d86ee5e3"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a653ef86e17380a11d23c3882d86ee5e3">PWM_CMPVUPD6</a></td></tr>
<tr class="memdesc:a653ef86e17380a11d23c3882d86ee5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x194) PWM Comparison 6 Value Update Register <br /></td></tr>
<tr class="separator:a653ef86e17380a11d23c3882d86ee5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0020604e8251cb59140ad101b0cc12cd"><td class="memItemLeft" align="right" valign="top"><a id="a0020604e8251cb59140ad101b0cc12cd"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a0020604e8251cb59140ad101b0cc12cd">PWM_CMPM6</a></td></tr>
<tr class="memdesc:a0020604e8251cb59140ad101b0cc12cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x198) PWM Comparison 6 Mode Register <br /></td></tr>
<tr class="separator:a0020604e8251cb59140ad101b0cc12cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f62386d26d623e2c14736219d974e13"><td class="memItemLeft" align="right" valign="top"><a id="a6f62386d26d623e2c14736219d974e13"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a6f62386d26d623e2c14736219d974e13">PWM_CMPMUPD6</a></td></tr>
<tr class="memdesc:a6f62386d26d623e2c14736219d974e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x19C) PWM Comparison 6 Mode Update Register <br /></td></tr>
<tr class="separator:a6f62386d26d623e2c14736219d974e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d56fe48d8eccc3e221b4ac45aeb4b"><td class="memItemLeft" align="right" valign="top"><a id="a5e0d56fe48d8eccc3e221b4ac45aeb4b"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a5e0d56fe48d8eccc3e221b4ac45aeb4b">PWM_CMPV7</a></td></tr>
<tr class="memdesc:a5e0d56fe48d8eccc3e221b4ac45aeb4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1A0) PWM Comparison 7 Value Register <br /></td></tr>
<tr class="separator:a5e0d56fe48d8eccc3e221b4ac45aeb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac47dfec146ec3ffc1c8a6fb3426ce9a"><td class="memItemLeft" align="right" valign="top"><a id="aac47dfec146ec3ffc1c8a6fb3426ce9a"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aac47dfec146ec3ffc1c8a6fb3426ce9a">PWM_CMPVUPD7</a></td></tr>
<tr class="memdesc:aac47dfec146ec3ffc1c8a6fb3426ce9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1A4) PWM Comparison 7 Value Update Register <br /></td></tr>
<tr class="separator:aac47dfec146ec3ffc1c8a6fb3426ce9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218c85fe7eb2597df747e2094d9b1eb3"><td class="memItemLeft" align="right" valign="top"><a id="a218c85fe7eb2597df747e2094d9b1eb3"></a>
<a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a218c85fe7eb2597df747e2094d9b1eb3">PWM_CMPM7</a></td></tr>
<tr class="memdesc:a218c85fe7eb2597df747e2094d9b1eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1A8) PWM Comparison 7 Mode Register <br /></td></tr>
<tr class="separator:a218c85fe7eb2597df747e2094d9b1eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9aaac8fb2adec09d13c71f178a8f1c"><td class="memItemLeft" align="right" valign="top"><a id="a3a9aaac8fb2adec09d13c71f178a8f1c"></a>
<a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a3a9aaac8fb2adec09d13c71f178a8f1c">PWM_CMPMUPD7</a></td></tr>
<tr class="memdesc:a3a9aaac8fb2adec09d13c71f178a8f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1AC) PWM Comparison 7 Mode Update Register <br /></td></tr>
<tr class="separator:a3a9aaac8fb2adec09d13c71f178a8f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741f910ff2831e2a681790690bd3d4bf"><td class="memItemLeft" align="right" valign="top"><a id="a741f910ff2831e2a681790690bd3d4bf"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a741f910ff2831e2a681790690bd3d4bf">PWM_VERSION</a></td></tr>
<tr class="memdesc:a741f910ff2831e2a681790690bd3d4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xFC) Version Register <br /></td></tr>
<tr class="separator:a741f910ff2831e2a681790690bd3d4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af47082703620098927c27bd59f5490d3"><td class="memItemLeft" align="right" valign="top"><a id="af47082703620098927c27bd59f5490d3"></a>
<a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved14</b> [3]</td></tr>
<tr class="separator:af47082703620098927c27bd59f5490d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>bsps/arm/atsam/include/libchip/include/same70/component/<a class="el" href="same70_2component_2component__pwm_8h_source.html">component_pwm.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
