Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: vector_reflector_pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vector_reflector_pipeline.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vector_reflector_pipeline"
Output Format                      : NGC
Target Device                      : xc5vfx130t-2-ff1738

---- Source Options
Top Module Name                    : vector_reflector_pipeline
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fixed.v" in library work
Module <fixed_mul_comb> compiled
Module <fixed_mul> compiled
Module <fixed_mul_integer> compiled
Module <fixed_mul_integer_comb> compiled
Module <fixed_add> compiled
Module <fixed_add_ce> compiled
Module <fixed_add3> compiled
Module <fixed_sub> compiled
Module <fixed_add_comb> compiled
Module <fixed_sub_comb> compiled
Compiling verilog file "vector_mul.v" in library work
Module <fixed_Q8_24_to_Q16_16> compiled
Module <vector_mul_comb> compiled
Module <vector_mul> compiled
Module <vector_mul_integer> compiled
Compiling verilog file "vector_dot.v" in library work
Module <vector_mul_integer_comb> compiled
Module <vector_dot_comb> compiled
Module <vector_dot> compiled
Compiling verilog file "vector_add.v" in library work
Module <vector_Q24_8_to_Q16_16> compiled
Module <vector_add> compiled
Module <vector_add_ce> compiled
Compiling verilog file "signal_pipe.v" in library work
Module <vector_add_comb> compiled
Module <signal_pipe> compiled
Compiling verilog file "vector_reflector.v" in library work
Module <signal_pipe_ce> compiled
Module <vector_reflector_pipeline> compiled
No errors in compilation
Analysis of file <"vector_reflector_pipeline.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vector_reflector_pipeline> in library <work>.

Analyzing hierarchy for module <vector_dot> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"

Analyzing hierarchy for module <signal_pipe> in library <work> with parameters.
	L = "00000000000000000000000000000111"
	LL = "00000000000000000000000000000111"
	W = "00000000000000000000000001100000"

Analyzing hierarchy for module <vector_mul> in library <work>.

Analyzing hierarchy for module <signal_pipe> in library <work> with parameters.
	L = "00000000000000000000000000000110"
	LL = "00000000000000000000000000000110"
	W = "00000000000000000000000001100000"

Analyzing hierarchy for module <vector_add> in library <work>.

Analyzing hierarchy for module <fixed_add3> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"

Analyzing hierarchy for module <fixed_mul> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"

Analyzing hierarchy for module <fixed_mul> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"

Analyzing hierarchy for module <fixed_add> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vector_reflector_pipeline>.
Module <vector_reflector_pipeline> is correct for synthesis.
 
Analyzing module <vector_dot> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <vector_dot> is correct for synthesis.
 
Analyzing module <fixed_add3> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_add3> is correct for synthesis.
 
Analyzing module <fixed_mul.1> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_mul.1> is correct for synthesis.
 
Analyzing module <signal_pipe.1> in library <work>.
	L = 32'sb00000000000000000000000000000111
	LL = 32'sb00000000000000000000000000000111
	W = 32'sb00000000000000000000000001100000
Module <signal_pipe.1> is correct for synthesis.
 
Analyzing module <vector_mul> in library <work>.
Module <vector_mul> is correct for synthesis.
 
Analyzing module <fixed_mul.2> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_mul.2> is correct for synthesis.
 
Analyzing module <signal_pipe.2> in library <work>.
	L = 32'sb00000000000000000000000000000110
	LL = 32'sb00000000000000000000000000000110
	W = 32'sb00000000000000000000000001100000
Module <signal_pipe.2> is correct for synthesis.
 
Analyzing module <vector_add> in library <work>.
Module <vector_add> is correct for synthesis.
 
Analyzing module <fixed_add> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_add> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <signal_pipe_1>.
    Related source file is "signal_pipe.v".
    Found 96-bit register for signal <out>.
    Found 672-bit register for signal <pipe>.
INFO:Xst:738 - HDL ADVISOR - 672 flip-flops were inferred for signal <pipe>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 768 D-type flip-flop(s).
Unit <signal_pipe_1> synthesized.


Synthesizing Unit <signal_pipe_2>.
    Related source file is "signal_pipe.v".
    Found 96-bit register for signal <out>.
    Found 576-bit register for signal <pipe>.
INFO:Xst:738 - HDL ADVISOR - 576 flip-flops were inferred for signal <pipe>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 672 D-type flip-flop(s).
Unit <signal_pipe_2> synthesized.


Synthesizing Unit <fixed_add3>.
    Related source file is "fixed.v".
    Found 35-bit comparator greater for signal <r$cmp_gt0000> created at line 412.
    Found 34-bit comparator less for signal <r$cmp_lt0000> created at line 412.
    Found 34-bit adder for signal <tmp>.
    Found 34-bit adder for signal <tmp$addsub0000> created at line 411.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fixed_add3> synthesized.


Synthesizing Unit <fixed_mul_1>.
    Related source file is "fixed.v".
WARNING:Xst:646 - Signal <stage2_tmp<23:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <r>.
    Found 1-bit register for signal <output_valid>.
    Found 40-bit comparator greater for signal <r$cmp_gt0000> created at line 136.
    Found 40-bit comparator less for signal <r$cmp_lt0000> created at line 136.
    Found 32-bit register for signal <stage1_a>.
    Found 32-bit register for signal <stage1_b>.
    Found 32x32-bit multiplier for signal <stage1_tmp>.
    Found 1-bit register for signal <stage1_valid>.
    Found 64-bit register for signal <stage2_tmp>.
    Found 1-bit register for signal <stage2_valid>.
    Found 64-bit register for signal <stage2a_tmp>.
    Found 1-bit register for signal <stage2a_valid>.
    Found 64-bit register for signal <stage2b_tmp>.
    Found 1-bit register for signal <stage2b_valid>.
    Found 64-bit register for signal <stage2c_tmp>.
    Found 1-bit register for signal <stage2c_valid>.
    Found 64-bit register for signal <stage2d_tmp>.
    Found 1-bit register for signal <stage2d_valid>.
    Summary:
	inferred 423 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <fixed_mul_1> synthesized.


Synthesizing Unit <fixed_mul_2>.
    Related source file is "fixed.v".
WARNING:Xst:646 - Signal <stage2_tmp<23:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <r>.
    Found 1-bit register for signal <output_valid>.
    Found 40-bit comparator greater for signal <r$cmp_gt0000> created at line 136.
    Found 40-bit comparator less for signal <r$cmp_lt0000> created at line 136.
    Found 32-bit register for signal <stage1_a>.
    Found 32-bit register for signal <stage1_b>.
    Found 32x32-bit multiplier for signal <stage1_tmp>.
    Found 1-bit register for signal <stage1_valid>.
    Found 64-bit register for signal <stage2_tmp>.
    Found 1-bit register for signal <stage2_valid>.
    Found 64-bit register for signal <stage2a_tmp>.
    Found 1-bit register for signal <stage2a_valid>.
    Found 64-bit register for signal <stage2b_tmp>.
    Found 1-bit register for signal <stage2b_valid>.
    Found 64-bit register for signal <stage2c_tmp>.
    Found 1-bit register for signal <stage2c_valid>.
    Found 64-bit register for signal <stage2d_tmp>.
    Found 1-bit register for signal <stage2d_valid>.
    Summary:
	inferred 423 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <fixed_mul_2> synthesized.


Synthesizing Unit <fixed_add>.
    Related source file is "fixed.v".
    Found 32-bit register for signal <r>.
    Found 1-bit register for signal <output_valid>.
    Found 32-bit register for signal <stage1_a>.
    Found 32-bit register for signal <stage1_b>.
    Found 33-bit adder for signal <stage1_tmp>.
    Found 1-bit register for signal <stage1_valid>.
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fixed_add> synthesized.


Synthesizing Unit <vector_dot>.
    Related source file is "vector_dot.v".
    Found 32-bit register for signal <r>.
    Found 1-bit register for signal <output_valid>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <vector_dot> synthesized.


Synthesizing Unit <vector_mul>.
    Related source file is "vector_mul.v".
Unit <vector_mul> synthesized.


Synthesizing Unit <vector_add>.
    Related source file is "vector_add.v".
Unit <vector_add> synthesized.


Synthesizing Unit <vector_reflector_pipeline>.
    Related source file is "vector_reflector.v".
WARNING:Xst:646 - Signal <stage1a_dot<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <output_valid>.
    Found 96-bit register for signal <r>.
    Found 96-bit register for signal <stage1_n>.
    Found 96-bit register for signal <stage1_v>.
    Found 1-bit register for signal <stage1_valid>.
    Found 32-bit register for signal <stage2_dot2>.
    Found 96-bit register for signal <stage2_n>.
    Found 32-bit adder for signal <stage2_neg_dot2>.
    Found 96-bit register for signal <stage2_v>.
    Found 1-bit register for signal <stage2_valid>.
    Found 96-bit register for signal <stage3_almost_res>.
    Found 96-bit register for signal <stage3_v>.
    Found 1-bit register for signal <stage3_valid>.
    Summary:
	inferred 708 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <vector_reflector_pipeline> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 32x32-bit multiplier                                  : 6
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 1
 33-bit adder                                          : 3
 34-bit adder                                          : 2
# Registers                                            : 142
 1-bit register                                        : 53
 32-bit register                                       : 29
 64-bit register                                       : 30
 96-bit register                                       : 30
# Comparators                                          : 14
 34-bit comparator less                                : 1
 35-bit comparator greater                             : 1
 40-bit comparator greater                             : 6
 40-bit comparator less                                : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <stage2_dot2_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_mul[0].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_mul[1].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_mul[2].dot_mul>.
WARNING:Xst:2677 - Node <r_31> of sequential type is unconnected in block <stage1_reflect_dot>.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_vec_mul[0].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_vec_mul[1].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_0> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_1> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_2> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_3> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_4> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_5> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_6> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_7> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_8> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_9> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_10> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_11> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_12> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_13> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_14> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_15> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_16> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_17> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_18> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_19> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_20> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_21> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_22> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2a_tmp_23> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_0> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_1> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_2> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_3> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_4> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_5> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_6> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_7> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_8> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_9> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_10> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_11> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_12> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_13> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_14> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_15> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_16> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_17> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_18> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_19> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_20> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_21> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_22> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2b_tmp_23> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_0> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_1> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_2> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_3> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_4> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_5> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_6> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_7> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_8> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_9> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_10> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_11> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_12> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_13> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_14> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_15> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_16> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_17> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_18> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_19> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_20> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_21> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_22> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2c_tmp_23> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_0> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_1> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_2> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_3> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_4> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_5> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_6> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_7> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_8> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_9> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_10> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_11> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_12> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_13> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_14> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_15> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_16> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_17> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_18> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_19> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_20> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_21> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_22> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2d_tmp_23> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_0> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_1> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_2> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_3> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_4> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_5> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_6> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_7> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_8> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_9> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_10> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_11> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_12> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_13> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_14> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_15> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_16> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_17> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_18> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_19> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_20> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_21> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_22> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.
WARNING:Xst:2677 - Node <stage2_tmp_23> of sequential type is unconnected in block <gen_vec_mul[2].vec_mul>.

Synthesizing (advanced) Unit <vector_reflector_pipeline>.
	Found pipelined multiplier on signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <stage1_reflect_dot/gen_mul[0].dot_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[0].dot_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[0].dot_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <stage1_reflect_dot/gen_mul[1].dot_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[1].dot_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[1].dot_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <stage1_reflect_dot/gen_mul[2].dot_mul/stage1_tmp>:
		- 5 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[2].dot_mul/stage1_a>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <stage1_reflect_dot/gen_mul[2].dot_mul/stage1_b>.
		Pushing register(s) into the multiplier macro.
Unit <vector_reflector_pipeline> synthesized (advanced).
WARNING:Xst:2677 - Node <stage1_reflect_dot/r_31> of sequential type is unconnected in block <vector_reflector_pipeline>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 32x32-bit registered multiplier                       : 6
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 1
 33-bit adder                                          : 3
 34-bit adder                                          : 2
# Registers                                            : 3380
 Flip-Flops                                            : 3380
# Comparators                                          : 14
 34-bit comparator less                                : 1
 35-bit comparator greater                             : 1
 40-bit comparator greater                             : 6
 40-bit comparator less                                : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <stage2_dot2_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage1_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage1_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage1_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage1_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage1_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage1_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage2a_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage2a_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage2a_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage2a_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage2a_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage2a_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage2b_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage2b_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage2b_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage2b_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage2b_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage2b_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage2c_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage2c_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage2c_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage2c_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage2c_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage2c_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage2d_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage2d_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage2d_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage2d_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage2d_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage2d_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/stage2_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/stage2_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/stage2_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/stage2_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/stage2_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/stage2_valid> 
INFO:Xst:2261 - The FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/output_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/output_valid> <stage1_reflect_dot/gen_mul[2].dot_mul/output_valid> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/output_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/output_valid> <stage2_reflect_mul/gen_vec_mul[2].vec_mul/output_valid> 
WARNING:Xst:1710 - FF/Latch <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp4_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp4_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp4_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp5_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp5_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp5_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_0> (without init value) has a constant value of 0 in block <vector_reflector_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp12_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp12_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp12_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp14_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp14_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_16> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_15> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_14> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_13> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_12> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_11> of sequential type is unconnected in block <vector_reflector_pipeline>.
WARNING:Xst:2677 - Node <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp14_10> of sequential type is unconnected in block <vector_reflector_pipeline>.
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_4> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_14> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_14> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_14> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_9> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_9> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_9> 
INFO:Xst:2261 - The FF/Latch <stage1_n_50> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_13> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_13> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_13> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_8> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_8> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_8> 
INFO:Xst:2261 - The FF/Latch <stage1_n_51> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_12> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_12> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_12> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_7> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_7> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_7> 
INFO:Xst:2261 - The FF/Latch <stage1_n_52> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_6> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_6> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_6> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_1> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_1> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_1> 
INFO:Xst:2261 - The FF/Latch <stage1_n_53> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_5> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_5> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_5> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_0> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_0> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_0> 
INFO:Xst:2261 - The FF/Latch <stage1_n_49> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage1_n_54> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_4> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_4> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_4> 
INFO:Xst:2261 - The FF/Latch <stage1_n_55> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage1_n_60> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_3> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_3> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_3> 
INFO:Xst:2261 - The FF/Latch <stage1_n_56> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage1_n_61> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_14> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_2> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_2> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_2> 
INFO:Xst:2261 - The FF/Latch <stage1_n_57> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage1_n_62> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_13> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage1_n_58> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage1_n_63> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_12> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage1_n_59> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_11> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_10> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_5> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_9> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_4> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_8> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_3> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_7> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_2> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_11> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_6> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_1> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_10> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp4_0> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage1_n_81> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_9> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_14> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage1_n_82> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_8> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_13> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage1_n_83> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_7> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_12> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage1_n_84> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_1> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_6> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage1_n_85> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_0> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_5> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage1_n_90> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage1_n_86> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_4> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage1_n_91> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage1_n_87> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_3> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage1_n_92> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage1_n_88> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp4_2> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage1_n_93> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage1_n_20> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage1_n_89> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage1_n_94> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage1_n_21> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage1_n_95> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage1_n_17> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage1_n_22> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage1_n_18> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage1_n_23> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage1_n_19> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage1_n_24> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage1_n_25> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage1_n_30> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_13> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_13> 
INFO:Xst:2261 - The FF/Latch <stage1_n_26> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage1_n_31> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_12> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_12> 
INFO:Xst:2261 - The FF/Latch <stage1_n_27> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_4> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_11> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_11> 
INFO:Xst:2261 - The FF/Latch <stage1_n_28> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_10> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_10> 
INFO:Xst:2261 - The FF/Latch <stage1_n_29> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_14> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_14> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_9> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_9> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_8> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_8> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_3> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_3> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_7> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_7> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_2> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_2> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_6> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_6> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_1> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_1> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_11> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_11> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_11> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_5> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_5> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp4_0> in Unit <vector_reflector_pipeline> is equivalent to the following FF/Latch, which will be removed : <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp7_0> 
INFO:Xst:2261 - The FF/Latch <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp10_10> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp10_10> <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp10_10> 

Optimizing unit <vector_reflector_pipeline> ...

Optimizing unit <signal_pipe_1> ...

Optimizing unit <signal_pipe_2> ...

Optimizing unit <fixed_add3> ...

Optimizing unit <fixed_add> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_valid> <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_valid> 
INFO:Xst:2261 - The FF/Latch <stage3_reflect_add/gen_vec_add[0].vec_add/output_valid> in Unit <vector_reflector_pipeline> is equivalent to the following 2 FFs/Latches, which will be removed : <stage3_reflect_add/gen_vec_add[1].vec_add/output_valid> <stage3_reflect_add/gen_vec_add[2].vec_add/output_valid> 
Found area constraint ratio of 100 (+ 5) on block vector_reflector_pipeline, actual ratio is 6.

Final Macro Processing ...

Processing Unit <vector_reflector_pipeline> :
	Found 20-bit shift register for signal <output_valid_OBUF>.
	Found 2-bit shift register for signal <r_31>.
	Found 2-bit shift register for signal <r_63>.
	Found 2-bit shift register for signal <r_95>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp6_0>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[0].dot_mul/Mmult_stage1_tmp6_0>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage1_reflect_dot/gen_mul[1].dot_mul/Mmult_stage1_tmp6_0>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_17>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_16>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_15>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_17>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_16>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_15>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_17>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_16>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_15>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp6_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[2].vec_mul/Mmult_stage1_tmp9_0>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[0].vec_mul/Mmult_stage1_tmp9_0>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_14>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_13>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_12>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_11>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_10>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_9>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_8>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_7>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_6>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_5>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_4>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_3>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_2>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_1>.
	Found 2-bit shift register for signal <stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp9_0>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_95>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_94>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_93>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_92>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_91>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_90>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_89>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_88>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_87>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_86>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_85>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_84>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_83>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_82>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_81>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_80>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_79>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_78>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_77>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_76>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_75>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_74>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_73>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_72>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_71>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_70>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_69>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_68>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_67>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_66>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_65>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_64>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_63>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_62>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_61>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_60>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_59>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_58>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_57>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_56>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_55>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_54>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_53>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_52>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_51>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_50>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_49>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_48>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_47>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_46>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_45>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_44>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_43>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_42>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_41>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_40>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_39>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_38>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_37>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_36>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_35>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_34>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_33>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_32>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_31>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_30>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_29>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_28>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_27>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_26>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_25>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_24>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_23>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_22>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_21>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_20>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_19>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_18>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_17>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_16>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_15>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_14>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_13>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_12>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_11>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_10>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_9>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_8>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_7>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_6>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_5>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_4>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_3>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_2>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_1>.
	Found 8-bit shift register for signal <pipe_stage1a_n/out_0>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_95>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_94>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_93>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_92>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_91>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_90>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_89>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_88>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_87>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_86>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_85>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_84>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_83>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_82>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_81>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_80>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_79>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_78>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_77>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_76>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_75>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_74>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_73>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_72>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_71>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_70>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_69>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_68>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_67>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_66>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_65>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_64>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_63>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_62>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_61>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_60>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_59>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_58>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_57>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_56>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_55>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_54>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_53>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_52>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_51>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_50>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_49>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_48>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_47>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_46>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_45>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_44>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_43>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_42>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_41>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_40>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_39>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_38>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_37>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_36>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_35>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_34>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_33>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_32>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_31>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_30>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_29>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_28>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_27>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_26>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_25>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_24>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_23>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_22>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_21>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_20>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_19>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_18>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_17>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_16>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_15>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_14>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_13>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_12>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_11>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_10>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_9>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_8>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_7>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_6>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_5>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_4>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_3>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_2>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_1>.
	Found 8-bit shift register for signal <pipe_stage1a_v/out_0>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_95>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_94>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_93>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_92>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_91>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_90>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_89>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_88>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_87>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_86>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_85>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_84>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_83>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_82>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_81>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_80>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_79>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_78>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_77>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_76>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_75>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_74>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_73>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_72>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_71>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_70>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_69>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_68>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_67>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_66>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_65>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_64>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_63>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_62>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_61>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_60>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_59>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_58>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_57>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_56>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_55>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_54>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_53>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_52>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_51>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_50>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_49>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_48>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_47>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_46>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_45>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_44>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_43>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_42>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_41>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_40>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_39>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_38>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_37>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_36>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_35>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_34>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_33>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_32>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_31>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_30>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_29>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_28>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_27>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_26>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_25>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_24>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_23>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_22>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_21>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_20>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_19>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_18>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_17>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_16>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_15>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_14>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_13>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_12>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_11>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_10>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_9>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_8>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_7>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_6>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_5>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_4>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_3>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_2>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_1>.
	Found 7-bit shift register for signal <pipe_stage2a_v/out_0>.
	Found 3-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_a_0>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[0].vec_add/stage1_b_0>.
	Found 3-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_a_0>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[1].vec_add/stage1_b_0>.
	Found 3-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_a_0>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_31>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_30>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_29>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_28>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_27>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_26>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_25>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_24>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_23>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_22>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_21>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_20>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_19>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_18>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_17>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_16>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_15>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_14>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_13>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_12>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_11>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_10>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_9>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_8>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_7>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_6>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_5>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_4>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_3>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_2>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_1>.
	Found 2-bit shift register for signal <stage3_reflect_add/gen_vec_add[2].vec_add/stage1_b_0>.
Unit <vector_reflector_pipeline> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 942
 Flip-Flops                                            : 942
# Shift Registers                                      : 625
 2-bit shift register                                  : 333
 20-bit shift register                                 : 1
 3-bit shift register                                  : 3
 7-bit shift register                                  : 96
 8-bit shift register                                  : 192

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vector_reflector_pipeline.ngr
Top Level Output File Name         : vector_reflector_pipeline
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 292

Cell Usage :
# BELS                             : 856
#      GND                         : 1
#      INV                         : 32
#      LUT2                        : 101
#      LUT3                        : 313
#      LUT4                        : 43
#      LUT6                        : 42
#      MUXCY                       : 159
#      VCC                         : 1
#      XORCY                       : 164
# FlipFlops/Latches                : 1587
#      FDE                         : 1471
#      FDR                         : 96
#      FDRE                        : 20
# Shift Registers                  : 625
#      SRLC16E                     : 624
#      SRLC32E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 291
#      IBUF                        : 194
#      OBUF                        : 97
# DSPs                             : 24
#      DSP48E                      : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1587  out of  81920     1%  
 Number of Slice LUTs:                 1156  out of  81920     1%  
    Number used as Logic:               531  out of  81920     0%  
    Number used as Memory:              625  out of  25280     2%  
       Number used as SRL:              625

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1777
   Number with an unused Flip Flop:     190  out of   1777    10%  
   Number with an unused LUT:           621  out of   1777    34%  
   Number of fully used LUT-FF pairs:   966  out of   1777    54%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         292
 Number of bonded IOBs:                 292  out of    840    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48Es:                      24  out of    320     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2236  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.428ns (Maximum Frequency: 291.750MHz)
   Minimum input arrival time before clock: 2.407ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.428ns (frequency: 291.750MHz)
  Total number of paths / destination ports: 60482 / 3860
-------------------------------------------------------------------------
Delay:               3.428ns (Levels of Logic = 32)
  Source:            stage1_reflect_dot/gen_mul[2].dot_mul/r_2 (FF)
  Destination:       stage1_reflect_dot/r_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stage1_reflect_dot/gen_mul[2].dot_mul/r_2 to stage1_reflect_dot/r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.396   0.910  stage1_reflect_dot/gen_mul[2].dot_mul/r_2 (stage1_reflect_dot/gen_mul[2].dot_mul/r_2)
     LUT6:I0->O            1   0.086   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_lut<2> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_lut<2>)
     MUXCY:S->O            1   0.305   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<2> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<3> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<4> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<5> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<6> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<7> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<8> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<9> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<10> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<11> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<12> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<13> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<14> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<15> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<16> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<17> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<18> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<19> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<20> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<21> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<22> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<23> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<24> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<25> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<26> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<27> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<28> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<29> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<30> (stage1_reflect_dot/dot_add/Madd_tmp_Madd_cy<30>)
     XORCY:CI->O          31   0.300   0.708  stage1_reflect_dot/dot_add/Madd_tmp_Madd_xor<31> (stage1_reflect_dot/dot_add/tmp<31>)
     LUT4:I1->O            1   0.086   0.000  stage1_reflect_dot/dot_add/r<9>1 (stage1_reflect_dot/tmp_r<9>)
     FDE:D                    -0.022          stage1_reflect_dot/r_9
    ----------------------------------------
    Total                      3.428ns (1.810ns logic, 1.618ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2004 / 2004
-------------------------------------------------------------------------
Offset:              2.407ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp (DSP)
  Destination Clock: clk rising

  Data Path: rst to stage1_reflect_dot/gen_mul[2].dot_mul/Mmult_stage1_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           117   0.694   0.407  rst_IBUF (rst_IBUF)
     INV:I->O           1644   0.212   0.468  stage3_reflect_add/gen_vec_add[2].vec_add/rst_inv1_INV_0 (rst_inv)
     DSP48E:CEP                0.626          stage2_reflect_mul/gen_vec_mul[1].vec_mul/Mmult_stage1_tmp
    ----------------------------------------
    Total                      2.407ns (1.532ns logic, 0.875ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            output_valid_OBUF2 (FF)
  Destination:       output_valid (PAD)
  Source Clock:      clk rising

  Data Path: output_valid_OBUF2 to output_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.396   0.286  output_valid_OBUF2 (output_valid_OBUF2)
     OBUF:I->O                 2.144          output_valid_OBUF (output_valid)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.88 secs
 
--> 


Total memory usage is 607856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  778 (   0 filtered)
Number of infos    :  123 (   0 filtered)

