
LIC_CV_01.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001628  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00001628  000016bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001a0  00800066  00800066  000016c2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000016c2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000230  00000000  00000000  000016f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002976  00000000  00000000  00001922  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a04  00000000  00000000  00004298  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d7c  00000000  00000000  00004c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006b0  00000000  00000000  00005a18  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000009bb  00000000  00000000  000060c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001c02  00000000  00000000  00006a83  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  00008685  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 35 00 	jmp	0x6a	; 0x6a <__ctors_end>
       4:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       8:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
       c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      10:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      14:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      18:	0c 94 e6 09 	jmp	0x13cc	; 0x13cc <__vector_6>
      1c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      20:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      24:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      28:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      2c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      30:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      34:	0c 94 1a 08 	jmp	0x1034	; 0x1034 <__vector_13>
      38:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      3c:	0c 94 48 08 	jmp	0x1090	; 0x1090 <__vector_15>
      40:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      44:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      48:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      4c:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      50:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__bad_interrupt>
      54:	8b 09       	sbc	r24, r11
      56:	8e 09       	sbc	r24, r14
      58:	91 09       	sbc	r25, r1
      5a:	94 09       	sbc	r25, r4
      5c:	97 09       	sbc	r25, r7
      5e:	9a 09       	sbc	r25, r10
      60:	9d 09       	sbc	r25, r13
      62:	a0 09       	sbc	r26, r0
      64:	a3 09       	sbc	r26, r3
      66:	a6 09       	sbc	r26, r6
      68:	a9 09       	sbc	r26, r9

0000006a <__ctors_end>:
      6a:	11 24       	eor	r1, r1
      6c:	1f be       	out	0x3f, r1	; 63
      6e:	cf e5       	ldi	r28, 0x5F	; 95
      70:	d8 e0       	ldi	r29, 0x08	; 8
      72:	de bf       	out	0x3e, r29	; 62
      74:	cd bf       	out	0x3d, r28	; 61

00000076 <__do_copy_data>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e6       	ldi	r26, 0x60	; 96
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	e8 e2       	ldi	r30, 0x28	; 40
      7e:	f6 e1       	ldi	r31, 0x16	; 22
      80:	02 c0       	rjmp	.+4      	; 0x86 <__do_copy_data+0x10>
      82:	05 90       	lpm	r0, Z+
      84:	0d 92       	st	X+, r0
      86:	a6 36       	cpi	r26, 0x66	; 102
      88:	b1 07       	cpc	r27, r17
      8a:	d9 f7       	brne	.-10     	; 0x82 <__do_copy_data+0xc>

0000008c <__do_clear_bss>:
      8c:	22 e0       	ldi	r18, 0x02	; 2
      8e:	a6 e6       	ldi	r26, 0x66	; 102
      90:	b0 e0       	ldi	r27, 0x00	; 0
      92:	01 c0       	rjmp	.+2      	; 0x96 <.do_clear_bss_start>

00000094 <.do_clear_bss_loop>:
      94:	1d 92       	st	X+, r1

00000096 <.do_clear_bss_start>:
      96:	a6 30       	cpi	r26, 0x06	; 6
      98:	b2 07       	cpc	r27, r18
      9a:	e1 f7       	brne	.-8      	; 0x94 <.do_clear_bss_loop>
      9c:	0e 94 b1 0a 	call	0x1562	; 0x1562 <main>
      a0:	0c 94 12 0b 	jmp	0x1624	; 0x1624 <_exit>

000000a4 <__bad_interrupt>:
      a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a8 <mfrc522_write>:
      a8:	cf 93       	push	r28
      aa:	c6 2f       	mov	r28, r22
      ac:	c4 98       	cbi	0x18, 4	; 24
      ae:	88 0f       	add	r24, r24
      b0:	8e 77       	andi	r24, 0x7E	; 126
      b2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <spi_transmit>
      b6:	8c 2f       	mov	r24, r28
      b8:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <spi_transmit>
      bc:	c4 9a       	sbi	0x18, 4	; 24
      be:	cf 91       	pop	r28
      c0:	08 95       	ret

000000c2 <mfrc522_read>:
      c2:	c4 98       	cbi	0x18, 4	; 24
      c4:	88 0f       	add	r24, r24
      c6:	8e 77       	andi	r24, 0x7E	; 126
      c8:	80 68       	ori	r24, 0x80	; 128
      ca:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <spi_transmit>
      ce:	80 e0       	ldi	r24, 0x00	; 0
      d0:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <spi_transmit>
      d4:	c4 9a       	sbi	0x18, 4	; 24
      d6:	08 95       	ret

000000d8 <mfrc522_reset>:
      d8:	6f e0       	ldi	r22, 0x0F	; 15
      da:	81 e0       	ldi	r24, 0x01	; 1
      dc:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      e0:	08 95       	ret

000000e2 <mfrc522_init>:
      e2:	0e 94 6c 00 	call	0xd8	; 0xd8 <mfrc522_reset>
      e6:	6d e8       	ldi	r22, 0x8D	; 141
      e8:	8a e2       	ldi	r24, 0x2A	; 42
      ea:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      ee:	6e e3       	ldi	r22, 0x3E	; 62
      f0:	8b e2       	ldi	r24, 0x2B	; 43
      f2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      f6:	6e e1       	ldi	r22, 0x1E	; 30
      f8:	8c e2       	ldi	r24, 0x2C	; 44
      fa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	8d e2       	ldi	r24, 0x2D	; 45
     102:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     106:	60 e4       	ldi	r22, 0x40	; 64
     108:	85 e1       	ldi	r24, 0x15	; 21
     10a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     10e:	6d e3       	ldi	r22, 0x3D	; 61
     110:	81 e1       	ldi	r24, 0x11	; 17
     112:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     116:	84 e1       	ldi	r24, 0x14	; 20
     118:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     11c:	98 2f       	mov	r25, r24
     11e:	93 70       	andi	r25, 0x03	; 3
     120:	29 f4       	brne	.+10     	; 0x12c <mfrc522_init+0x4a>
     122:	68 2f       	mov	r22, r24
     124:	63 60       	ori	r22, 0x03	; 3
     126:	84 e1       	ldi	r24, 0x14	; 20
     128:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     12c:	08 95       	ret

0000012e <mfrc522_to_card>:
     12e:	3f 92       	push	r3
     130:	4f 92       	push	r4
     132:	5f 92       	push	r5
     134:	6f 92       	push	r6
     136:	7f 92       	push	r7
     138:	8f 92       	push	r8
     13a:	9f 92       	push	r9
     13c:	af 92       	push	r10
     13e:	bf 92       	push	r11
     140:	cf 92       	push	r12
     142:	df 92       	push	r13
     144:	ef 92       	push	r14
     146:	ff 92       	push	r15
     148:	0f 93       	push	r16
     14a:	1f 93       	push	r17
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
     150:	48 2e       	mov	r4, r24
     152:	e6 2e       	mov	r14, r22
     154:	f7 2e       	mov	r15, r23
     156:	84 2e       	mov	r8, r20
     158:	72 2e       	mov	r7, r18
     15a:	63 2e       	mov	r6, r19
     15c:	8c e0       	ldi	r24, 0x0C	; 12
     15e:	48 16       	cp	r4, r24
     160:	31 f0       	breq	.+12     	; 0x16e <mfrc522_to_card+0x40>
     162:	ee e0       	ldi	r30, 0x0E	; 14
     164:	4e 16       	cp	r4, r30
     166:	61 f0       	breq	.+24     	; 0x180 <mfrc522_to_card+0x52>
     168:	51 2c       	mov	r5, r1
     16a:	31 2c       	mov	r3, r1
     16c:	10 c0       	rjmp	.+32     	; 0x18e <mfrc522_to_card+0x60>
     16e:	0f 2e       	mov	r0, r31
     170:	f0 e3       	ldi	r31, 0x30	; 48
     172:	5f 2e       	mov	r5, r31
     174:	f0 2d       	mov	r31, r0
     176:	0f 2e       	mov	r0, r31
     178:	f7 e7       	ldi	r31, 0x77	; 119
     17a:	3f 2e       	mov	r3, r31
     17c:	f0 2d       	mov	r31, r0
     17e:	07 c0       	rjmp	.+14     	; 0x18e <mfrc522_to_card+0x60>
     180:	68 94       	set
     182:	55 24       	eor	r5, r5
     184:	54 f8       	bld	r5, 4
     186:	0f 2e       	mov	r0, r31
     188:	f2 e1       	ldi	r31, 0x12	; 18
     18a:	3f 2e       	mov	r3, r31
     18c:	f0 2d       	mov	r31, r0
     18e:	84 e0       	ldi	r24, 0x04	; 4
     190:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     194:	68 2f       	mov	r22, r24
     196:	6f 77       	andi	r22, 0x7F	; 127
     198:	84 e0       	ldi	r24, 0x04	; 4
     19a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     19e:	8a e0       	ldi	r24, 0x0A	; 10
     1a0:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     1a4:	68 2f       	mov	r22, r24
     1a6:	60 68       	ori	r22, 0x80	; 128
     1a8:	8a e0       	ldi	r24, 0x0A	; 10
     1aa:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     1ae:	60 e0       	ldi	r22, 0x00	; 0
     1b0:	81 e0       	ldi	r24, 0x01	; 1
     1b2:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     1b6:	91 2c       	mov	r9, r1
     1b8:	a1 2c       	mov	r10, r1
     1ba:	b1 2c       	mov	r11, r1
     1bc:	81 14       	cp	r8, r1
     1be:	91 04       	cpc	r9, r1
     1c0:	a1 04       	cpc	r10, r1
     1c2:	b1 04       	cpc	r11, r1
     1c4:	99 f0       	breq	.+38     	; 0x1ec <mfrc522_to_card+0xbe>
     1c6:	ce 2d       	mov	r28, r14
     1c8:	df 2d       	mov	r29, r15
     1ca:	c1 2c       	mov	r12, r1
     1cc:	d1 2c       	mov	r13, r1
     1ce:	76 01       	movw	r14, r12
     1d0:	69 91       	ld	r22, Y+
     1d2:	89 e0       	ldi	r24, 0x09	; 9
     1d4:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     1d8:	ff ef       	ldi	r31, 0xFF	; 255
     1da:	cf 1a       	sub	r12, r31
     1dc:	df 0a       	sbc	r13, r31
     1de:	ef 0a       	sbc	r14, r31
     1e0:	ff 0a       	sbc	r15, r31
     1e2:	c8 14       	cp	r12, r8
     1e4:	d9 04       	cpc	r13, r9
     1e6:	ea 04       	cpc	r14, r10
     1e8:	fb 04       	cpc	r15, r11
     1ea:	90 f3       	brcs	.-28     	; 0x1d0 <mfrc522_to_card+0xa2>
     1ec:	64 2d       	mov	r22, r4
     1ee:	81 e0       	ldi	r24, 0x01	; 1
     1f0:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     1f4:	8c e0       	ldi	r24, 0x0C	; 12
     1f6:	48 12       	cpse	r4, r24
     1f8:	08 c0       	rjmp	.+16     	; 0x20a <mfrc522_to_card+0xdc>
     1fa:	8d e0       	ldi	r24, 0x0D	; 13
     1fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     200:	68 2f       	mov	r22, r24
     202:	60 68       	ori	r22, 0x80	; 128
     204:	8d e0       	ldi	r24, 0x0D	; 13
     206:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     20a:	84 e0       	ldi	r24, 0x04	; 4
     20c:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     210:	f8 2e       	mov	r15, r24
     212:	c0 e0       	ldi	r28, 0x00	; 0
     214:	d0 e0       	ldi	r29, 0x00	; 0
     216:	e5 2d       	mov	r30, r5
     218:	e1 60       	ori	r30, 0x01	; 1
     21a:	5e 2e       	mov	r5, r30
     21c:	0a c0       	rjmp	.+20     	; 0x232 <mfrc522_to_card+0x104>
     21e:	84 e0       	ldi	r24, 0x04	; 4
     220:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     224:	f8 2e       	mov	r15, r24
     226:	21 96       	adiw	r28, 0x01	; 1
     228:	cf 3c       	cpi	r28, 0xCF	; 207
     22a:	f7 e0       	ldi	r31, 0x07	; 7
     22c:	df 07       	cpc	r29, r31
     22e:	09 f4       	brne	.+2      	; 0x232 <mfrc522_to_card+0x104>
     230:	75 c0       	rjmp	.+234    	; 0x31c <mfrc522_to_card+0x1ee>
     232:	8f 2d       	mov	r24, r15
     234:	85 21       	and	r24, r5
     236:	99 f3       	breq	.-26     	; 0x21e <mfrc522_to_card+0xf0>
     238:	7b c0       	rjmp	.+246    	; 0x330 <mfrc522_to_card+0x202>
     23a:	83 2d       	mov	r24, r3
     23c:	81 70       	andi	r24, 0x01	; 1
     23e:	f8 22       	and	r15, r24
     240:	11 f4       	brne	.+4      	; 0x246 <mfrc522_to_card+0x118>
     242:	c1 e0       	ldi	r28, 0x01	; 1
     244:	01 c0       	rjmp	.+2      	; 0x248 <mfrc522_to_card+0x11a>
     246:	c2 e0       	ldi	r28, 0x02	; 2
     248:	8c e0       	ldi	r24, 0x0C	; 12
     24a:	48 12       	cpse	r4, r24
     24c:	80 c0       	rjmp	.+256    	; 0x34e <mfrc522_to_card+0x220>
     24e:	8a e0       	ldi	r24, 0x0A	; 10
     250:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     254:	88 2e       	mov	r8, r24
     256:	8c e0       	ldi	r24, 0x0C	; 12
     258:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     25c:	28 2f       	mov	r18, r24
     25e:	27 70       	andi	r18, 0x07	; 7
     260:	e9 f0       	breq	.+58     	; 0x29c <mfrc522_to_card+0x16e>
     262:	88 2d       	mov	r24, r8
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	01 97       	sbiw	r24, 0x01	; 1
     268:	aa 27       	eor	r26, r26
     26a:	97 fd       	sbrc	r25, 7
     26c:	a0 95       	com	r26
     26e:	ba 2f       	mov	r27, r26
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	aa 1f       	adc	r26, r26
     276:	bb 1f       	adc	r27, r27
     278:	88 0f       	add	r24, r24
     27a:	99 1f       	adc	r25, r25
     27c:	aa 1f       	adc	r26, r26
     27e:	bb 1f       	adc	r27, r27
     280:	88 0f       	add	r24, r24
     282:	99 1f       	adc	r25, r25
     284:	aa 1f       	adc	r26, r26
     286:	bb 1f       	adc	r27, r27
     288:	82 0f       	add	r24, r18
     28a:	91 1d       	adc	r25, r1
     28c:	a1 1d       	adc	r26, r1
     28e:	b1 1d       	adc	r27, r1
     290:	f8 01       	movw	r30, r16
     292:	80 83       	st	Z, r24
     294:	91 83       	std	Z+1, r25	; 0x01
     296:	a2 83       	std	Z+2, r26	; 0x02
     298:	b3 83       	std	Z+3, r27	; 0x03
     29a:	15 c0       	rjmp	.+42     	; 0x2c6 <mfrc522_to_card+0x198>
     29c:	48 2d       	mov	r20, r8
     29e:	50 e0       	ldi	r21, 0x00	; 0
     2a0:	60 e0       	ldi	r22, 0x00	; 0
     2a2:	70 e0       	ldi	r23, 0x00	; 0
     2a4:	44 0f       	add	r20, r20
     2a6:	55 1f       	adc	r21, r21
     2a8:	66 1f       	adc	r22, r22
     2aa:	77 1f       	adc	r23, r23
     2ac:	44 0f       	add	r20, r20
     2ae:	55 1f       	adc	r21, r21
     2b0:	66 1f       	adc	r22, r22
     2b2:	77 1f       	adc	r23, r23
     2b4:	44 0f       	add	r20, r20
     2b6:	55 1f       	adc	r21, r21
     2b8:	66 1f       	adc	r22, r22
     2ba:	77 1f       	adc	r23, r23
     2bc:	f8 01       	movw	r30, r16
     2be:	40 83       	st	Z, r20
     2c0:	51 83       	std	Z+1, r21	; 0x01
     2c2:	62 83       	std	Z+2, r22	; 0x02
     2c4:	73 83       	std	Z+3, r23	; 0x03
     2c6:	81 10       	cpse	r8, r1
     2c8:	0a c0       	rjmp	.+20     	; 0x2de <mfrc522_to_card+0x1b0>
     2ca:	81 2c       	mov	r8, r1
     2cc:	91 2c       	mov	r9, r1
     2ce:	54 01       	movw	r10, r8
     2d0:	83 94       	inc	r8
     2d2:	07 2d       	mov	r16, r7
     2d4:	16 2d       	mov	r17, r6
     2d6:	c1 2c       	mov	r12, r1
     2d8:	d1 2c       	mov	r13, r1
     2da:	76 01       	movw	r14, r12
     2dc:	0e c0       	rjmp	.+28     	; 0x2fa <mfrc522_to_card+0x1cc>
     2de:	88 2d       	mov	r24, r8
     2e0:	81 31       	cpi	r24, 0x11	; 17
     2e2:	08 f0       	brcs	.+2      	; 0x2e6 <mfrc522_to_card+0x1b8>
     2e4:	80 e1       	ldi	r24, 0x10	; 16
     2e6:	88 2e       	mov	r8, r24
     2e8:	91 2c       	mov	r9, r1
     2ea:	a1 2c       	mov	r10, r1
     2ec:	b1 2c       	mov	r11, r1
     2ee:	81 14       	cp	r8, r1
     2f0:	91 04       	cpc	r9, r1
     2f2:	a1 04       	cpc	r10, r1
     2f4:	b1 04       	cpc	r11, r1
     2f6:	69 f7       	brne	.-38     	; 0x2d2 <mfrc522_to_card+0x1a4>
     2f8:	2a c0       	rjmp	.+84     	; 0x34e <mfrc522_to_card+0x220>
     2fa:	89 e0       	ldi	r24, 0x09	; 9
     2fc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     300:	f8 01       	movw	r30, r16
     302:	81 93       	st	Z+, r24
     304:	8f 01       	movw	r16, r30
     306:	ff ef       	ldi	r31, 0xFF	; 255
     308:	cf 1a       	sub	r12, r31
     30a:	df 0a       	sbc	r13, r31
     30c:	ef 0a       	sbc	r14, r31
     30e:	ff 0a       	sbc	r15, r31
     310:	c8 14       	cp	r12, r8
     312:	d9 04       	cpc	r13, r9
     314:	ea 04       	cpc	r14, r10
     316:	fb 04       	cpc	r15, r11
     318:	80 f3       	brcs	.-32     	; 0x2fa <mfrc522_to_card+0x1cc>
     31a:	19 c0       	rjmp	.+50     	; 0x34e <mfrc522_to_card+0x220>
     31c:	8d e0       	ldi	r24, 0x0D	; 13
     31e:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     322:	68 2f       	mov	r22, r24
     324:	6f 77       	andi	r22, 0x7F	; 127
     326:	8d e0       	ldi	r24, 0x0D	; 13
     328:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     32c:	c3 e0       	ldi	r28, 0x03	; 3
     32e:	0f c0       	rjmp	.+30     	; 0x34e <mfrc522_to_card+0x220>
     330:	8d e0       	ldi	r24, 0x0D	; 13
     332:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     336:	68 2f       	mov	r22, r24
     338:	6f 77       	andi	r22, 0x7F	; 127
     33a:	8d e0       	ldi	r24, 0x0D	; 13
     33c:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     340:	86 e0       	ldi	r24, 0x06	; 6
     342:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     346:	8b 71       	andi	r24, 0x1B	; 27
     348:	09 f4       	brne	.+2      	; 0x34c <mfrc522_to_card+0x21e>
     34a:	77 cf       	rjmp	.-274    	; 0x23a <mfrc522_to_card+0x10c>
     34c:	c3 e0       	ldi	r28, 0x03	; 3
     34e:	8c 2f       	mov	r24, r28
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	df 90       	pop	r13
     35e:	cf 90       	pop	r12
     360:	bf 90       	pop	r11
     362:	af 90       	pop	r10
     364:	9f 90       	pop	r9
     366:	8f 90       	pop	r8
     368:	7f 90       	pop	r7
     36a:	6f 90       	pop	r6
     36c:	5f 90       	pop	r5
     36e:	4f 90       	pop	r4
     370:	3f 90       	pop	r3
     372:	08 95       	ret

00000374 <mfrc522_request>:
     374:	ef 92       	push	r14
     376:	ff 92       	push	r15
     378:	0f 93       	push	r16
     37a:	1f 93       	push	r17
     37c:	cf 93       	push	r28
     37e:	df 93       	push	r29
     380:	00 d0       	rcall	.+0      	; 0x382 <mfrc522_request+0xe>
     382:	00 d0       	rcall	.+0      	; 0x384 <mfrc522_request+0x10>
     384:	cd b7       	in	r28, 0x3d	; 61
     386:	de b7       	in	r29, 0x3e	; 62
     388:	18 2f       	mov	r17, r24
     38a:	7b 01       	movw	r14, r22
     38c:	67 e0       	ldi	r22, 0x07	; 7
     38e:	8d e0       	ldi	r24, 0x0D	; 13
     390:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     394:	f7 01       	movw	r30, r14
     396:	10 83       	st	Z, r17
     398:	8e 01       	movw	r16, r28
     39a:	0f 5f       	subi	r16, 0xFF	; 255
     39c:	1f 4f       	sbci	r17, 0xFF	; 255
     39e:	97 01       	movw	r18, r14
     3a0:	41 e0       	ldi	r20, 0x01	; 1
     3a2:	b7 01       	movw	r22, r14
     3a4:	8c e0       	ldi	r24, 0x0C	; 12
     3a6:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     3aa:	81 30       	cpi	r24, 0x01	; 1
     3ac:	51 f4       	brne	.+20     	; 0x3c2 <mfrc522_request+0x4e>
     3ae:	49 81       	ldd	r20, Y+1	; 0x01
     3b0:	5a 81       	ldd	r21, Y+2	; 0x02
     3b2:	6b 81       	ldd	r22, Y+3	; 0x03
     3b4:	7c 81       	ldd	r23, Y+4	; 0x04
     3b6:	40 31       	cpi	r20, 0x10	; 16
     3b8:	51 05       	cpc	r21, r1
     3ba:	61 05       	cpc	r22, r1
     3bc:	71 05       	cpc	r23, r1
     3be:	19 f4       	brne	.+6      	; 0x3c6 <mfrc522_request+0x52>
     3c0:	03 c0       	rjmp	.+6      	; 0x3c8 <mfrc522_request+0x54>
     3c2:	83 e0       	ldi	r24, 0x03	; 3
     3c4:	01 c0       	rjmp	.+2      	; 0x3c8 <mfrc522_request+0x54>
     3c6:	83 e0       	ldi	r24, 0x03	; 3
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
     3d6:	0f 91       	pop	r16
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	08 95       	ret

000003de <mfrc522_get_card_serial>:
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	1f 93       	push	r17
     3e6:	cf 93       	push	r28
     3e8:	df 93       	push	r29
     3ea:	00 d0       	rcall	.+0      	; 0x3ec <mfrc522_get_card_serial+0xe>
     3ec:	00 d0       	rcall	.+0      	; 0x3ee <mfrc522_get_card_serial+0x10>
     3ee:	cd b7       	in	r28, 0x3d	; 61
     3f0:	de b7       	in	r29, 0x3e	; 62
     3f2:	7c 01       	movw	r14, r24
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	8d e0       	ldi	r24, 0x0D	; 13
     3f8:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     3fc:	83 e9       	ldi	r24, 0x93	; 147
     3fe:	f7 01       	movw	r30, r14
     400:	80 83       	st	Z, r24
     402:	80 e2       	ldi	r24, 0x20	; 32
     404:	81 83       	std	Z+1, r24	; 0x01
     406:	8e 01       	movw	r16, r28
     408:	0f 5f       	subi	r16, 0xFF	; 255
     40a:	1f 4f       	sbci	r17, 0xFF	; 255
     40c:	97 01       	movw	r18, r14
     40e:	42 e0       	ldi	r20, 0x02	; 2
     410:	b7 01       	movw	r22, r14
     412:	8c e0       	ldi	r24, 0x0C	; 12
     414:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     418:	81 30       	cpi	r24, 0x01	; 1
     41a:	61 f4       	brne	.+24     	; 0x434 <mfrc522_get_card_serial+0x56>
     41c:	f7 01       	movw	r30, r14
     41e:	20 e0       	ldi	r18, 0x00	; 0
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	31 91       	ld	r19, Z+
     424:	23 27       	eor	r18, r19
     426:	9f 5f       	subi	r25, 0xFF	; 255
     428:	94 30       	cpi	r25, 0x04	; 4
     42a:	d9 f7       	brne	.-10     	; 0x422 <mfrc522_get_card_serial+0x44>
     42c:	f7 01       	movw	r30, r14
     42e:	94 81       	ldd	r25, Z+4	; 0x04
     430:	29 13       	cpse	r18, r25
     432:	83 e0       	ldi	r24, 0x03	; 3
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	1f 91       	pop	r17
     442:	0f 91       	pop	r16
     444:	ff 90       	pop	r15
     446:	ef 90       	pop	r14
     448:	08 95       	ret

0000044a <mfrc522_setBitMask>:
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	c8 2f       	mov	r28, r24
     450:	d6 2f       	mov	r29, r22
     452:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     456:	68 2f       	mov	r22, r24
     458:	6d 2b       	or	r22, r29
     45a:	8c 2f       	mov	r24, r28
     45c:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	08 95       	ret

00000466 <mfrc522_clearBitMask>:
     466:	cf 93       	push	r28
     468:	df 93       	push	r29
     46a:	c8 2f       	mov	r28, r24
     46c:	d6 2f       	mov	r29, r22
     46e:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     472:	d0 95       	com	r29
     474:	68 2f       	mov	r22, r24
     476:	6d 23       	and	r22, r29
     478:	8c 2f       	mov	r24, r28
     47a:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	08 95       	ret

00000484 <mfrc522_calculateCRC>:
     484:	df 92       	push	r13
     486:	ef 92       	push	r14
     488:	ff 92       	push	r15
     48a:	0f 93       	push	r16
     48c:	1f 93       	push	r17
     48e:	cf 93       	push	r28
     490:	df 93       	push	r29
     492:	d8 2e       	mov	r13, r24
     494:	f9 2e       	mov	r15, r25
     496:	e6 2e       	mov	r14, r22
     498:	8a 01       	movw	r16, r20
     49a:	64 e0       	ldi	r22, 0x04	; 4
     49c:	85 e0       	ldi	r24, 0x05	; 5
     49e:	0e 94 33 02 	call	0x466	; 0x466 <mfrc522_clearBitMask>
     4a2:	60 e8       	ldi	r22, 0x80	; 128
     4a4:	8a e0       	ldi	r24, 0x0A	; 10
     4a6:	0e 94 25 02 	call	0x44a	; 0x44a <mfrc522_setBitMask>
     4aa:	ee 20       	and	r14, r14
     4ac:	51 f0       	breq	.+20     	; 0x4c2 <mfrc522_calculateCRC+0x3e>
     4ae:	cd 2d       	mov	r28, r13
     4b0:	df 2d       	mov	r29, r15
     4b2:	f1 2c       	mov	r15, r1
     4b4:	69 91       	ld	r22, Y+
     4b6:	89 e0       	ldi	r24, 0x09	; 9
     4b8:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     4bc:	f3 94       	inc	r15
     4be:	fe 10       	cpse	r15, r14
     4c0:	f9 cf       	rjmp	.-14     	; 0x4b4 <mfrc522_calculateCRC+0x30>
     4c2:	63 e0       	ldi	r22, 0x03	; 3
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	0e 94 54 00 	call	0xa8	; 0xa8 <mfrc522_write>
     4ca:	85 e0       	ldi	r24, 0x05	; 5
     4cc:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4d0:	ce ef       	ldi	r28, 0xFE	; 254
     4d2:	05 c0       	rjmp	.+10     	; 0x4de <mfrc522_calculateCRC+0x5a>
     4d4:	85 e0       	ldi	r24, 0x05	; 5
     4d6:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4da:	c1 50       	subi	r28, 0x01	; 1
     4dc:	11 f0       	breq	.+4      	; 0x4e2 <mfrc522_calculateCRC+0x5e>
     4de:	82 ff       	sbrs	r24, 2
     4e0:	f9 cf       	rjmp	.-14     	; 0x4d4 <mfrc522_calculateCRC+0x50>
     4e2:	82 e2       	ldi	r24, 0x22	; 34
     4e4:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4e8:	f8 01       	movw	r30, r16
     4ea:	80 83       	st	Z, r24
     4ec:	81 e2       	ldi	r24, 0x21	; 33
     4ee:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     4f2:	f8 01       	movw	r30, r16
     4f4:	81 83       	std	Z+1, r24	; 0x01
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	1f 91       	pop	r17
     4fc:	0f 91       	pop	r16
     4fe:	ff 90       	pop	r15
     500:	ef 90       	pop	r14
     502:	df 90       	pop	r13
     504:	08 95       	ret

00000506 <mfrc522_halt>:
     506:	0f 93       	push	r16
     508:	1f 93       	push	r17
     50a:	cf 93       	push	r28
     50c:	df 93       	push	r29
     50e:	cd b7       	in	r28, 0x3d	; 61
     510:	de b7       	in	r29, 0x3e	; 62
     512:	28 97       	sbiw	r28, 0x08	; 8
     514:	0f b6       	in	r0, 0x3f	; 63
     516:	f8 94       	cli
     518:	de bf       	out	0x3e, r29	; 62
     51a:	0f be       	out	0x3f, r0	; 63
     51c:	cd bf       	out	0x3d, r28	; 61
     51e:	80 e5       	ldi	r24, 0x50	; 80
     520:	8d 83       	std	Y+5, r24	; 0x05
     522:	1e 82       	std	Y+6, r1	; 0x06
     524:	ae 01       	movw	r20, r28
     526:	49 5f       	subi	r20, 0xF9	; 249
     528:	5f 4f       	sbci	r21, 0xFF	; 255
     52a:	62 e0       	ldi	r22, 0x02	; 2
     52c:	ce 01       	movw	r24, r28
     52e:	05 96       	adiw	r24, 0x05	; 5
     530:	0e 94 42 02 	call	0x484	; 0x484 <mfrc522_calculateCRC>
     534:	68 e0       	ldi	r22, 0x08	; 8
     536:	88 e0       	ldi	r24, 0x08	; 8
     538:	0e 94 33 02 	call	0x466	; 0x466 <mfrc522_clearBitMask>
     53c:	8e 01       	movw	r16, r28
     53e:	0f 5f       	subi	r16, 0xFF	; 255
     540:	1f 4f       	sbci	r17, 0xFF	; 255
     542:	9e 01       	movw	r18, r28
     544:	2b 5f       	subi	r18, 0xFB	; 251
     546:	3f 4f       	sbci	r19, 0xFF	; 255
     548:	44 e0       	ldi	r20, 0x04	; 4
     54a:	b9 01       	movw	r22, r18
     54c:	8c e0       	ldi	r24, 0x0C	; 12
     54e:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     552:	28 96       	adiw	r28, 0x08	; 8
     554:	0f b6       	in	r0, 0x3f	; 63
     556:	f8 94       	cli
     558:	de bf       	out	0x3e, r29	; 62
     55a:	0f be       	out	0x3f, r0	; 63
     55c:	cd bf       	out	0x3d, r28	; 61
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	1f 91       	pop	r17
     564:	0f 91       	pop	r16
     566:	08 95       	ret

00000568 <mfrc522_is_card>:
     568:	0f 93       	push	r16
     56a:	1f 93       	push	r17
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	cd b7       	in	r28, 0x3d	; 61
     572:	de b7       	in	r29, 0x3e	; 62
     574:	60 97       	sbiw	r28, 0x10	; 16
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	f8 94       	cli
     57a:	de bf       	out	0x3e, r29	; 62
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	cd bf       	out	0x3d, r28	; 61
     580:	8c 01       	movw	r16, r24
     582:	be 01       	movw	r22, r28
     584:	6f 5f       	subi	r22, 0xFF	; 255
     586:	7f 4f       	sbci	r23, 0xFF	; 255
     588:	86 e2       	ldi	r24, 0x26	; 38
     58a:	0e 94 ba 01 	call	0x374	; 0x374 <mfrc522_request>
     58e:	81 30       	cpi	r24, 0x01	; 1
     590:	61 f4       	brne	.+24     	; 0x5aa <mfrc522_is_card+0x42>
     592:	89 81       	ldd	r24, Y+1	; 0x01
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	98 2f       	mov	r25, r24
     598:	88 27       	eor	r24, r24
     59a:	2a 81       	ldd	r18, Y+2	; 0x02
     59c:	82 0f       	add	r24, r18
     59e:	91 1d       	adc	r25, r1
     5a0:	f8 01       	movw	r30, r16
     5a2:	91 83       	std	Z+1, r25	; 0x01
     5a4:	80 83       	st	Z, r24
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	01 c0       	rjmp	.+2      	; 0x5ac <mfrc522_is_card+0x44>
     5aa:	80 e0       	ldi	r24, 0x00	; 0
     5ac:	60 96       	adiw	r28, 0x10	; 16
     5ae:	0f b6       	in	r0, 0x3f	; 63
     5b0:	f8 94       	cli
     5b2:	de bf       	out	0x3e, r29	; 62
     5b4:	0f be       	out	0x3f, r0	; 63
     5b6:	cd bf       	out	0x3d, r28	; 61
     5b8:	df 91       	pop	r29
     5ba:	cf 91       	pop	r28
     5bc:	1f 91       	pop	r17
     5be:	0f 91       	pop	r16
     5c0:	08 95       	ret

000005c2 <mfrc522_auth>:
     5c2:	0f 93       	push	r16
     5c4:	1f 93       	push	r17
     5c6:	cf 93       	push	r28
     5c8:	df 93       	push	r29
     5ca:	cd b7       	in	r28, 0x3d	; 61
     5cc:	de b7       	in	r29, 0x3e	; 62
     5ce:	60 97       	sbiw	r28, 0x10	; 16
     5d0:	0f b6       	in	r0, 0x3f	; 63
     5d2:	f8 94       	cli
     5d4:	de bf       	out	0x3e, r29	; 62
     5d6:	0f be       	out	0x3f, r0	; 63
     5d8:	cd bf       	out	0x3d, r28	; 61
     5da:	8d 83       	std	Y+5, r24	; 0x05
     5dc:	6e 83       	std	Y+6, r22	; 0x06
     5de:	a4 2f       	mov	r26, r20
     5e0:	b5 2f       	mov	r27, r21
     5e2:	fe 01       	movw	r30, r28
     5e4:	37 96       	adiw	r30, 0x07	; 7
     5e6:	ce 01       	movw	r24, r28
     5e8:	0d 96       	adiw	r24, 0x0d	; 13
     5ea:	4d 91       	ld	r20, X+
     5ec:	41 93       	st	Z+, r20
     5ee:	e8 17       	cp	r30, r24
     5f0:	f9 07       	cpc	r31, r25
     5f2:	d9 f7       	brne	.-10     	; 0x5ea <mfrc522_auth+0x28>
     5f4:	a2 2f       	mov	r26, r18
     5f6:	b3 2f       	mov	r27, r19
     5f8:	fe 01       	movw	r30, r28
     5fa:	3d 96       	adiw	r30, 0x0d	; 13
     5fc:	85 e0       	ldi	r24, 0x05	; 5
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	8c 0f       	add	r24, r28
     602:	9d 1f       	adc	r25, r29
     604:	0c 96       	adiw	r24, 0x0c	; 12
     606:	2d 91       	ld	r18, X+
     608:	21 93       	st	Z+, r18
     60a:	e8 17       	cp	r30, r24
     60c:	f9 07       	cpc	r31, r25
     60e:	d9 f7       	brne	.-10     	; 0x606 <mfrc522_auth+0x44>
     610:	8e 01       	movw	r16, r28
     612:	0f 5f       	subi	r16, 0xFF	; 255
     614:	1f 4f       	sbci	r17, 0xFF	; 255
     616:	9e 01       	movw	r18, r28
     618:	2b 5f       	subi	r18, 0xFB	; 251
     61a:	3f 4f       	sbci	r19, 0xFF	; 255
     61c:	4c e0       	ldi	r20, 0x0C	; 12
     61e:	b9 01       	movw	r22, r18
     620:	8e e0       	ldi	r24, 0x0E	; 14
     622:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     626:	18 2f       	mov	r17, r24
     628:	87 e0       	ldi	r24, 0x07	; 7
     62a:	0e 94 61 00 	call	0xc2	; 0xc2 <mfrc522_read>
     62e:	11 30       	cpi	r17, 0x01	; 1
     630:	19 f4       	brne	.+6      	; 0x638 <mfrc522_auth+0x76>
     632:	83 ff       	sbrs	r24, 3
     634:	03 c0       	rjmp	.+6      	; 0x63c <mfrc522_auth+0x7a>
     636:	03 c0       	rjmp	.+6      	; 0x63e <mfrc522_auth+0x7c>
     638:	13 e0       	ldi	r17, 0x03	; 3
     63a:	01 c0       	rjmp	.+2      	; 0x63e <mfrc522_auth+0x7c>
     63c:	13 e0       	ldi	r17, 0x03	; 3
     63e:	81 2f       	mov	r24, r17
     640:	60 96       	adiw	r28, 0x10	; 16
     642:	0f b6       	in	r0, 0x3f	; 63
     644:	f8 94       	cli
     646:	de bf       	out	0x3e, r29	; 62
     648:	0f be       	out	0x3f, r0	; 63
     64a:	cd bf       	out	0x3d, r28	; 61
     64c:	df 91       	pop	r29
     64e:	cf 91       	pop	r28
     650:	1f 91       	pop	r17
     652:	0f 91       	pop	r16
     654:	08 95       	ret

00000656 <mfrc522_write_block>:
     656:	ef 92       	push	r14
     658:	ff 92       	push	r15
     65a:	0f 93       	push	r16
     65c:	1f 93       	push	r17
     65e:	cf 93       	push	r28
     660:	df 93       	push	r29
     662:	cd b7       	in	r28, 0x3d	; 61
     664:	de b7       	in	r29, 0x3e	; 62
     666:	66 97       	sbiw	r28, 0x16	; 22
     668:	0f b6       	in	r0, 0x3f	; 63
     66a:	f8 94       	cli
     66c:	de bf       	out	0x3e, r29	; 62
     66e:	0f be       	out	0x3f, r0	; 63
     670:	cd bf       	out	0x3d, r28	; 61
     672:	e6 2e       	mov	r14, r22
     674:	f7 2e       	mov	r15, r23
     676:	90 ea       	ldi	r25, 0xA0	; 160
     678:	9d 83       	std	Y+5, r25	; 0x05
     67a:	8e 83       	std	Y+6, r24	; 0x06
     67c:	ae 01       	movw	r20, r28
     67e:	49 5f       	subi	r20, 0xF9	; 249
     680:	5f 4f       	sbci	r21, 0xFF	; 255
     682:	62 e0       	ldi	r22, 0x02	; 2
     684:	ce 01       	movw	r24, r28
     686:	05 96       	adiw	r24, 0x05	; 5
     688:	0e 94 42 02 	call	0x484	; 0x484 <mfrc522_calculateCRC>
     68c:	8e 01       	movw	r16, r28
     68e:	0f 5f       	subi	r16, 0xFF	; 255
     690:	1f 4f       	sbci	r17, 0xFF	; 255
     692:	9e 01       	movw	r18, r28
     694:	2b 5f       	subi	r18, 0xFB	; 251
     696:	3f 4f       	sbci	r19, 0xFF	; 255
     698:	44 e0       	ldi	r20, 0x04	; 4
     69a:	b9 01       	movw	r22, r18
     69c:	8c e0       	ldi	r24, 0x0C	; 12
     69e:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     6a2:	81 30       	cpi	r24, 0x01	; 1
     6a4:	d1 f5       	brne	.+116    	; 0x71a <mfrc522_write_block+0xc4>
     6a6:	89 81       	ldd	r24, Y+1	; 0x01
     6a8:	9a 81       	ldd	r25, Y+2	; 0x02
     6aa:	ab 81       	ldd	r26, Y+3	; 0x03
     6ac:	bc 81       	ldd	r27, Y+4	; 0x04
     6ae:	04 97       	sbiw	r24, 0x04	; 4
     6b0:	a1 05       	cpc	r26, r1
     6b2:	b1 05       	cpc	r27, r1
     6b4:	a1 f5       	brne	.+104    	; 0x71e <mfrc522_write_block+0xc8>
     6b6:	8d 81       	ldd	r24, Y+5	; 0x05
     6b8:	8f 70       	andi	r24, 0x0F	; 15
     6ba:	8a 30       	cpi	r24, 0x0A	; 10
     6bc:	91 f5       	brne	.+100    	; 0x722 <mfrc522_write_block+0xcc>
     6be:	ae 2d       	mov	r26, r14
     6c0:	bf 2d       	mov	r27, r15
     6c2:	fe 01       	movw	r30, r28
     6c4:	35 96       	adiw	r30, 0x05	; 5
     6c6:	ce 01       	movw	r24, r28
     6c8:	45 96       	adiw	r24, 0x15	; 21
     6ca:	2d 91       	ld	r18, X+
     6cc:	21 93       	st	Z+, r18
     6ce:	e8 17       	cp	r30, r24
     6d0:	f9 07       	cpc	r31, r25
     6d2:	d9 f7       	brne	.-10     	; 0x6ca <mfrc522_write_block+0x74>
     6d4:	ae 01       	movw	r20, r28
     6d6:	4b 5e       	subi	r20, 0xEB	; 235
     6d8:	5f 4f       	sbci	r21, 0xFF	; 255
     6da:	60 e1       	ldi	r22, 0x10	; 16
     6dc:	ce 01       	movw	r24, r28
     6de:	05 96       	adiw	r24, 0x05	; 5
     6e0:	0e 94 42 02 	call	0x484	; 0x484 <mfrc522_calculateCRC>
     6e4:	8e 01       	movw	r16, r28
     6e6:	0f 5f       	subi	r16, 0xFF	; 255
     6e8:	1f 4f       	sbci	r17, 0xFF	; 255
     6ea:	9e 01       	movw	r18, r28
     6ec:	2b 5f       	subi	r18, 0xFB	; 251
     6ee:	3f 4f       	sbci	r19, 0xFF	; 255
     6f0:	42 e1       	ldi	r20, 0x12	; 18
     6f2:	b9 01       	movw	r22, r18
     6f4:	8c e0       	ldi	r24, 0x0C	; 12
     6f6:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     6fa:	81 30       	cpi	r24, 0x01	; 1
     6fc:	a1 f4       	brne	.+40     	; 0x726 <mfrc522_write_block+0xd0>
     6fe:	49 81       	ldd	r20, Y+1	; 0x01
     700:	5a 81       	ldd	r21, Y+2	; 0x02
     702:	6b 81       	ldd	r22, Y+3	; 0x03
     704:	7c 81       	ldd	r23, Y+4	; 0x04
     706:	44 30       	cpi	r20, 0x04	; 4
     708:	51 05       	cpc	r21, r1
     70a:	61 05       	cpc	r22, r1
     70c:	71 05       	cpc	r23, r1
     70e:	69 f4       	brne	.+26     	; 0x72a <mfrc522_write_block+0xd4>
     710:	9d 81       	ldd	r25, Y+5	; 0x05
     712:	9f 70       	andi	r25, 0x0F	; 15
     714:	9a 30       	cpi	r25, 0x0A	; 10
     716:	59 f4       	brne	.+22     	; 0x72e <mfrc522_write_block+0xd8>
     718:	0b c0       	rjmp	.+22     	; 0x730 <mfrc522_write_block+0xda>
     71a:	83 e0       	ldi	r24, 0x03	; 3
     71c:	09 c0       	rjmp	.+18     	; 0x730 <mfrc522_write_block+0xda>
     71e:	83 e0       	ldi	r24, 0x03	; 3
     720:	07 c0       	rjmp	.+14     	; 0x730 <mfrc522_write_block+0xda>
     722:	83 e0       	ldi	r24, 0x03	; 3
     724:	05 c0       	rjmp	.+10     	; 0x730 <mfrc522_write_block+0xda>
     726:	83 e0       	ldi	r24, 0x03	; 3
     728:	03 c0       	rjmp	.+6      	; 0x730 <mfrc522_write_block+0xda>
     72a:	83 e0       	ldi	r24, 0x03	; 3
     72c:	01 c0       	rjmp	.+2      	; 0x730 <mfrc522_write_block+0xda>
     72e:	83 e0       	ldi	r24, 0x03	; 3
     730:	66 96       	adiw	r28, 0x16	; 22
     732:	0f b6       	in	r0, 0x3f	; 63
     734:	f8 94       	cli
     736:	de bf       	out	0x3e, r29	; 62
     738:	0f be       	out	0x3f, r0	; 63
     73a:	cd bf       	out	0x3d, r28	; 61
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	1f 91       	pop	r17
     742:	0f 91       	pop	r16
     744:	ff 90       	pop	r15
     746:	ef 90       	pop	r14
     748:	08 95       	ret

0000074a <mfrc522_read_block>:
     74a:	ef 92       	push	r14
     74c:	ff 92       	push	r15
     74e:	0f 93       	push	r16
     750:	1f 93       	push	r17
     752:	cf 93       	push	r28
     754:	df 93       	push	r29
     756:	00 d0       	rcall	.+0      	; 0x758 <mfrc522_read_block+0xe>
     758:	00 d0       	rcall	.+0      	; 0x75a <mfrc522_read_block+0x10>
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	7b 01       	movw	r14, r22
     760:	90 e3       	ldi	r25, 0x30	; 48
     762:	fb 01       	movw	r30, r22
     764:	90 83       	st	Z, r25
     766:	81 83       	std	Z+1, r24	; 0x01
     768:	ab 01       	movw	r20, r22
     76a:	4e 5f       	subi	r20, 0xFE	; 254
     76c:	5f 4f       	sbci	r21, 0xFF	; 255
     76e:	62 e0       	ldi	r22, 0x02	; 2
     770:	c7 01       	movw	r24, r14
     772:	0e 94 42 02 	call	0x484	; 0x484 <mfrc522_calculateCRC>
     776:	8e 01       	movw	r16, r28
     778:	0f 5f       	subi	r16, 0xFF	; 255
     77a:	1f 4f       	sbci	r17, 0xFF	; 255
     77c:	97 01       	movw	r18, r14
     77e:	44 e0       	ldi	r20, 0x04	; 4
     780:	b7 01       	movw	r22, r14
     782:	8c e0       	ldi	r24, 0x0C	; 12
     784:	0e 94 97 00 	call	0x12e	; 0x12e <mfrc522_to_card>
     788:	81 30       	cpi	r24, 0x01	; 1
     78a:	51 f4       	brne	.+20     	; 0x7a0 <mfrc522_read_block+0x56>
     78c:	49 81       	ldd	r20, Y+1	; 0x01
     78e:	5a 81       	ldd	r21, Y+2	; 0x02
     790:	6b 81       	ldd	r22, Y+3	; 0x03
     792:	7c 81       	ldd	r23, Y+4	; 0x04
     794:	40 39       	cpi	r20, 0x90	; 144
     796:	51 05       	cpc	r21, r1
     798:	61 05       	cpc	r22, r1
     79a:	71 05       	cpc	r23, r1
     79c:	19 f4       	brne	.+6      	; 0x7a4 <mfrc522_read_block+0x5a>
     79e:	03 c0       	rjmp	.+6      	; 0x7a6 <mfrc522_read_block+0x5c>
     7a0:	83 e0       	ldi	r24, 0x03	; 3
     7a2:	01 c0       	rjmp	.+2      	; 0x7a6 <mfrc522_read_block+0x5c>
     7a4:	83 e0       	ldi	r24, 0x03	; 3
     7a6:	0f 90       	pop	r0
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	df 91       	pop	r29
     7b0:	cf 91       	pop	r28
     7b2:	1f 91       	pop	r17
     7b4:	0f 91       	pop	r16
     7b6:	ff 90       	pop	r15
     7b8:	ef 90       	pop	r14
     7ba:	08 95       	ret

000007bc <spi_init>:
     7bc:	80 eb       	ldi	r24, 0xB0	; 176
     7be:	87 bb       	out	0x17, r24	; 23
     7c0:	81 e5       	ldi	r24, 0x51	; 81
     7c2:	8d b9       	out	0x0d, r24	; 13
     7c4:	08 95       	ret

000007c6 <spi_transmit>:
     7c6:	8f b9       	out	0x0f, r24	; 15
     7c8:	77 9b       	sbis	0x0e, 7	; 14
     7ca:	fe cf       	rjmp	.-4      	; 0x7c8 <spi_transmit+0x2>
     7cc:	8f b1       	in	r24, 0x0f	; 15
     7ce:	08 95       	ret

000007d0 <timer_init>:
     7d0:	1b bc       	out	0x2b, r1	; 43
     7d2:	1a bc       	out	0x2a, r1	; 42
     7d4:	19 bc       	out	0x29, r1	; 41
     7d6:	18 bc       	out	0x28, r1	; 40
     7d8:	8f e3       	ldi	r24, 0x3F	; 63
     7da:	92 e0       	ldi	r25, 0x02	; 2
     7dc:	97 bd       	out	0x27, r25	; 39
     7de:	86 bd       	out	0x26, r24	; 38
     7e0:	82 ea       	ldi	r24, 0xA2	; 162
     7e2:	8f bd       	out	0x2f, r24	; 47
     7e4:	8c e1       	ldi	r24, 0x1C	; 28
     7e6:	8e bd       	out	0x2e, r24	; 46
     7e8:	89 b7       	in	r24, 0x39	; 57
     7ea:	80 62       	ori	r24, 0x20	; 32
     7ec:	89 bf       	out	0x39, r24	; 57
     7ee:	08 95       	ret

000007f0 <TB_Send>:
/******************************************************/
// private functions
/******************************************************/
void TB_Send(void)
{
  if (TB_Callback_TX != NULL) TB_Callback_TX();
     7f0:	e0 91 68 00 	lds	r30, 0x0068
     7f4:	f0 91 69 00 	lds	r31, 0x0069
     7f8:	30 97       	sbiw	r30, 0x00	; 0
     7fa:	09 f0       	breq	.+2      	; 0x7fe <TB_Send+0xe>
     7fc:	09 95       	icall
     7fe:	08 95       	ret

00000800 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     800:	e9 e9       	ldi	r30, 0x99	; 153
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	81 ea       	ldi	r24, 0xA1	; 161
     806:	90 e0       	ldi	r25, 0x00	; 0
  byte i, sum;
  sum = 0;
     808:	20 e0       	ldi	r18, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     80a:	31 91       	ld	r19, Z+
     80c:	23 0f       	add	r18, r19
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     80e:	e8 17       	cp	r30, r24
     810:	f9 07       	cpc	r31, r25
     812:	d9 f7       	brne	.-10     	; 0x80a <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     814:	20 93 a1 00 	sts	0x00A1, r18
     818:	08 95       	ret

0000081a <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     81a:	cf 93       	push	r28
     81c:	df 93       	push	r29
     81e:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     820:	90 93 b3 00 	sts	0x00B3, r25
     824:	80 93 b2 00 	sts	0x00B2, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     828:	45 e0       	ldi	r20, 0x05	; 5
     82a:	50 e0       	ldi	r21, 0x00	; 0
     82c:	bc 01       	movw	r22, r24
     82e:	82 ea       	ldi	r24, 0xA2	; 162
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <__eerd_block_m32>
  if (TB_gbparam.eemagic != 65) {
     836:	80 91 a2 00 	lds	r24, 0x00A2
     83a:	81 34       	cpi	r24, 0x41	; 65
     83c:	a9 f0       	breq	.+42     	; 0x868 <__stack+0x9>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     83e:	82 e4       	ldi	r24, 0x42	; 66
     840:	80 93 a2 00 	sts	0x00A2, r24
    TB_gbparam.baud = 4;
     844:	84 e0       	ldi	r24, 0x04	; 4
     846:	80 93 a3 00 	sts	0x00A3, r24
    TB_gbparam.address = 3;
     84a:	83 e0       	ldi	r24, 0x03	; 3
     84c:	80 93 a4 00 	sts	0x00A4, r24
    TB_gbparam.telegram_pause_time = 0;
     850:	10 92 a5 00 	sts	0x00A5, r1
    TB_gbparam.host_address = 2;
     854:	82 e0       	ldi	r24, 0x02	; 2
     856:	80 93 a6 00 	sts	0x00A6, r24
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     85a:	45 e0       	ldi	r20, 0x05	; 5
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	be 01       	movw	r22, r28
     860:	82 ea       	ldi	r24, 0xA2	; 162
     862:	90 e0       	ldi	r25, 0x00	; 0
     864:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <__eewr_block_m32>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     868:	e0 91 66 00 	lds	r30, 0x0066
     86c:	f0 91 67 00 	lds	r31, 0x0067
     870:	30 97       	sbiw	r30, 0x00	; 0
     872:	19 f0       	breq	.+6      	; 0x87a <__stack+0x1b>
     874:	80 91 a3 00 	lds	r24, 0x00A3
     878:	09 95       	icall

  // poznaèíme si adresy
  TB_AddrReply = TB_gbparam.host_address;
     87a:	80 91 a6 00 	lds	r24, 0x00A6
     87e:	80 93 b4 00 	sts	0x00B4, r24
  TB_AddrModule= TB_gbparam.address;
     882:	80 91 a4 00 	lds	r24, 0x00A4
     886:	80 93 a8 00 	sts	0x00A8, r24
}
     88a:	df 91       	pop	r29
     88c:	cf 91       	pop	r28
     88e:	08 95       	ret

00000890 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     890:	90 91 b4 00 	lds	r25, 0x00B4
     894:	90 93 99 00 	sts	0x0099, r25
  TB_bufOut[1] = TB_AddrModule;
     898:	90 91 a8 00 	lds	r25, 0x00A8
     89c:	90 93 9a 00 	sts	0x009A, r25
  TB_bufOut[2] = status;
     8a0:	80 93 9b 00 	sts	0x009B, r24
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     8a4:	80 91 aa 00 	lds	r24, 0x00AA
     8a8:	80 93 9c 00 	sts	0x009C, r24
  TB_bufOut[4] = value >> 24;
     8ac:	70 93 9d 00 	sts	0x009D, r23
  TB_bufOut[5] = value >> 16;
     8b0:	60 93 9e 00 	sts	0x009E, r22
  TB_bufOut[6] = value >> 8;
     8b4:	50 93 9f 00 	sts	0x009F, r21
  TB_bufOut[7] = value >> 0;
     8b8:	40 93 a0 00 	sts	0x00A0, r20
  TB_calcSum();
     8bc:	0e 94 00 04 	call	0x800	; 0x800 <TB_calcSum>
  TB_Send();
     8c0:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <TB_Send>
     8c4:	08 95       	ret

000008c6 <TB_Read>:
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     8c6:	90 91 a9 00 	lds	r25, 0x00A9
     8ca:	80 91 a8 00 	lds	r24, 0x00A8
     8ce:	98 13       	cpse	r25, r24
     8d0:	16 c0       	rjmp	.+44     	; 0x8fe <TB_Read+0x38>
     8d2:	e9 ea       	ldi	r30, 0xA9	; 169
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	81 eb       	ldi	r24, 0xB1	; 177
     8d8:	90 e0       	ldi	r25, 0x00	; 0
     8da:	20 e0       	ldi	r18, 0x00	; 0
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
    sum += TB_bufIn[i];
     8dc:	31 91       	ld	r19, Z+
     8de:	23 0f       	add	r18, r19
  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
     8e0:	e8 17       	cp	r30, r24
     8e2:	f9 07       	cpc	r31, r25
     8e4:	d9 f7       	brne	.-10     	; 0x8dc <TB_Read+0x16>
    sum += TB_bufIn[i];
  }
  if (sum != TB_bufIn[TB_BUF_SUM]) {
     8e6:	80 91 b1 00 	lds	r24, 0x00B1
     8ea:	28 17       	cp	r18, r24
     8ec:	51 f0       	breq	.+20     	; 0x902 <TB_Read+0x3c>
    TB_SendAck(1, 0); // wrong checksum
     8ee:	40 e0       	ldi	r20, 0x00	; 0
     8f0:	50 e0       	ldi	r21, 0x00	; 0
     8f2:	ba 01       	movw	r22, r20
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
    return 3; // bad checksum
     8fa:	83 e0       	ldi	r24, 0x03	; 3
     8fc:	08 95       	ret
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     8fe:	82 e0       	ldi	r24, 0x02	; 2
     900:	08 95       	ret
    TB_SendAck(1, 0); // wrong checksum
    return 3; // bad checksum
  }

  // we have valid data in TB_bufIn
  return 0;
     902:	80 e0       	ldi	r24, 0x00	; 0
}
     904:	08 95       	ret

00000906 <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     906:	0f 93       	push	r16
     908:	1f 93       	push	r17
     90a:	cf 93       	push	r28
     90c:	df 93       	push	r29
     90e:	1f 92       	push	r1
     910:	cd b7       	in	r28, 0x3d	; 61
     912:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     914:	20 91 ad 00 	lds	r18, 0x00AD
             (((int32_t) TB_bufIn[5]) << 16) |
     918:	60 91 ae 00 	lds	r22, 0x00AE
     91c:	86 2f       	mov	r24, r22
     91e:	90 e0       	ldi	r25, 0x00	; 0
     920:	a0 e0       	ldi	r26, 0x00	; 0
     922:	b0 e0       	ldi	r27, 0x00	; 0
     924:	dc 01       	movw	r26, r24
     926:	99 27       	eor	r25, r25
     928:	88 27       	eor	r24, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     92a:	b2 2b       	or	r27, r18
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     92c:	20 91 b0 00 	lds	r18, 0x00B0
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
     930:	82 2b       	or	r24, r18
             (((int32_t) TB_bufIn[6]) <<  8) |
     932:	20 91 af 00 	lds	r18, 0x00AF
     936:	bc 01       	movw	r22, r24
     938:	cd 01       	movw	r24, r26
     93a:	72 2b       	or	r23, r18
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     93c:	60 93 95 00 	sts	0x0095, r22
     940:	70 93 96 00 	sts	0x0096, r23
     944:	80 93 97 00 	sts	0x0097, r24
     948:	90 93 98 00 	sts	0x0098, r25
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     94c:	20 91 aa 00 	lds	r18, 0x00AA
     950:	2a 30       	cpi	r18, 0x0A	; 10
     952:	09 f4       	brne	.+2      	; 0x956 <TB_Decode+0x50>
     954:	86 c2       	rjmp	.+1292   	; 0xe62 <TB_Decode+0x55c>
     956:	88 f4       	brcc	.+34     	; 0x97a <TB_Decode+0x74>
     958:	24 30       	cpi	r18, 0x04	; 4
     95a:	09 f4       	brne	.+2      	; 0x95e <TB_Decode+0x58>
     95c:	fc c2       	rjmp	.+1528   	; 0xf56 <TB_Decode+0x650>
     95e:	28 f4       	brcc	.+10     	; 0x96a <TB_Decode+0x64>
     960:	21 30       	cpi	r18, 0x01	; 1
     962:	19 f1       	breq	.+70     	; 0x9aa <TB_Decode+0xa4>
     964:	22 30       	cpi	r18, 0x02	; 2
     966:	49 f1       	breq	.+82     	; 0x9ba <TB_Decode+0xb4>
     968:	ee c2       	rjmp	.+1500   	; 0xf46 <TB_Decode+0x640>
     96a:	26 30       	cpi	r18, 0x06	; 6
     96c:	09 f4       	brne	.+2      	; 0x970 <TB_Decode+0x6a>
     96e:	76 c0       	rjmp	.+236    	; 0xa5c <TB_Decode+0x156>
     970:	60 f1       	brcs	.+88     	; 0x9ca <TB_Decode+0xc4>
     972:	29 30       	cpi	r18, 0x09	; 9
     974:	09 f4       	brne	.+2      	; 0x978 <TB_Decode+0x72>
     976:	d3 c1       	rjmp	.+934    	; 0xd1e <TB_Decode+0x418>
     978:	e6 c2       	rjmp	.+1484   	; 0xf46 <TB_Decode+0x640>
     97a:	20 31       	cpi	r18, 0x10	; 16
     97c:	09 f4       	brne	.+2      	; 0x980 <TB_Decode+0x7a>
     97e:	c9 c1       	rjmp	.+914    	; 0xd12 <TB_Decode+0x40c>
     980:	48 f4       	brcc	.+18     	; 0x994 <TB_Decode+0x8e>
     982:	2e 30       	cpi	r18, 0x0E	; 14
     984:	09 f4       	brne	.+2      	; 0x988 <TB_Decode+0x82>
     986:	ec c0       	rjmp	.+472    	; 0xb60 <TB_Decode+0x25a>
     988:	08 f0       	brcs	.+2      	; 0x98c <TB_Decode+0x86>
     98a:	4f c1       	rjmp	.+670    	; 0xc2a <TB_Decode+0x324>
     98c:	2d 30       	cpi	r18, 0x0D	; 13
     98e:	09 f4       	brne	.+2      	; 0x992 <TB_Decode+0x8c>
     990:	c4 c1       	rjmp	.+904    	; 0xd1a <TB_Decode+0x414>
     992:	d9 c2       	rjmp	.+1458   	; 0xf46 <TB_Decode+0x640>
     994:	28 38       	cpi	r18, 0x88	; 136
     996:	09 f4       	brne	.+2      	; 0x99a <TB_Decode+0x94>
     998:	ad c2       	rjmp	.+1370   	; 0xef4 <TB_Decode+0x5ee>
     99a:	2e 3f       	cpi	r18, 0xFE	; 254
     99c:	21 f0       	breq	.+8      	; 0x9a6 <TB_Decode+0xa0>
     99e:	21 31       	cpi	r18, 0x11	; 17
     9a0:	09 f0       	breq	.+2      	; 0x9a4 <TB_Decode+0x9e>
     9a2:	d1 c2       	rjmp	.+1442   	; 0xf46 <TB_Decode+0x640>
     9a4:	b8 c1       	rjmp	.+880    	; 0xd16 <TB_Decode+0x410>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
     9a6:	8e ef       	ldi	r24, 0xFE	; 254
     9a8:	db c2       	rjmp	.+1462   	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     9aa:	40 e0       	ldi	r20, 0x00	; 0
     9ac:	50 e0       	ldi	r21, 0x00	; 0
     9ae:	ba 01       	movw	r22, r20
     9b0:	84 e6       	ldi	r24, 0x64	; 100
     9b2:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      return TB_CMD_ROR;
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	d3 c2       	rjmp	.+1446   	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     9ba:	40 e0       	ldi	r20, 0x00	; 0
     9bc:	50 e0       	ldi	r21, 0x00	; 0
     9be:	ba 01       	movw	r22, r20
     9c0:	84 e6       	ldi	r24, 0x64	; 100
     9c2:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      return TB_CMD_ROL;
     9c6:	82 e0       	ldi	r24, 0x02	; 2
     9c8:	cb c2       	rjmp	.+1430   	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     9ca:	20 91 ac 00 	lds	r18, 0x00AC
     9ce:	22 23       	and	r18, r18
     9d0:	41 f0       	breq	.+16     	; 0x9e2 <TB_Decode+0xdc>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     9d2:	40 e0       	ldi	r20, 0x00	; 0
     9d4:	50 e0       	ldi	r21, 0x00	; 0
     9d6:	ba 01       	movw	r22, r20
     9d8:	84 e0       	ldi	r24, 0x04	; 4
     9da:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	bf c2       	rjmp	.+1406   	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     9e2:	20 91 ab 00 	lds	r18, 0x00AB
     9e6:	26 30       	cpi	r18, 0x06	; 6
     9e8:	e9 f0       	breq	.+58     	; 0xa24 <TB_Decode+0x11e>
     9ea:	28 f4       	brcc	.+10     	; 0x9f6 <TB_Decode+0xf0>
     9ec:	24 30       	cpi	r18, 0x04	; 4
     9ee:	41 f0       	breq	.+16     	; 0xa00 <TB_Decode+0xfa>
     9f0:	25 30       	cpi	r18, 0x05	; 5
     9f2:	79 f0       	breq	.+30     	; 0xa12 <TB_Decode+0x10c>
     9f4:	2b c0       	rjmp	.+86     	; 0xa4c <TB_Decode+0x146>
     9f6:	27 30       	cpi	r18, 0x07	; 7
     9f8:	f1 f0       	breq	.+60     	; 0xa36 <TB_Decode+0x130>
     9fa:	2c 38       	cpi	r18, 0x8C	; 140
     9fc:	29 f1       	breq	.+74     	; 0xa48 <TB_Decode+0x142>
     9fe:	26 c0       	rjmp	.+76     	; 0xa4c <TB_Decode+0x146>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     a00:	60 93 80 00 	sts	0x0080, r22
     a04:	70 93 81 00 	sts	0x0081, r23
     a08:	80 93 82 00 	sts	0x0082, r24
     a0c:	90 93 83 00 	sts	0x0083, r25
            break;
     a10:	1d c0       	rjmp	.+58     	; 0xa4c <TB_Decode+0x146>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     a12:	60 93 84 00 	sts	0x0084, r22
     a16:	70 93 85 00 	sts	0x0085, r23
     a1a:	80 93 86 00 	sts	0x0086, r24
     a1e:	90 93 87 00 	sts	0x0087, r25
            break;
     a22:	14 c0       	rjmp	.+40     	; 0xa4c <TB_Decode+0x146>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     a24:	60 93 88 00 	sts	0x0088, r22
     a28:	70 93 89 00 	sts	0x0089, r23
     a2c:	80 93 8a 00 	sts	0x008A, r24
     a30:	90 93 8b 00 	sts	0x008B, r25
            break;
     a34:	0b c0       	rjmp	.+22     	; 0xa4c <TB_Decode+0x146>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     a36:	60 93 8c 00 	sts	0x008C, r22
     a3a:	70 93 8d 00 	sts	0x008D, r23
     a3e:	80 93 8e 00 	sts	0x008E, r24
     a42:	90 93 8f 00 	sts	0x008F, r25
            break;
     a46:	02 c0       	rjmp	.+4      	; 0xa4c <TB_Decode+0x146>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     a48:	60 93 90 00 	sts	0x0090, r22

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     a4c:	40 e0       	ldi	r20, 0x00	; 0
     a4e:	50 e0       	ldi	r21, 0x00	; 0
     a50:	ba 01       	movw	r22, r20
     a52:	84 e6       	ldi	r24, 0x64	; 100
     a54:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	82 c2       	rjmp	.+1284   	; 0xf60 <TB_Decode+0x65a>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a5c:	80 91 ac 00 	lds	r24, 0x00AC
     a60:	88 23       	and	r24, r24
     a62:	41 f0       	breq	.+16     	; 0xa74 <TB_Decode+0x16e>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a64:	40 e0       	ldi	r20, 0x00	; 0
     a66:	50 e0       	ldi	r21, 0x00	; 0
     a68:	ba 01       	movw	r22, r20
     a6a:	84 e0       	ldi	r24, 0x04	; 4
     a6c:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	76 c2       	rjmp	.+1260   	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     a74:	80 91 ab 00 	lds	r24, 0x00AB
     a78:	86 30       	cpi	r24, 0x06	; 6
     a7a:	61 f1       	breq	.+88     	; 0xad4 <TB_Decode+0x1ce>
     a7c:	38 f4       	brcc	.+14     	; 0xa8c <TB_Decode+0x186>
     a7e:	84 30       	cpi	r24, 0x04	; 4
     a80:	09 f4       	brne	.+2      	; 0xa84 <TB_Decode+0x17e>
     a82:	42 c0       	rjmp	.+132    	; 0xb08 <TB_Decode+0x202>
     a84:	d0 f4       	brcc	.+52     	; 0xaba <TB_Decode+0x1b4>
     a86:	81 30       	cpi	r24, 0x01	; 1
     a88:	59 f0       	breq	.+22     	; 0xaa0 <TB_Decode+0x19a>
     a8a:	62 c0       	rjmp	.+196    	; 0xb50 <TB_Decode+0x24a>
     a8c:	8c 38       	cpi	r24, 0x8C	; 140
     a8e:	09 f4       	brne	.+2      	; 0xa92 <TB_Decode+0x18c>
     a90:	48 c0       	rjmp	.+144    	; 0xb22 <TB_Decode+0x21c>
     a92:	84 3c       	cpi	r24, 0xC4	; 196
     a94:	09 f4       	brne	.+2      	; 0xa98 <TB_Decode+0x192>
     a96:	4f c0       	rjmp	.+158    	; 0xb36 <TB_Decode+0x230>
     a98:	87 30       	cpi	r24, 0x07	; 7
     a9a:	09 f0       	breq	.+2      	; 0xa9e <TB_Decode+0x198>
     a9c:	59 c0       	rjmp	.+178    	; 0xb50 <TB_Decode+0x24a>
     a9e:	27 c0       	rjmp	.+78     	; 0xaee <TB_Decode+0x1e8>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     aa0:	40 91 7c 00 	lds	r20, 0x007C
     aa4:	50 91 7d 00 	lds	r21, 0x007D
     aa8:	60 91 7e 00 	lds	r22, 0x007E
     aac:	70 91 7f 00 	lds	r23, 0x007F
     ab0:	84 e6       	ldi	r24, 0x64	; 100
     ab2:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ab6:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
     ab8:	53 c2       	rjmp	.+1190   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     aba:	40 91 84 00 	lds	r20, 0x0084
     abe:	50 91 85 00 	lds	r21, 0x0085
     ac2:	60 91 86 00 	lds	r22, 0x0086
     ac6:	70 91 87 00 	lds	r23, 0x0087
     aca:	84 e6       	ldi	r24, 0x64	; 100
     acc:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ad0:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
     ad2:	46 c2       	rjmp	.+1164   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     ad4:	40 91 88 00 	lds	r20, 0x0088
     ad8:	50 91 89 00 	lds	r21, 0x0089
     adc:	60 91 8a 00 	lds	r22, 0x008A
     ae0:	70 91 8b 00 	lds	r23, 0x008B
     ae4:	84 e6       	ldi	r24, 0x64	; 100
     ae6:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     aea:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
     aec:	39 c2       	rjmp	.+1138   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     aee:	40 91 8c 00 	lds	r20, 0x008C
     af2:	50 91 8d 00 	lds	r21, 0x008D
     af6:	60 91 8e 00 	lds	r22, 0x008E
     afa:	70 91 8f 00 	lds	r23, 0x008F
     afe:	84 e6       	ldi	r24, 0x64	; 100
     b00:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b04:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
     b06:	2c c2       	rjmp	.+1112   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     b08:	40 91 80 00 	lds	r20, 0x0080
     b0c:	50 91 81 00 	lds	r21, 0x0081
     b10:	60 91 82 00 	lds	r22, 0x0082
     b14:	70 91 83 00 	lds	r23, 0x0083
     b18:	84 e6       	ldi	r24, 0x64	; 100
     b1a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b1e:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
     b20:	1f c2       	rjmp	.+1086   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     b22:	40 91 90 00 	lds	r20, 0x0090
     b26:	50 e0       	ldi	r21, 0x00	; 0
     b28:	60 e0       	ldi	r22, 0x00	; 0
     b2a:	70 e0       	ldi	r23, 0x00	; 0
     b2c:	84 e6       	ldi	r24, 0x64	; 100
     b2e:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b32:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
     b34:	15 c2       	rjmp	.+1066   	; 0xf60 <TB_Decode+0x65a>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     b36:	40 91 91 00 	lds	r20, 0x0091
     b3a:	50 91 92 00 	lds	r21, 0x0092
     b3e:	60 91 93 00 	lds	r22, 0x0093
     b42:	70 91 94 00 	lds	r23, 0x0094
     b46:	84 e6       	ldi	r24, 0x64	; 100
     b48:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b4c:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
     b4e:	08 c2       	rjmp	.+1040   	; 0xf60 <TB_Decode+0x65a>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     b50:	40 e0       	ldi	r20, 0x00	; 0
     b52:	50 e0       	ldi	r21, 0x00	; 0
     b54:	ba 01       	movw	r22, r20
     b56:	84 e0       	ldi	r24, 0x04	; 4
     b58:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b5c:	80 e0       	ldi	r24, 0x00	; 0
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
            break;
     b5e:	00 c2       	rjmp	.+1024   	; 0xf60 <TB_Decode+0x65a>
        }
      }
      break;
    case TB_CMD_SIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     b60:	20 91 ac 00 	lds	r18, 0x00AC
     b64:	21 30       	cpi	r18, 0x01	; 1
     b66:	09 f4       	brne	.+2      	; 0xb6a <TB_Decode+0x264>
     b68:	f8 c1       	rjmp	.+1008   	; 0xf5a <TB_Decode+0x654>
     b6a:	18 f0       	brcs	.+6      	; 0xb72 <TB_Decode+0x26c>
     b6c:	22 30       	cpi	r18, 0x02	; 2
     b6e:	49 f0       	breq	.+18     	; 0xb82 <TB_Decode+0x27c>
     b70:	54 c0       	rjmp	.+168    	; 0xc1a <TB_Decode+0x314>
		{
	        case 0:
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     b72:	40 e0       	ldi	r20, 0x00	; 0
     b74:	50 e0       	ldi	r21, 0x00	; 0
     b76:	ba 01       	movw	r22, r20
     b78:	83 e0       	ldi	r24, 0x03	; 3
     b7a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     b7e:	8e e0       	ldi	r24, 0x0E	; 14
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
     b80:	ef c1       	rjmp	.+990    	; 0xf60 <TB_Decode+0x65a>
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 2:
				switch (TB_bufIn[TB_BUF_TYPE])
     b82:	20 91 ab 00 	lds	r18, 0x00AB
     b86:	21 30       	cpi	r18, 0x01	; 1
     b88:	c1 f0       	breq	.+48     	; 0xbba <TB_Decode+0x2b4>
     b8a:	18 f0       	brcs	.+6      	; 0xb92 <TB_Decode+0x28c>
     b8c:	22 30       	cpi	r18, 0x02	; 2
     b8e:	49 f1       	breq	.+82     	; 0xbe2 <TB_Decode+0x2dc>
     b90:	3c c0       	rjmp	.+120    	; 0xc0a <TB_Decode+0x304>
				{
					case 0:
						TB_out.b0 = (TB_Value != 0);
     b92:	21 e0       	ldi	r18, 0x01	; 1
     b94:	67 2b       	or	r22, r23
     b96:	68 2b       	or	r22, r24
     b98:	69 2b       	or	r22, r25
     b9a:	09 f4       	brne	.+2      	; 0xb9e <TB_Decode+0x298>
     b9c:	20 e0       	ldi	r18, 0x00	; 0
     b9e:	80 91 77 00 	lds	r24, 0x0077
     ba2:	20 fb       	bst	r18, 0
     ba4:	80 f9       	bld	r24, 0
     ba6:	80 93 77 00 	sts	0x0077, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     baa:	40 e0       	ldi	r20, 0x00	; 0
     bac:	50 e0       	ldi	r21, 0x00	; 0
     bae:	ba 01       	movw	r22, r20
     bb0:	84 e6       	ldi	r24, 0x64	; 100
     bb2:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     bb6:	8e e0       	ldi	r24, 0x0E	; 14
     bb8:	d3 c1       	rjmp	.+934    	; 0xf60 <TB_Decode+0x65a>
					case 0:
						TB_out.b0 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 1:
						TB_out.b1 = (TB_Value != 0);
     bba:	21 e0       	ldi	r18, 0x01	; 1
     bbc:	67 2b       	or	r22, r23
     bbe:	68 2b       	or	r22, r24
     bc0:	69 2b       	or	r22, r25
     bc2:	09 f4       	brne	.+2      	; 0xbc6 <TB_Decode+0x2c0>
     bc4:	20 e0       	ldi	r18, 0x00	; 0
     bc6:	80 91 77 00 	lds	r24, 0x0077
     bca:	20 fb       	bst	r18, 0
     bcc:	81 f9       	bld	r24, 1
     bce:	80 93 77 00 	sts	0x0077, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     bd2:	40 e0       	ldi	r20, 0x00	; 0
     bd4:	50 e0       	ldi	r21, 0x00	; 0
     bd6:	ba 01       	movw	r22, r20
     bd8:	84 e6       	ldi	r24, 0x64	; 100
     bda:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     bde:	8e e0       	ldi	r24, 0x0E	; 14
     be0:	bf c1       	rjmp	.+894    	; 0xf60 <TB_Decode+0x65a>
					case 1:
						TB_out.b1 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 2:
						TB_out.b2 = (TB_Value != 0);
     be2:	21 e0       	ldi	r18, 0x01	; 1
     be4:	67 2b       	or	r22, r23
     be6:	68 2b       	or	r22, r24
     be8:	69 2b       	or	r22, r25
     bea:	09 f4       	brne	.+2      	; 0xbee <TB_Decode+0x2e8>
     bec:	20 e0       	ldi	r18, 0x00	; 0
     bee:	80 91 77 00 	lds	r24, 0x0077
     bf2:	20 fb       	bst	r18, 0
     bf4:	82 f9       	bld	r24, 2
     bf6:	80 93 77 00 	sts	0x0077, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     bfa:	40 e0       	ldi	r20, 0x00	; 0
     bfc:	50 e0       	ldi	r21, 0x00	; 0
     bfe:	ba 01       	movw	r22, r20
     c00:	84 e6       	ldi	r24, 0x64	; 100
     c02:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     c06:	8e e0       	ldi	r24, 0x0E	; 14
     c08:	ab c1       	rjmp	.+854    	; 0xf60 <TB_Decode+0x65a>
					case 2:
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     c0a:	40 e0       	ldi	r20, 0x00	; 0
     c0c:	50 e0       	ldi	r21, 0x00	; 0
     c0e:	ba 01       	movw	r22, r20
     c10:	83 e0       	ldi	r24, 0x03	; 3
     c12:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     c16:	8e e0       	ldi	r24, 0x0E	; 14
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
					break;
     c18:	a3 c1       	rjmp	.+838    	; 0xf60 <TB_Decode+0x65a>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     c1a:	40 e0       	ldi	r20, 0x00	; 0
     c1c:	50 e0       	ldi	r21, 0x00	; 0
     c1e:	ba 01       	movw	r22, r20
     c20:	83 e0       	ldi	r24, 0x03	; 3
     c22:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
		}
		return TB_CMD_SIO;
     c26:	8e e0       	ldi	r24, 0x0E	; 14
     c28:	9b c1       	rjmp	.+822    	; 0xf60 <TB_Decode+0x65a>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     c2a:	80 91 ac 00 	lds	r24, 0x00AC
     c2e:	81 30       	cpi	r24, 0x01	; 1
     c30:	29 f0       	breq	.+10     	; 0xc3c <TB_Decode+0x336>
     c32:	30 f0       	brcs	.+12     	; 0xc40 <TB_Decode+0x33a>
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	09 f4       	brne	.+2      	; 0xc3a <TB_Decode+0x334>
     c38:	46 c0       	rjmp	.+140    	; 0xcc6 <TB_Decode+0x3c0>
     c3a:	91 c1       	rjmp	.+802    	; 0xf5e <TB_Decode+0x658>
						break;
				}
				break;
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
     c3c:	8f e0       	ldi	r24, 0x0F	; 15
     c3e:	90 c1       	rjmp	.+800    	; 0xf60 <TB_Decode+0x65a>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
		{
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
     c40:	80 91 ab 00 	lds	r24, 0x00AB
     c44:	81 30       	cpi	r24, 0x01	; 1
     c46:	89 f0       	breq	.+34     	; 0xc6a <TB_Decode+0x364>
     c48:	28 f0       	brcs	.+10     	; 0xc54 <TB_Decode+0x34e>
     c4a:	82 30       	cpi	r24, 0x02	; 2
     c4c:	d1 f0       	breq	.+52     	; 0xc82 <TB_Decode+0x37c>
     c4e:	83 30       	cpi	r24, 0x03	; 3
     c50:	29 f1       	breq	.+74     	; 0xc9c <TB_Decode+0x396>
     c52:	31 c0       	rjmp	.+98     	; 0xcb6 <TB_Decode+0x3b0>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
     c54:	40 91 a7 00 	lds	r20, 0x00A7
     c58:	41 70       	andi	r20, 0x01	; 1
     c5a:	50 e0       	ldi	r21, 0x00	; 0
     c5c:	60 e0       	ldi	r22, 0x00	; 0
     c5e:	70 e0       	ldi	r23, 0x00	; 0
     c60:	84 e6       	ldi	r24, 0x64	; 100
     c62:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c66:	80 e0       	ldi	r24, 0x00	; 0
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
     c68:	7b c1       	rjmp	.+758    	; 0xf60 <TB_Decode+0x65a>
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
     c6a:	40 91 a7 00 	lds	r20, 0x00A7
     c6e:	46 95       	lsr	r20
     c70:	41 70       	andi	r20, 0x01	; 1
     c72:	50 e0       	ldi	r21, 0x00	; 0
     c74:	60 e0       	ldi	r22, 0x00	; 0
     c76:	70 e0       	ldi	r23, 0x00	; 0
     c78:	84 e6       	ldi	r24, 0x64	; 100
     c7a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c7e:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
     c80:	6f c1       	rjmp	.+734    	; 0xf60 <TB_Decode+0x65a>
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
     c82:	40 91 a7 00 	lds	r20, 0x00A7
     c86:	42 fb       	bst	r20, 2
     c88:	44 27       	eor	r20, r20
     c8a:	40 f9       	bld	r20, 0
     c8c:	50 e0       	ldi	r21, 0x00	; 0
     c8e:	60 e0       	ldi	r22, 0x00	; 0
     c90:	70 e0       	ldi	r23, 0x00	; 0
     c92:	84 e6       	ldi	r24, 0x64	; 100
     c94:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c98:	80 e0       	ldi	r24, 0x00	; 0
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
     c9a:	62 c1       	rjmp	.+708    	; 0xf60 <TB_Decode+0x65a>
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
     c9c:	40 91 a7 00 	lds	r20, 0x00A7
     ca0:	43 fb       	bst	r20, 3
     ca2:	44 27       	eor	r20, r20
     ca4:	40 f9       	bld	r20, 0
     ca6:	50 e0       	ldi	r21, 0x00	; 0
     ca8:	60 e0       	ldi	r22, 0x00	; 0
     caa:	70 e0       	ldi	r23, 0x00	; 0
     cac:	84 e6       	ldi	r24, 0x64	; 100
     cae:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cb2:	80 e0       	ldi	r24, 0x00	; 0
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
     cb4:	55 c1       	rjmp	.+682    	; 0xf60 <TB_Decode+0x65a>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     cb6:	40 e0       	ldi	r20, 0x00	; 0
     cb8:	50 e0       	ldi	r21, 0x00	; 0
     cba:	ba 01       	movw	r22, r20
     cbc:	84 e0       	ldi	r24, 0x04	; 4
     cbe:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cc2:	80 e0       	ldi	r24, 0x00	; 0
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     cc4:	4d c1       	rjmp	.+666    	; 0xf60 <TB_Decode+0x65a>
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
				break;
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
     cc6:	80 91 ab 00 	lds	r24, 0x00AB
     cca:	88 23       	and	r24, r24
     ccc:	19 f0       	breq	.+6      	; 0xcd4 <TB_Decode+0x3ce>
     cce:	81 30       	cpi	r24, 0x01	; 1
     cd0:	61 f0       	breq	.+24     	; 0xcea <TB_Decode+0x3e4>
     cd2:	17 c0       	rjmp	.+46     	; 0xd02 <TB_Decode+0x3fc>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
     cd4:	40 91 77 00 	lds	r20, 0x0077
     cd8:	41 70       	andi	r20, 0x01	; 1
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	60 e0       	ldi	r22, 0x00	; 0
     cde:	70 e0       	ldi	r23, 0x00	; 0
     ce0:	84 e6       	ldi	r24, 0x64	; 100
     ce2:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ce6:	80 e0       	ldi	r24, 0x00	; 0
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
     ce8:	3b c1       	rjmp	.+630    	; 0xf60 <TB_Decode+0x65a>
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
     cea:	40 91 77 00 	lds	r20, 0x0077
     cee:	46 95       	lsr	r20
     cf0:	41 70       	andi	r20, 0x01	; 1
     cf2:	50 e0       	ldi	r21, 0x00	; 0
     cf4:	60 e0       	ldi	r22, 0x00	; 0
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	84 e6       	ldi	r24, 0x64	; 100
     cfa:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cfe:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
     d00:	2f c1       	rjmp	.+606    	; 0xf60 <TB_Decode+0x65a>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d02:	40 e0       	ldi	r20, 0x00	; 0
     d04:	50 e0       	ldi	r21, 0x00	; 0
     d06:	ba 01       	movw	r22, r20
     d08:	84 e0       	ldi	r24, 0x04	; 4
     d0a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d0e:	80 e0       	ldi	r24, 0x00	; 0
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     d10:	27 c1       	rjmp	.+590    	; 0xf60 <TB_Decode+0x65a>
				break;
			default:
				TB_SendAck(TB_ERR_VALUE, TB_bufIn[TB_BUF_MOTOR]); // invalid value
				break;
		}*/
		return TB_CMD_VENTIL;
     d12:	80 e1       	ldi	r24, 0x10	; 16
     d14:	25 c1       	rjmp	.+586    	; 0xf60 <TB_Decode+0x65a>
		break;
	case TB_CMD_SERIOV:
		return TB_CMD_SERIOV;
     d16:	81 e1       	ldi	r24, 0x11	; 17
     d18:	23 c1       	rjmp	.+582    	; 0xf60 <TB_Decode+0x65a>
		break;
    case TB_CMD_RFS:
		return TB_CMD_RFS;
     d1a:	8d e0       	ldi	r24, 0x0D	; 13
     d1c:	21 c1       	rjmp	.+578    	; 0xf60 <TB_Decode+0x65a>
		break;
    case TB_CMD_SGP:
		if (TB_bufIn[TB_BUF_MOTOR] != 0)
     d1e:	20 91 ac 00 	lds	r18, 0x00AC
     d22:	22 23       	and	r18, r18
     d24:	41 f0       	breq	.+16     	; 0xd36 <TB_Decode+0x430>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d26:	40 e0       	ldi	r20, 0x00	; 0
     d28:	50 e0       	ldi	r21, 0x00	; 0
     d2a:	ba 01       	movw	r22, r20
     d2c:	84 e0       	ldi	r24, 0x04	; 4
     d2e:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	15 c1       	rjmp	.+554    	; 0xf60 <TB_Decode+0x65a>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
		}
		else
		{
			switch (TB_bufIn[TB_BUF_TYPE])
     d36:	20 91 ab 00 	lds	r18, 0x00AB
     d3a:	21 34       	cpi	r18, 0x41	; 65
     d3c:	51 f1       	breq	.+84     	; 0xd92 <TB_Decode+0x48c>
     d3e:	18 f4       	brcc	.+6      	; 0xd46 <TB_Decode+0x440>
     d40:	20 34       	cpi	r18, 0x40	; 64
     d42:	41 f0       	breq	.+16     	; 0xd54 <TB_Decode+0x44e>
     d44:	86 c0       	rjmp	.+268    	; 0xe52 <TB_Decode+0x54c>
     d46:	22 34       	cpi	r18, 0x42	; 66
     d48:	09 f4       	brne	.+2      	; 0xd4c <TB_Decode+0x446>
     d4a:	43 c0       	rjmp	.+134    	; 0xdd2 <TB_Decode+0x4cc>
     d4c:	2c 34       	cpi	r18, 0x4C	; 76
     d4e:	09 f4       	brne	.+2      	; 0xd52 <TB_Decode+0x44c>
     d50:	60 c0       	rjmp	.+192    	; 0xe12 <TB_Decode+0x50c>
     d52:	7f c0       	rjmp	.+254    	; 0xe52 <TB_Decode+0x54c>
			{
				case TB_GBPARAM_EEMAGIC:
					if (TB_Value != TB_gbparam.eemagic)
     d54:	00 91 a2 00 	lds	r16, 0x00A2
     d58:	10 e0       	ldi	r17, 0x00	; 0
     d5a:	20 e0       	ldi	r18, 0x00	; 0
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	60 17       	cp	r22, r16
     d60:	71 07       	cpc	r23, r17
     d62:	82 07       	cpc	r24, r18
     d64:	93 07       	cpc	r25, r19
     d66:	69 f0       	breq	.+26     	; 0xd82 <TB_Decode+0x47c>
					{
						TB_gbparam.eemagic = TB_Value;
     d68:	60 93 a2 00 	sts	0x00A2, r22
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     d6c:	19 82       	std	Y+1, r1	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     d6e:	49 81       	ldd	r20, Y+1	; 0x01
     d70:	20 91 b2 00 	lds	r18, 0x00B2
     d74:	30 91 b3 00 	lds	r19, 0x00B3
     d78:	c9 01       	movw	r24, r18
     d7a:	84 0f       	add	r24, r20
     d7c:	91 1d       	adc	r25, r1
     d7e:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     d82:	40 e0       	ldi	r20, 0x00	; 0
     d84:	50 e0       	ldi	r21, 0x00	; 0
     d86:	ba 01       	movw	r22, r20
     d88:	84 e6       	ldi	r24, 0x64	; 100
     d8a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d8e:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.eemagic = TB_Value;
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     d90:	e7 c0       	rjmp	.+462    	; 0xf60 <TB_Decode+0x65a>
				case TB_GBPARAM_BAUD:
					if (TB_Value != TB_gbparam.baud)
     d92:	00 91 a3 00 	lds	r16, 0x00A3
     d96:	10 e0       	ldi	r17, 0x00	; 0
     d98:	20 e0       	ldi	r18, 0x00	; 0
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	60 17       	cp	r22, r16
     d9e:	71 07       	cpc	r23, r17
     da0:	82 07       	cpc	r24, r18
     da2:	93 07       	cpc	r25, r19
     da4:	71 f0       	breq	.+28     	; 0xdc2 <TB_Decode+0x4bc>
					{
						TB_gbparam.baud = TB_Value;
     da6:	60 93 a3 00 	sts	0x00A3, r22
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     daa:	21 e0       	ldi	r18, 0x01	; 1
     dac:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     dae:	49 81       	ldd	r20, Y+1	; 0x01
     db0:	20 91 b2 00 	lds	r18, 0x00B2
     db4:	30 91 b3 00 	lds	r19, 0x00B3
     db8:	c9 01       	movw	r24, r18
     dba:	84 0f       	add	r24, r20
     dbc:	91 1d       	adc	r25, r1
     dbe:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     dc2:	40 e0       	ldi	r20, 0x00	; 0
     dc4:	50 e0       	ldi	r21, 0x00	; 0
     dc6:	ba 01       	movw	r22, r20
     dc8:	84 e6       	ldi	r24, 0x64	; 100
     dca:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     dce:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.baud = TB_Value;
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     dd0:	c7 c0       	rjmp	.+398    	; 0xf60 <TB_Decode+0x65a>
				case TB_GBPARAM_ADDRESS:
					if (TB_Value != TB_gbparam.address)
     dd2:	00 91 a4 00 	lds	r16, 0x00A4
     dd6:	10 e0       	ldi	r17, 0x00	; 0
     dd8:	20 e0       	ldi	r18, 0x00	; 0
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	60 17       	cp	r22, r16
     dde:	71 07       	cpc	r23, r17
     de0:	82 07       	cpc	r24, r18
     de2:	93 07       	cpc	r25, r19
     de4:	71 f0       	breq	.+28     	; 0xe02 <TB_Decode+0x4fc>
					{
						TB_gbparam.address = TB_Value;
     de6:	60 93 a4 00 	sts	0x00A4, r22
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     dea:	22 e0       	ldi	r18, 0x02	; 2
     dec:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     dee:	49 81       	ldd	r20, Y+1	; 0x01
     df0:	20 91 b2 00 	lds	r18, 0x00B2
     df4:	30 91 b3 00 	lds	r19, 0x00B3
     df8:	c9 01       	movw	r24, r18
     dfa:	84 0f       	add	r24, r20
     dfc:	91 1d       	adc	r25, r1
     dfe:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     e02:	40 e0       	ldi	r20, 0x00	; 0
     e04:	50 e0       	ldi	r21, 0x00	; 0
     e06:	ba 01       	movw	r22, r20
     e08:	84 e6       	ldi	r24, 0x64	; 100
     e0a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e0e:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.address = TB_Value;
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     e10:	a7 c0       	rjmp	.+334    	; 0xf60 <TB_Decode+0x65a>
				case TB_GBPARAM_HOST_ADDR:
					if (TB_Value != TB_gbparam.host_address)
     e12:	00 91 a6 00 	lds	r16, 0x00A6
     e16:	10 e0       	ldi	r17, 0x00	; 0
     e18:	20 e0       	ldi	r18, 0x00	; 0
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	60 17       	cp	r22, r16
     e1e:	71 07       	cpc	r23, r17
     e20:	82 07       	cpc	r24, r18
     e22:	93 07       	cpc	r25, r19
     e24:	71 f0       	breq	.+28     	; 0xe42 <TB_Decode+0x53c>
					{
						TB_gbparam.host_address = TB_Value;
     e26:	60 93 a6 00 	sts	0x00A6, r22
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     e2a:	24 e0       	ldi	r18, 0x04	; 4
     e2c:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     e2e:	49 81       	ldd	r20, Y+1	; 0x01
     e30:	20 91 b2 00 	lds	r18, 0x00B2
     e34:	30 91 b3 00 	lds	r19, 0x00B3
     e38:	c9 01       	movw	r24, r18
     e3a:	84 0f       	add	r24, r20
     e3c:	91 1d       	adc	r25, r1
     e3e:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     e42:	40 e0       	ldi	r20, 0x00	; 0
     e44:	50 e0       	ldi	r21, 0x00	; 0
     e46:	ba 01       	movw	r22, r20
     e48:	84 e6       	ldi	r24, 0x64	; 100
     e4a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e4e:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.host_address = TB_Value;
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     e50:	87 c0       	rjmp	.+270    	; 0xf60 <TB_Decode+0x65a>
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     e52:	40 e0       	ldi	r20, 0x00	; 0
     e54:	50 e0       	ldi	r21, 0x00	; 0
     e56:	ba 01       	movw	r22, r20
     e58:	84 e0       	ldi	r24, 0x04	; 4
     e5a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e5e:	80 e0       	ldi	r24, 0x00	; 0
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
					break;
     e60:	7f c0       	rjmp	.+254    	; 0xf60 <TB_Decode+0x65a>
			}
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     e62:	80 91 ac 00 	lds	r24, 0x00AC
     e66:	88 23       	and	r24, r24
     e68:	41 f0       	breq	.+16     	; 0xe7a <TB_Decode+0x574>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     e6a:	40 e0       	ldi	r20, 0x00	; 0
     e6c:	50 e0       	ldi	r21, 0x00	; 0
     e6e:	ba 01       	movw	r22, r20
     e70:	84 e0       	ldi	r24, 0x04	; 4
     e72:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e76:	80 e0       	ldi	r24, 0x00	; 0
     e78:	73 c0       	rjmp	.+230    	; 0xf60 <TB_Decode+0x65a>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     e7a:	80 91 ab 00 	lds	r24, 0x00AB
     e7e:	81 34       	cpi	r24, 0x41	; 65
     e80:	49 f0       	breq	.+18     	; 0xe94 <TB_Decode+0x58e>
     e82:	18 f4       	brcc	.+6      	; 0xe8a <TB_Decode+0x584>
     e84:	80 34       	cpi	r24, 0x40	; 64
     e86:	21 f1       	breq	.+72     	; 0xed0 <TB_Decode+0x5ca>
     e88:	2d c0       	rjmp	.+90     	; 0xee4 <TB_Decode+0x5de>
     e8a:	82 34       	cpi	r24, 0x42	; 66
     e8c:	69 f0       	breq	.+26     	; 0xea8 <TB_Decode+0x5a2>
     e8e:	8c 34       	cpi	r24, 0x4C	; 76
     e90:	a9 f0       	breq	.+42     	; 0xebc <TB_Decode+0x5b6>
     e92:	28 c0       	rjmp	.+80     	; 0xee4 <TB_Decode+0x5de>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     e94:	40 91 a3 00 	lds	r20, 0x00A3
     e98:	50 e0       	ldi	r21, 0x00	; 0
     e9a:	60 e0       	ldi	r22, 0x00	; 0
     e9c:	70 e0       	ldi	r23, 0x00	; 0
     e9e:	84 e6       	ldi	r24, 0x64	; 100
     ea0:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ea4:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
     ea6:	5c c0       	rjmp	.+184    	; 0xf60 <TB_Decode+0x65a>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     ea8:	40 91 a4 00 	lds	r20, 0x00A4
     eac:	50 e0       	ldi	r21, 0x00	; 0
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	70 e0       	ldi	r23, 0x00	; 0
     eb2:	84 e6       	ldi	r24, 0x64	; 100
     eb4:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     eb8:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
     eba:	52 c0       	rjmp	.+164    	; 0xf60 <TB_Decode+0x65a>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     ebc:	40 91 a6 00 	lds	r20, 0x00A6
     ec0:	50 e0       	ldi	r21, 0x00	; 0
     ec2:	60 e0       	ldi	r22, 0x00	; 0
     ec4:	70 e0       	ldi	r23, 0x00	; 0
     ec6:	84 e6       	ldi	r24, 0x64	; 100
     ec8:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ecc:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
     ece:	48 c0       	rjmp	.+144    	; 0xf60 <TB_Decode+0x65a>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     ed0:	40 91 a2 00 	lds	r20, 0x00A2
     ed4:	50 e0       	ldi	r21, 0x00	; 0
     ed6:	60 e0       	ldi	r22, 0x00	; 0
     ed8:	70 e0       	ldi	r23, 0x00	; 0
     eda:	84 e6       	ldi	r24, 0x64	; 100
     edc:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ee0:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
     ee2:	3e c0       	rjmp	.+124    	; 0xf60 <TB_Decode+0x65a>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     ee4:	40 e0       	ldi	r20, 0x00	; 0
     ee6:	50 e0       	ldi	r21, 0x00	; 0
     ee8:	ba 01       	movw	r22, r20
     eea:	84 e0       	ldi	r24, 0x04	; 4
     eec:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ef0:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
            break;
     ef2:	36 c0       	rjmp	.+108    	; 0xf60 <TB_Decode+0x65a>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     ef4:	80 91 ab 00 	lds	r24, 0x00AB
     ef8:	81 11       	cpse	r24, r1
     efa:	1c c0       	rjmp	.+56     	; 0xf34 <TB_Decode+0x62e>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     efc:	80 91 b4 00 	lds	r24, 0x00B4
     f00:	80 93 99 00 	sts	0x0099, r24
        TB_bufOut[1] = '1';
     f04:	81 e3       	ldi	r24, 0x31	; 49
     f06:	80 93 9a 00 	sts	0x009A, r24
        TB_bufOut[2] = '0';
     f0a:	90 e3       	ldi	r25, 0x30	; 48
     f0c:	90 93 9b 00 	sts	0x009B, r25
        TB_bufOut[3] = '2';
     f10:	22 e3       	ldi	r18, 0x32	; 50
     f12:	20 93 9c 00 	sts	0x009C, r18
        TB_bufOut[4] = '1';
     f16:	80 93 9d 00 	sts	0x009D, r24
        TB_bufOut[5] = 'V';
     f1a:	36 e5       	ldi	r19, 0x56	; 86
     f1c:	30 93 9e 00 	sts	0x009E, r19
        TB_bufOut[6] = '1';
     f20:	80 93 9f 00 	sts	0x009F, r24
        TB_bufOut[7] = '2';
     f24:	20 93 a0 00 	sts	0x00A0, r18
        TB_bufOut[8] = '0';
     f28:	90 93 a1 00 	sts	0x00A1, r25
        TB_Send();
     f2c:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <TB_Send>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     f30:	80 e0       	ldi	r24, 0x00	; 0
     f32:	16 c0       	rjmp	.+44     	; 0xf60 <TB_Decode+0x65a>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     f34:	40 e4       	ldi	r20, 0x40	; 64
     f36:	50 e3       	ldi	r21, 0x30	; 48
     f38:	60 e2       	ldi	r22, 0x20	; 32
     f3a:	70 e1       	ldi	r23, 0x10	; 16
     f3c:	84 e6       	ldi	r24, 0x64	; 100
     f3e:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     f42:	80 e0       	ldi	r24, 0x00	; 0
     f44:	0d c0       	rjmp	.+26     	; 0xf60 <TB_Decode+0x65a>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     f46:	40 e0       	ldi	r20, 0x00	; 0
     f48:	50 e0       	ldi	r21, 0x00	; 0
     f4a:	ba 01       	movw	r22, r20
     f4c:	82 e0       	ldi	r24, 0x02	; 2
     f4e:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
      return 0;
     f52:	80 e0       	ldi	r24, 0x00	; 0
     f54:	05 c0       	rjmp	.+10     	; 0xf60 <TB_Decode+0x65a>
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
      return TB_CMD_ROL;
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
     f56:	84 e0       	ldi	r24, 0x04	; 4
     f58:	03 c0       	rjmp	.+6      	; 0xf60 <TB_Decode+0x65a>
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 1:
				#ifdef TB_SIO_BANK_1_IMPLEMENTED
					return TB_CMD_SIO;
     f5a:	8e e0       	ldi	r24, 0x0E	; 14
     f5c:	01 c0       	rjmp	.+2      	; 0xf60 <TB_Decode+0x65a>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     f5e:	80 e0       	ldi	r24, 0x00	; 0
}
     f60:	0f 90       	pop	r0
     f62:	df 91       	pop	r29
     f64:	cf 91       	pop	r28
     f66:	1f 91       	pop	r17
     f68:	0f 91       	pop	r16
     f6a:	08 95       	ret

00000f6c <TB_SendSerVzorku>:
}

/******************************************************/
// set command to module
void TB_SendSerVzorku(byte addr, byte command, byte type, byte Type4, byte Type3, byte Type2, byte Type1, byte Type0)
{
     f6c:	af 92       	push	r10
     f6e:	cf 92       	push	r12
     f70:	ef 92       	push	r14
     f72:	0f 93       	push	r16
	TB_bufOut[0] = addr;
     f74:	80 93 99 00 	sts	0x0099, r24
	TB_bufOut[1] = command;
     f78:	60 93 9a 00 	sts	0x009A, r22
	TB_bufOut[2] = type;
     f7c:	40 93 9b 00 	sts	0x009B, r20
	TB_bufOut[3] = Type4;
     f80:	20 93 9c 00 	sts	0x009C, r18
	TB_bufOut[4] = Type3;
     f84:	00 93 9d 00 	sts	0x009D, r16
	TB_bufOut[5] = Type2;
     f88:	e0 92 9e 00 	sts	0x009E, r14
	TB_bufOut[6] = Type1;
     f8c:	c0 92 9f 00 	sts	0x009F, r12
	TB_bufOut[7] = Type0;
     f90:	a0 92 a0 00 	sts	0x00A0, r10
	TB_calcSum();
     f94:	0e 94 00 04 	call	0x800	; 0x800 <TB_calcSum>
	TB_Send();
     f98:	0e 94 f8 03 	call	0x7f0	; 0x7f0 <TB_Send>
}
     f9c:	0f 91       	pop	r16
     f9e:	ef 90       	pop	r14
     fa0:	cf 90       	pop	r12
     fa2:	af 90       	pop	r10
     fa4:	08 95       	ret

00000fa6 <uart_get_char>:
  return 9;
}

inline byte uart_rx_empty(void)
{
  return (uart0_buf_rx_ptr_e == uart0_buf_rx_ptr_b);
     fa6:	90 91 73 00 	lds	r25, 0x0073
     faa:	80 91 74 00 	lds	r24, 0x0074
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     fae:	98 17       	cp	r25, r24
     fb0:	61 f0       	breq	.+24     	; 0xfca <uart_get_char+0x24>

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     fb2:	90 91 74 00 	lds	r25, 0x0074
     fb6:	9f 5f       	subi	r25, 0xFF	; 255
     fb8:	9f 70       	andi	r25, 0x0F	; 15
  res = uart0_buf_rx[ptr];
     fba:	e9 2f       	mov	r30, r25
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	e2 5b       	subi	r30, 0xB2	; 178
     fc0:	fe 4f       	sbci	r31, 0xFE	; 254
     fc2:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     fc4:	90 93 74 00 	sts	0x0074, r25
  return res;
     fc8:	08 95       	ret
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     fca:	80 e0       	ldi	r24, 0x00	; 0
  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
  res = uart0_buf_rx[ptr];
  uart0_buf_rx_ptr_b = ptr;
  return res;
  
}
     fcc:	08 95       	ret

00000fce <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     fce:	90 91 73 00 	lds	r25, 0x0073
     fd2:	9f 5f       	subi	r25, 0xFF	; 255
     fd4:	9f 70       	andi	r25, 0x0F	; 15
  uart0_buf_rx[ptr] = dat;
     fd6:	e9 2f       	mov	r30, r25
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	e2 5b       	subi	r30, 0xB2	; 178
     fdc:	fe 4f       	sbci	r31, 0xFE	; 254
     fde:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     fe0:	90 93 73 00 	sts	0x0073, r25
     fe4:	08 95       	ret

00000fe6 <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     fe6:	90 91 72 00 	lds	r25, 0x0072
  res = uart0_buf_tx[ptr];
     fea:	e9 2f       	mov	r30, r25
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	eb 54       	subi	r30, 0x4B	; 75
     ff0:	ff 4f       	sbci	r31, 0xFF	; 255
     ff2:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     ff4:	9f 5f       	subi	r25, 0xFF	; 255
     ff6:	90 93 72 00 	sts	0x0072, r25
  return res;
}
     ffa:	08 95       	ret

00000ffc <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     ffc:	80 91 6b 00 	lds	r24, 0x006B
    1000:	80 fd       	sbrc	r24, 0
    1002:	0b c0       	rjmp	.+22     	; 0x101a <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
    1004:	80 91 6b 00 	lds	r24, 0x006B
    1008:	81 60       	ori	r24, 0x01	; 1
    100a:	80 93 6b 00 	sts	0x006B, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    UART0_TX_ENA;  // tx mode
    100e:	92 9a       	sbi	0x12, 2	; 18
    uart0_buf_tx_ptr = 0; // send first byte from buffer
    1010:	10 92 72 00 	sts	0x0072, r1
    UART0_PROC_UDR = uart_send_char();
    1014:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <uart_send_char>
    1018:	8c b9       	out	0x0c, r24	; 12
    101a:	08 95       	ret

0000101c <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
    101c:	88 23       	and	r24, r24
    101e:	11 f0       	breq	.+4      	; 0x1024 <uart_interrupt_rx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
    1020:	57 9a       	sbi	0x0a, 7	; 10
    1022:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
    1024:	57 98       	cbi	0x0a, 7	; 10
    1026:	08 95       	ret

00001028 <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
    1028:	88 23       	and	r24, r24
    102a:	11 f0       	breq	.+4      	; 0x1030 <uart_interrupt_tx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
    102c:	56 9a       	sbi	0x0a, 6	; 10
    102e:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
    1030:	56 98       	cbi	0x0a, 6	; 10
    1032:	08 95       	ret

00001034 <__vector_13>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
    1034:	1f 92       	push	r1
    1036:	0f 92       	push	r0
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	0f 92       	push	r0
    103c:	11 24       	eor	r1, r1
    103e:	2f 93       	push	r18
    1040:	3f 93       	push	r19
    1042:	4f 93       	push	r20
    1044:	5f 93       	push	r21
    1046:	6f 93       	push	r22
    1048:	7f 93       	push	r23
    104a:	8f 93       	push	r24
    104c:	9f 93       	push	r25
    104e:	af 93       	push	r26
    1050:	bf 93       	push	r27
    1052:	ef 93       	push	r30
    1054:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;
  
  uart0_rx_timeout = UART0_TIMEOUT;
    1056:	85 e0       	ldi	r24, 0x05	; 5
    1058:	80 93 6d 00 	sts	0x006D, r24
  tmpStatus = UART0_PROC_UCSRA;
    105c:	8b b1       	in	r24, 0x0b	; 11
  uart0_status |= tmpStatus;
    105e:	90 91 6c 00 	lds	r25, 0x006C
    1062:	89 2b       	or	r24, r25
    1064:	80 93 6c 00 	sts	0x006C, r24
  tmpDat = UART0_PROC_UDR;
    1068:	8c b1       	in	r24, 0x0c	; 12
  uart_receive_char(tmpDat);
    106a:	0e 94 e7 07 	call	0xfce	; 0xfce <uart_receive_char>
}
    106e:	ff 91       	pop	r31
    1070:	ef 91       	pop	r30
    1072:	bf 91       	pop	r27
    1074:	af 91       	pop	r26
    1076:	9f 91       	pop	r25
    1078:	8f 91       	pop	r24
    107a:	7f 91       	pop	r23
    107c:	6f 91       	pop	r22
    107e:	5f 91       	pop	r21
    1080:	4f 91       	pop	r20
    1082:	3f 91       	pop	r19
    1084:	2f 91       	pop	r18
    1086:	0f 90       	pop	r0
    1088:	0f be       	out	0x3f, r0	; 63
    108a:	0f 90       	pop	r0
    108c:	1f 90       	pop	r1
    108e:	18 95       	reti

00001090 <__vector_15>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
    1090:	1f 92       	push	r1
    1092:	0f 92       	push	r0
    1094:	0f b6       	in	r0, 0x3f	; 63
    1096:	0f 92       	push	r0
    1098:	11 24       	eor	r1, r1
    109a:	2f 93       	push	r18
    109c:	3f 93       	push	r19
    109e:	4f 93       	push	r20
    10a0:	5f 93       	push	r21
    10a2:	6f 93       	push	r22
    10a4:	7f 93       	push	r23
    10a6:	8f 93       	push	r24
    10a8:	9f 93       	push	r25
    10aa:	af 93       	push	r26
    10ac:	bf 93       	push	r27
    10ae:	ef 93       	push	r30
    10b0:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart0_flags.txing == false) return;
    10b2:	80 91 6b 00 	lds	r24, 0x006B
    10b6:	80 ff       	sbrs	r24, 0
    10b8:	0e c0       	rjmp	.+28     	; 0x10d6 <__vector_15+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
    10ba:	80 91 72 00 	lds	r24, 0x0072
    10be:	89 30       	cpi	r24, 0x09	; 9
    10c0:	38 f0       	brcs	.+14     	; 0x10d0 <__vector_15+0x40>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
    10c2:	80 91 6b 00 	lds	r24, 0x006B
    10c6:	8e 7f       	andi	r24, 0xFE	; 254
    10c8:	80 93 6b 00 	sts	0x006B, r24
    // if whole packed was send, wait for response
    //uart0_flags.wait_tx = TRUE;
    UART0_TX_DIS;   // rx mode
    10cc:	92 98       	cbi	0x12, 2	; 18
    return;
    10ce:	03 c0       	rjmp	.+6      	; 0x10d6 <__vector_15+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
    10d0:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <uart_send_char>
    UART0_PROC_UDR = tmpDat;
    10d4:	8c b9       	out	0x0c, r24	; 12
  }
}
    10d6:	ff 91       	pop	r31
    10d8:	ef 91       	pop	r30
    10da:	bf 91       	pop	r27
    10dc:	af 91       	pop	r26
    10de:	9f 91       	pop	r25
    10e0:	8f 91       	pop	r24
    10e2:	7f 91       	pop	r23
    10e4:	6f 91       	pop	r22
    10e6:	5f 91       	pop	r21
    10e8:	4f 91       	pop	r20
    10ea:	3f 91       	pop	r19
    10ec:	2f 91       	pop	r18
    10ee:	0f 90       	pop	r0
    10f0:	0f be       	out	0x3f, r0	; 63
    10f2:	0f 90       	pop	r0
    10f4:	1f 90       	pop	r1
    10f6:	18 95       	reti

000010f8 <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
    10f8:	87 e0       	ldi	r24, 0x07	; 7
    10fa:	89 b9       	out	0x09, r24	; 9

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
    10fc:	8a b1       	in	r24, 0x0a	; 10
    10fe:	88 61       	ori	r24, 0x18	; 24
    1100:	8a b9       	out	0x0a, r24	; 10

  uart_interrupt_rx(true);
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	0e 94 0e 08 	call	0x101c	; 0x101c <uart_interrupt_rx>
  uart_interrupt_tx(true);
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	0e 94 14 08 	call	0x1028	; 0x1028 <uart_interrupt_tx>
  uart0_status = 0;
    110e:	10 92 6c 00 	sts	0x006C, r1
    1112:	08 95       	ret

00001114 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
    1114:	bf 92       	push	r11
    1116:	cf 92       	push	r12
    1118:	df 92       	push	r13
    111a:	ef 92       	push	r14
    111c:	ff 92       	push	r15
    111e:	0f 93       	push	r16
    1120:	1f 93       	push	r17
    1122:	cf 93       	push	r28
    1124:	df 93       	push	r29
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
    1126:	90 91 70 00 	lds	r25, 0x0070
    112a:	80 91 71 00 	lds	r24, 0x0071
  byte iptr;
  byte sum;
  byte *ptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
    112e:	98 17       	cp	r25, r24
    1130:	49 f1       	breq	.+82     	; 0x1184 <uart0_process+0x70>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
    1132:	80 91 6b 00 	lds	r24, 0x006B
    1136:	80 fd       	sbrc	r24, 0
    1138:	25 c0       	rjmp	.+74     	; 0x1184 <uart0_process+0x70>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    113a:	50 91 71 00 	lds	r21, 0x0071
    113e:	5f 5f       	subi	r21, 0xFF	; 255
    1140:	5f 70       	andi	r21, 0x0F	; 15
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
    1142:	85 2f       	mov	r24, r21
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	9c 01       	movw	r18, r24
    1148:	22 0f       	add	r18, r18
    114a:	33 1f       	adc	r19, r19
    114c:	22 0f       	add	r18, r18
    114e:	33 1f       	adc	r19, r19
    1150:	22 0f       	add	r18, r18
    1152:	33 1f       	adc	r19, r19
    1154:	82 0f       	add	r24, r18
    1156:	93 1f       	adc	r25, r19
    1158:	82 5a       	subi	r24, 0xA2	; 162
    115a:	9e 4f       	sbci	r25, 0xFE	; 254
    115c:	9c 01       	movw	r18, r24
    115e:	27 5f       	subi	r18, 0xF7	; 247
    1160:	3f 4f       	sbci	r19, 0xFF	; 255
    1162:	fc 01       	movw	r30, r24
    1164:	df 01       	movw	r26, r30
    1166:	a8 1b       	sub	r26, r24
    1168:	b9 0b       	sbc	r27, r25
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
    116a:	41 91       	ld	r20, Z+
    116c:	ab 54       	subi	r26, 0x4B	; 75
    116e:	bf 4f       	sbci	r27, 0xFF	; 255
    1170:	4c 93       	st	X, r20
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
    1172:	e2 17       	cp	r30, r18
    1174:	f3 07       	cpc	r31, r19
    1176:	b1 f7       	brne	.-20     	; 0x1164 <uart0_process+0x50>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
    1178:	50 93 71 00 	sts	0x0071, r21
      uart0_buf_tx_ptr = 0;
    117c:	10 92 72 00 	sts	0x0072, r1
      uart_send();
    1180:	0e 94 fe 07 	call	0xffc	; 0xffc <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    1184:	80 91 6b 00 	lds	r24, 0x006B
    1188:	83 fd       	sbrc	r24, 3
    118a:	4b c0       	rjmp	.+150    	; 0x1222 <uart0_process+0x10e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
    118c:	80 91 73 00 	lds	r24, 0x0073
    1190:	90 91 74 00 	lds	r25, 0x0074
    1194:	89 1b       	sub	r24, r25
    1196:	8f 70       	andi	r24, 0x0F	; 15
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    1198:	89 30       	cpi	r24, 0x09	; 9
    119a:	08 f4       	brcc	.+2      	; 0x119e <uart0_process+0x8a>
    119c:	42 c0       	rjmp	.+132    	; 0x1222 <uart0_process+0x10e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?


    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    119e:	b0 90 6e 00 	lds	r11, 0x006E
    11a2:	81 e0       	ldi	r24, 0x01	; 1
    11a4:	8b 0d       	add	r24, r11
    11a6:	8f 70       	andi	r24, 0x0F	; 15
    11a8:	b8 2e       	mov	r11, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    11aa:	e8 2e       	mov	r14, r24
    11ac:	f1 2c       	mov	r15, r1
    11ae:	f7 01       	movw	r30, r14
    11b0:	ee 0f       	add	r30, r30
    11b2:	ff 1f       	adc	r31, r31
    11b4:	ee 0f       	add	r30, r30
    11b6:	ff 1f       	adc	r31, r31
    11b8:	ee 0f       	add	r30, r30
    11ba:	ff 1f       	adc	r31, r31
    11bc:	ee 0d       	add	r30, r14
    11be:	ff 1d       	adc	r31, r15
    11c0:	cf 01       	movw	r24, r30
    11c2:	82 54       	subi	r24, 0x42	; 66
    11c4:	9f 4f       	sbci	r25, 0xFF	; 255
    11c6:	6c 01       	movw	r12, r24
    11c8:	8c 01       	movw	r16, r24
    11ca:	07 5f       	subi	r16, 0xF7	; 247
    11cc:	1f 4f       	sbci	r17, 0xFF	; 255
    11ce:	ec 01       	movw	r28, r24

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
    11d0:	0e 94 d3 07 	call	0xfa6	; 0xfa6 <uart_get_char>
    11d4:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
    11d6:	c0 17       	cp	r28, r16
    11d8:	d1 07       	cpc	r29, r17
    11da:	d1 f7       	brne	.-12     	; 0x11d0 <uart0_process+0xbc>
    11dc:	f6 01       	movw	r30, r12
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
    11e2:	21 91       	ld	r18, Z+
    11e4:	92 0f       	add	r25, r18
      //uart0_buf_pac_rx[0].b[i] = uart_get_char(); 
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
    11e6:	8f 5f       	subi	r24, 0xFF	; 255
    11e8:	88 30       	cpi	r24, 0x08	; 8
    11ea:	d9 f7       	brne	.-10     	; 0x11e2 <uart0_process+0xce>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
    11ec:	f7 01       	movw	r30, r14
    11ee:	ee 0f       	add	r30, r30
    11f0:	ff 1f       	adc	r31, r31
    11f2:	ee 0f       	add	r30, r30
    11f4:	ff 1f       	adc	r31, r31
    11f6:	ee 0f       	add	r30, r30
    11f8:	ff 1f       	adc	r31, r31
    11fa:	ee 0d       	add	r30, r14
    11fc:	ff 1d       	adc	r31, r15
    11fe:	e2 54       	subi	r30, 0x42	; 66
    1200:	ff 4f       	sbci	r31, 0xFF	; 255
    1202:	80 85       	ldd	r24, Z+8	; 0x08
    1204:	98 13       	cpse	r25, r24
    1206:	08 c0       	rjmp	.+16     	; 0x1218 <uart0_process+0x104>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
    1208:	80 91 6b 00 	lds	r24, 0x006B
    120c:	88 60       	ori	r24, 0x08	; 8
    120e:	80 93 6b 00 	sts	0x006B, r24
      uart0_buf_pac_rx_ptr_e = iptr;
    1212:	b0 92 6e 00 	sts	0x006E, r11
    1216:	05 c0       	rjmp	.+10     	; 0x1222 <uart0_process+0x10e>

     } else {
      uart0_flags.data_receive_error = TRUE;
    1218:	80 91 6b 00 	lds	r24, 0x006B
    121c:	80 61       	ori	r24, 0x10	; 16
    121e:	80 93 6b 00 	sts	0x006B, r24
    }
  }

}
    1222:	df 91       	pop	r29
    1224:	cf 91       	pop	r28
    1226:	1f 91       	pop	r17
    1228:	0f 91       	pop	r16
    122a:	ff 90       	pop	r15
    122c:	ef 90       	pop	r14
    122e:	df 90       	pop	r13
    1230:	cf 90       	pop	r12
    1232:	bf 90       	pop	r11
    1234:	08 95       	ret

00001236 <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat
  if (uart0_rx_timeout > 0) {
    1236:	80 91 6d 00 	lds	r24, 0x006D
    123a:	88 23       	and	r24, r24
    123c:	41 f0       	breq	.+16     	; 0x124e <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
    123e:	80 91 6d 00 	lds	r24, 0x006D
    1242:	81 50       	subi	r24, 0x01	; 1
    1244:	80 93 6d 00 	sts	0x006D, r24
    uart0_rx_timeout_flag = false;
    1248:	10 92 6a 00 	sts	0x006A, r1
    124c:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
    124e:	80 91 6a 00 	lds	r24, 0x006A
    1252:	81 11       	cpse	r24, r1
    1254:	07 c0       	rjmp	.+14     	; 0x1264 <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
    1256:	80 91 73 00 	lds	r24, 0x0073
    125a:	80 93 74 00 	sts	0x0074, r24
      uart0_rx_timeout_flag = true;
    125e:	81 e0       	ldi	r24, 0x01	; 1
    1260:	80 93 6a 00 	sts	0x006A, r24
    1264:	08 95       	ret

00001266 <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1266:	80 91 6f 00 	lds	r24, 0x006F
    126a:	8f 5f       	subi	r24, 0xFF	; 255
    126c:	8f 70       	andi	r24, 0x0F	; 15
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	9c 01       	movw	r18, r24
    1272:	22 0f       	add	r18, r18
    1274:	33 1f       	adc	r19, r19
    1276:	22 0f       	add	r18, r18
    1278:	33 1f       	adc	r19, r19
    127a:	22 0f       	add	r18, r18
    127c:	33 1f       	adc	r19, r19
    127e:	82 0f       	add	r24, r18
    1280:	93 1f       	adc	r25, r19
}
    1282:	82 54       	subi	r24, 0x42	; 66
    1284:	9f 4f       	sbci	r25, 0xFF	; 255
    1286:	08 95       	ret

00001288 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1288:	80 91 6f 00 	lds	r24, 0x006F
    128c:	8f 5f       	subi	r24, 0xFF	; 255
    128e:	8f 70       	andi	r24, 0x0F	; 15
  uart0_buf_pac_rx_ptr_b = i;
    1290:	80 93 6f 00 	sts	0x006F, r24
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    1294:	80 91 6e 00 	lds	r24, 0x006E
    1298:	90 91 6f 00 	lds	r25, 0x006F
    129c:	89 1b       	sub	r24, r25
    129e:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    12a0:	29 f4       	brne	.+10     	; 0x12ac <uart0_get_data_end+0x24>
    uart0_flags.data_received = FALSE;
    12a2:	90 91 6b 00 	lds	r25, 0x006B
    12a6:	97 7f       	andi	r25, 0xF7	; 247
    12a8:	90 93 6b 00 	sts	0x006B, r25
  }
  return i;
}
    12ac:	08 95       	ret

000012ae <uart0_put_data>:


//----------------------------------------------------------
// send packet pointed by dataptr
void uart0_put_data(byte * dataptr)
{
    12ae:	fc 01       	movw	r30, r24
  byte i;
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    12b0:	50 91 70 00 	lds	r21, 0x0070
    12b4:	5f 5f       	subi	r21, 0xFF	; 255
    12b6:	5f 70       	andi	r21, 0x0F	; 15

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    12b8:	85 2f       	mov	r24, r21
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	dc 01       	movw	r26, r24
    12be:	aa 0f       	add	r26, r26
    12c0:	bb 1f       	adc	r27, r27
    12c2:	aa 0f       	add	r26, r26
    12c4:	bb 1f       	adc	r27, r27
    12c6:	aa 0f       	add	r26, r26
    12c8:	bb 1f       	adc	r27, r27
    12ca:	a8 0f       	add	r26, r24
    12cc:	b9 1f       	adc	r27, r25
    12ce:	a2 5a       	subi	r26, 0xA2	; 162
    12d0:	be 4f       	sbci	r27, 0xFE	; 254
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
    12d2:	30 e0       	ldi	r19, 0x00	; 0
  // copy data with sum
  for(i=0; i<8; i++) {
    12d4:	20 e0       	ldi	r18, 0x00	; 0
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    12d6:	40 81       	ld	r20, Z
    12d8:	4d 93       	st	X+, r20
    sum += *dataptr;
    12da:	41 91       	ld	r20, Z+
    12dc:	34 0f       	add	r19, r20

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    12de:	2f 5f       	subi	r18, 0xFF	; 255
    12e0:	28 30       	cpi	r18, 0x08	; 8
    12e2:	c9 f7       	brne	.-14     	; 0x12d6 <uart0_put_data+0x28>
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart0_buf_pac_tx[iptr].n.sum = sum; // save calculated sum
    12e4:	fc 01       	movw	r30, r24
    12e6:	ee 0f       	add	r30, r30
    12e8:	ff 1f       	adc	r31, r31
    12ea:	ee 0f       	add	r30, r30
    12ec:	ff 1f       	adc	r31, r31
    12ee:	ee 0f       	add	r30, r30
    12f0:	ff 1f       	adc	r31, r31
    12f2:	8e 0f       	add	r24, r30
    12f4:	9f 1f       	adc	r25, r31
    12f6:	fc 01       	movw	r30, r24
    12f8:	e2 5a       	subi	r30, 0xA2	; 162
    12fa:	fe 4f       	sbci	r31, 0xFE	; 254
    12fc:	30 87       	std	Z+8, r19	; 0x08

  uart0_buf_pac_tx_ptr_e = iptr;
    12fe:	50 93 70 00 	sts	0x0070, r21
    1302:	08 95       	ret

00001304 <uart0_set_baud>:
// Set from default baud rates
#define MACRO_BAUDRATE(BAUDRATE) (UART0_PROC_UBRRL = (F_CPU / (16UL * BAUDRATE)) - 1)
void uart0_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	8b 30       	cpi	r24, 0x0B	; 11
    1308:	91 05       	cpc	r25, r1
    130a:	28 f5       	brcc	.+74     	; 0x1356 <uart0_set_baud+0x52>
    130c:	fc 01       	movw	r30, r24
    130e:	e6 5d       	subi	r30, 0xD6	; 214
    1310:	ff 4f       	sbci	r31, 0xFF	; 255
    1312:	0c 94 d4 0a 	jmp	0x15a8	; 0x15a8 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1316:	8f e5       	ldi	r24, 0x5F	; 95
    1318:	89 b9       	out	0x09, r24	; 9
      break;
    131a:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    131c:	8f e3       	ldi	r24, 0x3F	; 63
    131e:	89 b9       	out	0x09, r24	; 9
      break;
    1320:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1322:	8f e2       	ldi	r24, 0x2F	; 47
    1324:	89 b9       	out	0x09, r24	; 9
      break;
    1326:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    1328:	8f e1       	ldi	r24, 0x1F	; 31
    132a:	89 b9       	out	0x09, r24	; 9
      break;
    132c:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    132e:	87 e1       	ldi	r24, 0x17	; 23
    1330:	89 b9       	out	0x09, r24	; 9
      break;
    1332:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    1334:	8f e0       	ldi	r24, 0x0F	; 15
    1336:	89 b9       	out	0x09, r24	; 9
      break;
    1338:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    133a:	8b e0       	ldi	r24, 0x0B	; 11
    133c:	89 b9       	out	0x09, r24	; 9
      break;
    133e:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1340:	87 e0       	ldi	r24, 0x07	; 7
    1342:	89 b9       	out	0x09, r24	; 9
      break;
    1344:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    1346:	83 e0       	ldi	r24, 0x03	; 3
    1348:	89 b9       	out	0x09, r24	; 9
      break;
    134a:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    134c:	82 e0       	ldi	r24, 0x02	; 2
    134e:	89 b9       	out	0x09, r24	; 9
      break;
    1350:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    1352:	19 b8       	out	0x09, r1	; 9
      break;
    1354:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    1356:	8f e2       	ldi	r24, 0x2F	; 47
    1358:	89 b9       	out	0x09, r24	; 9
    135a:	08 95       	ret

0000135c <send_data>:



void send_data(void)
{
	uart0_put_data((byte *) &TB_bufOut);
    135c:	89 e9       	ldi	r24, 0x99	; 153
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	0e 94 57 09 	call	0x12ae	; 0x12ae <uart0_put_data>
    1364:	08 95       	ret

00001366 <rc522_read_card_id>:

/*
read card serial id
*/
uint8_t rc522_read_card_id(uint8_t *card_id, uint16_t *card_type)
{
    1366:	0f 93       	push	r16
    1368:	1f 93       	push	r17
    136a:	cf 93       	push	r28
    136c:	df 93       	push	r29
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
    1372:	60 97       	sbiw	r28, 0x10	; 16
    1374:	0f b6       	in	r0, 0x3f	; 63
    1376:	f8 94       	cli
    1378:	de bf       	out	0x3e, r29	; 62
    137a:	0f be       	out	0x3f, r0	; 63
    137c:	cd bf       	out	0x3d, r28	; 61
    137e:	8c 01       	movw	r16, r24
	uint8_t status, resx = 0;
	uint8_t buff_data[MAX_LEN];

	*card_type = 0;
    1380:	fb 01       	movw	r30, r22
    1382:	11 82       	std	Z+1, r1	; 0x01
    1384:	10 82       	st	Z, r1
	if(mfrc522_is_card(card_type))
    1386:	cb 01       	movw	r24, r22
    1388:	0e 94 b4 02 	call	0x568	; 0x568 <mfrc522_is_card>
    138c:	88 23       	and	r24, r24
    138e:	81 f0       	breq	.+32     	; 0x13b0 <rc522_read_card_id+0x4a>
	{
		status = mfrc522_get_card_serial(buff_data);
    1390:	ce 01       	movw	r24, r28
    1392:	01 96       	adiw	r24, 0x01	; 1
    1394:	0e 94 ef 01 	call	0x3de	; 0x3de <mfrc522_get_card_serial>
		if (status==CARD_FOUND)
    1398:	81 30       	cpi	r24, 0x01	; 1
    139a:	61 f4       	brne	.+24     	; 0x13b4 <rc522_read_card_id+0x4e>
		{
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
    139c:	85 e0       	ldi	r24, 0x05	; 5
    139e:	fe 01       	movw	r30, r28
    13a0:	31 96       	adiw	r30, 0x01	; 1
    13a2:	d8 01       	movw	r26, r16
    13a4:	01 90       	ld	r0, Z+
    13a6:	0d 92       	st	X+, r0
    13a8:	8a 95       	dec	r24
    13aa:	e1 f7       	brne	.-8      	; 0x13a4 <rc522_read_card_id+0x3e>
			resx = 1;
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	03 c0       	rjmp	.+6      	; 0x13b6 <rc522_read_card_id+0x50>
			resx = 0;
		}
	}
	else
	{
		resx = 0;
    13b0:	80 e0       	ldi	r24, 0x00	; 0
    13b2:	01 c0       	rjmp	.+2      	; 0x13b6 <rc522_read_card_id+0x50>
			memcpy(card_id,buff_data,5);//kopi id and checksum at last byte (5th)
			resx = 1;
		}
		else
		{
			resx = 0;
    13b4:	80 e0       	ldi	r24, 0x00	; 0
	{
		resx = 0;
	}
	
	return resx;
}
    13b6:	60 96       	adiw	r28, 0x10	; 16
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	f8 94       	cli
    13bc:	de bf       	out	0x3e, r29	; 62
    13be:	0f be       	out	0x3f, r0	; 63
    13c0:	cd bf       	out	0x3d, r28	; 61
    13c2:	df 91       	pop	r29
    13c4:	cf 91       	pop	r28
    13c6:	1f 91       	pop	r17
    13c8:	0f 91       	pop	r16
    13ca:	08 95       	ret

000013cc <__vector_6>:
{
	uart0_put_data((byte *) &TB_bufOut);
}

//----------------------------------------------------------
ISR(TIMER1_CAPT_vect) {
    13cc:	1f 92       	push	r1
    13ce:	0f 92       	push	r0
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	0f 92       	push	r0
    13d4:	11 24       	eor	r1, r1
    13d6:	8f 93       	push	r24
	// T = 10ms
	timer0_flag = true;
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	80 93 76 00 	sts	0x0076, r24
}
    13de:	8f 91       	pop	r24
    13e0:	0f 90       	pop	r0
    13e2:	0f be       	out	0x3f, r0	; 63
    13e4:	0f 90       	pop	r0
    13e6:	1f 90       	pop	r1
    13e8:	18 95       	reti

000013ea <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
	if (timer0_flag) { // T = 10ms
    13ea:	80 91 76 00 	lds	r24, 0x0076
    13ee:	88 23       	and	r24, r24
    13f0:	81 f0       	breq	.+32     	; 0x1412 <process_timer_100Hz+0x28>
		timer0_flag = false;
    13f2:	10 92 76 00 	sts	0x0076, r1
		uart0_ISR_timer();
    13f6:	0e 94 1b 09 	call	0x1236	; 0x1236 <uart0_ISR_timer>
		if (led_timer > 0) {
    13fa:	80 91 75 00 	lds	r24, 0x0075
    13fe:	88 23       	and	r24, r24
    1400:	41 f0       	breq	.+16     	; 0x1412 <process_timer_100Hz+0x28>
			led_timer--;
    1402:	81 50       	subi	r24, 0x01	; 1
    1404:	80 93 75 00 	sts	0x0075, r24
			if (led_timer == 0) {
    1408:	81 11       	cpse	r24, r1
    140a:	03 c0       	rjmp	.+6      	; 0x1412 <process_timer_100Hz+0x28>
				PORTA ^= (1 << PA7);
    140c:	8b b3       	in	r24, 0x1b	; 27
    140e:	80 58       	subi	r24, 0x80	; 128
    1410:	8b bb       	out	0x1b, r24	; 27
    1412:	08 95       	ret

00001414 <try_receive_data>:
		}
	}
}

void try_receive_data(void)
{
    1414:	af 92       	push	r10
    1416:	cf 92       	push	r12
    1418:	ef 92       	push	r14
    141a:	0f 93       	push	r16
    141c:	cf 93       	push	r28
    141e:	df 93       	push	r29
	byte i;
	byte *ptr;
	
	if (uart0_flags.data_received)
    1420:	80 91 6b 00 	lds	r24, 0x006B
    1424:	83 ff       	sbrs	r24, 3
    1426:	96 c0       	rjmp	.+300    	; 0x1554 <try_receive_data+0x140>
	{
		ptr = uart0_get_data_begin();
    1428:	0e 94 33 09 	call	0x1266	; 0x1266 <uart0_get_data_begin>
    142c:	dc 01       	movw	r26, r24
    142e:	e9 ea       	ldi	r30, 0xA9	; 169
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	82 eb       	ldi	r24, 0xB2	; 178
    1434:	90 e0       	ldi	r25, 0x00	; 0
		for (i=0; i<9; i++)
		{
			TB_bufIn[i] = *ptr;
    1436:	2d 91       	ld	r18, X+
    1438:	21 93       	st	Z+, r18
	byte *ptr;
	
	if (uart0_flags.data_received)
	{
		ptr = uart0_get_data_begin();
		for (i=0; i<9; i++)
    143a:	e8 17       	cp	r30, r24
    143c:	f9 07       	cpc	r31, r25
    143e:	d9 f7       	brne	.-10     	; 0x1436 <try_receive_data+0x22>
		{
			TB_bufIn[i] = *ptr;
			ptr++;
		}
		uart0_get_data_end();
    1440:	0e 94 44 09 	call	0x1288	; 0x1288 <uart0_get_data_end>
		uart0_flags.data_received = FALSE;
    1444:	80 91 6b 00 	lds	r24, 0x006B
    1448:	87 7f       	andi	r24, 0xF7	; 247
    144a:	80 93 6b 00 	sts	0x006B, r24
		if (TB_Read() == 0)
    144e:	0e 94 63 04 	call	0x8c6	; 0x8c6 <TB_Read>
    1452:	81 11       	cpse	r24, r1
    1454:	7f c0       	rjmp	.+254    	; 0x1554 <try_receive_data+0x140>
		{
			switch (TB_Decode())
    1456:	0e 94 83 04 	call	0x906	; 0x906 <TB_Decode>
    145a:	81 31       	cpi	r24, 0x11	; 17
    145c:	09 f0       	breq	.+2      	; 0x1460 <try_receive_data+0x4c>
    145e:	7a c0       	rjmp	.+244    	; 0x1554 <try_receive_data+0x140>
			{
				case TB_CMD_SERIOV:
					switch(TB_bufIn[TB_BUF_TYPE])
    1460:	80 91 ab 00 	lds	r24, 0x00AB
    1464:	81 30       	cpi	r24, 0x01	; 1
    1466:	89 f1       	breq	.+98     	; 0x14ca <try_receive_data+0xb6>
    1468:	20 f0       	brcs	.+8      	; 0x1472 <try_receive_data+0x5e>
    146a:	82 30       	cpi	r24, 0x02	; 2
    146c:	09 f4       	brne	.+2      	; 0x1470 <try_receive_data+0x5c>
    146e:	57 c0       	rjmp	.+174    	; 0x151e <try_receive_data+0x10a>
    1470:	71 c0       	rjmp	.+226    	; 0x1554 <try_receive_data+0x140>
					{
						case 0:
							if (rc522_read_card_id(curr_id, &card_tipe))
    1472:	6e ee       	ldi	r22, 0xEE	; 238
    1474:	71 e0       	ldi	r23, 0x01	; 1
    1476:	81 e0       	ldi	r24, 0x01	; 1
    1478:	92 e0       	ldi	r25, 0x02	; 2
    147a:	0e 94 b3 09 	call	0x1366	; 0x1366 <rc522_read_card_id>
    147e:	88 23       	and	r24, r24
    1480:	e9 f0       	breq	.+58     	; 0x14bc <try_receive_data+0xa8>
							{
								TB_SendSerVzorku(TB_AddrReply, TB_AddrModule, TB_ERR_OK, curr_id[0], curr_id[1], curr_id[2], curr_id[3], curr_id[4]);
    1482:	a0 90 05 02 	lds	r10, 0x0205
    1486:	c0 90 04 02 	lds	r12, 0x0204
    148a:	e0 90 03 02 	lds	r14, 0x0203
    148e:	00 91 02 02 	lds	r16, 0x0202
    1492:	20 91 01 02 	lds	r18, 0x0201
    1496:	44 e6       	ldi	r20, 0x64	; 100
    1498:	60 91 a8 00 	lds	r22, 0x00A8
    149c:	80 91 b4 00 	lds	r24, 0x00B4
    14a0:	0e 94 b6 07 	call	0xf6c	; 0xf6c <TB_SendSerVzorku>
								mfrc522_halt();
    14a4:	0e 94 83 02 	call	0x506	; 0x506 <mfrc522_halt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    14a8:	2f ef       	ldi	r18, 0xFF	; 255
    14aa:	8f e7       	ldi	r24, 0x7F	; 127
    14ac:	94 e0       	ldi	r25, 0x04	; 4
    14ae:	21 50       	subi	r18, 0x01	; 1
    14b0:	80 40       	sbci	r24, 0x00	; 0
    14b2:	90 40       	sbci	r25, 0x00	; 0
    14b4:	e1 f7       	brne	.-8      	; 0x14ae <try_receive_data+0x9a>
    14b6:	00 c0       	rjmp	.+0      	; 0x14b8 <try_receive_data+0xa4>
    14b8:	00 00       	nop
    14ba:	4c c0       	rjmp	.+152    	; 0x1554 <try_receive_data+0x140>
								_delay_ms(100);
							}
							else
							{
								TB_SendAck(TB_CV_ERR_SER, 0);
    14bc:	40 e0       	ldi	r20, 0x00	; 0
    14be:	50 e0       	ldi	r21, 0x00	; 0
    14c0:	ba 01       	movw	r22, r20
    14c2:	8b e0       	ldi	r24, 0x0B	; 11
    14c4:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
    14c8:	45 c0       	rjmp	.+138    	; 0x1554 <try_receive_data+0x140>
							}
							break;
						case 1:
							//login to block 4
							mfrc522_auth(PICC_AUTHENT1A, TB_bufIn[TB_BUF_MOTOR], keyA_default, curr_id);
    14ca:	cc ea       	ldi	r28, 0xAC	; 172
    14cc:	d0 e0       	ldi	r29, 0x00	; 0
    14ce:	21 e0       	ldi	r18, 0x01	; 1
    14d0:	32 e0       	ldi	r19, 0x02	; 2
    14d2:	40 e6       	ldi	r20, 0x60	; 96
    14d4:	50 e0       	ldi	r21, 0x00	; 0
    14d6:	68 81       	ld	r22, Y
    14d8:	80 e6       	ldi	r24, 0x60	; 96
    14da:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <mfrc522_auth>
							//write block 4
							str[0] = TB_Value << 24;
    14de:	10 92 f0 01 	sts	0x01F0, r1
							str[1] = TB_Value << 16;
    14e2:	10 92 f1 01 	sts	0x01F1, r1
							str[2] = TB_Value << 8;
    14e6:	10 92 f2 01 	sts	0x01F2, r1
							status = mfrc522_write_block(TB_bufIn[TB_BUF_MOTOR], str);
    14ea:	60 ef       	ldi	r22, 0xF0	; 240
    14ec:	71 e0       	ldi	r23, 0x01	; 1
    14ee:	88 81       	ld	r24, Y
    14f0:	0e 94 2b 03 	call	0x656	; 0x656 <mfrc522_write_block>
    14f4:	80 93 00 02 	sts	0x0200, r24
							TB_SendAck(TB_ERR_OK, status);
    14f8:	48 2f       	mov	r20, r24
    14fa:	50 e0       	ldi	r21, 0x00	; 0
    14fc:	60 e0       	ldi	r22, 0x00	; 0
    14fe:	70 e0       	ldi	r23, 0x00	; 0
    1500:	84 e6       	ldi	r24, 0x64	; 100
    1502:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
							mfrc522_halt();
    1506:	0e 94 83 02 	call	0x506	; 0x506 <mfrc522_halt>
    150a:	2f ef       	ldi	r18, 0xFF	; 255
    150c:	8f e7       	ldi	r24, 0x7F	; 127
    150e:	94 e0       	ldi	r25, 0x04	; 4
    1510:	21 50       	subi	r18, 0x01	; 1
    1512:	80 40       	sbci	r24, 0x00	; 0
    1514:	90 40       	sbci	r25, 0x00	; 0
    1516:	e1 f7       	brne	.-8      	; 0x1510 <try_receive_data+0xfc>
    1518:	00 c0       	rjmp	.+0      	; 0x151a <try_receive_data+0x106>
    151a:	00 00       	nop
    151c:	1b c0       	rjmp	.+54     	; 0x1554 <try_receive_data+0x140>
							_delay_ms(100);
							break;
						case 2:
							//read block 4
							status = mfrc522_read_block(TB_bufIn[TB_BUF_MOTOR], str);
    151e:	60 ef       	ldi	r22, 0xF0	; 240
    1520:	71 e0       	ldi	r23, 0x01	; 1
    1522:	80 91 ac 00 	lds	r24, 0x00AC
    1526:	0e 94 a5 03 	call	0x74a	; 0x74a <mfrc522_read_block>
    152a:	80 93 00 02 	sts	0x0200, r24
							TB_SendAck(status, str);
    152e:	40 ef       	ldi	r20, 0xF0	; 240
    1530:	51 e0       	ldi	r21, 0x01	; 1
    1532:	66 27       	eor	r22, r22
    1534:	57 fd       	sbrc	r21, 7
    1536:	60 95       	com	r22
    1538:	76 2f       	mov	r23, r22
    153a:	0e 94 48 04 	call	0x890	; 0x890 <TB_SendAck>
							mfrc522_halt();
    153e:	0e 94 83 02 	call	0x506	; 0x506 <mfrc522_halt>
    1542:	2f ef       	ldi	r18, 0xFF	; 255
    1544:	8f e7       	ldi	r24, 0x7F	; 127
    1546:	94 e0       	ldi	r25, 0x04	; 4
    1548:	21 50       	subi	r18, 0x01	; 1
    154a:	80 40       	sbci	r24, 0x00	; 0
    154c:	90 40       	sbci	r25, 0x00	; 0
    154e:	e1 f7       	brne	.-8      	; 0x1548 <try_receive_data+0x134>
    1550:	00 c0       	rjmp	.+0      	; 0x1552 <try_receive_data+0x13e>
    1552:	00 00       	nop
					}
					break;
			}
		}
	}
}
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	0f 91       	pop	r16
    155a:	ef 90       	pop	r14
    155c:	cf 90       	pop	r12
    155e:	af 90       	pop	r10
    1560:	08 95       	ret

00001562 <main>:

int main(void)
{
	
	DDRA = (1 << PA7) | (1 << PA6) | (1 << PA5);
    1562:	80 ee       	ldi	r24, 0xE0	; 224
    1564:	8a bb       	out	0x1a, r24	; 26
	//DDRB |= (1 << DDB4) | (1 << DDB3);
	//DDRC |= (1 << DDC7) | (1 << DDC6) | (1 << DDC5) | (1 << DDC4);
	DDRD |= (1 << DDD2);
    1566:	8a 9a       	sbi	0x11, 2	; 17
	
	//PORTA = 0x00;
	
	timer_init();
    1568:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <timer_init>
	uart0_init();
    156c:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <uart0_init>
	TB_Callback_setBaud = &uart0_set_baud;
    1570:	82 e8       	ldi	r24, 0x82	; 130
    1572:	99 e0       	ldi	r25, 0x09	; 9
    1574:	90 93 67 00 	sts	0x0067, r25
    1578:	80 93 66 00 	sts	0x0066, r24
	TB_Callback_TX = &send_data;
    157c:	8e ea       	ldi	r24, 0xAE	; 174
    157e:	99 e0       	ldi	r25, 0x09	; 9
    1580:	90 93 69 00 	sts	0x0069, r25
    1584:	80 93 68 00 	sts	0x0068, r24
	TB_Init((void*) 0x10); // addr in eeprom with settings
    1588:	80 e1       	ldi	r24, 0x10	; 16
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	0e 94 0d 04 	call	0x81a	; 0x81a <TB_Init>
	
	//SPI_MasterInit();
	spi_init();
    1590:	0e 94 de 03 	call	0x7bc	; 0x7bc <spi_init>
	mfrc522_init();
    1594:	0e 94 71 00 	call	0xe2	; 0xe2 <mfrc522_init>

	
	sei();
    1598:	78 94       	sei
	
    while(1)
    {
		
		process_timer_100Hz();
    159a:	0e 94 f5 09 	call	0x13ea	; 0x13ea <process_timer_100Hz>
		uart0_process();
    159e:	0e 94 8a 08 	call	0x1114	; 0x1114 <uart0_process>
		try_receive_data();
    15a2:	0e 94 0a 0a 	call	0x1414	; 0x1414 <try_receive_data>
    15a6:	f9 cf       	rjmp	.-14     	; 0x159a <main+0x38>

000015a8 <__tablejump2__>:
    15a8:	ee 0f       	add	r30, r30
    15aa:	ff 1f       	adc	r31, r31

000015ac <__tablejump__>:
    15ac:	05 90       	lpm	r0, Z+
    15ae:	f4 91       	lpm	r31, Z
    15b0:	e0 2d       	mov	r30, r0
    15b2:	09 94       	ijmp

000015b4 <__eerd_block_m32>:
    15b4:	dc 01       	movw	r26, r24
    15b6:	cb 01       	movw	r24, r22

000015b8 <__eerd_blraw_m32>:
    15b8:	fc 01       	movw	r30, r24
    15ba:	e1 99       	sbic	0x1c, 1	; 28
    15bc:	fe cf       	rjmp	.-4      	; 0x15ba <__eerd_blraw_m32+0x2>
    15be:	06 c0       	rjmp	.+12     	; 0x15cc <__eerd_blraw_m32+0x14>
    15c0:	ff bb       	out	0x1f, r31	; 31
    15c2:	ee bb       	out	0x1e, r30	; 30
    15c4:	e0 9a       	sbi	0x1c, 0	; 28
    15c6:	31 96       	adiw	r30, 0x01	; 1
    15c8:	0d b2       	in	r0, 0x1d	; 29
    15ca:	0d 92       	st	X+, r0
    15cc:	41 50       	subi	r20, 0x01	; 1
    15ce:	50 40       	sbci	r21, 0x00	; 0
    15d0:	b8 f7       	brcc	.-18     	; 0x15c0 <__eerd_blraw_m32+0x8>
    15d2:	08 95       	ret

000015d4 <__eeupd_byte_m32>:
    15d4:	26 2f       	mov	r18, r22

000015d6 <__eeupd_r18_m32>:
    15d6:	e1 99       	sbic	0x1c, 1	; 28
    15d8:	fe cf       	rjmp	.-4      	; 0x15d6 <__eeupd_r18_m32>
    15da:	9f bb       	out	0x1f, r25	; 31
    15dc:	8e bb       	out	0x1e, r24	; 30
    15de:	e0 9a       	sbi	0x1c, 0	; 28
    15e0:	01 97       	sbiw	r24, 0x01	; 1
    15e2:	0d b2       	in	r0, 0x1d	; 29
    15e4:	02 16       	cp	r0, r18
    15e6:	31 f0       	breq	.+12     	; 0x15f4 <__eeupd_r18_m32+0x1e>
    15e8:	2d bb       	out	0x1d, r18	; 29
    15ea:	0f b6       	in	r0, 0x3f	; 63
    15ec:	f8 94       	cli
    15ee:	e2 9a       	sbi	0x1c, 2	; 28
    15f0:	e1 9a       	sbi	0x1c, 1	; 28
    15f2:	0f be       	out	0x3f, r0	; 63
    15f4:	08 95       	ret

000015f6 <__eewr_block_m32>:
    15f6:	dc 01       	movw	r26, r24
    15f8:	cb 01       	movw	r24, r22
    15fa:	03 c0       	rjmp	.+6      	; 0x1602 <__eewr_block_m32+0xc>
    15fc:	2d 91       	ld	r18, X+
    15fe:	0e 94 06 0b 	call	0x160c	; 0x160c <__eewr_r18_m32>
    1602:	41 50       	subi	r20, 0x01	; 1
    1604:	50 40       	sbci	r21, 0x00	; 0
    1606:	d0 f7       	brcc	.-12     	; 0x15fc <__eewr_block_m32+0x6>
    1608:	08 95       	ret

0000160a <__eewr_byte_m32>:
    160a:	26 2f       	mov	r18, r22

0000160c <__eewr_r18_m32>:
    160c:	e1 99       	sbic	0x1c, 1	; 28
    160e:	fe cf       	rjmp	.-4      	; 0x160c <__eewr_r18_m32>
    1610:	9f bb       	out	0x1f, r25	; 31
    1612:	8e bb       	out	0x1e, r24	; 30
    1614:	2d bb       	out	0x1d, r18	; 29
    1616:	0f b6       	in	r0, 0x3f	; 63
    1618:	f8 94       	cli
    161a:	e2 9a       	sbi	0x1c, 2	; 28
    161c:	e1 9a       	sbi	0x1c, 1	; 28
    161e:	0f be       	out	0x3f, r0	; 63
    1620:	01 96       	adiw	r24, 0x01	; 1
    1622:	08 95       	ret

00001624 <_exit>:
    1624:	f8 94       	cli

00001626 <__stop_program>:
    1626:	ff cf       	rjmp	.-2      	; 0x1626 <__stop_program>
