# AI-Model-Compression-for-TSMC-3nm-Chips-Disaster-Classification-
Optimizing MobileNetV3-Small for TSMC's 3nm AI accelerators using advanced compression techniques to enable low-power disaster classification in edge environments.

**Key Features:**
- ğŸ¯ 50% model sparsity via magnitude pruning
- âš¡ 8-bit post-training quantization
- ğŸ§  Knowledge distillation from ResNet50 teacher
- ğŸ” Neural Architecture Search (NAS) optimization
- ğŸ”‹ Simulated <100ms latency at ~5W power consumption
- ğŸŒ ONNX runtime compatibility for TSMC AI accelerators
