{'CMD1_dat': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['cmd',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit',
                         'bit']],
              'DLines': ['152:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a5e50>]},
 'arg16_bit': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit']],
               'DLines': ['85:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03ff76a50>]},
 'cmd_active': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['cmd_bits']],
                'DLines': ['182:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4f10>]},
 'cmd_bits': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['bit', 'bit', 'cmd']],
              'DLines': ['79:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03fc95450>]},
 'crc_bit': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'cmd',
                        'bit',
                        'cmd',
                        'cmd',
                        'cmd']],
             'DLines': ['105:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03f86f9d0>]},
 'data': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['start_bit',
                     'cmd',
                     'bit',
                     'cmd',
                     'bit',
                     'cmd',
                     'bit',
                     'cmd',
                     'bit',
                     'CMD1_dat',
                     'arg16_bit',
                     'cmd',
                     'cmd',
                     'crc_bit',
                     'stop_bit']],
          'DLines': ['170:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03f8a4d50>]},
 'start_bit': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit']],
               'DLines': ['83:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03ff6ab50>]},
 'stop_bit': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['bit']],
              'DLines': ['89:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fa03fb4e850>]}}
