
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ydelomier' on host 't1700dd4' (Windows NT_amd64 version 6.1) on Tue May 21 10:40:35 +0200 2019
INFO: [HLS 200-10] In directory 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag'
INFO: [HLS 200-10] Opening project 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation'.
WARNING: [HLS 200-40] No C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_300MHz/solution_v7_300MHz.aps file found.
WARNING: [HLS 200-40] No C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_200MHz/solution_v7_200MHz.aps file found.
INFO: [HLS 200-10] Adding design file 'src/module/my_module.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/module/my_module.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/module/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '../shared/src/functions.h' to the project
INFO: [HLS 200-10] Adding test bench file '../shared/src/library.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/rtl_simu_testbench/main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'src/module/polar_parameters.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/rtl_simu_testbench/sc_generator/sc_generator.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/rtl_simu_testbench/sc_monitor/sc_monitor.h' to the project
INFO: [HLS 200-10] Adding test bench file 'src/rtl_simu_testbench/sc_top_module.h' to the project
INFO: [HLS 200-10] Adding test bench file '../shared/src/scalar.h' to the project
INFO: [HLS 200-10] Adding test bench file '../shared/src/vector.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 21 10:40:44 2019...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Polar_decoder_HLS\SC_Polar_decoder_v5_Full_Elag\SC_RTL_Simulation\solution_v7_100MHz\impl\vhdl>C:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : <C:\Polar_decoder_HLS\SC_Polar_decoder_v5_Full_Elag\SC_RTL_Simulation\solution_v7_100MHz\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_clk_0 
Wrote  : <C:\Polar_decoder_HLS\SC_Polar_decoder_v5_Full_Elag\SC_RTL_Simulation\solution_v7_100MHz\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue May 21 10:40:56 2019] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue May 21 10:40:56 2019] Launched synth_1...
Run output will be captured here: C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/runme.log
[Tue May 21 10:40:56 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 465.375 ; gain = 99.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:37]
INFO: [Synth 8-3491] module 'bd_0' declared at 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:61]
INFO: [Synth 8-638] synthesizing module 'bd_0' [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:41]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/.Xil/Vivado-5132-t1700dd4/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/.Xil/Vivado-5132-t1700dd4/realtime/bd_0_hls_inst_0_stub.vhdl:29]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 516.973 ; gain = 151.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 516.973 ; gain = 151.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 516.973 ; gain = 151.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/my_module.xdc]
Finished Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/my_module.xdc]
Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.840 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 974.965 ; gain = 1.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 974.965 ; gain = 609.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 974.965 ; gain = 609.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 974.965 ; gain = 609.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 974.965 ; gain = 609.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 974.965 ; gain = 609.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1026.371 ; gain = 660.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1026.496 ; gain = 660.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_0_hls_inst_0_bbox_0 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   142|
|2     |  bd_0_i |bd_0   |   142|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1036.367 ; gain = 212.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1036.367 ; gain = 670.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1067.922 ; gain = 713.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 10:45:10 2019...
[Tue May 21 10:45:11 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:15 . Memory (MB): peak = 514.285 ; gain = 2.457
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_my_module_do_action' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/my_module.xdc]
Finished Parsing XDC File [C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/my_module.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1031.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1031.664 ; gain = 517.379
Running report: report_utilization -file ./report/my_module_utilization_synth.rpt
Contents of report file './report/my_module_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 10:45:26 2019
| Host         : t1700dd4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file ./report/my_module_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690tffg1761-2
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 10312 |     0 |    433200 |  2.38 |
|   LUT as Logic          | 10312 |     0 |    433200 |  2.38 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  6336 |     0 |    866400 |  0.73 |
|   Register as Flip Flop |  6336 |     0 |    866400 |  0.73 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |     6 |     0 |    216600 | <0.01 |
| F8 Muxes                |     0 |     0 |    108300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 34    |          Yes |         Set |            - |
| 6302  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 27.5 |     0 |      1470 |  1.87 |
|   RAMB36/FIFO*    |   26 |     0 |      1470 |  1.77 |
|     RAMB36E1 only |   26 |       |           |       |
|   RAMB18          |    3 |     0 |      2940 |  0.10 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       850 |  0.00 |
| Bonded IPADs                |    0 |     0 |       110 |  0.00 |
| Bonded OPADs                |    0 |     0 |        72 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       816 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        36 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        18 |  0.00 |
| ILOGIC                      |    0 |     0 |       850 |  0.00 |
| OLOGIC                      |    0 |     0 |       850 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6302 |        Flop & Latch |
| LUT6     | 3398 |                 LUT |
| LUT3     | 2621 |                 LUT |
| LUT4     | 2568 |                 LUT |
| LUT5     | 2499 |                 LUT |
| LUT2     | 2125 |                 LUT |
| CARRY4   |  980 |          CarryLogic |
| LUT1     |  152 |                 LUT |
| FDSE     |   34 |        Flop & Latch |
| RAMB36E1 |   26 |        Block Memory |
| MUXF7    |    6 |               MuxFx |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1823.891 ; gain = 791.973
Contents of report file './report/my_module_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 10:45:42 2019
| Host         : t1700dd4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/my_module_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 389 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.450        0.000                      0                15747        0.077        0.000                      0                15747        4.650        0.000                       0                  6393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.450        0.000                      0                15747        0.077        0.000                      0                15747        4.650        0.000                       0                  6393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_53_28_reg_48635_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.070ns (14.168%)  route 6.482ns (85.832%))
  Logic Levels:           17  (LUT3=2 LUT5=9 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_53_28_reg_48635_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_53_28_reg_48635_reg[0]/Q
                         net (fo=5, unplaced)         0.555     1.351    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_53_28_reg_48635[0]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.474 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_3/O
                         net (fo=1, unplaced)         0.270     1.744    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.787 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_2/O
                         net (fo=1, unplaced)         0.270     2.057    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     2.100 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_1/O
                         net (fo=8, unplaced)         0.308     2.408    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_508_12_reg_48838[0]_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.451 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_509_12_reg_48845[0]_i_1/O
                         net (fo=4, unplaced)         0.556     3.007    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_509_12_fu_32813_p3[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.050 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_reg_49029[2]_i_3/O
                         net (fo=1, unplaced)         0.270     3.320    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_reg_49029[2]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.363 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_reg_49029[2]_i_2/O
                         net (fo=3, unplaced)         0.288     3.651    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_reg_49029[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     3.694 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_reg_49029[0]_i_1/O
                         net (fo=4, unplaced)         0.556     4.250    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_515_5_fu_33555_p3[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.293 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_reg_49121[1]_i_3/O
                         net (fo=1, unplaced)         0.526     4.819    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_reg_49121[1]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     4.862 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_reg_49121[1]_i_2/O
                         net (fo=2, unplaced)         0.281     5.143    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_reg_49121[1]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     5.186 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_reg_49121[0]_i_1/O
                         net (fo=2, unplaced)         0.418     5.604    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_521_1_fu_33947_p3[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.647 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_3/O
                         net (fo=1, unplaced)         0.526     6.173    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     6.216 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_2/O
                         net (fo=1, unplaced)         0.270     6.486    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     6.529 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_1/O
                         net (fo=7, unplaced)         0.305     6.834    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_526_1_reg_49179[0]_i_1_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.877 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_428_reg_49192[0]_i_12/O
                         net (fo=1, unplaced)         0.532     7.409    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_18_fu_34075_p3[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     7.452 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_428_reg_49192[0]_i_10/O
                         net (fo=2, unplaced)         0.281     7.733    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_428_reg_49192[0]_i_10_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     7.776 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186[0]_i_5/O
                         net (fo=1, unplaced)         0.270     8.046    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186[0]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.089 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186[0]_i_1/O
                         net (fo=1, unplaced)         0.000     8.089    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_fu_34165_p2
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_D)        0.064    10.539    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_404_reg_49186_reg[0]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  2.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.781%)  route 0.231ns (66.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.266     0.266    bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[0]/Q
                         net (fo=1, unplaced)         0.231     0.616    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/d0[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.280     0.280    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.280    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.258     0.538    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161                bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/U0/Fct_ID_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/U0/Fct_ID_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1823.891 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1849.500 ; gain = 0.000
[Tue May 21 10:45:45 2019] Launched impl_1...
Run output will be captured here: C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/runme.log
[Tue May 21 10:45:45 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 254.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_my_module_do_action' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1671.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1671.453 ; gain = 1417.168
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1696.730 ; gain = 16.711

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 115677f38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1696.730 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 52404105

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 812ca0bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 63024b09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 63024b09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2f87af0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2f87af0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.715 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              29  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1780.715 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2f87af0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.715 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.401 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 58
Ending PowerOpt Patch Enables Task | Checksum: 2f87af0c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2024.773 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2f87af0c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.773 ; gain = 244.059

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2f87af0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.773 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2f87af0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2024.773 ; gain = 346.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0cc053ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2024.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8aebdf67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10c3eb9da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10c3eb9da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10c3eb9da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1885a5e87

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11a687bbb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 2 Global Placement | Checksum: f5d1185e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f5d1185e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26e137bc0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24407abc4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2705ed313

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26ce37143

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fb3bdfdb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19b25a54f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 112fd2d40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 112fd2d40

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140d5f3b3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 140d5f3b3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.565. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10ee2b027

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10ee2b027

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10ee2b027

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10ee2b027

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1071fd493

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1071fd493

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000
Ending Placer Task | Checksum: b605e832

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2024.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2024.773 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2024.773 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2024.773 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 83cf5b45 ConstDB: 0 ShapeSum: 32368ced RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[298]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[298]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[307]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[307]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[306]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[306]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[314]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[314]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[312]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[312]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[315]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[315]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[313]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[313]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[304]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[304]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[300]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[300]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[301]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[301]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[310]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[310]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[292]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[292]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[299]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[299]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FB_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FB_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "FB_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "FB_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1759b0629

Time (s): cpu = 00:01:39 ; elapsed = 00:01:11 . Memory (MB): peak = 2439.477 ; gain = 414.703
Post Restoration Checksum: NetGraph: b45955ba NumContArr: c141b06f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1759b0629

Time (s): cpu = 00:01:39 ; elapsed = 00:01:11 . Memory (MB): peak = 2439.477 ; gain = 414.703

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1759b0629

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 2450.047 ; gain = 425.273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1759b0629

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 2450.047 ; gain = 425.273
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bfec4783

Time (s): cpu = 00:01:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2488.730 ; gain = 463.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.862  | TNS=0.000  | WHS=-0.142 | THS=-6.409 |

Phase 2 Router Initialization | Checksum: 895c3906

Time (s): cpu = 00:01:48 ; elapsed = 00:01:18 . Memory (MB): peak = 2488.730 ; gain = 463.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1849715d8

Time (s): cpu = 00:01:56 ; elapsed = 00:01:22 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3817
 Number of Nodes with overlaps = 1036
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e82caf7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2515.613 ; gain = 490.840
Phase 4 Rip-up And Reroute | Checksum: 16e82caf7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16e82caf7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16e82caf7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2515.613 ; gain = 490.840
Phase 5 Delay and Skew Optimization | Checksum: 16e82caf7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178f567f3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2515.613 ; gain = 490.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.586  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 178f567f3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2515.613 ; gain = 490.840
Phase 6 Post Hold Fix | Checksum: 178f567f3

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.553374 %
  Global Horizontal Routing Utilization  = 0.716686 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d3d0e644

Time (s): cpu = 00:02:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d3d0e644

Time (s): cpu = 00:02:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20d02e4f7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 2515.613 ; gain = 490.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.586  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20d02e4f7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 2515.613 ; gain = 490.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 2515.613 ; gain = 490.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:48 . Memory (MB): peak = 2515.613 ; gain = 490.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2515.613 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2515.613 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2515.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.613 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 21 10:49:35 2019...
[Tue May 21 10:49:35 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:51 . Memory (MB): peak = 1855.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_my_module_do_action' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2122.547 ; gain = 10.094
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2122.547 ; gain = 10.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2122.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.547 ; gain = 267.391
Running report: report_route_status -file ./report/my_module_status_routed.rpt
Contents of report file './report/my_module_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       25316 :
       # of nets not needing routing.......... :        7807 :
           # of internally routed nets........ :        7359 :
           # of implicitly routed ports....... :         448 :
       # of routable nets..................... :       17509 :
           # of fully routed nets............. :       17509 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_module_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_module_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 10:49:45 2019
| Host         : t1700dd4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -max_paths 10 -file ./report/my_module_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.162ns (12.350%)  route 8.247ns (87.650%))
  Logic Levels:           17  (LUT3=4 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X23Y183        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y183        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/Q
                         net (fo=4, routed)           0.775     1.535    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_1924_2_fu_4467_p4[1]
    SLICE_X30Y191        LUT6 (Prop_lut6_I3_O)        0.043     1.578 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_2/O
                         net (fo=1, routed)           0.346     1.924    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_2_n_0
    SLICE_X30Y191        LUT5 (Prop_lut5_I0_O)        0.043     1.967 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_1/O
                         net (fo=11, routed)          0.532     2.499    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_1_n_0
    SLICE_X36Y192        LUT3 (Prop_lut3_I2_O)        0.053     2.552 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_84_2_reg_43819[1]_i_1/O
                         net (fo=2, routed)           0.472     3.024    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_84_2_fu_4801_p3[1]
    SLICE_X36Y192        LUT6 (Prop_lut6_I2_O)        0.138     3.162 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_2/O
                         net (fo=1, routed)           0.266     3.428    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_2_n_0
    SLICE_X35Y193        LUT5 (Prop_lut5_I0_O)        0.043     3.471 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_1/O
                         net (fo=6, routed)           0.351     3.822    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_1_n_0
    SLICE_X36Y192        LUT5 (Prop_lut5_I4_O)        0.043     3.865 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_188_2_reg_44699[0]_i_1/O
                         net (fo=3, routed)           1.274     5.139    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_188_2_fu_7105_p3[0]
    SLICE_X61Y199        LUT6 (Prop_lut6_I1_O)        0.043     5.182 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_2/O
                         net (fo=1, routed)           0.456     5.638    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_2_n_0
    SLICE_X60Y201        LUT5 (Prop_lut5_I0_O)        0.043     5.681 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_1/O
                         net (fo=6, routed)           0.461     6.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_1_n_0
    SLICE_X60Y203        LUT3 (Prop_lut3_I2_O)        0.043     6.185 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_209_2_reg_44979[1]_i_1/O
                         net (fo=3, routed)           0.544     6.729    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_209_2_fu_8001_p3[1]
    SLICE_X60Y204        LUT6 (Prop_lut6_I2_O)        0.043     6.772 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_2/O
                         net (fo=1, routed)           0.181     6.952    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_2_n_0
    SLICE_X61Y204        LUT5 (Prop_lut5_I0_O)        0.043     6.995 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_1/O
                         net (fo=6, routed)           0.393     7.389    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_1_n_0
    SLICE_X58Y203        LUT3 (Prop_lut3_I2_O)        0.043     7.432 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_229_2_reg_45119[0]_i_1/O
                         net (fo=3, routed)           1.143     8.574    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_229_2_fu_8449_p3[0]
    SLICE_X51Y192        LUT6 (Prop_lut6_I0_O)        0.043     8.617 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_2/O
                         net (fo=1, routed)           0.185     8.803    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_2_n_0
    SLICE_X48Y192        LUT5 (Prop_lut5_I0_O)        0.043     8.846 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_1/O
                         net (fo=6, routed)           0.253     9.098    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_1_n_0
    SLICE_X50Y192        LUT3 (Prop_lut3_I2_O)        0.051     9.149 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_8/O
                         net (fo=1, routed)           0.431     9.581    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_fu_8549_p3[1]
    SLICE_X48Y192        LUT5 (Prop_lut5_I1_O)        0.138     9.719 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_2/O
                         net (fo=1, routed)           0.184     9.903    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_2_n_0
    SLICE_X50Y192        LUT5 (Prop_lut5_I0_O)        0.043     9.946 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_1/O
                         net (fo=1, routed)           0.000     9.946    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_fu_8583_p2
    SLICE_X50Y192        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y192        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y192        FDRE (Setup_fdre_C_D)        0.066    10.541    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 1.433ns (15.716%)  route 7.685ns (84.284%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y177        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     0.972    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg_n_0_[0]
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.043     1.015 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4/O
                         net (fo=96, routed)          1.084     2.099    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4_n_0
    SLICE_X12Y191        LUT6 (Prop_lut6_I1_O)        0.043     2.142 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_3532_s_reg_45462[34]_i_3/O
                         net (fo=5, routed)           0.815     2.957    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/sa_V[34]
    SLICE_X2Y182         LUT4 (Prop_lut4_I2_O)        0.043     3.000 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16/O
                         net (fo=10, routed)          0.494     3.494    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16_n_0
    SLICE_X3Y181         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15/O
                         net (fo=1, routed)           0.000     3.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.962 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2/O[1]
                         net (fo=20, routed)          0.924     4.886    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2_n_6
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.123     5.009 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_8/O
                         net (fo=1, routed)           0.255     5.263    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/grp_PU_FUNCTION_G_64_6_s_fu_2705_ap_return[205]
    SLICE_X22Y183        LUT6 (Prop_lut6_I2_O)        0.043     5.306 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2/O
                         net (fo=1, routed)           0.319     5.625    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2_n_0
    SLICE_X20Y183        LUT6 (Prop_lut6_I0_O)        0.043     5.668 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1/O
                         net (fo=5, routed)           0.457     6.125    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1_n_0
    SLICE_X22Y183        LUT5 (Prop_lut5_I3_O)        0.051     6.176 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9/O
                         net (fo=2, routed)           0.573     6.749    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9_n_0
    SLICE_X22Y182        LUT6 (Prop_lut6_I0_O)        0.138     6.887 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4/O
                         net (fo=1, routed)           0.255     7.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4_n_0
    SLICE_X22Y182        LUT5 (Prop_lut5_I2_O)        0.043     7.185 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1/O
                         net (fo=5, routed)           0.448     7.633    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1_n_0
    SLICE_X22Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.676 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3/O
                         net (fo=3, routed)           1.213     8.889    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3_n_0
    SLICE_X50Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.932 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4/O
                         net (fo=1, routed)           0.255     9.187    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4_n_0
    SLICE_X50Y172        LUT5 (Prop_lut5_I2_O)        0.043     9.230 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1/O
                         net (fo=5, routed)           0.382     9.612    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1_n_0
    SLICE_X50Y172        LUT3 (Prop_lut3_I1_O)        0.043     9.655 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825[0]_i_1/O
                         net (fo=1, routed)           0.000     9.655    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_fu_10854_p3[0]
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.064    10.539    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[0]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 1.437ns (15.753%)  route 7.685ns (84.247%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y177        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     0.972    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg_n_0_[0]
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.043     1.015 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4/O
                         net (fo=96, routed)          1.084     2.099    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4_n_0
    SLICE_X12Y191        LUT6 (Prop_lut6_I1_O)        0.043     2.142 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_3532_s_reg_45462[34]_i_3/O
                         net (fo=5, routed)           0.815     2.957    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/sa_V[34]
    SLICE_X2Y182         LUT4 (Prop_lut4_I2_O)        0.043     3.000 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16/O
                         net (fo=10, routed)          0.494     3.494    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16_n_0
    SLICE_X3Y181         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15/O
                         net (fo=1, routed)           0.000     3.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.962 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2/O[1]
                         net (fo=20, routed)          0.924     4.886    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2_n_6
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.123     5.009 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_8/O
                         net (fo=1, routed)           0.255     5.263    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/grp_PU_FUNCTION_G_64_6_s_fu_2705_ap_return[205]
    SLICE_X22Y183        LUT6 (Prop_lut6_I2_O)        0.043     5.306 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2/O
                         net (fo=1, routed)           0.319     5.625    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2_n_0
    SLICE_X20Y183        LUT6 (Prop_lut6_I0_O)        0.043     5.668 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1/O
                         net (fo=5, routed)           0.457     6.125    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1_n_0
    SLICE_X22Y183        LUT5 (Prop_lut5_I3_O)        0.051     6.176 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9/O
                         net (fo=2, routed)           0.573     6.749    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9_n_0
    SLICE_X22Y182        LUT6 (Prop_lut6_I0_O)        0.138     6.887 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4/O
                         net (fo=1, routed)           0.255     7.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4_n_0
    SLICE_X22Y182        LUT5 (Prop_lut5_I2_O)        0.043     7.185 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1/O
                         net (fo=5, routed)           0.448     7.633    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1_n_0
    SLICE_X22Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.676 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3/O
                         net (fo=3, routed)           1.213     8.889    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3_n_0
    SLICE_X50Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.932 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4/O
                         net (fo=1, routed)           0.255     9.187    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4_n_0
    SLICE_X50Y172        LUT5 (Prop_lut5_I2_O)        0.043     9.230 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1/O
                         net (fo=5, routed)           0.382     9.612    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1_n_0
    SLICE_X50Y172        LUT3 (Prop_lut3_I1_O)        0.047     9.659 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825[1]_i_1/O
                         net (fo=1, routed)           0.000     9.659    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_fu_10854_p3[1]
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.086    10.561    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[1]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 1.433ns (15.770%)  route 7.654ns (84.230%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y177        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     0.972    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg_n_0_[0]
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.043     1.015 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4/O
                         net (fo=96, routed)          1.084     2.099    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4_n_0
    SLICE_X12Y191        LUT6 (Prop_lut6_I1_O)        0.043     2.142 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_3532_s_reg_45462[34]_i_3/O
                         net (fo=5, routed)           0.815     2.957    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/sa_V[34]
    SLICE_X2Y182         LUT4 (Prop_lut4_I2_O)        0.043     3.000 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16/O
                         net (fo=10, routed)          0.494     3.494    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16_n_0
    SLICE_X3Y181         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15/O
                         net (fo=1, routed)           0.000     3.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.962 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2/O[1]
                         net (fo=20, routed)          0.924     4.886    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2_n_6
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.123     5.009 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_8/O
                         net (fo=1, routed)           0.255     5.263    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/grp_PU_FUNCTION_G_64_6_s_fu_2705_ap_return[205]
    SLICE_X22Y183        LUT6 (Prop_lut6_I2_O)        0.043     5.306 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2/O
                         net (fo=1, routed)           0.319     5.625    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2_n_0
    SLICE_X20Y183        LUT6 (Prop_lut6_I0_O)        0.043     5.668 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1/O
                         net (fo=5, routed)           0.457     6.125    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1_n_0
    SLICE_X22Y183        LUT5 (Prop_lut5_I3_O)        0.051     6.176 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9/O
                         net (fo=2, routed)           0.573     6.749    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9_n_0
    SLICE_X22Y182        LUT6 (Prop_lut6_I0_O)        0.138     6.887 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4/O
                         net (fo=1, routed)           0.255     7.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4_n_0
    SLICE_X22Y182        LUT5 (Prop_lut5_I2_O)        0.043     7.185 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1/O
                         net (fo=5, routed)           0.448     7.633    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1_n_0
    SLICE_X22Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.676 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3/O
                         net (fo=3, routed)           1.213     8.889    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3_n_0
    SLICE_X50Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.932 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4/O
                         net (fo=1, routed)           0.255     9.187    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4_n_0
    SLICE_X50Y172        LUT5 (Prop_lut5_I2_O)        0.043     9.230 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1/O
                         net (fo=5, routed)           0.351     9.581    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1_n_0
    SLICE_X50Y172        LUT3 (Prop_lut3_I1_O)        0.043     9.624 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825[2]_i_1/O
                         net (fo=1, routed)           0.000     9.624    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_fu_10854_p3[2]
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[2]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.065    10.540    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[2]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 1.441ns (15.844%)  route 7.654ns (84.156%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y177        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     0.972    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg_n_0_[0]
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.043     1.015 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4/O
                         net (fo=96, routed)          1.084     2.099    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4_n_0
    SLICE_X12Y191        LUT6 (Prop_lut6_I1_O)        0.043     2.142 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_3532_s_reg_45462[34]_i_3/O
                         net (fo=5, routed)           0.815     2.957    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/sa_V[34]
    SLICE_X2Y182         LUT4 (Prop_lut4_I2_O)        0.043     3.000 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16/O
                         net (fo=10, routed)          0.494     3.494    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16_n_0
    SLICE_X3Y181         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15/O
                         net (fo=1, routed)           0.000     3.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.962 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2/O[1]
                         net (fo=20, routed)          0.924     4.886    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2_n_6
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.123     5.009 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_8/O
                         net (fo=1, routed)           0.255     5.263    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/grp_PU_FUNCTION_G_64_6_s_fu_2705_ap_return[205]
    SLICE_X22Y183        LUT6 (Prop_lut6_I2_O)        0.043     5.306 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2/O
                         net (fo=1, routed)           0.319     5.625    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2_n_0
    SLICE_X20Y183        LUT6 (Prop_lut6_I0_O)        0.043     5.668 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1/O
                         net (fo=5, routed)           0.457     6.125    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1_n_0
    SLICE_X22Y183        LUT5 (Prop_lut5_I3_O)        0.051     6.176 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9/O
                         net (fo=2, routed)           0.573     6.749    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9_n_0
    SLICE_X22Y182        LUT6 (Prop_lut6_I0_O)        0.138     6.887 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4/O
                         net (fo=1, routed)           0.255     7.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4_n_0
    SLICE_X22Y182        LUT5 (Prop_lut5_I2_O)        0.043     7.185 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1/O
                         net (fo=5, routed)           0.448     7.633    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1_n_0
    SLICE_X22Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.676 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3/O
                         net (fo=3, routed)           1.213     8.889    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3_n_0
    SLICE_X50Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.932 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4/O
                         net (fo=1, routed)           0.255     9.187    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4_n_0
    SLICE_X50Y172        LUT5 (Prop_lut5_I2_O)        0.043     9.230 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1/O
                         net (fo=5, routed)           0.351     9.581    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1_n_0
    SLICE_X50Y172        LUT3 (Prop_lut3_I1_O)        0.051     9.632 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825[3]_i_1/O
                         net (fo=1, routed)           0.000     9.632    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_fu_10854_p3[3]
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[3]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.086    10.561    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_731_reg_45825_reg[3]
  -------------------------------------------------------------------
                         required time                         10.561    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 1.390ns (15.568%)  route 7.538ns (84.432%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y177        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg[0]/Q
                         net (fo=20, routed)          0.212     0.972    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/exitcond2_reg_46562_pp6_iter1_reg_reg_n_0_[0]
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.043     1.015 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4/O
                         net (fo=96, routed)          1.084     2.099    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[383]_i_4_n_0
    SLICE_X12Y191        LUT6 (Prop_lut6_I1_O)        0.043     2.142 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_3532_s_reg_45462[34]_i_3/O
                         net (fo=5, routed)           0.815     2.957    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/sa_V[34]
    SLICE_X2Y182         LUT4 (Prop_lut4_I2_O)        0.043     3.000 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16/O
                         net (fo=10, routed)          0.494     3.494    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_16_n_0
    SLICE_X3Y181         LUT4 (Prop_lut4_I0_O)        0.043     3.537 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15/O
                         net (fo=1, routed)           0.000     3.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832[207]_i_15_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.796 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_3_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.962 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2/O[1]
                         net (fo=20, routed)          0.924     4.886    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[207]_i_2_n_6
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.123     5.009 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_8/O
                         net (fo=1, routed)           0.255     5.263    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/grp_PU_FUNCTION_G_64_6_s_fu_2705_ap_return[205]
    SLICE_X22Y183        LUT6 (Prop_lut6_I2_O)        0.043     5.306 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2/O
                         net (fo=1, routed)           0.319     5.625    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_2_n_0
    SLICE_X20Y183        LUT6 (Prop_lut6_I0_O)        0.043     5.668 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1/O
                         net (fo=5, routed)           0.457     6.125    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_189_2_reg_45489[0]_i_1_n_0
    SLICE_X22Y183        LUT5 (Prop_lut5_I3_O)        0.051     6.176 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9/O
                         net (fo=2, routed)           0.573     6.749    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_9_n_0
    SLICE_X22Y182        LUT6 (Prop_lut6_I0_O)        0.138     6.887 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4/O
                         net (fo=1, routed)           0.255     7.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_4_n_0
    SLICE_X22Y182        LUT5 (Prop_lut5_I2_O)        0.043     7.185 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1/O
                         net (fo=5, routed)           0.448     7.633    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_193_2_reg_45681[0]_i_1_n_0
    SLICE_X22Y182        LUT3 (Prop_lut3_I1_O)        0.043     7.676 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3/O
                         net (fo=3, routed)           1.213     8.889    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_3_n_0
    SLICE_X50Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.932 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4/O
                         net (fo=1, routed)           0.255     9.187    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_4_n_0
    SLICE_X50Y172        LUT5 (Prop_lut5_I2_O)        0.043     9.230 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1/O
                         net (fo=5, routed)           0.236     9.465    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783[0]_i_1_n_0
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y172        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y172        FDRE (Setup_fdre_C_D)        0.000    10.475    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_200_2_reg_45783_reg[0]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.510ns (28.446%)  route 6.314ns (71.554%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/clk
    RAMB36_X4Y36         RAMB36E1                                     r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     2.337 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/DOBDO[7]
                         net (fo=2, routed)           0.729     3.066    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/my_module_llr_mem_b_V_q1[223]
    SLICE_X57Y178        LUT3 (Prop_lut3_I0_O)        0.043     3.109 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_127/O
                         net (fo=1, routed)           0.662     3.771    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/grp_my_module_do_action_fu_122/lb_V[223]
    SLICE_X60Y178        LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_97/O
                         net (fo=1, routed)           0.300     4.114    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_97_n_0
    SLICE_X60Y179        LUT5 (Prop_lut5_I4_O)        0.043     4.157 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_71/O
                         net (fo=4, routed)           0.289     4.446    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_71_n_0
    SLICE_X60Y178        LUT6 (Prop_lut6_I2_O)        0.043     4.489 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_22/O
                         net (fo=6, routed)           1.478     5.967    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_10_1[185]
    SLICE_X40Y185        LUT6 (Prop_lut6_I2_O)        0.043     6.010 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_3/O
                         net (fo=1, routed)           0.244     6.254    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_3_n_0
    SLICE_X40Y185        LUT6 (Prop_lut6_I4_O)        0.043     6.297 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_2/O
                         net (fo=7, routed)           0.426     6.723    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_2_n_0
    SLICE_X39Y181        LUT2 (Prop_lut2_I1_O)        0.054     6.777 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_5/O
                         net (fo=9, routed)           0.959     7.736    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_5_n_0
    SLICE_X58Y181        LUT6 (Prop_lut6_I5_O)        0.137     7.873 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_2/O
                         net (fo=2, routed)           1.226     9.100    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/grp_my_module_do_action_fu_122/absB_V_6_fu_15153_p3[4]
    SLICE_X37Y180        LUT4 (Prop_lut4_I2_O)        0.043     9.143 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_4/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_4_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.361 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.361    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]_0[5]
    SLICE_X37Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X37Y180        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_49_4_reg_47903_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 2.525ns (28.761%)  route 6.254ns (71.239%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X53Y195        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_49_4_reg_47903_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_49_4_reg_47903_reg[1]/Q
                         net (fo=6, routed)           1.156     1.916    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_49_4_reg_47903[1]
    SLICE_X41Y195        LUT4 (Prop_lut4_I2_O)        0.043     1.959 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_250_reg_47959[0]_i_9/O
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_250_reg_47959[0]_i_9_n_0
    SLICE_X41Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.218 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_250_reg_47959_reg[0]_i_1/CO[3]
                         net (fo=19, routed)          0.687     2.905    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_250_reg_47959_reg[0]_i_1_n_0
    SLICE_X41Y198        LUT3 (Prop_lut3_I2_O)        0.051     2.956 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992[0]_i_33/O
                         net (fo=3, routed)           0.347     3.303    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_251_fu_28762_p3__0[4]
    SLICE_X42Y199        LUT6 (Prop_lut6_I3_O)        0.136     3.439 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_414_reg_47997[0]_i_15/O
                         net (fo=1, routed)           0.274     3.713    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_414_reg_47997[0]_i_15_n_0
    SLICE_X42Y197        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.915 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_414_reg_47997_reg[0]_i_5/CO[3]
                         net (fo=17, routed)          0.475     4.390    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_0_in158_in
    SLICE_X41Y196        LUT5 (Prop_lut5_I4_O)        0.043     4.433 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992[0]_i_30/O
                         net (fo=1, routed)           0.534     4.967    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_171_fu_28868_p3__0[1]
    SLICE_X39Y198        LUT6 (Prop_lut6_I4_O)        0.043     5.010 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992[0]_i_8/O
                         net (fo=1, routed)           0.284     5.294    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992[0]_i_8_n_0
    SLICE_X38Y198        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     5.563 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.468     6.032    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992_reg[0]_i_2_n_0
    SLICE_X36Y200        LUT5 (Prop_lut5_I1_O)        0.047     6.079 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_412_reg_47992[0]_i_1/O
                         net (fo=5, routed)           0.434     6.513    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_78_in
    SLICE_X41Y198        LUT6 (Prop_lut6_I2_O)        0.134     6.647 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002[0]_i_33/O
                         net (fo=15, routed)          0.473     7.120    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_0_in160_out
    SLICE_X42Y198        LUT6 (Prop_lut6_I0_O)        0.043     7.163 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002[0]_i_31/O
                         net (fo=1, routed)           0.313     7.476    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002[0]_i_31_n_0
    SLICE_X43Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.778 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.778    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_10_n_0
    SLICE_X43Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.944 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_5/O[1]
                         net (fo=2, routed)           0.370     8.314    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_182_fu_29060_p2[5]
    SLICE_X40Y199        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.333     8.647 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.648    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_3_n_0
    SLICE_X40Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.756 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.438     9.193    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_462_v_fu_29202_p31
    SLICE_X37Y199        LUT5 (Prop_lut5_I3_O)        0.123     9.316 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002[0]_i_1/O
                         net (fo=1, routed)           0.000     9.316    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_fu_29210_p2
    SLICE_X37Y199        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y199        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X37Y199        FDRE (Setup_fdre_C_D)        0.034    10.509    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_401_reg_48002_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.416ns (27.676%)  route 6.314ns (72.324%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/clk
    RAMB36_X4Y36         RAMB36E1                                     r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y36         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     2.337 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6/DOBDO[7]
                         net (fo=2, routed)           0.729     3.066    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/my_module_llr_mem_b_V_q1[223]
    SLICE_X57Y178        LUT3 (Prop_lut3_I0_O)        0.043     3.109 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_127/O
                         net (fo=1, routed)           0.662     3.771    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/grp_my_module_do_action_fu_122/lb_V[223]
    SLICE_X60Y178        LUT6 (Prop_lut6_I0_O)        0.043     3.814 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_97/O
                         net (fo=1, routed)           0.300     4.114    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_97_n_0
    SLICE_X60Y179        LUT5 (Prop_lut5_I4_O)        0.043     4.157 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_71/O
                         net (fo=4, routed)           0.289     4.446    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_71_n_0
    SLICE_X60Y178        LUT6 (Prop_lut6_I2_O)        0.043     4.489 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_6_i_22/O
                         net (fo=6, routed)           1.478     5.967    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/ram_reg_10_1[185]
    SLICE_X40Y185        LUT6 (Prop_lut6_I2_O)        0.043     6.010 f  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_3/O
                         net (fo=1, routed)           0.244     6.254    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_3_n_0
    SLICE_X40Y185        LUT6 (Prop_lut6_I4_O)        0.043     6.297 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_2/O
                         net (fo=7, routed)           0.426     6.723    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/SigSomme_V_70_5_reg_46035[0]_i_2_n_0
    SLICE_X39Y181        LUT2 (Prop_lut2_I1_O)        0.054     6.777 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_5/O
                         net (fo=9, routed)           0.959     7.736    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_5_n_0
    SLICE_X58Y181        LUT6 (Prop_lut6_I5_O)        0.137     7.873 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_2/O
                         net (fo=2, routed)           1.226     9.100    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/grp_my_module_do_action_fu_122/absB_V_6_fu_15153_p3[4]
    SLICE_X37Y180        LUT4 (Prop_lut4_I2_O)        0.043     9.143 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_4/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029[5]_i_4_n_0
    SLICE_X37Y180        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     9.267 r  bd_0_i/hls_inst/U0/my_module_llr_mem_b_V_U/my_module_my_modubkb_ram_U/Somme_V_69_5_reg_46029_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.267    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[5]_0[4]
    SLICE_X37Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X37Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[4]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X37Y180        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_69_5_reg_46029_reg[4]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_61_3_reg_49775_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.607ns (30.119%)  route 6.049ns (69.881%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X29Y208        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_61_3_reg_49775_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y208        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_61_3_reg_49775_reg[0]/Q
                         net (fo=4, routed)           0.531     1.291    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/Somme_V_61_3_reg_49775[0]
    SLICE_X29Y206        LUT3 (Prop_lut3_I0_O)        0.049     1.340 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_660_3_reg_50031[0]_i_1/O
                         net (fo=2, routed)           0.631     1.971    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_660_3_fu_38500_p3[0]
    SLICE_X30Y210        LUT6 (Prop_lut6_I3_O)        0.136     2.107 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_665_3_reg_50121[0]_i_5/O
                         net (fo=1, routed)           0.362     2.469    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_665_3_reg_50121[0]_i_5_n_0
    SLICE_X30Y209        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     2.752 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_665_3_reg_50121_reg[0]_i_1/CO[3]
                         net (fo=8, routed)           0.606     3.358    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_665_3_reg_50121_reg[0]_i_1_n_0
    SLICE_X28Y208        LUT5 (Prop_lut5_I4_O)        0.043     3.401 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128[0]_i_24/O
                         net (fo=6, routed)           0.581     3.982    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_666_3_fu_38845_p3__0[2]
    SLICE_X26Y206        LUT4 (Prop_lut4_I0_O)        0.043     4.025 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_311_reg_50143[0]_i_10/O
                         net (fo=1, routed)           0.000     4.025    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_311_reg_50143[0]_i_10_n_0
    SLICE_X26Y206        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.281 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_311_reg_50143_reg[0]_i_2/CO[3]
                         net (fo=22, routed)          0.499     4.780    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_0_in173_in
    SLICE_X26Y205        LUT3 (Prop_lut3_I2_O)        0.043     4.823 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128[0]_i_33/O
                         net (fo=1, routed)           0.353     5.176    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_26_fu_38945_p3__0[1]
    SLICE_X27Y203        LUT6 (Prop_lut6_I5_O)        0.043     5.219 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128[0]_i_10/O
                         net (fo=1, routed)           0.287     5.506    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128[0]_i_10_n_0
    SLICE_X26Y203        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     5.789 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           0.466     6.255    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_412_reg_50128_reg[0]_i_4_n_0
    SLICE_X25Y206        LUT5 (Prop_lut5_I1_O)        0.049     6.304 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_460_reg_50133[0]_i_1/O
                         net (fo=2, routed)           0.455     6.759    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_135_in
    SLICE_X23Y201        LUT5 (Prop_lut5_I4_O)        0.136     6.895 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_310_reg_50138[0]_i_3/O
                         net (fo=2, routed)           0.401     7.296    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_137_in
    SLICE_X28Y204        LUT5 (Prop_lut5_I4_O)        0.043     7.339 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154[0]_i_22/O
                         net (fo=16, routed)          0.467     7.806    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/ret_V_270_fu_39053_p2
    SLICE_X28Y203        LUT3 (Prop_lut3_I0_O)        0.043     7.849 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154[0]_i_29/O
                         net (fo=1, routed)           0.000     7.849    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154[0]_i_29_n_0
    SLICE_X28Y203        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.116 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.116    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_9_n_0
    SLICE_X28Y204        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.282 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_4/O[1]
                         net (fo=2, routed)           0.410     8.692    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_314_fu_39123_p2[5]
    SLICE_X28Y206        LUT2 (Prop_lut2_I0_O)        0.123     8.815 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154[0]_i_7/O
                         net (fo=1, routed)           0.000     8.815    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154[0]_i_7_n_0
    SLICE_X28Y206        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.082 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_2_n_0
    SLICE_X28Y207        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.193 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.193    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_501540
    SLICE_X28Y207        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X28Y207        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X28Y207        FDRE (Setup_fdre_C_D)        0.049    10.524    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_315_reg_50154_reg[0]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  1.331    





Running report: report_utilization -file ./report/my_module_utilization_routed.rpt
Contents of report file './report/my_module_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 10:49:45 2019
| Host         : t1700dd4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file ./report/my_module_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690tffg1761-2
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 10259 |     0 |    433200 |  2.37 |
|   LUT as Logic          | 10259 |     0 |    433200 |  2.37 |
|   LUT as Memory         |     0 |     0 |    174200 |  0.00 |
| Slice Registers         |  6336 |     0 |    866400 |  0.73 |
|   Register as Flip Flop |  6336 |     0 |    866400 |  0.73 |
|   Register as Latch     |     0 |     0 |    866400 |  0.00 |
| F7 Muxes                |     6 |     0 |    216600 | <0.01 |
| F8 Muxes                |     0 |     0 |    108300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 34    |          Yes |         Set |            - |
| 6302  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  3415 |     0 |    108300 |  3.15 |
|   SLICEL                                   |  2057 |     0 |           |       |
|   SLICEM                                   |  1358 |     0 |           |       |
| LUT as Logic                               | 10259 |     0 |    433200 |  2.37 |
|   using O5 output only                     |     4 |       |           |       |
|   using O6 output only                     |  7180 |       |           |       |
|   using O5 and O6                          |  3075 |       |           |       |
| LUT as Memory                              |     0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  6336 |     0 |    866400 |  0.73 |
|   Register driven from within the Slice    |  3233 |       |           |       |
|   Register driven from outside the Slice   |  3103 |       |           |       |
|     LUT in front of the register is unused |  1056 |       |           |       |
|     LUT in front of the register is used   |  2047 |       |           |       |
| Unique Control Sets                        |   123 |       |    108300 |  0.11 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 27.5 |     0 |      1470 |  1.87 |
|   RAMB36/FIFO*    |   26 |     0 |      1470 |  1.77 |
|     RAMB36E1 only |   26 |       |           |       |
|   RAMB18          |    3 |     0 |      2940 |  0.10 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       850 |  0.00 |
| Bonded IPADs                |    0 |     0 |       110 |  0.00 |
| Bonded OPADs                |    0 |     0 |        72 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       816 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        36 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        18 |  0.00 |
| ILOGIC                      |    0 |     0 |       850 |  0.00 |
| OLOGIC                      |    0 |     0 |       850 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6302 |        Flop & Latch |
| LUT6     | 3398 |                 LUT |
| LUT3     | 2621 |                 LUT |
| LUT4     | 2568 |                 LUT |
| LUT5     | 2499 |                 LUT |
| LUT2     | 2125 |                 LUT |
| CARRY4   |  980 |          CarryLogic |
| LUT1     |  123 |                 LUT |
| FDSE     |   34 |        Flop & Latch |
| RAMB36E1 |   26 |        Block Memory |
| MUXF7    |    6 |               MuxFx |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/my_module_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 10:49:45 2019
| Host         : t1700dd4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/my_module_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 389 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.595        0.000                      0                15747        0.061        0.000                      0                15747        4.600        0.000                       0                  6393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.595        0.000                      0                15747        0.061        0.000                      0                15747        4.600        0.000                       0                  6393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.162ns (12.350%)  route 8.247ns (87.650%))
  Logic Levels:           17  (LUT3=4 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X23Y183        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y183        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Val2_4_fu_832_reg[205]/Q
                         net (fo=4, routed)           0.775     1.535    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/p_Result_1924_2_fu_4467_p4[1]
    SLICE_X30Y191        LUT6 (Prop_lut6_I3_O)        0.043     1.578 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_2/O
                         net (fo=1, routed)           0.346     1.924    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_2_n_0
    SLICE_X30Y191        LUT5 (Prop_lut5_I0_O)        0.043     1.967 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_1/O
                         net (fo=11, routed)          0.532     2.499    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_83_2_reg_43812[0]_i_1_n_0
    SLICE_X36Y192        LUT3 (Prop_lut3_I2_O)        0.053     2.552 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_84_2_reg_43819[1]_i_1/O
                         net (fo=2, routed)           0.472     3.024    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_84_2_fu_4801_p3[1]
    SLICE_X36Y192        LUT6 (Prop_lut6_I2_O)        0.138     3.162 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_2/O
                         net (fo=1, routed)           0.266     3.428    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_2_n_0
    SLICE_X35Y193        LUT5 (Prop_lut5_I0_O)        0.043     3.471 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_1/O
                         net (fo=6, routed)           0.351     3.822    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_187_2_reg_44692[0]_i_1_n_0
    SLICE_X36Y192        LUT5 (Prop_lut5_I4_O)        0.043     3.865 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_188_2_reg_44699[0]_i_1/O
                         net (fo=3, routed)           1.274     5.139    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_188_2_fu_7105_p3[0]
    SLICE_X61Y199        LUT6 (Prop_lut6_I1_O)        0.043     5.182 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_2/O
                         net (fo=1, routed)           0.456     5.638    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_2_n_0
    SLICE_X60Y201        LUT5 (Prop_lut5_I0_O)        0.043     5.681 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_1/O
                         net (fo=6, routed)           0.461     6.142    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_208_2_reg_44972[0]_i_1_n_0
    SLICE_X60Y203        LUT3 (Prop_lut3_I2_O)        0.043     6.185 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_209_2_reg_44979[1]_i_1/O
                         net (fo=3, routed)           0.544     6.729    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_209_2_fu_8001_p3[1]
    SLICE_X60Y204        LUT6 (Prop_lut6_I2_O)        0.043     6.772 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_2/O
                         net (fo=1, routed)           0.181     6.952    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_2_n_0
    SLICE_X61Y204        LUT5 (Prop_lut5_I0_O)        0.043     6.995 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_1/O
                         net (fo=6, routed)           0.393     7.389    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_228_2_reg_45112[0]_i_1_n_0
    SLICE_X58Y203        LUT3 (Prop_lut3_I2_O)        0.043     7.432 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_229_2_reg_45119[0]_i_1/O
                         net (fo=3, routed)           1.143     8.574    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_229_2_fu_8449_p3[0]
    SLICE_X51Y192        LUT6 (Prop_lut6_I0_O)        0.043     8.617 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_2/O
                         net (fo=1, routed)           0.185     8.803    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_2_n_0
    SLICE_X48Y192        LUT5 (Prop_lut5_I0_O)        0.043     8.846 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_1/O
                         net (fo=6, routed)           0.253     9.098    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/tmp_85_reg_45158[0]_i_1_n_0
    SLICE_X50Y192        LUT3 (Prop_lut3_I2_O)        0.051     9.149 f  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_8/O
                         net (fo=1, routed)           0.431     9.581    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_fu_8549_p3[1]
    SLICE_X48Y192        LUT5 (Prop_lut5_I1_O)        0.138     9.719 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_2/O
                         net (fo=1, routed)           0.184     9.903    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_2_n_0
    SLICE_X50Y192        LUT5 (Prop_lut5_I0_O)        0.043     9.946 r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182[0]_i_1/O
                         net (fo=1, routed)           0.000     9.946    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_fu_8583_p2
    SLICE_X50Y192        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=6392, unset)         0.510    10.510    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/clk
    SLICE_X50Y192        FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X50Y192        FDRE (Setup_fdre_C_D)        0.066    10.541    bd_0_i/hls_inst/U0/grp_my_module_do_action_fu_122/c_V_5_reg_45182_reg[0]
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  0.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.290%)  route 0.362ns (65.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.510     0.510    bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/clk
    SLICE_X8Y200         FDRE                                         r  bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.189     0.699 r  bd_0_i/hls_inst/U0/grp_my_module_do_prunning_fu_164/p_Val2_s_fu_148_reg[20]/Q
                         net (fo=2, routed)           0.362     1.061    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/d0[20]
    RAMB18_X0Y80         RAMB18E1                                     r  bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6392, unset)         0.537     0.537    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/clk
    RAMB18_X0Y80         RAMB18E1                                     r  bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.537    
    RAMB18_X0Y80         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.463     1.000    bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y82   bd_0_i/hls_inst/U0/my_module_Bit_Frozen_V_U/my_module_my_modufYi_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X10Y157  bd_0_i/hls_inst/U0/Fct_ID_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y157  bd_0_i/hls_inst/U0/Fct_ID_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=0.594843, worst hold slack (WHS)=0.061329, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (26 bram36)
HLS EXTRACTION: impl area_totals:  108300 433200 866400 3600 2940 0 0
HLS EXTRACTION: impl area_current: 3415 10259 6336 0 55 0 0 0 0 0
HLS EXTRACTION: generated C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/report/vhdl/my_module_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             SC_RTL_Simulation
Solution:            solution_v7_100MHz
Device target:       xc7vx690tffg1761-2
Report date:         Tue May 21 10:49:45 +0200 2019

#=== Post-Implementation Resource usage ===
SLICE:         3415
LUT:          10259
FF:            6336
DSP:              0
BRAM:            55
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.550
CP achieved post-implementation:    9.405
Timing met

HLS EXTRACTION: generated C:/Polar_decoder_HLS/SC_Polar_decoder_v5_Full_Elag/SC_RTL_Simulation/solution_v7_100MHz/impl/report/vhdl/my_module_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue May 21 10:49:45 2019...
INFO: [Common 17-206] Exiting vivado_hls at Tue May 21 10:49:46 2019...
