<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: tmt.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tmt.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::tmt{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> tmt : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Count core clock cycles whenever the clock signal on the specific core is running (not halted)</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycles</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Number of instructions at retirement</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        OCR = 0x01b7, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        OCR__MASK__INTEL_TMT_OCR__DEMAND_RFO_L3_MISS = 0x3f0400000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        OCR__MASK__INTEL_TMT_OCR__DEMAND_RFO_ANY_RESPONSE = 0x1000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        OCR__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_L3_MISS = 0x3f0400000100ull, <span class="comment">// Counts demand data reads that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        OCR__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        OFFCORE_RESPONSE_0 = 0x01b7, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_TMT_OCR__DEMAND_RFO_L3_MISS = 0x3f0400000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_TMT_OCR__DEMAND_RFO_ANY_RESPONSE = 0x1000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_L3_MISS = 0x3f0400000100ull, <span class="comment">// Counts demand data reads that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        OFFCORE_RESPONSE_0__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        OFFCORE_RESPONSE_1 = 0x02b7, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_TMT_OCR__DEMAND_RFO_L3_MISS = 0x3f0400000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_TMT_OCR__DEMAND_RFO_ANY_RESPONSE = 0x1000200ull, <span class="comment">// Counts all demand reads for ownership (RFO) requests and software based prefetches for exclusive ownership (PREFETCHW) that have any response type.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_L3_MISS = 0x3f0400000100ull, <span class="comment">// Counts demand data reads that was not supplied by the L3 cache.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        OFFCORE_RESPONSE_1__MASK__INTEL_TMT_OCR__DEMAND_DATA_RD_ANY_RESPONSE = 0x1000100ull, <span class="comment">// Counts demand data reads that have any response type.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        MEM_LOAD_UOPS_RETIRED = 0x00d1, <span class="comment">// Counts the number of load uops retired that hit the level 1 data cache</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__INTEL_TMT_MEM_LOAD_UOPS_RETIRED__L2_MISS = 0x1000ull, <span class="comment">// Counts the number of load uops retired that miss in the level 2 cache</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__INTEL_TMT_MEM_LOAD_UOPS_RETIRED__L1_MISS = 0x0800ull, <span class="comment">// Counts the number of load uops retired that miss in the level 1 data cache</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__INTEL_TMT_MEM_LOAD_UOPS_RETIRED__L3_HIT = 0x0400ull, <span class="comment">// Counts the number of load uops retired that miss in the level 3 cache</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__INTEL_TMT_MEM_LOAD_UOPS_RETIRED__L2_HIT = 0x0200ull, <span class="comment">// Counts the number of load uops retired that hit in the level 2 cache</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        MEM_LOAD_UOPS_RETIRED__MASK__INTEL_TMT_MEM_LOAD_UOPS_RETIRED__L1_HIT = 0x0100ull, <span class="comment">// Counts the number of load uops retired that hit the level 1 data cache</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        MEM_UOPS_RETIRED = 0x00d0, <span class="comment">// Counts the number of load uops retired.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        MEM_UOPS_RETIRED__MASK__INTEL_TMT_MEM_UOPS_RETIRED__ALL_STORES = 0x8200ull, <span class="comment">// Counts the number of store uops retired.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        MEM_UOPS_RETIRED__MASK__INTEL_TMT_MEM_UOPS_RETIRED__ALL_LOADS = 0x8100ull, <span class="comment">// Counts the number of load uops retired.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        CYCLES_DIV_BUSY = 0x00cd, <span class="comment">// Counts cycles the floating point divider or integer divider or both are busy.  Does not imply a stall waiting for either divider.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        CYCLES_DIV_BUSY__MASK__INTEL_TMT_CYCLES_DIV_BUSY__ANY = 0x0000ull, <span class="comment">// Counts cycles the floating point divider or integer divider or both are busy.  Does not imply a stall waiting for either divider.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        BR_MISP_RETIRED = 0x00c5, <span class="comment">// Counts the number of mispredicted branch instructions retired.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        BR_MISP_RETIRED__MASK__INTEL_TMT_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000ull, <span class="comment">// Counts the number of mispredicted branch instructions retired.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        BR_INST_RETIRED = 0x00c4, <span class="comment">// Counts the number of branch instructions retired for all branch types.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        BR_INST_RETIRED__MASK__INTEL_TMT_BR_INST_RETIRED__ALL_BRANCHES = 0x0000ull, <span class="comment">// Counts the number of branch instructions retired for all branch types.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        MACHINE_CLEARS = 0x00c3, <span class="comment">// Counts all machine clears due to</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        MACHINE_CLEARS__MASK__INTEL_TMT_MACHINE_CLEARS__ANY = 0x0000ull, <span class="comment">// Counts all machine clears due to</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        ITLB_MISSES = 0x0085, <span class="comment">// Page walk completed due to an instruction fetch in a 4K page.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        ITLB_MISSES__MASK__INTEL_TMT_ITLB_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Page walk completed due to an instruction fetch in a 2M or 4M page.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        ITLB_MISSES__MASK__INTEL_TMT_ITLB_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Page walk completed due to an instruction fetch in a 4K page.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        ITLB = 0x0081, <span class="comment">// Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        ITLB__MASK__INTEL_TMT_ITLB__FILLS = 0x0400ull, <span class="comment">// Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        ICACHE = 0x0080, <span class="comment">// Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss).</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        ICACHE__MASK__INTEL_TMT_ICACHE__ACCESSES = 0x0300ull, <span class="comment">// Counts requests to the Instruction Cache (ICache) for one or more bytes cache Line.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        ICACHE__MASK__INTEL_TMT_ICACHE__MISSES = 0x0200ull, <span class="comment">// Counts requests to the Instruction Cache (ICache) for one or more bytes in a cache line and they do not hit in the ICache (miss).</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        DTLB_STORE_MISSES = 0x0049, <span class="comment">// Page walk completed due to a demand data store to a 4K page.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_TMT_DTLB_STORE_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Page walk completed due to a demand data store to a 2M or 4M page.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        DTLB_STORE_MISSES__MASK__INTEL_TMT_DTLB_STORE_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Page walk completed due to a demand data store to a 4K page.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        LONGEST_LAT_CACHE = 0x002e, <span class="comment">// Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        LONGEST_LAT_CACHE__MASK__INTEL_TMT_LONGEST_LAT_CACHE__REFERENCE = 0x4f00ull, <span class="comment">// Counts memory requests originating from the core that reference a cache line in the last level cache. If the platform has an L3 cache</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        LONGEST_LAT_CACHE__MASK__INTEL_TMT_LONGEST_LAT_CACHE__MISS = 0x4100ull, <span class="comment">// Counts memory requests originating from the core that miss in the last level cache. If the platform has an L3 cache</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        DTLB_LOAD_MISSES = 0x0008, <span class="comment">// Page walk completed due to a demand load to a 4K page.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_TMT_DTLB_LOAD_MISSES__WALK_COMPLETED_2M_4M = 0x0400ull, <span class="comment">// Page walk completed due to a demand load to a 2M or 4M page.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        DTLB_LOAD_MISSES__MASK__INTEL_TMT_DTLB_LOAD_MISSES__WALK_COMPLETED_4K = 0x0200ull, <span class="comment">// Page walk completed due to a demand load to a 4K page.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        CPU_CLK_UNHALTED = 0x003c, <span class="comment">// Counts the number of unhalted core clock cycles. (Fixed event)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_TMT_CPU_CLK_UNHALTED__REF = 0x0100ull, <span class="comment">// Counts the number of unhalted reference clock cycles at TSC frequency.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_TMT_CPU_CLK_UNHALTED__CORE_P = 0x0000ull, <span class="comment">// Counts the number of unhalted core clock cycles.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_TMT_CPU_CLK_UNHALTED__CORE = 0x0000ull, <span class="comment">// Counts the number of unhalted core clock cycles.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        CPU_CLK_UNHALTED__MASK__INTEL_TMT_CPU_CLK_UNHALTED__REF_TSC = 0x0300ull, <span class="comment">// Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    };</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;};</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">namespace </span>tmt = optkit::intel::tmt;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
