
robot_end_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800d364  0800d364  0000e364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3d8  0800d3d8  0000f09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d3d8  0800d3d8  0000e3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d3e0  0800d3e0  0000f09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d3e0  0800d3e0  0000e3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d3e4  0800d3e4  0000e3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800d3e8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f09c  2**0
                  CONTENTS
 10 .bss          0000548c  2000009c  2000009c  0000f09c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005528  20005528  0000f09c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f09c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002675a  00000000  00000000  0000f0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000059ff  00000000  00000000  00035826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fb0  00000000  00000000  0003b228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001869  00000000  00000000  0003d1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ca7  00000000  00000000  0003ea41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000281c6  00000000  00000000  000666e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0a09  00000000  00000000  0008e8ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016f2b7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008c90  00000000  00000000  0016f2fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00177f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d34c 	.word	0x0800d34c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0800d34c 	.word	0x0800d34c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <dwm_reset>:
#include "stm32f4xx_hal.h"  // Make sure HAL headers are included

extern SPI_HandleTypeDef hspi1;


void dwm_reset(DWM_Module *module) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    // Pull RESET low
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_RESET);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6898      	ldr	r0, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	899b      	ldrh	r3, [r3, #12]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	f001 f8cc 	bl	80016ac <HAL_GPIO_WritePin>
    HAL_Delay(1);  // 1 ms minimum
 8000514:	2001      	movs	r0, #1
 8000516:	f000 fe27 	bl	8001168 <HAL_Delay>

    // Release RESET (Hi-Z because open-drain)
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_SET);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6898      	ldr	r0, [r3, #8]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	899b      	ldrh	r3, [r3, #12]
 8000522:	2201      	movs	r2, #1
 8000524:	4619      	mov	r1, r3
 8000526:	f001 f8c1 	bl	80016ac <HAL_GPIO_WritePin>
    HAL_Delay(10); // Allow DW1000 to boot
 800052a:	200a      	movs	r0, #10
 800052c:	f000 fe1c 	bl	8001168 <HAL_Delay>
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <dwm_read_reg>:


void dwm_read_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 8000538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800053c:	b08d      	sub	sp, #52	@ 0x34
 800053e:	af02      	add	r7, sp, #8
 8000540:	6178      	str	r0, [r7, #20]
 8000542:	60fa      	str	r2, [r7, #12]
 8000544:	461a      	mov	r2, r3
 8000546:	460b      	mov	r3, r1
 8000548:	74fb      	strb	r3, [r7, #19]
 800054a:	4613      	mov	r3, r2
 800054c:	74bb      	strb	r3, [r7, #18]
 800054e:	466b      	mov	r3, sp
 8000550:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 8000552:	7cbb      	ldrb	r3, [r7, #18]
 8000554:	1c59      	adds	r1, r3, #1
 8000556:	1e4b      	subs	r3, r1, #1
 8000558:	627b      	str	r3, [r7, #36]	@ 0x24
 800055a:	460a      	mov	r2, r1
 800055c:	2300      	movs	r3, #0
 800055e:	603a      	str	r2, [r7, #0]
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	f04f 0200 	mov.w	r2, #0
 8000566:	f04f 0300 	mov.w	r3, #0
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	00c3      	lsls	r3, r0, #3
 800056e:	6838      	ldr	r0, [r7, #0]
 8000570:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000574:	6838      	ldr	r0, [r7, #0]
 8000576:	00c2      	lsls	r2, r0, #3
 8000578:	460a      	mov	r2, r1
 800057a:	2300      	movs	r3, #0
 800057c:	4692      	mov	sl, r2
 800057e:	469b      	mov	fp, r3
 8000580:	f04f 0200 	mov.w	r2, #0
 8000584:	f04f 0300 	mov.w	r3, #0
 8000588:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800058c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000594:	460b      	mov	r3, r1
 8000596:	3307      	adds	r3, #7
 8000598:	08db      	lsrs	r3, r3, #3
 800059a:	00db      	lsls	r3, r3, #3
 800059c:	ebad 0d03 	sub.w	sp, sp, r3
 80005a0:	ab02      	add	r3, sp, #8
 80005a2:	3300      	adds	r3, #0
 80005a4:	623b      	str	r3, [r7, #32]
    uint8_t rx[1 + len];
 80005a6:	7cbb      	ldrb	r3, [r7, #18]
 80005a8:	1c59      	adds	r1, r3, #1
 80005aa:	1e4b      	subs	r3, r1, #1
 80005ac:	61fb      	str	r3, [r7, #28]
 80005ae:	460a      	mov	r2, r1
 80005b0:	2300      	movs	r3, #0
 80005b2:	4690      	mov	r8, r2
 80005b4:	4699      	mov	r9, r3
 80005b6:	f04f 0200 	mov.w	r2, #0
 80005ba:	f04f 0300 	mov.w	r3, #0
 80005be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80005c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80005c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80005ca:	460a      	mov	r2, r1
 80005cc:	2300      	movs	r3, #0
 80005ce:	4614      	mov	r4, r2
 80005d0:	461d      	mov	r5, r3
 80005d2:	f04f 0200 	mov.w	r2, #0
 80005d6:	f04f 0300 	mov.w	r3, #0
 80005da:	00eb      	lsls	r3, r5, #3
 80005dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80005e0:	00e2      	lsls	r2, r4, #3
 80005e2:	460b      	mov	r3, r1
 80005e4:	3307      	adds	r3, #7
 80005e6:	08db      	lsrs	r3, r3, #3
 80005e8:	00db      	lsls	r3, r3, #3
 80005ea:	ebad 0d03 	sub.w	sp, sp, r3
 80005ee:	ab02      	add	r3, sp, #8
 80005f0:	3300      	adds	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]

    // First byte: register address, mask to 6 bits
    tx[0] = reg_id & 0x3F;
 80005f4:	7cfb      	ldrb	r3, [r7, #19]
 80005f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	6a3b      	ldr	r3, [r7, #32]
 80005fe:	701a      	strb	r2, [r3, #0]

    // Zero-fill remaining bytes
    memset(&tx[1], 0, len);
 8000600:	6a3b      	ldr	r3, [r7, #32]
 8000602:	3301      	adds	r3, #1
 8000604:	7cba      	ldrb	r2, [r7, #18]
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f00c fc2d 	bl	800ce68 <memset>

    // Pull CS low
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	6818      	ldr	r0, [r3, #0]
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	889b      	ldrh	r3, [r3, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	4619      	mov	r1, r3
 800061a:	f001 f847 	bl	80016ac <HAL_GPIO_WritePin>
    // SPI transaction
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 1 + len, HAL_MAX_DELAY);
 800061e:	7cbb      	ldrb	r3, [r7, #18]
 8000620:	b29b      	uxth	r3, r3
 8000622:	3301      	adds	r3, #1
 8000624:	b29b      	uxth	r3, r3
 8000626:	f04f 32ff 	mov.w	r2, #4294967295
 800062a:	9200      	str	r2, [sp, #0]
 800062c:	69ba      	ldr	r2, [r7, #24]
 800062e:	6a39      	ldr	r1, [r7, #32]
 8000630:	480b      	ldr	r0, [pc, #44]	@ (8000660 <dwm_read_reg+0x128>)
 8000632:	f004 fdde 	bl	80051f2 <HAL_SPI_TransmitReceive>
    // Release CS
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	889b      	ldrh	r3, [r3, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	4619      	mov	r1, r3
 8000642:	f001 f833 	bl	80016ac <HAL_GPIO_WritePin>
    // Copy received data (skip first byte, which was the register)
    memcpy(data, &rx[1], len);
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	3301      	adds	r3, #1
 800064a:	7cba      	ldrb	r2, [r7, #18]
 800064c:	4619      	mov	r1, r3
 800064e:	68f8      	ldr	r0, [r7, #12]
 8000650:	f00c fcf3 	bl	800d03a <memcpy>
 8000654:	46b5      	mov	sp, r6
}
 8000656:	bf00      	nop
 8000658:	372c      	adds	r7, #44	@ 0x2c
 800065a:	46bd      	mov	sp, r7
 800065c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000660:	20000154 	.word	0x20000154

08000664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000668:	f000 fd3c 	bl	80010e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066c:	f000 f81c 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000670:	f000 f918 	bl	80008a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000674:	f000 f882 	bl	800077c <MX_I2C1_Init>
  MX_I2S3_Init();
 8000678:	f000 f8ae 	bl	80007d8 <MX_I2S3_Init>
  MX_SPI1_Init();
 800067c:	f000 f8dc 	bl	8000838 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000680:	f008 fe56 	bl	8009330 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000684:	4a05      	ldr	r2, [pc, #20]	@ (800069c <main+0x38>)
 8000686:	2100      	movs	r1, #0
 8000688:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <main+0x3c>)
 800068a:	f008 fe9b 	bl	80093c4 <osThreadNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <main+0x40>)
 8000692:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000694:	f008 fe70 	bl	8009378 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <main+0x34>
 800069c:	0800d39c 	.word	0x0800d39c
 80006a0:	08000aed 	.word	0x08000aed
 80006a4:	200001ac 	.word	0x200001ac

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2230      	movs	r2, #48	@ 0x30
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f00c fbd6 	bl	800ce68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	4b28      	ldr	r3, [pc, #160]	@ (8000774 <SystemClock_Config+0xcc>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a27      	ldr	r2, [pc, #156]	@ (8000774 <SystemClock_Config+0xcc>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b25      	ldr	r3, [pc, #148]	@ (8000774 <SystemClock_Config+0xcc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	4b22      	ldr	r3, [pc, #136]	@ (8000778 <SystemClock_Config+0xd0>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a21      	ldr	r2, [pc, #132]	@ (8000778 <SystemClock_Config+0xd0>)
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000778 <SystemClock_Config+0xd0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000704:	2301      	movs	r3, #1
 8000706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000708:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000712:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000716:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000718:	2308      	movs	r3, #8
 800071a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800071c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000720:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000722:	2302      	movs	r3, #2
 8000724:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000726:	2307      	movs	r3, #7
 8000728:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072a:	f107 0320 	add.w	r3, r7, #32
 800072e:	4618      	mov	r0, r3
 8000730:	f003 feca 	bl	80044c8 <HAL_RCC_OscConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800073a:	f000 fa0d 	bl	8000b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073e:	230f      	movs	r3, #15
 8000740:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000742:	2302      	movs	r3, #2
 8000744:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800074a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800074e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000750:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000754:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000756:	f107 030c 	add.w	r3, r7, #12
 800075a:	2105      	movs	r1, #5
 800075c:	4618      	mov	r0, r3
 800075e:	f004 f92b 	bl	80049b8 <HAL_RCC_ClockConfig>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000768:	f000 f9f6 	bl	8000b58 <Error_Handler>
  }
}
 800076c:	bf00      	nop
 800076e:	3750      	adds	r7, #80	@ 0x50
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	40023800 	.word	0x40023800
 8000778:	40007000 	.word	0x40007000

0800077c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <MX_I2C1_Init+0x50>)
 8000782:	4a13      	ldr	r2, [pc, #76]	@ (80007d0 <MX_I2C1_Init+0x54>)
 8000784:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000786:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_I2C1_Init+0x50>)
 8000788:	4a12      	ldr	r2, [pc, #72]	@ (80007d4 <MX_I2C1_Init+0x58>)
 800078a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <MX_I2C1_Init+0x50>)
 800078e:	2200      	movs	r2, #0
 8000790:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_I2C1_Init+0x50>)
 8000794:	2200      	movs	r2, #0
 8000796:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_I2C1_Init+0x50>)
 800079a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800079e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a0:	4b0a      	ldr	r3, [pc, #40]	@ (80007cc <MX_I2C1_Init+0x50>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_I2C1_Init+0x50>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ac:	4b07      	ldr	r3, [pc, #28]	@ (80007cc <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007b2:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007b8:	4804      	ldr	r0, [pc, #16]	@ (80007cc <MX_I2C1_Init+0x50>)
 80007ba:	f003 f8a1 	bl	8003900 <HAL_I2C_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007c4:	f000 f9c8 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	200000b8 	.word	0x200000b8
 80007d0:	40005400 	.word	0x40005400
 80007d4:	000186a0 	.word	0x000186a0

080007d8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007dc:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_I2S3_Init+0x54>)
 80007de:	4a14      	ldr	r2, [pc, #80]	@ (8000830 <MX_I2S3_Init+0x58>)
 80007e0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007e2:	4b12      	ldr	r3, [pc, #72]	@ (800082c <MX_I2S3_Init+0x54>)
 80007e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007e8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <MX_I2S3_Init+0x54>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007f0:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_I2S3_Init+0x54>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80007f6:	4b0d      	ldr	r3, [pc, #52]	@ (800082c <MX_I2S3_Init+0x54>)
 80007f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007fc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_I2S3_Init+0x54>)
 8000800:	4a0c      	ldr	r2, [pc, #48]	@ (8000834 <MX_I2S3_Init+0x5c>)
 8000802:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_I2S3_Init+0x54>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_I2S3_Init+0x54>)
 800080c:	2200      	movs	r2, #0
 800080e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_I2S3_Init+0x54>)
 8000812:	2200      	movs	r2, #0
 8000814:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_I2S3_Init+0x54>)
 8000818:	f003 f9b6 	bl	8003b88 <HAL_I2S_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000822:	f000 f999 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2000010c 	.word	0x2000010c
 8000830:	40003c00 	.word	0x40003c00
 8000834:	00017700 	.word	0x00017700

08000838 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_SPI1_Init+0x64>)
 800083e:	4a18      	ldr	r2, [pc, #96]	@ (80008a0 <MX_SPI1_Init+0x68>)
 8000840:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <MX_SPI1_Init+0x64>)
 8000844:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000848:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800084a:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_SPI1_Init+0x64>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_SPI1_Init+0x64>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_SPI1_Init+0x64>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_SPI1_Init+0x64>)
 800085e:	2200      	movs	r2, #0
 8000860:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_SPI1_Init+0x64>)
 8000864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000868:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800086a:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_SPI1_Init+0x64>)
 800086c:	2238      	movs	r2, #56	@ 0x38
 800086e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <MX_SPI1_Init+0x64>)
 8000872:	2200      	movs	r2, #0
 8000874:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000876:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_SPI1_Init+0x64>)
 8000878:	2200      	movs	r2, #0
 800087a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800087c:	4b07      	ldr	r3, [pc, #28]	@ (800089c <MX_SPI1_Init+0x64>)
 800087e:	2200      	movs	r2, #0
 8000880:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000882:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_SPI1_Init+0x64>)
 8000884:	220a      	movs	r2, #10
 8000886:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_SPI1_Init+0x64>)
 800088a:	f004 fc29 	bl	80050e0 <HAL_SPI_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000894:	f000 f960 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000154 	.word	0x20000154
 80008a0:	40013000 	.word	0x40013000

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08c      	sub	sp, #48	@ 0x30
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	61bb      	str	r3, [r7, #24]
 80008be:	4b85      	ldr	r3, [pc, #532]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a84      	ldr	r2, [pc, #528]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008c4:	f043 0310 	orr.w	r3, r3, #16
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b82      	ldr	r3, [pc, #520]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0310 	and.w	r3, r3, #16
 80008d2:	61bb      	str	r3, [r7, #24]
 80008d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	617b      	str	r3, [r7, #20]
 80008da:	4b7e      	ldr	r3, [pc, #504]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a7d      	ldr	r2, [pc, #500]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008e0:	f043 0304 	orr.w	r3, r3, #4
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0304 	and.w	r3, r3, #4
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	4b77      	ldr	r3, [pc, #476]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a76      	ldr	r2, [pc, #472]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 80008fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b74      	ldr	r3, [pc, #464]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	4b70      	ldr	r3, [pc, #448]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a6f      	ldr	r2, [pc, #444]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b6d      	ldr	r3, [pc, #436]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	4b69      	ldr	r3, [pc, #420]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a68      	ldr	r2, [pc, #416]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000934:	f043 0302 	orr.w	r3, r3, #2
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b66      	ldr	r3, [pc, #408]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0302 	and.w	r3, r3, #2
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b62      	ldr	r3, [pc, #392]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a61      	ldr	r2, [pc, #388]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000950:	f043 0308 	orr.w	r3, r3, #8
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b5f      	ldr	r3, [pc, #380]	@ (8000ad4 <MX_GPIO_Init+0x230>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0308 	and.w	r3, r3, #8
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	2108      	movs	r1, #8
 8000966:	485c      	ldr	r0, [pc, #368]	@ (8000ad8 <MX_GPIO_Init+0x234>)
 8000968:	f000 fea0 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin, GPIO_PIN_SET);
 800096c:	2201      	movs	r2, #1
 800096e:	2131      	movs	r1, #49	@ 0x31
 8000970:	485a      	ldr	r0, [pc, #360]	@ (8000adc <MX_GPIO_Init+0x238>)
 8000972:	f000 fe9b 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	210e      	movs	r1, #14
 800097a:	4859      	ldr	r0, [pc, #356]	@ (8000ae0 <MX_GPIO_Init+0x23c>)
 800097c:	f000 fe96 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DWM3_CS_N_GPIO_Port, DWM3_CS_N_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	2101      	movs	r1, #1
 8000984:	4857      	ldr	r0, [pc, #348]	@ (8000ae4 <MX_GPIO_Init+0x240>)
 8000986:	f000 fe91 	bl	80016ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800098a:	2200      	movs	r2, #0
 800098c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000990:	4855      	ldr	r0, [pc, #340]	@ (8000ae8 <MX_GPIO_Init+0x244>)
 8000992:	f000 fe8b 	bl	80016ac <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000996:	2308      	movs	r3, #8
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099a:	2301      	movs	r3, #1
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	484a      	ldr	r0, [pc, #296]	@ (8000ad8 <MX_GPIO_Init+0x234>)
 80009ae:	f000 fce1 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin DWM1_CS_N_Pin DWM2_CS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin;
 80009b2:	2331      	movs	r3, #49	@ 0x31
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	4844      	ldr	r0, [pc, #272]	@ (8000adc <MX_GPIO_Init+0x238>)
 80009ca:	f000 fcd3 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009ce:	2308      	movs	r3, #8
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	2302      	movs	r3, #2
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009de:	2305      	movs	r3, #5
 80009e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	4619      	mov	r1, r3
 80009e8:	483c      	ldr	r0, [pc, #240]	@ (8000adc <MX_GPIO_Init+0x238>)
 80009ea:	f000 fcc3 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ee:	2301      	movs	r3, #1
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009f2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	4619      	mov	r1, r3
 8000a02:	4837      	ldr	r0, [pc, #220]	@ (8000ae0 <MX_GPIO_Init+0x23c>)
 8000a04:	f000 fcb6 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pins : DWM2_RESET_N_Pin DWM1_RESET_N_Pin DWM3_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin;
 8000a08:	230e      	movs	r3, #14
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000a0c:	2311      	movs	r3, #17
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a10:	2301      	movs	r3, #1
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4830      	ldr	r0, [pc, #192]	@ (8000ae0 <MX_GPIO_Init+0x23c>)
 8000a20:	f000 fca8 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM3_CS_N_Pin */
  GPIO_InitStruct.Pin = DWM3_CS_N_Pin;
 8000a24:	2301      	movs	r3, #1
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM3_CS_N_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	482a      	ldr	r0, [pc, #168]	@ (8000ae4 <MX_GPIO_Init+0x240>)
 8000a3c:	f000 fc9a 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a40:	2304      	movs	r3, #4
 8000a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a44:	2300      	movs	r3, #0
 8000a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a4c:	f107 031c 	add.w	r3, r7, #28
 8000a50:	4619      	mov	r1, r3
 8000a52:	4824      	ldr	r0, [pc, #144]	@ (8000ae4 <MX_GPIO_Init+0x240>)
 8000a54:	f000 fc8e 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a6a:	2305      	movs	r3, #5
 8000a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	481b      	ldr	r0, [pc, #108]	@ (8000ae4 <MX_GPIO_Init+0x240>)
 8000a76:	f000 fc7d 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a7a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a7e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a8c:	f107 031c 	add.w	r3, r7, #28
 8000a90:	4619      	mov	r1, r3
 8000a92:	4815      	ldr	r0, [pc, #84]	@ (8000ae8 <MX_GPIO_Init+0x244>)
 8000a94:	f000 fc6e 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a98:	2320      	movs	r3, #32
 8000a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	480f      	ldr	r0, [pc, #60]	@ (8000ae8 <MX_GPIO_Init+0x244>)
 8000aac:	f000 fc62 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ab4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4804      	ldr	r0, [pc, #16]	@ (8000ad8 <MX_GPIO_Init+0x234>)
 8000ac6:	f000 fc55 	bl	8001374 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aca:	bf00      	nop
 8000acc:	3730      	adds	r7, #48	@ 0x30
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	40020800 	.word	0x40020800
 8000ae0:	40020000 	.word	0x40020000
 8000ae4:	40020400 	.word	0x40020400
 8000ae8:	40020c00 	.word	0x40020c00

08000aec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000af4:	f00b fc10 	bl	800c318 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
//  uint8_t device_id[4] = {0};
  dwm_reset(&dwm1);
 8000af8:	480a      	ldr	r0, [pc, #40]	@ (8000b24 <StartDefaultTask+0x38>)
 8000afa:	f7ff fcff 	bl	80004fc <dwm_reset>
  /* Infinite loop */
  for(;;)
  {
	test_counter++;
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <StartDefaultTask+0x3c>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	3301      	adds	r3, #1
 8000b04:	4a08      	ldr	r2, [pc, #32]	@ (8000b28 <StartDefaultTask+0x3c>)
 8000b06:	6013      	str	r3, [r2, #0]
	dwm_read_reg(&dwm1, 0x00, device_id, 4);
 8000b08:	2304      	movs	r3, #4
 8000b0a:	4a08      	ldr	r2, [pc, #32]	@ (8000b2c <StartDefaultTask+0x40>)
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <StartDefaultTask+0x38>)
 8000b10:	f7ff fd12 	bl	8000538 <dwm_read_reg>
	printf("Hi\n");
 8000b14:	4806      	ldr	r0, [pc, #24]	@ (8000b30 <StartDefaultTask+0x44>)
 8000b16:	f00c f8c7 	bl	800cca8 <puts>
    osDelay(10);
 8000b1a:	200a      	movs	r0, #10
 8000b1c:	f008 fce4 	bl	80094e8 <osDelay>
  {
 8000b20:	bf00      	nop
 8000b22:	e7ec      	b.n	8000afe <StartDefaultTask+0x12>
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200001b0 	.word	0x200001b0
 8000b2c:	200001b4 	.word	0x200001b4
 8000b30:	0800d370 	.word	0x0800d370

08000b34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a04      	ldr	r2, [pc, #16]	@ (8000b54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d101      	bne.n	8000b4a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b46:	f000 faef 	bl	8001128 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40010000 	.word	0x40010000

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5c:	b672      	cpsid	i
}
 8000b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b60:	bf00      	nop
 8000b62:	e7fd      	b.n	8000b60 <Error_Handler+0x8>

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b72:	4a11      	ldr	r2, [pc, #68]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b96:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_MspInit+0x54>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	210f      	movs	r1, #15
 8000ba6:	f06f 0001 	mvn.w	r0, #1
 8000baa:	f000 fbb9 	bl	8001320 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800

08000bbc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	@ 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a19      	ldr	r2, [pc, #100]	@ (8000c40 <HAL_I2C_MspInit+0x84>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d12c      	bne.n	8000c38 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a17      	ldr	r2, [pc, #92]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000be8:	f043 0302 	orr.w	r3, r3, #2
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b15      	ldr	r3, [pc, #84]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bfa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000bfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c00:	2312      	movs	r3, #18
 8000c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	480c      	ldr	r0, [pc, #48]	@ (8000c48 <HAL_I2C_MspInit+0x8c>)
 8000c18:	f000 fbac 	bl	8001374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c24:	4a07      	ldr	r2, [pc, #28]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <HAL_I2C_MspInit+0x88>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c38:	bf00      	nop
 8000c3a:	3728      	adds	r7, #40	@ 0x28
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40005400 	.word	0x40005400
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40020400 	.word	0x40020400

08000c4c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b08e      	sub	sp, #56	@ 0x38
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a31      	ldr	r2, [pc, #196]	@ (8000d3c <HAL_I2S_MspInit+0xf0>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d15a      	bne.n	8000d32 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c80:	23c0      	movs	r3, #192	@ 0xc0
 8000c82:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f004 f8e5 	bl	8004e5c <HAL_RCCEx_PeriphCLKConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000c98:	f7ff ff5e 	bl	8000b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca4:	4a26      	ldr	r2, [pc, #152]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cac:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cb4:	613b      	str	r3, [r7, #16]
 8000cb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60bb      	str	r3, [r7, #8]
 8000cd8:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cdc:	4a18      	ldr	r2, [pc, #96]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000cde:	f043 0304 	orr.w	r3, r3, #4
 8000ce2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ce4:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <HAL_I2S_MspInit+0xf4>)
 8000ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce8:	f003 0304 	and.w	r3, r3, #4
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000cf0:	2310      	movs	r3, #16
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf4:	2302      	movs	r3, #2
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d00:	2306      	movs	r3, #6
 8000d02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d08:	4619      	mov	r1, r3
 8000d0a:	480e      	ldr	r0, [pc, #56]	@ (8000d44 <HAL_I2S_MspInit+0xf8>)
 8000d0c:	f000 fb32 	bl	8001374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d10:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d22:	2306      	movs	r3, #6
 8000d24:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4806      	ldr	r0, [pc, #24]	@ (8000d48 <HAL_I2S_MspInit+0xfc>)
 8000d2e:	f000 fb21 	bl	8001374 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000d32:	bf00      	nop
 8000d34:	3738      	adds	r7, #56	@ 0x38
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40003c00 	.word	0x40003c00
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40020000 	.word	0x40020000
 8000d48:	40020800 	.word	0x40020800

08000d4c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08a      	sub	sp, #40	@ 0x28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a19      	ldr	r2, [pc, #100]	@ (8000dd0 <HAL_SPI_MspInit+0x84>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d12b      	bne.n	8000dc6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d76:	4a17      	ldr	r2, [pc, #92]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a10      	ldr	r2, [pc, #64]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <HAL_SPI_MspInit+0x88>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000da6:	23e0      	movs	r3, #224	@ 0xe0
 8000da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000daa:	2302      	movs	r3, #2
 8000dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db2:	2303      	movs	r3, #3
 8000db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000db6:	2305      	movs	r3, #5
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <HAL_SPI_MspInit+0x8c>)
 8000dc2:	f000 fad7 	bl	8001374 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000dc6:	bf00      	nop
 8000dc8:	3728      	adds	r7, #40	@ 0x28
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40013000 	.word	0x40013000
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020000 	.word	0x40020000

08000ddc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08c      	sub	sp, #48	@ 0x30
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000de4:	2300      	movs	r3, #0
 8000de6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000de8:	2300      	movs	r3, #0
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb0 <HAL_InitTick+0xd4>)
 8000df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df4:	4a2e      	ldr	r2, [pc, #184]	@ (8000eb0 <HAL_InitTick+0xd4>)
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dfc:	4b2c      	ldr	r3, [pc, #176]	@ (8000eb0 <HAL_InitTick+0xd4>)
 8000dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e08:	f107 020c 	add.w	r2, r7, #12
 8000e0c:	f107 0310 	add.w	r3, r7, #16
 8000e10:	4611      	mov	r1, r2
 8000e12:	4618      	mov	r0, r3
 8000e14:	f003 fff0 	bl	8004df8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e18:	f003 ffda 	bl	8004dd0 <HAL_RCC_GetPCLK2Freq>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e24:	4a23      	ldr	r2, [pc, #140]	@ (8000eb4 <HAL_InitTick+0xd8>)
 8000e26:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2a:	0c9b      	lsrs	r3, r3, #18
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e30:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e32:	4a22      	ldr	r2, [pc, #136]	@ (8000ebc <HAL_InitTick+0xe0>)
 8000e34:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e36:	4b20      	ldr	r3, [pc, #128]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e38:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e3c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e3e:	4a1e      	ldr	r2, [pc, #120]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e42:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e50:	4b19      	ldr	r3, [pc, #100]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e56:	4818      	ldr	r0, [pc, #96]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e58:	f004 fc50 	bl	80056fc <HAL_TIM_Base_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d11b      	bne.n	8000ea2 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e6a:	4813      	ldr	r0, [pc, #76]	@ (8000eb8 <HAL_InitTick+0xdc>)
 8000e6c:	f004 fca0 	bl	80057b0 <HAL_TIM_Base_Start_IT>
 8000e70:	4603      	mov	r3, r0
 8000e72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d111      	bne.n	8000ea2 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e7e:	2019      	movs	r0, #25
 8000e80:	f000 fa6a 	bl	8001358 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2b0f      	cmp	r3, #15
 8000e88:	d808      	bhi.n	8000e9c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	6879      	ldr	r1, [r7, #4]
 8000e8e:	2019      	movs	r0, #25
 8000e90:	f000 fa46 	bl	8001320 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e94:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec0 <HAL_InitTick+0xe4>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	e002      	b.n	8000ea2 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3730      	adds	r7, #48	@ 0x30
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	431bde83 	.word	0x431bde83
 8000eb8:	200001b8 	.word	0x200001b8
 8000ebc:	40010000 	.word	0x40010000
 8000ec0:	20000014 	.word	0x20000014

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <NMI_Handler+0x4>

08000ecc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <HardFault_Handler+0x4>

08000ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed8:	bf00      	nop
 8000eda:	e7fd      	b.n	8000ed8 <MemManage_Handler+0x4>

08000edc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <BusFault_Handler+0x4>

08000ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <UsageFault_Handler+0x4>

08000eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
	...

08000efc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f00:	4802      	ldr	r0, [pc, #8]	@ (8000f0c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000f02:	f004 fcc5 	bl	8005890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200001b8 	.word	0x200001b8

08000f10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000f14:	4802      	ldr	r0, [pc, #8]	@ (8000f20 <OTG_FS_IRQHandler+0x10>)
 8000f16:	f000 fe9f 	bl	8001c58 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20004ffc 	.word	0x20004ffc

08000f24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e00a      	b.n	8000f4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f36:	f3af 8000 	nop.w
 8000f3a:	4601      	mov	r1, r0
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1c5a      	adds	r2, r3, #1
 8000f40:	60ba      	str	r2, [r7, #8]
 8000f42:	b2ca      	uxtb	r2, r1
 8000f44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbf0      	blt.n	8000f36 <_read+0x12>
  }

  return len;
 8000f54:	687b      	ldr	r3, [r7, #4]
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	e009      	b.n	8000f84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	1c5a      	adds	r2, r3, #1
 8000f74:	60ba      	str	r2, [r7, #8]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	3301      	adds	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dbf1      	blt.n	8000f70 <_write+0x12>
  }
  return len;
 8000f8c:	687b      	ldr	r3, [r7, #4]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <_close>:

int _close(int file)
{
 8000f96:	b480      	push	{r7}
 8000f98:	b083      	sub	sp, #12
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fbe:	605a      	str	r2, [r3, #4]
  return 0;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <_isatty>:

int _isatty(int file)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3714      	adds	r7, #20
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001008:	4a14      	ldr	r2, [pc, #80]	@ (800105c <_sbrk+0x5c>)
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <_sbrk+0x60>)
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001014:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d102      	bne.n	8001022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <_sbrk+0x64>)
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <_sbrk+0x68>)
 8001020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	429a      	cmp	r2, r3
 800102e:	d207      	bcs.n	8001040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001030:	f00b ffd6 	bl	800cfe0 <__errno>
 8001034:	4603      	mov	r3, r0
 8001036:	220c      	movs	r2, #12
 8001038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	e009      	b.n	8001054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <_sbrk+0x64>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	4a05      	ldr	r2, [pc, #20]	@ (8001064 <_sbrk+0x64>)
 8001050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001052:	68fb      	ldr	r3, [r7, #12]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20020000 	.word	0x20020000
 8001060:	00000400 	.word	0x00000400
 8001064:	20000200 	.word	0x20000200
 8001068:	20005528 	.word	0x20005528

0800106c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <SystemInit+0x20>)
 8001072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001076:	4a05      	ldr	r2, [pc, #20]	@ (800108c <SystemInit+0x20>)
 8001078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800107c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001090:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001094:	f7ff ffea 	bl	800106c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001098:	480c      	ldr	r0, [pc, #48]	@ (80010cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800109a:	490d      	ldr	r1, [pc, #52]	@ (80010d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800109c:	4a0d      	ldr	r2, [pc, #52]	@ (80010d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a0:	e002      	b.n	80010a8 <LoopCopyDataInit>

080010a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a6:	3304      	adds	r3, #4

080010a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010ac:	d3f9      	bcc.n	80010a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ae:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010b0:	4c0a      	ldr	r4, [pc, #40]	@ (80010dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b4:	e001      	b.n	80010ba <LoopFillZerobss>

080010b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b8:	3204      	adds	r2, #4

080010ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010bc:	d3fb      	bcc.n	80010b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010be:	f00b ff95 	bl	800cfec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010c2:	f7ff facf 	bl	8000664 <main>
  bx  lr    
 80010c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80010c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010d0:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80010d4:	0800d3e8 	.word	0x0800d3e8
  ldr r2, =_sbss
 80010d8:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80010dc:	20005528 	.word	0x20005528

080010e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010e0:	e7fe      	b.n	80010e0 <ADC_IRQHandler>
	...

080010e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <HAL_Init+0x40>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <HAL_Init+0x40>)
 80010ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <HAL_Init+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_Init+0x40>)
 80010fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001100:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <HAL_Init+0x40>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a07      	ldr	r2, [pc, #28]	@ (8001124 <HAL_Init+0x40>)
 8001106:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800110a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800110c:	2003      	movs	r0, #3
 800110e:	f000 f8fc 	bl	800130a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001112:	200f      	movs	r0, #15
 8001114:	f7ff fe62 	bl	8000ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001118:	f7ff fd24 	bl	8000b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40023c00 	.word	0x40023c00

08001128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <HAL_IncTick+0x20>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	461a      	mov	r2, r3
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x24>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4413      	add	r3, r2
 8001138:	4a04      	ldr	r2, [pc, #16]	@ (800114c <HAL_IncTick+0x24>)
 800113a:	6013      	str	r3, [r2, #0]
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000018 	.word	0x20000018
 800114c:	20000204 	.word	0x20000204

08001150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return uwTick;
 8001154:	4b03      	ldr	r3, [pc, #12]	@ (8001164 <HAL_GetTick+0x14>)
 8001156:	681b      	ldr	r3, [r3, #0]
}
 8001158:	4618      	mov	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000204 	.word	0x20000204

08001168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001170:	f7ff ffee 	bl	8001150 <HAL_GetTick>
 8001174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001180:	d005      	beq.n	800118e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001182:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <HAL_Delay+0x44>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	461a      	mov	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4413      	add	r3, r2
 800118c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800118e:	bf00      	nop
 8001190:	f7ff ffde 	bl	8001150 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	429a      	cmp	r2, r3
 800119e:	d8f7      	bhi.n	8001190 <HAL_Delay+0x28>
  {
  }
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000018 	.word	0x20000018

080011b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c0:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <__NVIC_SetPriorityGrouping+0x44>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011cc:	4013      	ands	r3, r2
 80011ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e2:	4a04      	ldr	r2, [pc, #16]	@ (80011f4 <__NVIC_SetPriorityGrouping+0x44>)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	60d3      	str	r3, [r2, #12]
}
 80011e8:	bf00      	nop
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011fc:	4b04      	ldr	r3, [pc, #16]	@ (8001210 <__NVIC_GetPriorityGrouping+0x18>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	0a1b      	lsrs	r3, r3, #8
 8001202:	f003 0307 	and.w	r3, r3, #7
}
 8001206:	4618      	mov	r0, r3
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	2b00      	cmp	r3, #0
 8001224:	db0b      	blt.n	800123e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	f003 021f 	and.w	r2, r3, #31
 800122c:	4907      	ldr	r1, [pc, #28]	@ (800124c <__NVIC_EnableIRQ+0x38>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	095b      	lsrs	r3, r3, #5
 8001234:	2001      	movs	r0, #1
 8001236:	fa00 f202 	lsl.w	r2, r0, r2
 800123a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000e100 	.word	0xe000e100

08001250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800125c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001260:	2b00      	cmp	r3, #0
 8001262:	db0a      	blt.n	800127a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	490c      	ldr	r1, [pc, #48]	@ (800129c <__NVIC_SetPriority+0x4c>)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	0112      	lsls	r2, r2, #4
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	440b      	add	r3, r1
 8001274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001278:	e00a      	b.n	8001290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4908      	ldr	r1, [pc, #32]	@ (80012a0 <__NVIC_SetPriority+0x50>)
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	3b04      	subs	r3, #4
 8001288:	0112      	lsls	r2, r2, #4
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	440b      	add	r3, r1
 800128e:	761a      	strb	r2, [r3, #24]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000e100 	.word	0xe000e100
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b089      	sub	sp, #36	@ 0x24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	f1c3 0307 	rsb	r3, r3, #7
 80012be:	2b04      	cmp	r3, #4
 80012c0:	bf28      	it	cs
 80012c2:	2304      	movcs	r3, #4
 80012c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3304      	adds	r3, #4
 80012ca:	2b06      	cmp	r3, #6
 80012cc:	d902      	bls.n	80012d4 <NVIC_EncodePriority+0x30>
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3b03      	subs	r3, #3
 80012d2:	e000      	b.n	80012d6 <NVIC_EncodePriority+0x32>
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43da      	mvns	r2, r3
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	401a      	ands	r2, r3
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ec:	f04f 31ff 	mov.w	r1, #4294967295
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	fa01 f303 	lsl.w	r3, r1, r3
 80012f6:	43d9      	mvns	r1, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012fc:	4313      	orrs	r3, r2
         );
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3724      	adds	r7, #36	@ 0x24
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ff4c 	bl	80011b0 <__NVIC_SetPriorityGrouping>
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
 800132c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001332:	f7ff ff61 	bl	80011f8 <__NVIC_GetPriorityGrouping>
 8001336:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	68b9      	ldr	r1, [r7, #8]
 800133c:	6978      	ldr	r0, [r7, #20]
 800133e:	f7ff ffb1 	bl	80012a4 <NVIC_EncodePriority>
 8001342:	4602      	mov	r2, r0
 8001344:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001348:	4611      	mov	r1, r2
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ff80 	bl	8001250 <__NVIC_SetPriority>
}
 8001350:	bf00      	nop
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff ff54 	bl	8001214 <__NVIC_EnableIRQ>
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001374:	b480      	push	{r7}
 8001376:	b089      	sub	sp, #36	@ 0x24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
 800138e:	e16b      	b.n	8001668 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001390:	2201      	movs	r2, #1
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	4013      	ands	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	f040 815a 	bne.w	8001662 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d005      	beq.n	80013c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d130      	bne.n	8001428 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	2203      	movs	r2, #3
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4013      	ands	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	68da      	ldr	r2, [r3, #12]
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013fc:	2201      	movs	r2, #1
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	f003 0201 	and.w	r2, r3, #1
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4313      	orrs	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	2b03      	cmp	r3, #3
 8001432:	d017      	beq.n	8001464 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f003 0303 	and.w	r3, r3, #3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d123      	bne.n	80014b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	08da      	lsrs	r2, r3, #3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3208      	adds	r2, #8
 8001478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800147c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	f003 0307 	and.w	r3, r3, #7
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	220f      	movs	r2, #15
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	691a      	ldr	r2, [r3, #16]
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	08da      	lsrs	r2, r3, #3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3208      	adds	r2, #8
 80014b2:	69b9      	ldr	r1, [r7, #24]
 80014b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	2203      	movs	r2, #3
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	43db      	mvns	r3, r3
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4013      	ands	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 0203 	and.w	r2, r3, #3
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80b4 	beq.w	8001662 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4b60      	ldr	r3, [pc, #384]	@ (8001680 <HAL_GPIO_Init+0x30c>)
 8001500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001502:	4a5f      	ldr	r2, [pc, #380]	@ (8001680 <HAL_GPIO_Init+0x30c>)
 8001504:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001508:	6453      	str	r3, [r2, #68]	@ 0x44
 800150a:	4b5d      	ldr	r3, [pc, #372]	@ (8001680 <HAL_GPIO_Init+0x30c>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800150e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001516:	4a5b      	ldr	r2, [pc, #364]	@ (8001684 <HAL_GPIO_Init+0x310>)
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	089b      	lsrs	r3, r3, #2
 800151c:	3302      	adds	r3, #2
 800151e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	220f      	movs	r2, #15
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43db      	mvns	r3, r3
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	4013      	ands	r3, r2
 8001538:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a52      	ldr	r2, [pc, #328]	@ (8001688 <HAL_GPIO_Init+0x314>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d02b      	beq.n	800159a <HAL_GPIO_Init+0x226>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a51      	ldr	r2, [pc, #324]	@ (800168c <HAL_GPIO_Init+0x318>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d025      	beq.n	8001596 <HAL_GPIO_Init+0x222>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a50      	ldr	r2, [pc, #320]	@ (8001690 <HAL_GPIO_Init+0x31c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d01f      	beq.n	8001592 <HAL_GPIO_Init+0x21e>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a4f      	ldr	r2, [pc, #316]	@ (8001694 <HAL_GPIO_Init+0x320>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d019      	beq.n	800158e <HAL_GPIO_Init+0x21a>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a4e      	ldr	r2, [pc, #312]	@ (8001698 <HAL_GPIO_Init+0x324>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d013      	beq.n	800158a <HAL_GPIO_Init+0x216>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a4d      	ldr	r2, [pc, #308]	@ (800169c <HAL_GPIO_Init+0x328>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d00d      	beq.n	8001586 <HAL_GPIO_Init+0x212>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a4c      	ldr	r2, [pc, #304]	@ (80016a0 <HAL_GPIO_Init+0x32c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d007      	beq.n	8001582 <HAL_GPIO_Init+0x20e>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a4b      	ldr	r2, [pc, #300]	@ (80016a4 <HAL_GPIO_Init+0x330>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d101      	bne.n	800157e <HAL_GPIO_Init+0x20a>
 800157a:	2307      	movs	r3, #7
 800157c:	e00e      	b.n	800159c <HAL_GPIO_Init+0x228>
 800157e:	2308      	movs	r3, #8
 8001580:	e00c      	b.n	800159c <HAL_GPIO_Init+0x228>
 8001582:	2306      	movs	r3, #6
 8001584:	e00a      	b.n	800159c <HAL_GPIO_Init+0x228>
 8001586:	2305      	movs	r3, #5
 8001588:	e008      	b.n	800159c <HAL_GPIO_Init+0x228>
 800158a:	2304      	movs	r3, #4
 800158c:	e006      	b.n	800159c <HAL_GPIO_Init+0x228>
 800158e:	2303      	movs	r3, #3
 8001590:	e004      	b.n	800159c <HAL_GPIO_Init+0x228>
 8001592:	2302      	movs	r3, #2
 8001594:	e002      	b.n	800159c <HAL_GPIO_Init+0x228>
 8001596:	2301      	movs	r3, #1
 8001598:	e000      	b.n	800159c <HAL_GPIO_Init+0x228>
 800159a:	2300      	movs	r3, #0
 800159c:	69fa      	ldr	r2, [r7, #28]
 800159e:	f002 0203 	and.w	r2, r2, #3
 80015a2:	0092      	lsls	r2, r2, #2
 80015a4:	4093      	lsls	r3, r2
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015ac:	4935      	ldr	r1, [pc, #212]	@ (8001684 <HAL_GPIO_Init+0x310>)
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	3302      	adds	r3, #2
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015ba:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015de:	4a32      	ldr	r2, [pc, #200]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015e4:	4b30      	ldr	r3, [pc, #192]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	43db      	mvns	r3, r3
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4013      	ands	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d003      	beq.n	8001608 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	4313      	orrs	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001608:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800160e:	4b26      	ldr	r3, [pc, #152]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	43db      	mvns	r3, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4013      	ands	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001632:	4a1d      	ldr	r2, [pc, #116]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800165c:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <HAL_GPIO_Init+0x334>)
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3301      	adds	r3, #1
 8001666:	61fb      	str	r3, [r7, #28]
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	2b0f      	cmp	r3, #15
 800166c:	f67f ae90 	bls.w	8001390 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	3724      	adds	r7, #36	@ 0x24
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40023800 	.word	0x40023800
 8001684:	40013800 	.word	0x40013800
 8001688:	40020000 	.word	0x40020000
 800168c:	40020400 	.word	0x40020400
 8001690:	40020800 	.word	0x40020800
 8001694:	40020c00 	.word	0x40020c00
 8001698:	40021000 	.word	0x40021000
 800169c:	40021400 	.word	0x40021400
 80016a0:	40021800 	.word	0x40021800
 80016a4:	40021c00 	.word	0x40021c00
 80016a8:	40013c00 	.word	0x40013c00

080016ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	807b      	strh	r3, [r7, #2]
 80016b8:	4613      	mov	r3, r2
 80016ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016bc:	787b      	ldrb	r3, [r7, #1]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016c2:	887a      	ldrh	r2, [r7, #2]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016c8:	e003      	b.n	80016d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016ca:	887b      	ldrh	r3, [r7, #2]
 80016cc:	041a      	lsls	r2, r3, #16
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	619a      	str	r2, [r3, #24]
}
 80016d2:	bf00      	nop
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b086      	sub	sp, #24
 80016e2:	af02      	add	r7, sp, #8
 80016e4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d101      	bne.n	80016f0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e059      	b.n	80017a4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d106      	bne.n	8001710 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f00a fe58 	bl	800c3c0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2203      	movs	r2, #3
 8001714:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800171e:	d102      	bne.n	8001726 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f004 faf7 	bl	8005d1e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6818      	ldr	r0, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7c1a      	ldrb	r2, [r3, #16]
 8001738:	f88d 2000 	strb.w	r2, [sp]
 800173c:	3304      	adds	r3, #4
 800173e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001740:	f004 fa78 	bl	8005c34 <USB_CoreInit>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d005      	beq.n	8001756 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2202      	movs	r2, #2
 800174e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e026      	b.n	80017a4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f004 faef 	bl	8005d40 <USB_SetCurrentMode>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2202      	movs	r2, #2
 800176c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e017      	b.n	80017a4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6818      	ldr	r0, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7c1a      	ldrb	r2, [r3, #16]
 800177c:	f88d 2000 	strb.w	r2, [sp]
 8001780:	3304      	adds	r3, #4
 8001782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001784:	f004 fc98 	bl	80060b8 <USB_HostInit>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d005      	beq.n	800179a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2202      	movs	r2, #2
 8001792:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e004      	b.n	80017a4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b08b      	sub	sp, #44	@ 0x2c
 80017b0:	af04      	add	r7, sp, #16
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	4608      	mov	r0, r1
 80017b6:	4611      	mov	r1, r2
 80017b8:	461a      	mov	r2, r3
 80017ba:	4603      	mov	r3, r0
 80017bc:	70fb      	strb	r3, [r7, #3]
 80017be:	460b      	mov	r3, r1
 80017c0:	70bb      	strb	r3, [r7, #2]
 80017c2:	4613      	mov	r3, r2
 80017c4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80017c6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80017c8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d101      	bne.n	80017d8 <HAL_HCD_HC_Init+0x2c>
 80017d4:	2302      	movs	r3, #2
 80017d6:	e09d      	b.n	8001914 <HAL_HCD_HC_Init+0x168>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	1a9b      	subs	r3, r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	3319      	adds	r3, #25
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80017f4:	78fa      	ldrb	r2, [r7, #3]
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	011b      	lsls	r3, r3, #4
 80017fc:	1a9b      	subs	r3, r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	3314      	adds	r3, #20
 8001804:	787a      	ldrb	r2, [r7, #1]
 8001806:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	011b      	lsls	r3, r3, #4
 8001810:	1a9b      	subs	r3, r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	3315      	adds	r3, #21
 8001818:	78fa      	ldrb	r2, [r7, #3]
 800181a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800181c:	78fa      	ldrb	r2, [r7, #3]
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	4613      	mov	r3, r2
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	1a9b      	subs	r3, r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	440b      	add	r3, r1
 800182a:	3326      	adds	r3, #38	@ 0x26
 800182c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001830:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001832:	78fa      	ldrb	r2, [r7, #3]
 8001834:	78bb      	ldrb	r3, [r7, #2]
 8001836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800183a:	b2d8      	uxtb	r0, r3
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	011b      	lsls	r3, r3, #4
 8001842:	1a9b      	subs	r3, r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	3316      	adds	r3, #22
 800184a:	4602      	mov	r2, r0
 800184c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800184e:	78fb      	ldrb	r3, [r7, #3]
 8001850:	4619      	mov	r1, r3
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f000 fba4 	bl	8001fa0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001858:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800185c:	2b00      	cmp	r3, #0
 800185e:	da0a      	bge.n	8001876 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001860:	78fa      	ldrb	r2, [r7, #3]
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	1a9b      	subs	r3, r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	440b      	add	r3, r1
 800186e:	3317      	adds	r3, #23
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
 8001874:	e009      	b.n	800188a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001876:	78fa      	ldrb	r2, [r7, #3]
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	4613      	mov	r3, r2
 800187c:	011b      	lsls	r3, r3, #4
 800187e:	1a9b      	subs	r3, r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	440b      	add	r3, r1
 8001884:	3317      	adds	r3, #23
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f004 fd76 	bl	8006380 <USB_GetHostSpeed>
 8001894:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001896:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189a:	2b01      	cmp	r3, #1
 800189c:	d10b      	bne.n	80018b6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800189e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d107      	bne.n	80018b6 <HAL_HCD_HC_Init+0x10a>
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d104      	bne.n	80018b6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	2bbc      	cmp	r3, #188	@ 0xbc
 80018b0:	d901      	bls.n	80018b6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80018b2:	23bc      	movs	r3, #188	@ 0xbc
 80018b4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80018b6:	78fa      	ldrb	r2, [r7, #3]
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	4613      	mov	r3, r2
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	1a9b      	subs	r3, r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	440b      	add	r3, r1
 80018c4:	3318      	adds	r3, #24
 80018c6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80018ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80018cc:	78fa      	ldrb	r2, [r7, #3]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	b298      	uxth	r0, r3
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	4613      	mov	r3, r2
 80018d6:	011b      	lsls	r3, r3, #4
 80018d8:	1a9b      	subs	r3, r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	440b      	add	r3, r1
 80018de:	3328      	adds	r3, #40	@ 0x28
 80018e0:	4602      	mov	r2, r0
 80018e2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	787c      	ldrb	r4, [r7, #1]
 80018ee:	78ba      	ldrb	r2, [r7, #2]
 80018f0:	78f9      	ldrb	r1, [r7, #3]
 80018f2:	9302      	str	r3, [sp, #8]
 80018f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	4623      	mov	r3, r4
 8001902:	f004 fd65 	bl	80063d0 <USB_HC_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001912:	7bfb      	ldrb	r3, [r7, #15]
}
 8001914:	4618      	mov	r0, r3
 8001916:	371c      	adds	r7, #28
 8001918:	46bd      	mov	sp, r7
 800191a:	bd90      	pop	{r4, r7, pc}

0800191c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	4608      	mov	r0, r1
 8001926:	4611      	mov	r1, r2
 8001928:	461a      	mov	r2, r3
 800192a:	4603      	mov	r3, r0
 800192c:	70fb      	strb	r3, [r7, #3]
 800192e:	460b      	mov	r3, r1
 8001930:	70bb      	strb	r3, [r7, #2]
 8001932:	4613      	mov	r3, r2
 8001934:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001936:	78fa      	ldrb	r2, [r7, #3]
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4613      	mov	r3, r2
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	1a9b      	subs	r3, r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	3317      	adds	r3, #23
 8001946:	78ba      	ldrb	r2, [r7, #2]
 8001948:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800194a:	78fa      	ldrb	r2, [r7, #3]
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	4613      	mov	r3, r2
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	1a9b      	subs	r3, r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	440b      	add	r3, r1
 8001958:	3326      	adds	r3, #38	@ 0x26
 800195a:	787a      	ldrb	r2, [r7, #1]
 800195c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800195e:	7c3b      	ldrb	r3, [r7, #16]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d114      	bne.n	800198e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	332a      	adds	r3, #42	@ 0x2a
 8001974:	2203      	movs	r2, #3
 8001976:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	3319      	adds	r3, #25
 8001988:	7f3a      	ldrb	r2, [r7, #28]
 800198a:	701a      	strb	r2, [r3, #0]
 800198c:	e009      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	4613      	mov	r3, r2
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	1a9b      	subs	r3, r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	440b      	add	r3, r1
 800199c:	332a      	adds	r3, #42	@ 0x2a
 800199e:	2202      	movs	r2, #2
 80019a0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80019a2:	787b      	ldrb	r3, [r7, #1]
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	f200 8102 	bhi.w	8001bae <HAL_HCD_HC_SubmitRequest+0x292>
 80019aa:	a201      	add	r2, pc, #4	@ (adr r2, 80019b0 <HAL_HCD_HC_SubmitRequest+0x94>)
 80019ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b0:	080019c1 	.word	0x080019c1
 80019b4:	08001b99 	.word	0x08001b99
 80019b8:	08001a85 	.word	0x08001a85
 80019bc:	08001b0f 	.word	0x08001b0f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80019c0:	7c3b      	ldrb	r3, [r7, #16]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	f040 80f5 	bne.w	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80019c8:	78bb      	ldrb	r3, [r7, #2]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d12d      	bne.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80019ce:	8b3b      	ldrh	r3, [r7, #24]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d109      	bne.n	80019e8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80019d4:	78fa      	ldrb	r2, [r7, #3]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	4613      	mov	r3, r2
 80019da:	011b      	lsls	r3, r3, #4
 80019dc:	1a9b      	subs	r3, r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	440b      	add	r3, r1
 80019e2:	333d      	adds	r3, #61	@ 0x3d
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80019e8:	78fa      	ldrb	r2, [r7, #3]
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	1a9b      	subs	r3, r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	333d      	adds	r3, #61	@ 0x3d
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10a      	bne.n	8001a14 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019fe:	78fa      	ldrb	r2, [r7, #3]
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	1a9b      	subs	r3, r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	332a      	adds	r3, #42	@ 0x2a
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001a12:	e0ce      	b.n	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	332a      	adds	r3, #42	@ 0x2a
 8001a24:	2202      	movs	r2, #2
 8001a26:	701a      	strb	r2, [r3, #0]
      break;
 8001a28:	e0c3      	b.n	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	1a9b      	subs	r3, r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	440b      	add	r3, r1
 8001a38:	331a      	adds	r3, #26
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	f040 80b8 	bne.w	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a42:	78fa      	ldrb	r2, [r7, #3]
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4613      	mov	r3, r2
 8001a48:	011b      	lsls	r3, r3, #4
 8001a4a:	1a9b      	subs	r3, r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	333c      	adds	r3, #60	@ 0x3c
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10a      	bne.n	8001a6e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a58:	78fa      	ldrb	r2, [r7, #3]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	011b      	lsls	r3, r3, #4
 8001a60:	1a9b      	subs	r3, r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	332a      	adds	r3, #42	@ 0x2a
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
      break;
 8001a6c:	e0a1      	b.n	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a6e:	78fa      	ldrb	r2, [r7, #3]
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	4613      	mov	r3, r2
 8001a74:	011b      	lsls	r3, r3, #4
 8001a76:	1a9b      	subs	r3, r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	332a      	adds	r3, #42	@ 0x2a
 8001a7e:	2202      	movs	r2, #2
 8001a80:	701a      	strb	r2, [r3, #0]
      break;
 8001a82:	e096      	b.n	8001bb2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001a84:	78bb      	ldrb	r3, [r7, #2]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d120      	bne.n	8001acc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a8a:	78fa      	ldrb	r2, [r7, #3]
 8001a8c:	6879      	ldr	r1, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	1a9b      	subs	r3, r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	440b      	add	r3, r1
 8001a98:	333d      	adds	r3, #61	@ 0x3d
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d10a      	bne.n	8001ab6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa0:	78fa      	ldrb	r2, [r7, #3]
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	1a9b      	subs	r3, r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	440b      	add	r3, r1
 8001aae:	332a      	adds	r3, #42	@ 0x2a
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001ab4:	e07e      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ab6:	78fa      	ldrb	r2, [r7, #3]
 8001ab8:	6879      	ldr	r1, [r7, #4]
 8001aba:	4613      	mov	r3, r2
 8001abc:	011b      	lsls	r3, r3, #4
 8001abe:	1a9b      	subs	r3, r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	332a      	adds	r3, #42	@ 0x2a
 8001ac6:	2202      	movs	r2, #2
 8001ac8:	701a      	strb	r2, [r3, #0]
      break;
 8001aca:	e073      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001acc:	78fa      	ldrb	r2, [r7, #3]
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	1a9b      	subs	r3, r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	333c      	adds	r3, #60	@ 0x3c
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d10a      	bne.n	8001af8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ae2:	78fa      	ldrb	r2, [r7, #3]
 8001ae4:	6879      	ldr	r1, [r7, #4]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	1a9b      	subs	r3, r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	440b      	add	r3, r1
 8001af0:	332a      	adds	r3, #42	@ 0x2a
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
      break;
 8001af6:	e05d      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001af8:	78fa      	ldrb	r2, [r7, #3]
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	1a9b      	subs	r3, r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	332a      	adds	r3, #42	@ 0x2a
 8001b08:	2202      	movs	r2, #2
 8001b0a:	701a      	strb	r2, [r3, #0]
      break;
 8001b0c:	e052      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001b0e:	78bb      	ldrb	r3, [r7, #2]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d120      	bne.n	8001b56 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	333d      	adds	r3, #61	@ 0x3d
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10a      	bne.n	8001b40 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b2a:	78fa      	ldrb	r2, [r7, #3]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	332a      	adds	r3, #42	@ 0x2a
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b3e:	e039      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b40:	78fa      	ldrb	r2, [r7, #3]
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	1a9b      	subs	r3, r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	332a      	adds	r3, #42	@ 0x2a
 8001b50:	2202      	movs	r2, #2
 8001b52:	701a      	strb	r2, [r3, #0]
      break;
 8001b54:	e02e      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b56:	78fa      	ldrb	r2, [r7, #3]
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	1a9b      	subs	r3, r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	440b      	add	r3, r1
 8001b64:	333c      	adds	r3, #60	@ 0x3c
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10a      	bne.n	8001b82 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	1a9b      	subs	r3, r3, r2
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	440b      	add	r3, r1
 8001b7a:	332a      	adds	r3, #42	@ 0x2a
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	701a      	strb	r2, [r3, #0]
      break;
 8001b80:	e018      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b82:	78fa      	ldrb	r2, [r7, #3]
 8001b84:	6879      	ldr	r1, [r7, #4]
 8001b86:	4613      	mov	r3, r2
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	1a9b      	subs	r3, r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	440b      	add	r3, r1
 8001b90:	332a      	adds	r3, #42	@ 0x2a
 8001b92:	2202      	movs	r2, #2
 8001b94:	701a      	strb	r2, [r3, #0]
      break;
 8001b96:	e00d      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b98:	78fa      	ldrb	r2, [r7, #3]
 8001b9a:	6879      	ldr	r1, [r7, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	011b      	lsls	r3, r3, #4
 8001ba0:	1a9b      	subs	r3, r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	440b      	add	r3, r1
 8001ba6:	332a      	adds	r3, #42	@ 0x2a
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]
      break;
 8001bac:	e002      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001bae:	bf00      	nop
 8001bb0:	e000      	b.n	8001bb4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001bb2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	1a9b      	subs	r3, r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	332c      	adds	r3, #44	@ 0x2c
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001bc8:	78fa      	ldrb	r2, [r7, #3]
 8001bca:	8b39      	ldrh	r1, [r7, #24]
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	011b      	lsls	r3, r3, #4
 8001bd2:	1a9b      	subs	r3, r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4403      	add	r3, r0
 8001bd8:	3334      	adds	r3, #52	@ 0x34
 8001bda:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001bdc:	78fa      	ldrb	r2, [r7, #3]
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	4613      	mov	r3, r2
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	1a9b      	subs	r3, r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	440b      	add	r3, r1
 8001bea:	334c      	adds	r3, #76	@ 0x4c
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001bf0:	78fa      	ldrb	r2, [r7, #3]
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	1a9b      	subs	r3, r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	440b      	add	r3, r1
 8001bfe:	3338      	adds	r3, #56	@ 0x38
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c04:	78fa      	ldrb	r2, [r7, #3]
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	011b      	lsls	r3, r3, #4
 8001c0c:	1a9b      	subs	r3, r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	3315      	adds	r3, #21
 8001c14:	78fa      	ldrb	r2, [r7, #3]
 8001c16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	1a9b      	subs	r3, r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	334d      	adds	r3, #77	@ 0x4d
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	78fa      	ldrb	r2, [r7, #3]
 8001c32:	4613      	mov	r3, r2
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	1a9b      	subs	r3, r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	3310      	adds	r3, #16
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	4413      	add	r3, r2
 8001c40:	1d19      	adds	r1, r3, #4
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	799b      	ldrb	r3, [r3, #6]
 8001c46:	461a      	mov	r2, r3
 8001c48:	f004 fcee 	bl	8006628 <USB_HC_StartXfer>
 8001c4c:	4603      	mov	r3, r0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop

08001c58 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f004 f9dc 	bl	800602c <USB_GetMode>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	f040 80fb 	bne.w	8001e72 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f004 f99f 	bl	8005fc4 <USB_ReadInterrupts>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 80f1 	beq.w	8001e70 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 f996 	bl	8005fc4 <USB_ReadInterrupts>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ca2:	d104      	bne.n	8001cae <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001cac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f004 f986 	bl	8005fc4 <USB_ReadInterrupts>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cc2:	d104      	bne.n	8001cce <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001ccc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f004 f976 	bl	8005fc4 <USB_ReadInterrupts>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001cde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001ce2:	d104      	bne.n	8001cee <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f004 f966 	bl	8005fc4 <USB_ReadInterrupts>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d103      	bne.n	8001d0a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2202      	movs	r2, #2
 8001d08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 f958 	bl	8005fc4 <USB_ReadInterrupts>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d1e:	d120      	bne.n	8001d62 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001d28:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d113      	bne.n	8001d62 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001d3a:	2110      	movs	r1, #16
 8001d3c:	6938      	ldr	r0, [r7, #16]
 8001d3e:	f004 f84b 	bl	8005dd8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001d42:	6938      	ldr	r0, [r7, #16]
 8001d44:	f004 f87a 	bl	8005e3c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	7a5b      	ldrb	r3, [r3, #9]
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d105      	bne.n	8001d5c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2101      	movs	r1, #1
 8001d56:	4618      	mov	r0, r3
 8001d58:	f004 fa72 	bl	8006240 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f00a fbad 	bl	800c4bc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f004 f92c 	bl	8005fc4 <USB_ReadInterrupts>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d76:	d102      	bne.n	8001d7e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f001 fd4d 	bl	8003818 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f004 f91e 	bl	8005fc4 <USB_ReadInterrupts>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f003 0308 	and.w	r3, r3, #8
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d106      	bne.n	8001da0 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f00a fb76 	bl	800c484 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2208      	movs	r2, #8
 8001d9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f004 f90d 	bl	8005fc4 <USB_ReadInterrupts>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001db4:	d139      	bne.n	8001e2a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 feae 	bl	8006b1c <USB_HC_ReadInterrupt>
 8001dc0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	e025      	b.n	8001e14 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d018      	beq.n	8001e0e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	015a      	lsls	r2, r3, #5
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	4413      	add	r3, r2
 8001de4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001df2:	d106      	bne.n	8001e02 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	4619      	mov	r1, r3
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f905 	bl	800200a <HCD_HC_IN_IRQHandler>
 8001e00:	e005      	b.n	8001e0e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	4619      	mov	r1, r3
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 ff67 	bl	8002cdc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	3301      	adds	r3, #1
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	795b      	ldrb	r3, [r3, #5]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d3d3      	bcc.n	8001dc8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f004 f8c8 	bl	8005fc4 <USB_ReadInterrupts>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	2b10      	cmp	r3, #16
 8001e3c:	d101      	bne.n	8001e42 <HAL_HCD_IRQHandler+0x1ea>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <HAL_HCD_IRQHandler+0x1ec>
 8001e42:	2300      	movs	r3, #0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d014      	beq.n	8001e72 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0210 	bic.w	r2, r2, #16
 8001e56:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f001 fbfe 	bl	800365a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	699a      	ldr	r2, [r3, #24]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f042 0210 	orr.w	r2, r2, #16
 8001e6c:	619a      	str	r2, [r3, #24]
 8001e6e:	e000      	b.n	8001e72 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001e70:	bf00      	nop
    }
  }
}
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_HCD_Start+0x16>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e013      	b.n	8001eb6 <HAL_HCD_Start+0x3e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f004 fa36 	bl	800630e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f003 ff28 	bl	8005cfc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d101      	bne.n	8001ed4 <HAL_HCD_Stop+0x16>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	e00d      	b.n	8001ef0 <HAL_HCD_Stop+0x32>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f004 ff89 	bl	8006df8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f004 f9d8 	bl	80062ba <USB_ResetPort>
 8001f0a:	4603      	mov	r3, r0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001f20:	78fa      	ldrb	r2, [r7, #3]
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	4613      	mov	r3, r2
 8001f26:	011b      	lsls	r3, r3, #4
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	334c      	adds	r3, #76	@ 0x4c
 8001f30:	781b      	ldrb	r3, [r3, #0]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	460b      	mov	r3, r1
 8001f48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001f4a:	78fa      	ldrb	r2, [r7, #3]
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	1a9b      	subs	r3, r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	3338      	adds	r3, #56	@ 0x38
 8001f5a:	681b      	ldr	r3, [r3, #0]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f004 fa1a 	bl	80063ae <USB_GetCurrentFrame>
 8001f7a:	4603      	mov	r3, r0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f004 f9f5 	bl	8006380 <USB_GetHostSpeed>
 8001f96:	4603      	mov	r3, r0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001fac:	78fa      	ldrb	r2, [r7, #3]
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	1a9b      	subs	r3, r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	331a      	adds	r3, #26
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001fc0:	78fa      	ldrb	r2, [r7, #3]
 8001fc2:	6879      	ldr	r1, [r7, #4]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	011b      	lsls	r3, r3, #4
 8001fc8:	1a9b      	subs	r3, r3, r2
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	440b      	add	r3, r1
 8001fce:	331b      	adds	r3, #27
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001fd4:	78fa      	ldrb	r2, [r7, #3]
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	1a9b      	subs	r3, r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3325      	adds	r3, #37	@ 0x25
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001fe8:	78fa      	ldrb	r2, [r7, #3]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	011b      	lsls	r3, r3, #4
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	3324      	adds	r3, #36	@ 0x24
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
 8002012:	460b      	mov	r3, r1
 8002014:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	78fa      	ldrb	r2, [r7, #3]
 8002026:	4611      	mov	r1, r2
 8002028:	4618      	mov	r0, r3
 800202a:	f003 ffde 	bl	8005fea <USB_ReadChInterrupts>
 800202e:	4603      	mov	r3, r0
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b04      	cmp	r3, #4
 8002036:	d11a      	bne.n	800206e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002038:	78fb      	ldrb	r3, [r7, #3]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002044:	461a      	mov	r2, r3
 8002046:	2304      	movs	r3, #4
 8002048:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800204a:	78fa      	ldrb	r2, [r7, #3]
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	334d      	adds	r3, #77	@ 0x4d
 800205a:	2207      	movs	r2, #7
 800205c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f004 fd69 	bl	8006b3e <USB_HC_Halt>
 800206c:	e09e      	b.n	80021ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	78fa      	ldrb	r2, [r7, #3]
 8002074:	4611      	mov	r1, r2
 8002076:	4618      	mov	r0, r3
 8002078:	f003 ffb7 	bl	8005fea <USB_ReadChInterrupts>
 800207c:	4603      	mov	r3, r0
 800207e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002086:	d11b      	bne.n	80020c0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002088:	78fb      	ldrb	r3, [r7, #3]
 800208a:	015a      	lsls	r2, r3, #5
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4413      	add	r3, r2
 8002090:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002094:	461a      	mov	r2, r3
 8002096:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800209a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800209c:	78fa      	ldrb	r2, [r7, #3]
 800209e:	6879      	ldr	r1, [r7, #4]
 80020a0:	4613      	mov	r3, r2
 80020a2:	011b      	lsls	r3, r3, #4
 80020a4:	1a9b      	subs	r3, r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	440b      	add	r3, r1
 80020aa:	334d      	adds	r3, #77	@ 0x4d
 80020ac:	2208      	movs	r2, #8
 80020ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f004 fd40 	bl	8006b3e <USB_HC_Halt>
 80020be:	e075      	b.n	80021ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f003 ff8e 	bl	8005fea <USB_ReadChInterrupts>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f003 0308 	and.w	r3, r3, #8
 80020d4:	2b08      	cmp	r3, #8
 80020d6:	d11a      	bne.n	800210e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	015a      	lsls	r2, r3, #5
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	4413      	add	r3, r2
 80020e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020e4:	461a      	mov	r2, r3
 80020e6:	2308      	movs	r3, #8
 80020e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80020ea:	78fa      	ldrb	r2, [r7, #3]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	4613      	mov	r3, r2
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	1a9b      	subs	r3, r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	334d      	adds	r3, #77	@ 0x4d
 80020fa:	2206      	movs	r2, #6
 80020fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	78fa      	ldrb	r2, [r7, #3]
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f004 fd19 	bl	8006b3e <USB_HC_Halt>
 800210c:	e04e      	b.n	80021ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	4611      	mov	r1, r2
 8002116:	4618      	mov	r0, r3
 8002118:	f003 ff67 	bl	8005fea <USB_ReadChInterrupts>
 800211c:	4603      	mov	r3, r0
 800211e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002126:	d11b      	bne.n	8002160 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002128:	78fb      	ldrb	r3, [r7, #3]
 800212a:	015a      	lsls	r2, r3, #5
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	4413      	add	r3, r2
 8002130:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002134:	461a      	mov	r2, r3
 8002136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800213a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800213c:	78fa      	ldrb	r2, [r7, #3]
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	1a9b      	subs	r3, r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	334d      	adds	r3, #77	@ 0x4d
 800214c:	2209      	movs	r2, #9
 800214e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	4611      	mov	r1, r2
 8002158:	4618      	mov	r0, r3
 800215a:	f004 fcf0 	bl	8006b3e <USB_HC_Halt>
 800215e:	e025      	b.n	80021ac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f003 ff3e 	bl	8005fea <USB_ReadChInterrupts>
 800216e:	4603      	mov	r3, r0
 8002170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002174:	2b80      	cmp	r3, #128	@ 0x80
 8002176:	d119      	bne.n	80021ac <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002178:	78fb      	ldrb	r3, [r7, #3]
 800217a:	015a      	lsls	r2, r3, #5
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4413      	add	r3, r2
 8002180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002184:	461a      	mov	r2, r3
 8002186:	2380      	movs	r3, #128	@ 0x80
 8002188:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800218a:	78fa      	ldrb	r2, [r7, #3]
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	1a9b      	subs	r3, r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	334d      	adds	r3, #77	@ 0x4d
 800219a:	2207      	movs	r2, #7
 800219c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	78fa      	ldrb	r2, [r7, #3]
 80021a4:	4611      	mov	r1, r2
 80021a6:	4618      	mov	r0, r3
 80021a8:	f004 fcc9 	bl	8006b3e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f003 ff18 	bl	8005fea <USB_ReadChInterrupts>
 80021ba:	4603      	mov	r3, r0
 80021bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021c4:	d112      	bne.n	80021ec <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	78fa      	ldrb	r2, [r7, #3]
 80021cc:	4611      	mov	r1, r2
 80021ce:	4618      	mov	r0, r3
 80021d0:	f004 fcb5 	bl	8006b3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021e0:	461a      	mov	r2, r3
 80021e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021e6:	6093      	str	r3, [r2, #8]
 80021e8:	f000 bd75 	b.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	78fa      	ldrb	r2, [r7, #3]
 80021f2:	4611      	mov	r1, r2
 80021f4:	4618      	mov	r0, r3
 80021f6:	f003 fef8 	bl	8005fea <USB_ReadChInterrupts>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b01      	cmp	r3, #1
 8002202:	f040 8128 	bne.w	8002456 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	015a      	lsls	r2, r3, #5
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4413      	add	r3, r2
 800220e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002212:	461a      	mov	r2, r3
 8002214:	2320      	movs	r3, #32
 8002216:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002218:	78fa      	ldrb	r2, [r7, #3]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	1a9b      	subs	r3, r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	331b      	adds	r3, #27
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d119      	bne.n	8002262 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	331b      	adds	r3, #27
 800223e:	2200      	movs	r2, #0
 8002240:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002242:	78fb      	ldrb	r3, [r7, #3]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	0151      	lsls	r1, r2, #5
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	440a      	add	r2, r1
 8002258:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800225c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002260:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	799b      	ldrb	r3, [r3, #6]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01b      	beq.n	80022a2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800226a:	78fa      	ldrb	r2, [r7, #3]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	1a9b      	subs	r3, r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	3330      	adds	r3, #48	@ 0x30
 800227a:	6819      	ldr	r1, [r3, #0]
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	015a      	lsls	r2, r3, #5
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4413      	add	r3, r2
 8002284:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	1ac9      	subs	r1, r1, r3
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	1a9b      	subs	r3, r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4403      	add	r3, r0
 800229e:	3338      	adds	r3, #56	@ 0x38
 80022a0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	334d      	adds	r3, #77	@ 0x4d
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80022b6:	78fa      	ldrb	r2, [r7, #3]
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	4613      	mov	r3, r2
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	440b      	add	r3, r1
 80022c4:	3344      	adds	r3, #68	@ 0x44
 80022c6:	2200      	movs	r2, #0
 80022c8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80022ca:	78fb      	ldrb	r3, [r7, #3]
 80022cc:	015a      	lsls	r2, r3, #5
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	4413      	add	r3, r2
 80022d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022d6:	461a      	mov	r2, r3
 80022d8:	2301      	movs	r3, #1
 80022da:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	3326      	adds	r3, #38	@ 0x26
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00a      	beq.n	8002308 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	3326      	adds	r3, #38	@ 0x26
 8002302:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002304:	2b02      	cmp	r3, #2
 8002306:	d110      	bne.n	800232a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f004 fc14 	bl	8006b3e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4413      	add	r3, r2
 800231e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002322:	461a      	mov	r2, r3
 8002324:	2310      	movs	r3, #16
 8002326:	6093      	str	r3, [r2, #8]
 8002328:	e03d      	b.n	80023a6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800232a:	78fa      	ldrb	r2, [r7, #3]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	440b      	add	r3, r1
 8002338:	3326      	adds	r3, #38	@ 0x26
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b03      	cmp	r3, #3
 800233e:	d00a      	beq.n	8002356 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	1a9b      	subs	r3, r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	3326      	adds	r3, #38	@ 0x26
 8002350:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002352:	2b01      	cmp	r3, #1
 8002354:	d127      	bne.n	80023a6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	015a      	lsls	r2, r3, #5
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	4413      	add	r3, r2
 800235e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	78fa      	ldrb	r2, [r7, #3]
 8002366:	0151      	lsls	r1, r2, #5
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	440a      	add	r2, r1
 800236c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002370:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002374:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002376:	78fa      	ldrb	r2, [r7, #3]
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	4613      	mov	r3, r2
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	1a9b      	subs	r3, r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	440b      	add	r3, r1
 8002384:	334c      	adds	r3, #76	@ 0x4c
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800238a:	78fa      	ldrb	r2, [r7, #3]
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	011b      	lsls	r3, r3, #4
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	334c      	adds	r3, #76	@ 0x4c
 800239a:	781a      	ldrb	r2, [r3, #0]
 800239c:	78fb      	ldrb	r3, [r7, #3]
 800239e:	4619      	mov	r1, r3
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f00a f899 	bl	800c4d8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	799b      	ldrb	r3, [r3, #6]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d13b      	bne.n	8002426 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80023ae:	78fa      	ldrb	r2, [r7, #3]
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	011b      	lsls	r3, r3, #4
 80023b6:	1a9b      	subs	r3, r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	440b      	add	r3, r1
 80023bc:	3338      	adds	r3, #56	@ 0x38
 80023be:	6819      	ldr	r1, [r3, #0]
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	1a9b      	subs	r3, r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4403      	add	r3, r0
 80023ce:	3328      	adds	r3, #40	@ 0x28
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	440b      	add	r3, r1
 80023d4:	1e59      	subs	r1, r3, #1
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4403      	add	r3, r0
 80023e4:	3328      	adds	r3, #40	@ 0x28
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 8470 	beq.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	333c      	adds	r3, #60	@ 0x3c
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	f083 0301 	eor.w	r3, r3, #1
 800240e:	b2d8      	uxtb	r0, r3
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	333c      	adds	r3, #60	@ 0x3c
 800241e:	4602      	mov	r2, r0
 8002420:	701a      	strb	r2, [r3, #0]
 8002422:	f000 bc58 	b.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002426:	78fa      	ldrb	r2, [r7, #3]
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	011b      	lsls	r3, r3, #4
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	440b      	add	r3, r1
 8002434:	333c      	adds	r3, #60	@ 0x3c
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	78fa      	ldrb	r2, [r7, #3]
 800243a:	f083 0301 	eor.w	r3, r3, #1
 800243e:	b2d8      	uxtb	r0, r3
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	440b      	add	r3, r1
 800244c:	333c      	adds	r3, #60	@ 0x3c
 800244e:	4602      	mov	r2, r0
 8002450:	701a      	strb	r2, [r3, #0]
 8002452:	f000 bc40 	b.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	4611      	mov	r1, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f003 fdc3 	bl	8005fea <USB_ReadChInterrupts>
 8002464:	4603      	mov	r3, r0
 8002466:	f003 0320 	and.w	r3, r3, #32
 800246a:	2b20      	cmp	r3, #32
 800246c:	d131      	bne.n	80024d2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800246e:	78fb      	ldrb	r3, [r7, #3]
 8002470:	015a      	lsls	r2, r3, #5
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4413      	add	r3, r2
 8002476:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800247a:	461a      	mov	r2, r3
 800247c:	2320      	movs	r3, #32
 800247e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002480:	78fa      	ldrb	r2, [r7, #3]
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	4613      	mov	r3, r2
 8002486:	011b      	lsls	r3, r3, #4
 8002488:	1a9b      	subs	r3, r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	331a      	adds	r3, #26
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	f040 841f 	bne.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	331b      	adds	r3, #27
 80024a8:	2201      	movs	r2, #1
 80024aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	1a9b      	subs	r3, r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	334d      	adds	r3, #77	@ 0x4d
 80024bc:	2203      	movs	r2, #3
 80024be:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	4611      	mov	r1, r2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f004 fb38 	bl	8006b3e <USB_HC_Halt>
 80024ce:	f000 bc02 	b.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	4611      	mov	r1, r2
 80024da:	4618      	mov	r0, r3
 80024dc:	f003 fd85 	bl	8005fea <USB_ReadChInterrupts>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	f040 8305 	bne.w	8002af6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	015a      	lsls	r2, r3, #5
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4413      	add	r3, r2
 80024f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024f8:	461a      	mov	r2, r3
 80024fa:	2302      	movs	r3, #2
 80024fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80024fe:	78fa      	ldrb	r2, [r7, #3]
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	334d      	adds	r3, #77	@ 0x4d
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d114      	bne.n	800253e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	334d      	adds	r3, #77	@ 0x4d
 8002524:	2202      	movs	r2, #2
 8002526:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	334c      	adds	r3, #76	@ 0x4c
 8002538:	2201      	movs	r2, #1
 800253a:	701a      	strb	r2, [r3, #0]
 800253c:	e2cc      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	334d      	adds	r3, #77	@ 0x4d
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b06      	cmp	r3, #6
 8002552:	d114      	bne.n	800257e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	1a9b      	subs	r3, r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	440b      	add	r3, r1
 8002562:	334d      	adds	r3, #77	@ 0x4d
 8002564:	2202      	movs	r2, #2
 8002566:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002568:	78fa      	ldrb	r2, [r7, #3]
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	1a9b      	subs	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	334c      	adds	r3, #76	@ 0x4c
 8002578:	2205      	movs	r2, #5
 800257a:	701a      	strb	r2, [r3, #0]
 800257c:	e2ac      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800257e:	78fa      	ldrb	r2, [r7, #3]
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	1a9b      	subs	r3, r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	334d      	adds	r3, #77	@ 0x4d
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b07      	cmp	r3, #7
 8002592:	d00b      	beq.n	80025ac <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002594:	78fa      	ldrb	r2, [r7, #3]
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	4613      	mov	r3, r2
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	1a9b      	subs	r3, r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	334d      	adds	r3, #77	@ 0x4d
 80025a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80025a6:	2b09      	cmp	r3, #9
 80025a8:	f040 80a6 	bne.w	80026f8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	334d      	adds	r3, #77	@ 0x4d
 80025bc:	2202      	movs	r2, #2
 80025be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	1a9b      	subs	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	3344      	adds	r3, #68	@ 0x44
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	1c59      	adds	r1, r3, #1
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	1a9b      	subs	r3, r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4403      	add	r3, r0
 80025e0:	3344      	adds	r3, #68	@ 0x44
 80025e2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	011b      	lsls	r3, r3, #4
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	3344      	adds	r3, #68	@ 0x44
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d943      	bls.n	8002682 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80025fa:	78fa      	ldrb	r2, [r7, #3]
 80025fc:	6879      	ldr	r1, [r7, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	440b      	add	r3, r1
 8002608:	3344      	adds	r3, #68	@ 0x44
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800260e:	78fa      	ldrb	r2, [r7, #3]
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	1a9b      	subs	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	440b      	add	r3, r1
 800261c:	331a      	adds	r3, #26
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d123      	bne.n	800266c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	331b      	adds	r3, #27
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	331c      	adds	r3, #28
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800264c:	78fb      	ldrb	r3, [r7, #3]
 800264e:	015a      	lsls	r2, r3, #5
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	4413      	add	r3, r2
 8002654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	78fa      	ldrb	r2, [r7, #3]
 800265c:	0151      	lsls	r1, r2, #5
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	440a      	add	r2, r1
 8002662:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800266a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	1a9b      	subs	r3, r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	334c      	adds	r3, #76	@ 0x4c
 800267c:	2204      	movs	r2, #4
 800267e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002680:	e229      	b.n	8002ad6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002682:	78fa      	ldrb	r2, [r7, #3]
 8002684:	6879      	ldr	r1, [r7, #4]
 8002686:	4613      	mov	r3, r2
 8002688:	011b      	lsls	r3, r3, #4
 800268a:	1a9b      	subs	r3, r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	440b      	add	r3, r1
 8002690:	334c      	adds	r3, #76	@ 0x4c
 8002692:	2202      	movs	r2, #2
 8002694:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002696:	78fa      	ldrb	r2, [r7, #3]
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	011b      	lsls	r3, r3, #4
 800269e:	1a9b      	subs	r3, r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	440b      	add	r3, r1
 80026a4:	3326      	adds	r3, #38	@ 0x26
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00b      	beq.n	80026c4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026ac:	78fa      	ldrb	r2, [r7, #3]
 80026ae:	6879      	ldr	r1, [r7, #4]
 80026b0:	4613      	mov	r3, r2
 80026b2:	011b      	lsls	r3, r3, #4
 80026b4:	1a9b      	subs	r3, r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	3326      	adds	r3, #38	@ 0x26
 80026bc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026be:	2b02      	cmp	r3, #2
 80026c0:	f040 8209 	bne.w	8002ad6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026da:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026e2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	015a      	lsls	r2, r3, #5
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f0:	461a      	mov	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80026f6:	e1ee      	b.n	8002ad6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80026f8:	78fa      	ldrb	r2, [r7, #3]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	1a9b      	subs	r3, r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	334d      	adds	r3, #77	@ 0x4d
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b05      	cmp	r3, #5
 800270c:	f040 80c8 	bne.w	80028a0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002710:	78fa      	ldrb	r2, [r7, #3]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	334d      	adds	r3, #77	@ 0x4d
 8002720:	2202      	movs	r2, #2
 8002722:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002724:	78fa      	ldrb	r2, [r7, #3]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	331b      	adds	r3, #27
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b01      	cmp	r3, #1
 8002738:	f040 81ce 	bne.w	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800273c:	78fa      	ldrb	r2, [r7, #3]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	011b      	lsls	r3, r3, #4
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	3326      	adds	r3, #38	@ 0x26
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b03      	cmp	r3, #3
 8002750:	d16b      	bne.n	800282a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002752:	78fa      	ldrb	r2, [r7, #3]
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	1a9b      	subs	r3, r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	440b      	add	r3, r1
 8002760:	3348      	adds	r3, #72	@ 0x48
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	1c59      	adds	r1, r3, #1
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4403      	add	r3, r0
 8002772:	3348      	adds	r3, #72	@ 0x48
 8002774:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002776:	78fa      	ldrb	r2, [r7, #3]
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	4613      	mov	r3, r2
 800277c:	011b      	lsls	r3, r3, #4
 800277e:	1a9b      	subs	r3, r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	3348      	adds	r3, #72	@ 0x48
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d943      	bls.n	8002814 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800278c:	78fa      	ldrb	r2, [r7, #3]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	3348      	adds	r3, #72	@ 0x48
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	331b      	adds	r3, #27
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	3344      	adds	r3, #68	@ 0x44
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d809      	bhi.n	80027de <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	331c      	adds	r3, #28
 80027da:	2201      	movs	r2, #1
 80027dc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80027de:	78fb      	ldrb	r3, [r7, #3]
 80027e0:	015a      	lsls	r2, r3, #5
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	4413      	add	r3, r2
 80027e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	78fa      	ldrb	r2, [r7, #3]
 80027ee:	0151      	lsls	r1, r2, #5
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	440a      	add	r2, r1
 80027f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027fc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80027fe:	78fa      	ldrb	r2, [r7, #3]
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	334c      	adds	r3, #76	@ 0x4c
 800280e:	2204      	movs	r2, #4
 8002810:	701a      	strb	r2, [r3, #0]
 8002812:	e014      	b.n	800283e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002814:	78fa      	ldrb	r2, [r7, #3]
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	1a9b      	subs	r3, r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	334c      	adds	r3, #76	@ 0x4c
 8002824:	2202      	movs	r2, #2
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	e009      	b.n	800283e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800282a:	78fa      	ldrb	r2, [r7, #3]
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	011b      	lsls	r3, r3, #4
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	334c      	adds	r3, #76	@ 0x4c
 800283a:	2202      	movs	r2, #2
 800283c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800283e:	78fa      	ldrb	r2, [r7, #3]
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	1a9b      	subs	r3, r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	440b      	add	r3, r1
 800284c:	3326      	adds	r3, #38	@ 0x26
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00b      	beq.n	800286c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002854:	78fa      	ldrb	r2, [r7, #3]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	1a9b      	subs	r3, r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	3326      	adds	r3, #38	@ 0x26
 8002864:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002866:	2b02      	cmp	r3, #2
 8002868:	f040 8136 	bne.w	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800286c:	78fb      	ldrb	r3, [r7, #3]
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4413      	add	r3, r2
 8002874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002882:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800288a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800288c:	78fb      	ldrb	r3, [r7, #3]
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4413      	add	r3, r2
 8002894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002898:	461a      	mov	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	e11b      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80028a0:	78fa      	ldrb	r2, [r7, #3]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	334d      	adds	r3, #77	@ 0x4d
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b03      	cmp	r3, #3
 80028b4:	f040 8081 	bne.w	80029ba <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028b8:	78fa      	ldrb	r2, [r7, #3]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	334d      	adds	r3, #77	@ 0x4d
 80028c8:	2202      	movs	r2, #2
 80028ca:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	1a9b      	subs	r3, r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	331b      	adds	r3, #27
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	f040 80fa 	bne.w	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	334c      	adds	r3, #76	@ 0x4c
 80028f4:	2202      	movs	r2, #2
 80028f6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80028f8:	78fb      	ldrb	r3, [r7, #3]
 80028fa:	015a      	lsls	r2, r3, #5
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	4413      	add	r3, r2
 8002900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	78fa      	ldrb	r2, [r7, #3]
 8002908:	0151      	lsls	r1, r2, #5
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	440a      	add	r2, r1
 800290e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002916:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	015a      	lsls	r2, r3, #5
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4413      	add	r3, r2
 8002920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	78fa      	ldrb	r2, [r7, #3]
 8002928:	0151      	lsls	r1, r2, #5
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	440a      	add	r2, r1
 800292e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002936:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4413      	add	r3, r2
 8002940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	0151      	lsls	r1, r2, #5
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	440a      	add	r2, r1
 800294e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002952:	f023 0320 	bic.w	r3, r3, #32
 8002956:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002958:	78fa      	ldrb	r2, [r7, #3]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	3326      	adds	r3, #38	@ 0x26
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00b      	beq.n	8002986 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	3326      	adds	r3, #38	@ 0x26
 800297e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002980:	2b02      	cmp	r3, #2
 8002982:	f040 80a9 	bne.w	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002986:	78fb      	ldrb	r3, [r7, #3]
 8002988:	015a      	lsls	r2, r3, #5
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4413      	add	r3, r2
 800298e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800299c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029a4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80029a6:	78fb      	ldrb	r3, [r7, #3]
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029b2:	461a      	mov	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	e08e      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80029ba:	78fa      	ldrb	r2, [r7, #3]
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	1a9b      	subs	r3, r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	440b      	add	r3, r1
 80029c8:	334d      	adds	r3, #77	@ 0x4d
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d143      	bne.n	8002a58 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029d0:	78fa      	ldrb	r2, [r7, #3]
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	1a9b      	subs	r3, r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	334d      	adds	r3, #77	@ 0x4d
 80029e0:	2202      	movs	r2, #2
 80029e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029e4:	78fa      	ldrb	r2, [r7, #3]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	1a9b      	subs	r3, r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	334c      	adds	r3, #76	@ 0x4c
 80029f4:	2202      	movs	r2, #2
 80029f6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	3326      	adds	r3, #38	@ 0x26
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00a      	beq.n	8002a24 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	6879      	ldr	r1, [r7, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	1a9b      	subs	r3, r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	3326      	adds	r3, #38	@ 0x26
 8002a1e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d159      	bne.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	015a      	lsls	r2, r3, #5
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a3a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a42:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	015a      	lsls	r2, r3, #5
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a50:	461a      	mov	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e03f      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	334d      	adds	r3, #77	@ 0x4d
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b08      	cmp	r3, #8
 8002a6c:	d126      	bne.n	8002abc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	334d      	adds	r3, #77	@ 0x4d
 8002a7e:	2202      	movs	r2, #2
 8002a80:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	3344      	adds	r3, #68	@ 0x44
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	1c59      	adds	r1, r3, #1
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	1a9b      	subs	r3, r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4403      	add	r3, r0
 8002aa2:	3344      	adds	r3, #68	@ 0x44
 8002aa4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	1a9b      	subs	r3, r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	334c      	adds	r3, #76	@ 0x4c
 8002ab6:	2204      	movs	r2, #4
 8002ab8:	701a      	strb	r2, [r3, #0]
 8002aba:	e00d      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002abc:	78fa      	ldrb	r2, [r7, #3]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	1a9b      	subs	r3, r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	334d      	adds	r3, #77	@ 0x4d
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	f000 8100 	beq.w	8002cd4 <HCD_HC_IN_IRQHandler+0xcca>
 8002ad4:	e000      	b.n	8002ad8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ad6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	1a9b      	subs	r3, r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	334c      	adds	r3, #76	@ 0x4c
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	4619      	mov	r1, r3
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f009 fcf2 	bl	800c4d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002af4:	e0ef      	b.n	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	78fa      	ldrb	r2, [r7, #3]
 8002afc:	4611      	mov	r1, r2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f003 fa73 	bl	8005fea <USB_ReadChInterrupts>
 8002b04:	4603      	mov	r3, r0
 8002b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0a:	2b40      	cmp	r3, #64	@ 0x40
 8002b0c:	d12f      	bne.n	8002b6e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002b0e:	78fb      	ldrb	r3, [r7, #3]
 8002b10:	015a      	lsls	r2, r3, #5
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4413      	add	r3, r2
 8002b16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	2340      	movs	r3, #64	@ 0x40
 8002b1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	334d      	adds	r3, #77	@ 0x4d
 8002b30:	2205      	movs	r2, #5
 8002b32:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002b34:	78fa      	ldrb	r2, [r7, #3]
 8002b36:	6879      	ldr	r1, [r7, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	1a9b      	subs	r3, r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	331a      	adds	r3, #26
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d109      	bne.n	8002b5e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b4a:	78fa      	ldrb	r2, [r7, #3]
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	1a9b      	subs	r3, r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	440b      	add	r3, r1
 8002b58:	3344      	adds	r3, #68	@ 0x44
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	78fa      	ldrb	r2, [r7, #3]
 8002b64:	4611      	mov	r1, r2
 8002b66:	4618      	mov	r0, r3
 8002b68:	f003 ffe9 	bl	8006b3e <USB_HC_Halt>
 8002b6c:	e0b3      	b.n	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 fa37 	bl	8005fea <USB_ReadChInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f003 0310 	and.w	r3, r3, #16
 8002b82:	2b10      	cmp	r3, #16
 8002b84:	f040 80a7 	bne.w	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	3326      	adds	r3, #38	@ 0x26
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	d11b      	bne.n	8002bd6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	1a9b      	subs	r3, r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	440b      	add	r3, r1
 8002bac:	3344      	adds	r3, #68	@ 0x44
 8002bae:	2200      	movs	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002bb2:	78fa      	ldrb	r2, [r7, #3]
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	011b      	lsls	r3, r3, #4
 8002bba:	1a9b      	subs	r3, r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	440b      	add	r3, r1
 8002bc0:	334d      	adds	r3, #77	@ 0x4d
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f003 ffb5 	bl	8006b3e <USB_HC_Halt>
 8002bd4:	e03f      	b.n	8002c56 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	3326      	adds	r3, #38	@ 0x26
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3326      	adds	r3, #38	@ 0x26
 8002bfc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d129      	bne.n	8002c56 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	1a9b      	subs	r3, r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	3344      	adds	r3, #68	@ 0x44
 8002c12:	2200      	movs	r2, #0
 8002c14:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	799b      	ldrb	r3, [r3, #6]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00a      	beq.n	8002c34 <HCD_HC_IN_IRQHandler+0xc2a>
 8002c1e:	78fa      	ldrb	r2, [r7, #3]
 8002c20:	6879      	ldr	r1, [r7, #4]
 8002c22:	4613      	mov	r3, r2
 8002c24:	011b      	lsls	r3, r3, #4
 8002c26:	1a9b      	subs	r3, r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	331b      	adds	r3, #27
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d110      	bne.n	8002c56 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	334d      	adds	r3, #77	@ 0x4d
 8002c44:	2204      	movs	r2, #4
 8002c46:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	78fa      	ldrb	r2, [r7, #3]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f003 ff74 	bl	8006b3e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	331b      	adds	r3, #27
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d129      	bne.n	8002cc0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	1a9b      	subs	r3, r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	331b      	adds	r3, #27
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c80:	78fb      	ldrb	r3, [r7, #3]
 8002c82:	015a      	lsls	r2, r3, #5
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	4413      	add	r3, r2
 8002c88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	78fa      	ldrb	r2, [r7, #3]
 8002c90:	0151      	lsls	r1, r2, #5
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	440a      	add	r2, r1
 8002c96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c9e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002ca0:	78fb      	ldrb	r3, [r7, #3]
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	0151      	lsls	r1, r2, #5
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	440a      	add	r2, r1
 8002cb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cba:	f043 0320 	orr.w	r3, r3, #32
 8002cbe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002cc0:	78fb      	ldrb	r3, [r7, #3]
 8002cc2:	015a      	lsls	r2, r3, #5
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ccc:	461a      	mov	r2, r3
 8002cce:	2310      	movs	r3, #16
 8002cd0:	6093      	str	r3, [r2, #8]
 8002cd2:	e000      	b.n	8002cd6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002cd4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	4611      	mov	r1, r2
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f003 f975 	bl	8005fea <USB_ReadChInterrupts>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d11b      	bne.n	8002d42 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002d0a:	78fb      	ldrb	r3, [r7, #3]
 8002d0c:	015a      	lsls	r2, r3, #5
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4413      	add	r3, r2
 8002d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d16:	461a      	mov	r2, r3
 8002d18:	2304      	movs	r3, #4
 8002d1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	334d      	adds	r3, #77	@ 0x4d
 8002d2c:	2207      	movs	r2, #7
 8002d2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	78fa      	ldrb	r2, [r7, #3]
 8002d36:	4611      	mov	r1, r2
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f003 ff00 	bl	8006b3e <USB_HC_Halt>
 8002d3e:	f000 bc89 	b.w	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	4611      	mov	r1, r2
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f003 f94d 	bl	8005fea <USB_ReadChInterrupts>
 8002d50:	4603      	mov	r3, r0
 8002d52:	f003 0320 	and.w	r3, r3, #32
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	f040 8082 	bne.w	8002e60 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d5c:	78fb      	ldrb	r3, [r7, #3]
 8002d5e:	015a      	lsls	r2, r3, #5
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	4413      	add	r3, r2
 8002d64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d68:	461a      	mov	r2, r3
 8002d6a:	2320      	movs	r3, #32
 8002d6c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002d6e:	78fa      	ldrb	r2, [r7, #3]
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	011b      	lsls	r3, r3, #4
 8002d76:	1a9b      	subs	r3, r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3319      	adds	r3, #25
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d124      	bne.n	8002dce <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002d84:	78fa      	ldrb	r2, [r7, #3]
 8002d86:	6879      	ldr	r1, [r7, #4]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	3319      	adds	r3, #25
 8002d94:	2200      	movs	r2, #0
 8002d96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d98:	78fa      	ldrb	r2, [r7, #3]
 8002d9a:	6879      	ldr	r1, [r7, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	1a9b      	subs	r3, r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	334c      	adds	r3, #76	@ 0x4c
 8002da8:	2202      	movs	r2, #2
 8002daa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002dac:	78fa      	ldrb	r2, [r7, #3]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	011b      	lsls	r3, r3, #4
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	334d      	adds	r3, #77	@ 0x4d
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	78fa      	ldrb	r2, [r7, #3]
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f003 feb8 	bl	8006b3e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002dce:	78fa      	ldrb	r2, [r7, #3]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	1a9b      	subs	r3, r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	331a      	adds	r3, #26
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	f040 8437 	bne.w	8003654 <HCD_HC_OUT_IRQHandler+0x978>
 8002de6:	78fa      	ldrb	r2, [r7, #3]
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	1a9b      	subs	r3, r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	331b      	adds	r3, #27
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f040 842b 	bne.w	8003654 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	3326      	adds	r3, #38	@ 0x26
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d009      	beq.n	8002e28 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002e14:	78fa      	ldrb	r2, [r7, #3]
 8002e16:	6879      	ldr	r1, [r7, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	011b      	lsls	r3, r3, #4
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	331b      	adds	r3, #27
 8002e24:	2201      	movs	r2, #1
 8002e26:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	011b      	lsls	r3, r3, #4
 8002e30:	1a9b      	subs	r3, r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	334d      	adds	r3, #77	@ 0x4d
 8002e38:	2203      	movs	r2, #3
 8002e3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	78fa      	ldrb	r2, [r7, #3]
 8002e42:	4611      	mov	r1, r2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f003 fe7a 	bl	8006b3e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	3344      	adds	r3, #68	@ 0x44
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	e3f9      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f003 f8be 	bl	8005fea <USB_ReadChInterrupts>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e78:	d111      	bne.n	8002e9e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002e7a:	78fb      	ldrb	r3, [r7, #3]
 8002e7c:	015a      	lsls	r2, r3, #5
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4413      	add	r3, r2
 8002e82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e86:	461a      	mov	r2, r3
 8002e88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e8c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	4611      	mov	r1, r2
 8002e96:	4618      	mov	r0, r3
 8002e98:	f003 fe51 	bl	8006b3e <USB_HC_Halt>
 8002e9c:	e3da      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f003 f89f 	bl	8005fea <USB_ReadChInterrupts>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d168      	bne.n	8002f88 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	3344      	adds	r3, #68	@ 0x44
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	78fa      	ldrb	r2, [r7, #3]
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f003 f889 	bl	8005fea <USB_ReadChInterrupts>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ede:	2b40      	cmp	r3, #64	@ 0x40
 8002ee0:	d112      	bne.n	8002f08 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	3319      	adds	r3, #25
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f02:	461a      	mov	r2, r3
 8002f04:	2340      	movs	r3, #64	@ 0x40
 8002f06:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	1a9b      	subs	r3, r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	331b      	adds	r3, #27
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d019      	beq.n	8002f52 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	1a9b      	subs	r3, r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	331b      	adds	r3, #27
 8002f2e:	2200      	movs	r2, #0
 8002f30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	015a      	lsls	r2, r3, #5
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4413      	add	r3, r2
 8002f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	0151      	lsls	r1, r2, #5
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	440a      	add	r2, r1
 8002f48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f50:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002f52:	78fb      	ldrb	r3, [r7, #3]
 8002f54:	015a      	lsls	r2, r3, #5
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	4413      	add	r3, r2
 8002f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f5e:	461a      	mov	r2, r3
 8002f60:	2301      	movs	r3, #1
 8002f62:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	334d      	adds	r3, #77	@ 0x4d
 8002f74:	2201      	movs	r2, #1
 8002f76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f003 fddc 	bl	8006b3e <USB_HC_Halt>
 8002f86:	e365      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	4611      	mov	r1, r2
 8002f90:	4618      	mov	r0, r3
 8002f92:	f003 f82a 	bl	8005fea <USB_ReadChInterrupts>
 8002f96:	4603      	mov	r3, r0
 8002f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f9c:	2b40      	cmp	r3, #64	@ 0x40
 8002f9e:	d139      	bne.n	8003014 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	334d      	adds	r3, #77	@ 0x4d
 8002fb0:	2205      	movs	r2, #5
 8002fb2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	331a      	adds	r3, #26
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d109      	bne.n	8002fde <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	3319      	adds	r3, #25
 8002fda:	2201      	movs	r2, #1
 8002fdc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3344      	adds	r3, #68	@ 0x44
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f003 fd9f 	bl	8006b3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4413      	add	r3, r2
 8003008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800300c:	461a      	mov	r2, r3
 800300e:	2340      	movs	r3, #64	@ 0x40
 8003010:	6093      	str	r3, [r2, #8]
 8003012:	e31f      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	78fa      	ldrb	r2, [r7, #3]
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f002 ffe4 	bl	8005fea <USB_ReadChInterrupts>
 8003022:	4603      	mov	r3, r0
 8003024:	f003 0308 	and.w	r3, r3, #8
 8003028:	2b08      	cmp	r3, #8
 800302a:	d11a      	bne.n	8003062 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800302c:	78fb      	ldrb	r3, [r7, #3]
 800302e:	015a      	lsls	r2, r3, #5
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4413      	add	r3, r2
 8003034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003038:	461a      	mov	r2, r3
 800303a:	2308      	movs	r3, #8
 800303c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	334d      	adds	r3, #77	@ 0x4d
 800304e:	2206      	movs	r2, #6
 8003050:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	78fa      	ldrb	r2, [r7, #3]
 8003058:	4611      	mov	r1, r2
 800305a:	4618      	mov	r0, r3
 800305c:	f003 fd6f 	bl	8006b3e <USB_HC_Halt>
 8003060:	e2f8      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	78fa      	ldrb	r2, [r7, #3]
 8003068:	4611      	mov	r1, r2
 800306a:	4618      	mov	r0, r3
 800306c:	f002 ffbd 	bl	8005fea <USB_ReadChInterrupts>
 8003070:	4603      	mov	r3, r0
 8003072:	f003 0310 	and.w	r3, r3, #16
 8003076:	2b10      	cmp	r3, #16
 8003078:	d144      	bne.n	8003104 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	1a9b      	subs	r3, r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	3344      	adds	r3, #68	@ 0x44
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800308e:	78fa      	ldrb	r2, [r7, #3]
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	1a9b      	subs	r3, r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	440b      	add	r3, r1
 800309c:	334d      	adds	r3, #77	@ 0x4d
 800309e:	2204      	movs	r2, #4
 80030a0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	3319      	adds	r3, #25
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d114      	bne.n	80030e2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80030b8:	78fa      	ldrb	r2, [r7, #3]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	3318      	adds	r3, #24
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	3319      	adds	r3, #25
 80030de:	2201      	movs	r2, #1
 80030e0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f003 fd27 	bl	8006b3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	015a      	lsls	r2, r3, #5
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	4413      	add	r3, r2
 80030f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030fc:	461a      	mov	r2, r3
 80030fe:	2310      	movs	r3, #16
 8003100:	6093      	str	r3, [r2, #8]
 8003102:	e2a7      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	78fa      	ldrb	r2, [r7, #3]
 800310a:	4611      	mov	r1, r2
 800310c:	4618      	mov	r0, r3
 800310e:	f002 ff6c 	bl	8005fea <USB_ReadChInterrupts>
 8003112:	4603      	mov	r3, r0
 8003114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003118:	2b80      	cmp	r3, #128	@ 0x80
 800311a:	f040 8083 	bne.w	8003224 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	799b      	ldrb	r3, [r3, #6]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d111      	bne.n	800314a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	1a9b      	subs	r3, r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	334d      	adds	r3, #77	@ 0x4d
 8003136:	2207      	movs	r2, #7
 8003138:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f003 fcfb 	bl	8006b3e <USB_HC_Halt>
 8003148:	e062      	b.n	8003210 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800314a:	78fa      	ldrb	r2, [r7, #3]
 800314c:	6879      	ldr	r1, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	440b      	add	r3, r1
 8003158:	3344      	adds	r3, #68	@ 0x44
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	1c59      	adds	r1, r3, #1
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4403      	add	r3, r0
 800316a:	3344      	adds	r3, #68	@ 0x44
 800316c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800316e:	78fa      	ldrb	r2, [r7, #3]
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	3344      	adds	r3, #68	@ 0x44
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2b02      	cmp	r3, #2
 8003182:	d922      	bls.n	80031ca <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	3344      	adds	r3, #68	@ 0x44
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	334c      	adds	r3, #76	@ 0x4c
 80031a8:	2204      	movs	r2, #4
 80031aa:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	334c      	adds	r3, #76	@ 0x4c
 80031bc:	781a      	ldrb	r2, [r3, #0]
 80031be:	78fb      	ldrb	r3, [r7, #3]
 80031c0:	4619      	mov	r1, r3
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f009 f988 	bl	800c4d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80031c8:	e022      	b.n	8003210 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	6879      	ldr	r1, [r7, #4]
 80031ce:	4613      	mov	r3, r2
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	334c      	adds	r3, #76	@ 0x4c
 80031da:	2202      	movs	r2, #2
 80031dc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80031de:	78fb      	ldrb	r3, [r7, #3]
 80031e0:	015a      	lsls	r2, r3, #5
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4413      	add	r3, r2
 80031e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80031f4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031fc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	015a      	lsls	r2, r3, #5
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	4413      	add	r3, r2
 8003206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320a:	461a      	mov	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003210:	78fb      	ldrb	r3, [r7, #3]
 8003212:	015a      	lsls	r2, r3, #5
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	4413      	add	r3, r2
 8003218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800321c:	461a      	mov	r2, r3
 800321e:	2380      	movs	r3, #128	@ 0x80
 8003220:	6093      	str	r3, [r2, #8]
 8003222:	e217      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	4611      	mov	r1, r2
 800322c:	4618      	mov	r0, r3
 800322e:	f002 fedc 	bl	8005fea <USB_ReadChInterrupts>
 8003232:	4603      	mov	r3, r0
 8003234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800323c:	d11b      	bne.n	8003276 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	4613      	mov	r3, r2
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	1a9b      	subs	r3, r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	440b      	add	r3, r1
 800324c:	334d      	adds	r3, #77	@ 0x4d
 800324e:	2209      	movs	r2, #9
 8003250:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f003 fc6f 	bl	8006b3e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003260:	78fb      	ldrb	r3, [r7, #3]
 8003262:	015a      	lsls	r2, r3, #5
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	4413      	add	r3, r2
 8003268:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800326c:	461a      	mov	r2, r3
 800326e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003272:	6093      	str	r3, [r2, #8]
 8003274:	e1ee      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	4611      	mov	r1, r2
 800327e:	4618      	mov	r0, r3
 8003280:	f002 feb3 	bl	8005fea <USB_ReadChInterrupts>
 8003284:	4603      	mov	r3, r0
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b02      	cmp	r3, #2
 800328c:	f040 81df 	bne.w	800364e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003290:	78fb      	ldrb	r3, [r7, #3]
 8003292:	015a      	lsls	r2, r3, #5
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	4413      	add	r3, r2
 8003298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800329c:	461a      	mov	r2, r3
 800329e:	2302      	movs	r3, #2
 80032a0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	334d      	adds	r3, #77	@ 0x4d
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	f040 8093 	bne.w	80033e0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	1a9b      	subs	r3, r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	334d      	adds	r3, #77	@ 0x4d
 80032ca:	2202      	movs	r2, #2
 80032cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	334c      	adds	r3, #76	@ 0x4c
 80032de:	2201      	movs	r2, #1
 80032e0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80032e2:	78fa      	ldrb	r2, [r7, #3]
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	011b      	lsls	r3, r3, #4
 80032ea:	1a9b      	subs	r3, r3, r2
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	440b      	add	r3, r1
 80032f0:	3326      	adds	r3, #38	@ 0x26
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d00b      	beq.n	8003310 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80032f8:	78fa      	ldrb	r2, [r7, #3]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	3326      	adds	r3, #38	@ 0x26
 8003308:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800330a:	2b03      	cmp	r3, #3
 800330c:	f040 8190 	bne.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	799b      	ldrb	r3, [r3, #6]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d115      	bne.n	8003344 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	4613      	mov	r3, r2
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	1a9b      	subs	r3, r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	440b      	add	r3, r1
 8003326:	333d      	adds	r3, #61	@ 0x3d
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	f083 0301 	eor.w	r3, r3, #1
 8003330:	b2d8      	uxtb	r0, r3
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	4613      	mov	r3, r2
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	333d      	adds	r3, #61	@ 0x3d
 8003340:	4602      	mov	r2, r0
 8003342:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	799b      	ldrb	r3, [r3, #6]
 8003348:	2b01      	cmp	r3, #1
 800334a:	f040 8171 	bne.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	3334      	adds	r3, #52	@ 0x34
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8165 	beq.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	3334      	adds	r3, #52	@ 0x34
 8003376:	6819      	ldr	r1, [r3, #0]
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	1a9b      	subs	r3, r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4403      	add	r3, r0
 8003386:	3328      	adds	r3, #40	@ 0x28
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	440b      	add	r3, r1
 800338c:	1e59      	subs	r1, r3, #1
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	4403      	add	r3, r0
 800339c:	3328      	adds	r3, #40	@ 0x28
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033a4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 813f 	beq.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80033b2:	78fa      	ldrb	r2, [r7, #3]
 80033b4:	6879      	ldr	r1, [r7, #4]
 80033b6:	4613      	mov	r3, r2
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	1a9b      	subs	r3, r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	333d      	adds	r3, #61	@ 0x3d
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	f083 0301 	eor.w	r3, r3, #1
 80033ca:	b2d8      	uxtb	r0, r3
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	333d      	adds	r3, #61	@ 0x3d
 80033da:	4602      	mov	r2, r0
 80033dc:	701a      	strb	r2, [r3, #0]
 80033de:	e127      	b.n	8003630 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80033e0:	78fa      	ldrb	r2, [r7, #3]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	1a9b      	subs	r3, r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	334d      	adds	r3, #77	@ 0x4d
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d120      	bne.n	8003438 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334d      	adds	r3, #77	@ 0x4d
 8003406:	2202      	movs	r2, #2
 8003408:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	331b      	adds	r3, #27
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b01      	cmp	r3, #1
 800341e:	f040 8107 	bne.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	334c      	adds	r3, #76	@ 0x4c
 8003432:	2202      	movs	r2, #2
 8003434:	701a      	strb	r2, [r3, #0]
 8003436:	e0fb      	b.n	8003630 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003438:	78fa      	ldrb	r2, [r7, #3]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	334d      	adds	r3, #77	@ 0x4d
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b04      	cmp	r3, #4
 800344c:	d13a      	bne.n	80034c4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	334d      	adds	r3, #77	@ 0x4d
 800345e:	2202      	movs	r2, #2
 8003460:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	334c      	adds	r3, #76	@ 0x4c
 8003472:	2202      	movs	r2, #2
 8003474:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003476:	78fa      	ldrb	r2, [r7, #3]
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	1a9b      	subs	r3, r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	331b      	adds	r3, #27
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b01      	cmp	r3, #1
 800348a:	f040 80d1 	bne.w	8003630 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	331b      	adds	r3, #27
 800349e:	2200      	movs	r2, #0
 80034a0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80034a2:	78fb      	ldrb	r3, [r7, #3]
 80034a4:	015a      	lsls	r2, r3, #5
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	0151      	lsls	r1, r2, #5
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	440a      	add	r2, r1
 80034b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034c0:	6053      	str	r3, [r2, #4]
 80034c2:	e0b5      	b.n	8003630 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80034c4:	78fa      	ldrb	r2, [r7, #3]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	334d      	adds	r3, #77	@ 0x4d
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	d114      	bne.n	8003504 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	334d      	adds	r3, #77	@ 0x4d
 80034ea:	2202      	movs	r2, #2
 80034ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80034ee:	78fa      	ldrb	r2, [r7, #3]
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	440b      	add	r3, r1
 80034fc:	334c      	adds	r3, #76	@ 0x4c
 80034fe:	2202      	movs	r2, #2
 8003500:	701a      	strb	r2, [r3, #0]
 8003502:	e095      	b.n	8003630 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	334d      	adds	r3, #77	@ 0x4d
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b06      	cmp	r3, #6
 8003518:	d114      	bne.n	8003544 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800351a:	78fa      	ldrb	r2, [r7, #3]
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	4613      	mov	r3, r2
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	334d      	adds	r3, #77	@ 0x4d
 800352a:	2202      	movs	r2, #2
 800352c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	1a9b      	subs	r3, r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	334c      	adds	r3, #76	@ 0x4c
 800353e:	2205      	movs	r2, #5
 8003540:	701a      	strb	r2, [r3, #0]
 8003542:	e075      	b.n	8003630 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	334d      	adds	r3, #77	@ 0x4d
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	2b07      	cmp	r3, #7
 8003558:	d00a      	beq.n	8003570 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	334d      	adds	r3, #77	@ 0x4d
 800356a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800356c:	2b09      	cmp	r3, #9
 800356e:	d170      	bne.n	8003652 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003570:	78fa      	ldrb	r2, [r7, #3]
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	4613      	mov	r3, r2
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	1a9b      	subs	r3, r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	334d      	adds	r3, #77	@ 0x4d
 8003580:	2202      	movs	r2, #2
 8003582:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003584:	78fa      	ldrb	r2, [r7, #3]
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	3344      	adds	r3, #68	@ 0x44
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	1c59      	adds	r1, r3, #1
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4403      	add	r3, r0
 80035a4:	3344      	adds	r3, #68	@ 0x44
 80035a6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035a8:	78fa      	ldrb	r2, [r7, #3]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	3344      	adds	r3, #68	@ 0x44
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d914      	bls.n	80035e8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	1a9b      	subs	r3, r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	3344      	adds	r3, #68	@ 0x44
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80035d2:	78fa      	ldrb	r2, [r7, #3]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	334c      	adds	r3, #76	@ 0x4c
 80035e2:	2204      	movs	r2, #4
 80035e4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035e6:	e022      	b.n	800362e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035e8:	78fa      	ldrb	r2, [r7, #3]
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	1a9b      	subs	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	334c      	adds	r3, #76	@ 0x4c
 80035f8:	2202      	movs	r2, #2
 80035fa:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80035fc:	78fb      	ldrb	r3, [r7, #3]
 80035fe:	015a      	lsls	r2, r3, #5
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4413      	add	r3, r2
 8003604:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003612:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800361a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800361c:	78fb      	ldrb	r3, [r7, #3]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4413      	add	r3, r2
 8003624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003628:	461a      	mov	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800362e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	334c      	adds	r3, #76	@ 0x4c
 8003640:	781a      	ldrb	r2, [r3, #0]
 8003642:	78fb      	ldrb	r3, [r7, #3]
 8003644:	4619      	mov	r1, r3
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f008 ff46 	bl	800c4d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 800364c:	e002      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800364e:	bf00      	nop
 8003650:	e000      	b.n	8003654 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003652:	bf00      	nop
  }
}
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b08a      	sub	sp, #40	@ 0x28
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	0c5b      	lsrs	r3, r3, #17
 8003680:	f003 030f 	and.w	r3, r3, #15
 8003684:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	091b      	lsrs	r3, r3, #4
 800368a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800368e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d004      	beq.n	80036a0 <HCD_RXQLVL_IRQHandler+0x46>
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2b05      	cmp	r3, #5
 800369a:	f000 80b6 	beq.w	800380a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800369e:	e0b7      	b.n	8003810 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80b3 	beq.w	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4613      	mov	r3, r2
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	1a9b      	subs	r3, r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	332c      	adds	r3, #44	@ 0x2c
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80a7 	beq.w	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4613      	mov	r3, r2
 80036c6:	011b      	lsls	r3, r3, #4
 80036c8:	1a9b      	subs	r3, r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	3338      	adds	r3, #56	@ 0x38
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	18d1      	adds	r1, r2, r3
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4613      	mov	r3, r2
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4403      	add	r3, r0
 80036e4:	3334      	adds	r3, #52	@ 0x34
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4299      	cmp	r1, r3
 80036ea:	f200 8083 	bhi.w	80037f4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6818      	ldr	r0, [r3, #0]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4613      	mov	r3, r2
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	1a9b      	subs	r3, r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	332c      	adds	r3, #44	@ 0x2c
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	b292      	uxth	r2, r2
 8003708:	4619      	mov	r1, r3
 800370a:	f002 fc03 	bl	8005f14 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4613      	mov	r3, r2
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	440b      	add	r3, r1
 800371c:	332c      	adds	r3, #44	@ 0x2c
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	18d1      	adds	r1, r2, r3
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	4613      	mov	r3, r2
 800372a:	011b      	lsls	r3, r3, #4
 800372c:	1a9b      	subs	r3, r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4403      	add	r3, r0
 8003732:	332c      	adds	r3, #44	@ 0x2c
 8003734:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4613      	mov	r3, r2
 800373c:	011b      	lsls	r3, r3, #4
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	3338      	adds	r3, #56	@ 0x38
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	18d1      	adds	r1, r2, r3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	4613      	mov	r3, r2
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	1a9b      	subs	r3, r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	4403      	add	r3, r0
 800375a:	3338      	adds	r3, #56	@ 0x38
 800375c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	015a      	lsls	r2, r3, #5
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	4413      	add	r3, r2
 8003766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	0cdb      	lsrs	r3, r3, #19
 800376e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003772:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4613      	mov	r3, r2
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	1a9b      	subs	r3, r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	3328      	adds	r3, #40	@ 0x28
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4293      	cmp	r3, r2
 800378c:	d13f      	bne.n	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d03c      	beq.n	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	015a      	lsls	r2, r3, #5
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	4413      	add	r3, r2
 800379c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037aa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037b2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037c0:	461a      	mov	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	333c      	adds	r3, #60	@ 0x3c
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	f083 0301 	eor.w	r3, r3, #1
 80037dc:	b2d8      	uxtb	r0, r3
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4613      	mov	r3, r2
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	1a9b      	subs	r3, r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	440b      	add	r3, r1
 80037ec:	333c      	adds	r3, #60	@ 0x3c
 80037ee:	4602      	mov	r2, r0
 80037f0:	701a      	strb	r2, [r3, #0]
      break;
 80037f2:	e00c      	b.n	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4613      	mov	r3, r2
 80037fa:	011b      	lsls	r3, r3, #4
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	334c      	adds	r3, #76	@ 0x4c
 8003804:	2204      	movs	r2, #4
 8003806:	701a      	strb	r2, [r3, #0]
      break;
 8003808:	e001      	b.n	800380e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800380a:	bf00      	nop
 800380c:	e000      	b.n	8003810 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800380e:	bf00      	nop
  }
}
 8003810:	bf00      	nop
 8003812:	3728      	adds	r7, #40	@ 0x28
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003844:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b02      	cmp	r3, #2
 800384e:	d10b      	bne.n	8003868 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b01      	cmp	r3, #1
 8003858:	d102      	bne.n	8003860 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f008 fe20 	bl	800c4a0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f043 0302 	orr.w	r3, r3, #2
 8003866:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f003 0308 	and.w	r3, r3, #8
 800386e:	2b08      	cmp	r3, #8
 8003870:	d132      	bne.n	80038d8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f043 0308 	orr.w	r3, r3, #8
 8003878:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b04      	cmp	r3, #4
 8003882:	d126      	bne.n	80038d2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	7a5b      	ldrb	r3, [r3, #9]
 8003888:	2b02      	cmp	r3, #2
 800388a:	d113      	bne.n	80038b4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003892:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003896:	d106      	bne.n	80038a6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2102      	movs	r1, #2
 800389e:	4618      	mov	r0, r3
 80038a0:	f002 fcce 	bl	8006240 <USB_InitFSLSPClkSel>
 80038a4:	e011      	b.n	80038ca <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2101      	movs	r1, #1
 80038ac:	4618      	mov	r0, r3
 80038ae:	f002 fcc7 	bl	8006240 <USB_InitFSLSPClkSel>
 80038b2:	e00a      	b.n	80038ca <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	79db      	ldrb	r3, [r3, #7]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d106      	bne.n	80038ca <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80038c2:	461a      	mov	r2, r3
 80038c4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80038c8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f008 fe16 	bl	800c4fc <HAL_HCD_PortEnabled_Callback>
 80038d0:	e002      	b.n	80038d8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f008 fe20 	bl	800c518 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b20      	cmp	r3, #32
 80038e0:	d103      	bne.n	80038ea <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f043 0320 	orr.w	r3, r3, #32
 80038e8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038f0:	461a      	mov	r2, r3
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	6013      	str	r3, [r2, #0]
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
	...

08003900 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e12b      	b.n	8003b6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d106      	bne.n	800392c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7fd f948 	bl	8000bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2224      	movs	r2, #36	@ 0x24
 8003930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 0201 	bic.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003952:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003962:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003964:	f001 fa20 	bl	8004da8 <HAL_RCC_GetPCLK1Freq>
 8003968:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	4a81      	ldr	r2, [pc, #516]	@ (8003b74 <HAL_I2C_Init+0x274>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d807      	bhi.n	8003984 <HAL_I2C_Init+0x84>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	4a80      	ldr	r2, [pc, #512]	@ (8003b78 <HAL_I2C_Init+0x278>)
 8003978:	4293      	cmp	r3, r2
 800397a:	bf94      	ite	ls
 800397c:	2301      	movls	r3, #1
 800397e:	2300      	movhi	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e006      	b.n	8003992 <HAL_I2C_Init+0x92>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4a7d      	ldr	r2, [pc, #500]	@ (8003b7c <HAL_I2C_Init+0x27c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	bf94      	ite	ls
 800398c:	2301      	movls	r3, #1
 800398e:	2300      	movhi	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e0e7      	b.n	8003b6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4a78      	ldr	r2, [pc, #480]	@ (8003b80 <HAL_I2C_Init+0x280>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	0c9b      	lsrs	r3, r3, #18
 80039a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003b74 <HAL_I2C_Init+0x274>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d802      	bhi.n	80039d4 <HAL_I2C_Init+0xd4>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	3301      	adds	r3, #1
 80039d2:	e009      	b.n	80039e8 <HAL_I2C_Init+0xe8>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80039da:	fb02 f303 	mul.w	r3, r2, r3
 80039de:	4a69      	ldr	r2, [pc, #420]	@ (8003b84 <HAL_I2C_Init+0x284>)
 80039e0:	fba2 2303 	umull	r2, r3, r2, r3
 80039e4:	099b      	lsrs	r3, r3, #6
 80039e6:	3301      	adds	r3, #1
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6812      	ldr	r2, [r2, #0]
 80039ec:	430b      	orrs	r3, r1
 80039ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80039fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	495c      	ldr	r1, [pc, #368]	@ (8003b74 <HAL_I2C_Init+0x274>)
 8003a04:	428b      	cmp	r3, r1
 8003a06:	d819      	bhi.n	8003a3c <HAL_I2C_Init+0x13c>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	1e59      	subs	r1, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a16:	1c59      	adds	r1, r3, #1
 8003a18:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a1c:	400b      	ands	r3, r1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <HAL_I2C_Init+0x138>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1e59      	subs	r1, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	005b      	lsls	r3, r3, #1
 8003a2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a30:	3301      	adds	r3, #1
 8003a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a36:	e051      	b.n	8003adc <HAL_I2C_Init+0x1dc>
 8003a38:	2304      	movs	r3, #4
 8003a3a:	e04f      	b.n	8003adc <HAL_I2C_Init+0x1dc>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d111      	bne.n	8003a68 <HAL_I2C_Init+0x168>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1e58      	subs	r0, r3, #1
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6859      	ldr	r1, [r3, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	440b      	add	r3, r1
 8003a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	bf0c      	ite	eq
 8003a60:	2301      	moveq	r3, #1
 8003a62:	2300      	movne	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	e012      	b.n	8003a8e <HAL_I2C_Init+0x18e>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	1e58      	subs	r0, r3, #1
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6859      	ldr	r1, [r3, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	0099      	lsls	r1, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <HAL_I2C_Init+0x196>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e022      	b.n	8003adc <HAL_I2C_Init+0x1dc>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10e      	bne.n	8003abc <HAL_I2C_Init+0x1bc>
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1e58      	subs	r0, r3, #1
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6859      	ldr	r1, [r3, #4]
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	440b      	add	r3, r1
 8003aac:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003aba:	e00f      	b.n	8003adc <HAL_I2C_Init+0x1dc>
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1e58      	subs	r0, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6859      	ldr	r1, [r3, #4]
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	0099      	lsls	r1, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	6809      	ldr	r1, [r1, #0]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69da      	ldr	r2, [r3, #28]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6911      	ldr	r1, [r2, #16]
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	68d2      	ldr	r2, [r2, #12]
 8003b16:	4311      	orrs	r1, r2
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	6812      	ldr	r2, [r2, #0]
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695a      	ldr	r2, [r3, #20]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2220      	movs	r2, #32
 8003b56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	000186a0 	.word	0x000186a0
 8003b78:	001e847f 	.word	0x001e847f
 8003b7c:	003d08ff 	.word	0x003d08ff
 8003b80:	431bde83 	.word	0x431bde83
 8003b84:	10624dd3 	.word	0x10624dd3

08003b88 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e128      	b.n	8003dec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a90      	ldr	r2, [pc, #576]	@ (8003df4 <HAL_I2S_Init+0x26c>)
 8003bb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f7fd f849 	bl	8000c4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003bd0:	f023 030f 	bic.w	r3, r3, #15
 8003bd4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d060      	beq.n	8003ca8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d102      	bne.n	8003bf4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003bee:	2310      	movs	r3, #16
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	e001      	b.n	8003bf8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003bf4:	2320      	movs	r3, #32
 8003bf6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b20      	cmp	r3, #32
 8003bfe:	d802      	bhi.n	8003c06 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003c06:	2001      	movs	r0, #1
 8003c08:	f001 fa0a 	bl	8005020 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c0c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c16:	d125      	bne.n	8003c64 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d010      	beq.n	8003c42 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4413      	add	r3, r2
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3c:	3305      	adds	r3, #5
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	e01f      	b.n	8003c82 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	461a      	mov	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5e:	3305      	adds	r3, #5
 8003c60:	613b      	str	r3, [r7, #16]
 8003c62:	e00e      	b.n	8003c82 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4413      	add	r3, r2
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	461a      	mov	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7e:	3305      	adds	r3, #5
 8003c80:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	4a5c      	ldr	r2, [pc, #368]	@ (8003df8 <HAL_I2S_Init+0x270>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	08db      	lsrs	r3, r3, #3
 8003c8c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	021b      	lsls	r3, r3, #8
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	e003      	b.n	8003cb0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d902      	bls.n	8003cbc <HAL_I2S_Init+0x134>
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	2bff      	cmp	r3, #255	@ 0xff
 8003cba:	d907      	bls.n	8003ccc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc0:	f043 0210 	orr.w	r2, r3, #16
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e08f      	b.n	8003dec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	ea42 0103 	orr.w	r1, r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69fa      	ldr	r2, [r7, #28]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003cea:	f023 030f 	bic.w	r3, r3, #15
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6851      	ldr	r1, [r2, #4]
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6892      	ldr	r2, [r2, #8]
 8003cf6:	4311      	orrs	r1, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	68d2      	ldr	r2, [r2, #12]
 8003cfc:	4311      	orrs	r1, r2
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6992      	ldr	r2, [r2, #24]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d0e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d161      	bne.n	8003ddc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a38      	ldr	r2, [pc, #224]	@ (8003dfc <HAL_I2S_Init+0x274>)
 8003d1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a37      	ldr	r2, [pc, #220]	@ (8003e00 <HAL_I2S_Init+0x278>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d101      	bne.n	8003d2c <HAL_I2S_Init+0x1a4>
 8003d28:	4b36      	ldr	r3, [pc, #216]	@ (8003e04 <HAL_I2S_Init+0x27c>)
 8003d2a:	e001      	b.n	8003d30 <HAL_I2S_Init+0x1a8>
 8003d2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6812      	ldr	r2, [r2, #0]
 8003d36:	4932      	ldr	r1, [pc, #200]	@ (8003e00 <HAL_I2S_Init+0x278>)
 8003d38:	428a      	cmp	r2, r1
 8003d3a:	d101      	bne.n	8003d40 <HAL_I2S_Init+0x1b8>
 8003d3c:	4a31      	ldr	r2, [pc, #196]	@ (8003e04 <HAL_I2S_Init+0x27c>)
 8003d3e:	e001      	b.n	8003d44 <HAL_I2S_Init+0x1bc>
 8003d40:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003d44:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d48:	f023 030f 	bic.w	r3, r3, #15
 8003d4c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a2b      	ldr	r2, [pc, #172]	@ (8003e00 <HAL_I2S_Init+0x278>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d101      	bne.n	8003d5c <HAL_I2S_Init+0x1d4>
 8003d58:	4b2a      	ldr	r3, [pc, #168]	@ (8003e04 <HAL_I2S_Init+0x27c>)
 8003d5a:	e001      	b.n	8003d60 <HAL_I2S_Init+0x1d8>
 8003d5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d60:	2202      	movs	r2, #2
 8003d62:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a25      	ldr	r2, [pc, #148]	@ (8003e00 <HAL_I2S_Init+0x278>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d101      	bne.n	8003d72 <HAL_I2S_Init+0x1ea>
 8003d6e:	4b25      	ldr	r3, [pc, #148]	@ (8003e04 <HAL_I2S_Init+0x27c>)
 8003d70:	e001      	b.n	8003d76 <HAL_I2S_Init+0x1ee>
 8003d72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d82:	d003      	beq.n	8003d8c <HAL_I2S_Init+0x204>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d103      	bne.n	8003d94 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d90:	613b      	str	r3, [r7, #16]
 8003d92:	e001      	b.n	8003d98 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d94:	2300      	movs	r3, #0
 8003d96:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003da2:	4313      	orrs	r3, r2
 8003da4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003dac:	4313      	orrs	r3, r2
 8003dae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003db6:	4313      	orrs	r3, r2
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	897b      	ldrh	r3, [r7, #10]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003dc4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a0d      	ldr	r2, [pc, #52]	@ (8003e00 <HAL_I2S_Init+0x278>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d101      	bne.n	8003dd4 <HAL_I2S_Init+0x24c>
 8003dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <HAL_I2S_Init+0x27c>)
 8003dd2:	e001      	b.n	8003dd8 <HAL_I2S_Init+0x250>
 8003dd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dd8:	897a      	ldrh	r2, [r7, #10]
 8003dda:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3720      	adds	r7, #32
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	08003eff 	.word	0x08003eff
 8003df8:	cccccccd 	.word	0xcccccccd
 8003dfc:	08004015 	.word	0x08004015
 8003e00:	40003800 	.word	0x40003800
 8003e04:	40003400 	.word	0x40003400

08003e08 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	881a      	ldrh	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5c:	1c9a      	adds	r2, r3, #2
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10e      	bne.n	8003e98 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e88:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7ff ffb8 	bl	8003e08 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e98:	bf00      	nop
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	b292      	uxth	r2, r2
 8003eb4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eba:	1c9a      	adds	r2, r3, #2
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10e      	bne.n	8003ef6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ee6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff ff93 	bl	8003e1c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b086      	sub	sp, #24
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b04      	cmp	r3, #4
 8003f18:	d13a      	bne.n	8003f90 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d109      	bne.n	8003f38 <I2S_IRQHandler+0x3a>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f2e:	2b40      	cmp	r3, #64	@ 0x40
 8003f30:	d102      	bne.n	8003f38 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff ffb4 	bl	8003ea0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3e:	2b40      	cmp	r3, #64	@ 0x40
 8003f40:	d126      	bne.n	8003f90 <I2S_IRQHandler+0x92>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0320 	and.w	r3, r3, #32
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	d11f      	bne.n	8003f90 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f5e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f60:	2300      	movs	r3, #0
 8003f62:	613b      	str	r3, [r7, #16]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	613b      	str	r3, [r7, #16]
 8003f74:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f82:	f043 0202 	orr.w	r2, r3, #2
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7ff ff50 	bl	8003e30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d136      	bne.n	800400a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d109      	bne.n	8003fba <I2S_IRQHandler+0xbc>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb0:	2b80      	cmp	r3, #128	@ 0x80
 8003fb2:	d102      	bne.n	8003fba <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f7ff ff45 	bl	8003e44 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f003 0308 	and.w	r3, r3, #8
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d122      	bne.n	800400a <I2S_IRQHandler+0x10c>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	f003 0320 	and.w	r3, r3, #32
 8003fce:	2b20      	cmp	r3, #32
 8003fd0:	d11b      	bne.n	800400a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fe0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	60fb      	str	r3, [r7, #12]
 8003fee:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffc:	f043 0204 	orr.w	r2, r3, #4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7ff ff13 	bl	8003e30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800400a:	bf00      	nop
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a92      	ldr	r2, [pc, #584]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d101      	bne.n	8004032 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800402e:	4b92      	ldr	r3, [pc, #584]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004030:	e001      	b.n	8004036 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004032:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a8b      	ldr	r2, [pc, #556]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d101      	bne.n	8004050 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800404c:	4b8a      	ldr	r3, [pc, #552]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800404e:	e001      	b.n	8004054 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004050:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004060:	d004      	beq.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f040 8099 	bne.w	800419e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b02      	cmp	r3, #2
 8004074:	d107      	bne.n	8004086 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407c:	2b00      	cmp	r3, #0
 800407e:	d002      	beq.n	8004086 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f925 	bl	80042d0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	d107      	bne.n	80040a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 f9c8 	bl	8004430 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a6:	2b40      	cmp	r3, #64	@ 0x40
 80040a8:	d13a      	bne.n	8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	f003 0320 	and.w	r3, r3, #32
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d035      	beq.n	8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a6e      	ldr	r2, [pc, #440]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d101      	bne.n	80040c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80040be:	4b6e      	ldr	r3, [pc, #440]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040c0:	e001      	b.n	80040c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80040c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4969      	ldr	r1, [pc, #420]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ce:	428b      	cmp	r3, r1
 80040d0:	d101      	bne.n	80040d6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80040d2:	4b69      	ldr	r3, [pc, #420]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040d4:	e001      	b.n	80040da <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80040d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040da:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040de:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ee:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80040f0:	2300      	movs	r3, #0
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004112:	f043 0202 	orr.w	r2, r3, #2
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff fe88 	bl	8003e30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b08      	cmp	r3, #8
 8004128:	f040 80c3 	bne.w	80042b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 80bd 	beq.w	80042b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004146:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a49      	ldr	r2, [pc, #292]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d101      	bne.n	8004156 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004152:	4b49      	ldr	r3, [pc, #292]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004154:	e001      	b.n	800415a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004156:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4944      	ldr	r1, [pc, #272]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004162:	428b      	cmp	r3, r1
 8004164:	d101      	bne.n	800416a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004166:	4b44      	ldr	r3, [pc, #272]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004168:	e001      	b.n	800416e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800416a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800416e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004172:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004174:	2300      	movs	r3, #0
 8004176:	60bb      	str	r3, [r7, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	60bb      	str	r3, [r7, #8]
 8004180:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	f043 0204 	orr.w	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7ff fe4a 	bl	8003e30 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800419c:	e089      	b.n	80042b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d107      	bne.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f8be 	bl	8004334 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d107      	bne.n	80041d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 f8fd 	bl	80043cc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d8:	2b40      	cmp	r3, #64	@ 0x40
 80041da:	d12f      	bne.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f003 0320 	and.w	r3, r3, #32
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d02a      	beq.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041f4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d101      	bne.n	8004204 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004200:	4b1d      	ldr	r3, [pc, #116]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004202:	e001      	b.n	8004208 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004204:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4919      	ldr	r1, [pc, #100]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004210:	428b      	cmp	r3, r1
 8004212:	d101      	bne.n	8004218 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004214:	4b18      	ldr	r3, [pc, #96]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004216:	e001      	b.n	800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004218:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800421c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004220:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422e:	f043 0202 	orr.w	r2, r3, #2
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7ff fdfa 	bl	8003e30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b08      	cmp	r3, #8
 8004244:	d136      	bne.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	f003 0320 	and.w	r3, r3, #32
 800424c:	2b00      	cmp	r3, #0
 800424e:	d031      	beq.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a07      	ldr	r2, [pc, #28]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d101      	bne.n	800425e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800425a:	4b07      	ldr	r3, [pc, #28]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800425c:	e001      	b.n	8004262 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800425e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4902      	ldr	r1, [pc, #8]	@ (8004274 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800426a:	428b      	cmp	r3, r1
 800426c:	d106      	bne.n	800427c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800426e:	4b02      	ldr	r3, [pc, #8]	@ (8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004270:	e006      	b.n	8004280 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004272:	bf00      	nop
 8004274:	40003800 	.word	0x40003800
 8004278:	40003400 	.word	0x40003400
 800427c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004280:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004284:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004294:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a2:	f043 0204 	orr.w	r2, r3, #4
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f7ff fdc0 	bl	8003e30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042b0:	e000      	b.n	80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042b2:	bf00      	nop
}
 80042b4:	bf00      	nop
 80042b6:	3720      	adds	r7, #32
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042dc:	1c99      	adds	r1, r3, #2
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6251      	str	r1, [r2, #36]	@ 0x24
 80042e2:	881a      	ldrh	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	3b01      	subs	r3, #1
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d113      	bne.n	800432a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004310:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d106      	bne.n	800432a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f7ff ffc9 	bl	80042bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800432a:	bf00      	nop
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
	...

08004334 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	1c99      	adds	r1, r3, #2
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	6251      	str	r1, [r2, #36]	@ 0x24
 8004346:	8819      	ldrh	r1, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a1d      	ldr	r2, [pc, #116]	@ (80043c4 <I2SEx_TxISR_I2SExt+0x90>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d101      	bne.n	8004356 <I2SEx_TxISR_I2SExt+0x22>
 8004352:	4b1d      	ldr	r3, [pc, #116]	@ (80043c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004354:	e001      	b.n	800435a <I2SEx_TxISR_I2SExt+0x26>
 8004356:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800435a:	460a      	mov	r2, r1
 800435c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004362:	b29b      	uxth	r3, r3
 8004364:	3b01      	subs	r3, #1
 8004366:	b29a      	uxth	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d121      	bne.n	80043ba <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a12      	ldr	r2, [pc, #72]	@ (80043c4 <I2SEx_TxISR_I2SExt+0x90>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d101      	bne.n	8004384 <I2SEx_TxISR_I2SExt+0x50>
 8004380:	4b11      	ldr	r3, [pc, #68]	@ (80043c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004382:	e001      	b.n	8004388 <I2SEx_TxISR_I2SExt+0x54>
 8004384:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	490d      	ldr	r1, [pc, #52]	@ (80043c4 <I2SEx_TxISR_I2SExt+0x90>)
 8004390:	428b      	cmp	r3, r1
 8004392:	d101      	bne.n	8004398 <I2SEx_TxISR_I2SExt+0x64>
 8004394:	4b0c      	ldr	r3, [pc, #48]	@ (80043c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004396:	e001      	b.n	800439c <I2SEx_TxISR_I2SExt+0x68>
 8004398:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800439c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d106      	bne.n	80043ba <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7ff ff81 	bl	80042bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	40003800 	.word	0x40003800
 80043c8:	40003400 	.word	0x40003400

080043cc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68d8      	ldr	r0, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043de:	1c99      	adds	r1, r3, #2
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043e4:	b282      	uxth	r2, r0
 80043e6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d113      	bne.n	8004428 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800440e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d106      	bne.n	8004428 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff ff4a 	bl	80042bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a20      	ldr	r2, [pc, #128]	@ (80044c0 <I2SEx_RxISR_I2SExt+0x90>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d101      	bne.n	8004446 <I2SEx_RxISR_I2SExt+0x16>
 8004442:	4b20      	ldr	r3, [pc, #128]	@ (80044c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004444:	e001      	b.n	800444a <I2SEx_RxISR_I2SExt+0x1a>
 8004446:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800444a:	68d8      	ldr	r0, [r3, #12]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004450:	1c99      	adds	r1, r3, #2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004456:	b282      	uxth	r2, r0
 8004458:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d121      	bne.n	80044b6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a12      	ldr	r2, [pc, #72]	@ (80044c0 <I2SEx_RxISR_I2SExt+0x90>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d101      	bne.n	8004480 <I2SEx_RxISR_I2SExt+0x50>
 800447c:	4b11      	ldr	r3, [pc, #68]	@ (80044c4 <I2SEx_RxISR_I2SExt+0x94>)
 800447e:	e001      	b.n	8004484 <I2SEx_RxISR_I2SExt+0x54>
 8004480:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	490d      	ldr	r1, [pc, #52]	@ (80044c0 <I2SEx_RxISR_I2SExt+0x90>)
 800448c:	428b      	cmp	r3, r1
 800448e:	d101      	bne.n	8004494 <I2SEx_RxISR_I2SExt+0x64>
 8004490:	4b0c      	ldr	r3, [pc, #48]	@ (80044c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004492:	e001      	b.n	8004498 <I2SEx_RxISR_I2SExt+0x68>
 8004494:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004498:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800449c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d106      	bne.n	80044b6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff ff03 	bl	80042bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40003800 	.word	0x40003800
 80044c4:	40003400 	.word	0x40003400

080044c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e267      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d075      	beq.n	80045d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044e6:	4b88      	ldr	r3, [pc, #544]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b04      	cmp	r3, #4
 80044f0:	d00c      	beq.n	800450c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044f2:	4b85      	ldr	r3, [pc, #532]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d112      	bne.n	8004524 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044fe:	4b82      	ldr	r3, [pc, #520]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004506:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800450a:	d10b      	bne.n	8004524 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800450c:	4b7e      	ldr	r3, [pc, #504]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d05b      	beq.n	80045d0 <HAL_RCC_OscConfig+0x108>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d157      	bne.n	80045d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e242      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800452c:	d106      	bne.n	800453c <HAL_RCC_OscConfig+0x74>
 800452e:	4b76      	ldr	r3, [pc, #472]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a75      	ldr	r2, [pc, #468]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e01d      	b.n	8004578 <HAL_RCC_OscConfig+0xb0>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004544:	d10c      	bne.n	8004560 <HAL_RCC_OscConfig+0x98>
 8004546:	4b70      	ldr	r3, [pc, #448]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a6f      	ldr	r2, [pc, #444]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800454c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004550:	6013      	str	r3, [r2, #0]
 8004552:	4b6d      	ldr	r3, [pc, #436]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6c      	ldr	r2, [pc, #432]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004558:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	e00b      	b.n	8004578 <HAL_RCC_OscConfig+0xb0>
 8004560:	4b69      	ldr	r3, [pc, #420]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a68      	ldr	r2, [pc, #416]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004566:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800456a:	6013      	str	r3, [r2, #0]
 800456c:	4b66      	ldr	r3, [pc, #408]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a65      	ldr	r2, [pc, #404]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004572:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d013      	beq.n	80045a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fc fde6 	bl	8001150 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004588:	f7fc fde2 	bl	8001150 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b64      	cmp	r3, #100	@ 0x64
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e207      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800459a:	4b5b      	ldr	r3, [pc, #364]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0xc0>
 80045a6:	e014      	b.n	80045d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a8:	f7fc fdd2 	bl	8001150 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045b0:	f7fc fdce 	bl	8001150 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b64      	cmp	r3, #100	@ 0x64
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e1f3      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045c2:	4b51      	ldr	r3, [pc, #324]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f0      	bne.n	80045b0 <HAL_RCC_OscConfig+0xe8>
 80045ce:	e000      	b.n	80045d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d063      	beq.n	80046a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045de:	4b4a      	ldr	r3, [pc, #296]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 030c 	and.w	r3, r3, #12
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00b      	beq.n	8004602 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ea:	4b47      	ldr	r3, [pc, #284]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045f2:	2b08      	cmp	r3, #8
 80045f4:	d11c      	bne.n	8004630 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045f6:	4b44      	ldr	r3, [pc, #272]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d116      	bne.n	8004630 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004602:	4b41      	ldr	r3, [pc, #260]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <HAL_RCC_OscConfig+0x152>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d001      	beq.n	800461a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e1c7      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461a:	4b3b      	ldr	r3, [pc, #236]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	4937      	ldr	r1, [pc, #220]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800462a:	4313      	orrs	r3, r2
 800462c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800462e:	e03a      	b.n	80046a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d020      	beq.n	800467a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004638:	4b34      	ldr	r3, [pc, #208]	@ (800470c <HAL_RCC_OscConfig+0x244>)
 800463a:	2201      	movs	r2, #1
 800463c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800463e:	f7fc fd87 	bl	8001150 <HAL_GetTick>
 8004642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004644:	e008      	b.n	8004658 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004646:	f7fc fd83 	bl	8001150 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e1a8      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004658:	4b2b      	ldr	r3, [pc, #172]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0f0      	beq.n	8004646 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004664:	4b28      	ldr	r3, [pc, #160]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	00db      	lsls	r3, r3, #3
 8004672:	4925      	ldr	r1, [pc, #148]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 8004674:	4313      	orrs	r3, r2
 8004676:	600b      	str	r3, [r1, #0]
 8004678:	e015      	b.n	80046a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800467a:	4b24      	ldr	r3, [pc, #144]	@ (800470c <HAL_RCC_OscConfig+0x244>)
 800467c:	2200      	movs	r2, #0
 800467e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004680:	f7fc fd66 	bl	8001150 <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004686:	e008      	b.n	800469a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004688:	f7fc fd62 	bl	8001150 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b02      	cmp	r3, #2
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e187      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800469a:	4b1b      	ldr	r3, [pc, #108]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1f0      	bne.n	8004688 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0308 	and.w	r3, r3, #8
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d036      	beq.n	8004720 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d016      	beq.n	80046e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ba:	4b15      	ldr	r3, [pc, #84]	@ (8004710 <HAL_RCC_OscConfig+0x248>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c0:	f7fc fd46 	bl	8001150 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c8:	f7fc fd42 	bl	8001150 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e167      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046da:	4b0b      	ldr	r3, [pc, #44]	@ (8004708 <HAL_RCC_OscConfig+0x240>)
 80046dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0f0      	beq.n	80046c8 <HAL_RCC_OscConfig+0x200>
 80046e6:	e01b      	b.n	8004720 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046e8:	4b09      	ldr	r3, [pc, #36]	@ (8004710 <HAL_RCC_OscConfig+0x248>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ee:	f7fc fd2f 	bl	8001150 <HAL_GetTick>
 80046f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f4:	e00e      	b.n	8004714 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046f6:	f7fc fd2b 	bl	8001150 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d907      	bls.n	8004714 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e150      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
 8004708:	40023800 	.word	0x40023800
 800470c:	42470000 	.word	0x42470000
 8004710:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004714:	4b88      	ldr	r3, [pc, #544]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1ea      	bne.n	80046f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 8097 	beq.w	800485c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004732:	4b81      	ldr	r3, [pc, #516]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10f      	bne.n	800475e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800473e:	2300      	movs	r3, #0
 8004740:	60bb      	str	r3, [r7, #8]
 8004742:	4b7d      	ldr	r3, [pc, #500]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004746:	4a7c      	ldr	r2, [pc, #496]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800474c:	6413      	str	r3, [r2, #64]	@ 0x40
 800474e:	4b7a      	ldr	r3, [pc, #488]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004756:	60bb      	str	r3, [r7, #8]
 8004758:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800475a:	2301      	movs	r3, #1
 800475c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475e:	4b77      	ldr	r3, [pc, #476]	@ (800493c <HAL_RCC_OscConfig+0x474>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004766:	2b00      	cmp	r3, #0
 8004768:	d118      	bne.n	800479c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800476a:	4b74      	ldr	r3, [pc, #464]	@ (800493c <HAL_RCC_OscConfig+0x474>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a73      	ldr	r2, [pc, #460]	@ (800493c <HAL_RCC_OscConfig+0x474>)
 8004770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004776:	f7fc fceb 	bl	8001150 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800477e:	f7fc fce7 	bl	8001150 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e10c      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004790:	4b6a      	ldr	r3, [pc, #424]	@ (800493c <HAL_RCC_OscConfig+0x474>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d0f0      	beq.n	800477e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d106      	bne.n	80047b2 <HAL_RCC_OscConfig+0x2ea>
 80047a4:	4b64      	ldr	r3, [pc, #400]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a8:	4a63      	ldr	r2, [pc, #396]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047aa:	f043 0301 	orr.w	r3, r3, #1
 80047ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80047b0:	e01c      	b.n	80047ec <HAL_RCC_OscConfig+0x324>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	2b05      	cmp	r3, #5
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCC_OscConfig+0x30c>
 80047ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047be:	4a5e      	ldr	r2, [pc, #376]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047c0:	f043 0304 	orr.w	r3, r3, #4
 80047c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047cc:	f043 0301 	orr.w	r3, r3, #1
 80047d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d2:	e00b      	b.n	80047ec <HAL_RCC_OscConfig+0x324>
 80047d4:	4b58      	ldr	r3, [pc, #352]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d8:	4a57      	ldr	r2, [pc, #348]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047da:	f023 0301 	bic.w	r3, r3, #1
 80047de:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e0:	4b55      	ldr	r3, [pc, #340]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e4:	4a54      	ldr	r2, [pc, #336]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80047e6:	f023 0304 	bic.w	r3, r3, #4
 80047ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d015      	beq.n	8004820 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f4:	f7fc fcac 	bl	8001150 <HAL_GetTick>
 80047f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047fa:	e00a      	b.n	8004812 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fc:	f7fc fca8 	bl	8001150 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	f241 3288 	movw	r2, #5000	@ 0x1388
 800480a:	4293      	cmp	r3, r2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e0cb      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004812:	4b49      	ldr	r3, [pc, #292]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0ee      	beq.n	80047fc <HAL_RCC_OscConfig+0x334>
 800481e:	e014      	b.n	800484a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004820:	f7fc fc96 	bl	8001150 <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004826:	e00a      	b.n	800483e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004828:	f7fc fc92 	bl	8001150 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004836:	4293      	cmp	r3, r2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e0b5      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800483e:	4b3e      	ldr	r3, [pc, #248]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1ee      	bne.n	8004828 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800484a:	7dfb      	ldrb	r3, [r7, #23]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d105      	bne.n	800485c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004850:	4b39      	ldr	r3, [pc, #228]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004854:	4a38      	ldr	r2, [pc, #224]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800485a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 80a1 	beq.w	80049a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004866:	4b34      	ldr	r3, [pc, #208]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f003 030c 	and.w	r3, r3, #12
 800486e:	2b08      	cmp	r3, #8
 8004870:	d05c      	beq.n	800492c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	2b02      	cmp	r3, #2
 8004878:	d141      	bne.n	80048fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800487a:	4b31      	ldr	r3, [pc, #196]	@ (8004940 <HAL_RCC_OscConfig+0x478>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004880:	f7fc fc66 	bl	8001150 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004888:	f7fc fc62 	bl	8001150 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e087      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489a:	4b27      	ldr	r3, [pc, #156]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f0      	bne.n	8004888 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69da      	ldr	r2, [r3, #28]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	431a      	orrs	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	019b      	lsls	r3, r3, #6
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	085b      	lsrs	r3, r3, #1
 80048be:	3b01      	subs	r3, #1
 80048c0:	041b      	lsls	r3, r3, #16
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c8:	061b      	lsls	r3, r3, #24
 80048ca:	491b      	ldr	r1, [pc, #108]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004940 <HAL_RCC_OscConfig+0x478>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d6:	f7fc fc3b 	bl	8001150 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048de:	f7fc fc37 	bl	8001150 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e05c      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f0:	4b11      	ldr	r3, [pc, #68]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0f0      	beq.n	80048de <HAL_RCC_OscConfig+0x416>
 80048fc:	e054      	b.n	80049a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048fe:	4b10      	ldr	r3, [pc, #64]	@ (8004940 <HAL_RCC_OscConfig+0x478>)
 8004900:	2200      	movs	r2, #0
 8004902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004904:	f7fc fc24 	bl	8001150 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490c:	f7fc fc20 	bl	8001150 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e045      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491e:	4b06      	ldr	r3, [pc, #24]	@ (8004938 <HAL_RCC_OscConfig+0x470>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1f0      	bne.n	800490c <HAL_RCC_OscConfig+0x444>
 800492a:	e03d      	b.n	80049a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d107      	bne.n	8004944 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e038      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
 8004938:	40023800 	.word	0x40023800
 800493c:	40007000 	.word	0x40007000
 8004940:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004944:	4b1b      	ldr	r3, [pc, #108]	@ (80049b4 <HAL_RCC_OscConfig+0x4ec>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d028      	beq.n	80049a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800495c:	429a      	cmp	r2, r3
 800495e:	d121      	bne.n	80049a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496a:	429a      	cmp	r2, r3
 800496c:	d11a      	bne.n	80049a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004974:	4013      	ands	r3, r2
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800497a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800497c:	4293      	cmp	r3, r2
 800497e:	d111      	bne.n	80049a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498a:	085b      	lsrs	r3, r3, #1
 800498c:	3b01      	subs	r3, #1
 800498e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004990:	429a      	cmp	r2, r3
 8004992:	d107      	bne.n	80049a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e000      	b.n	80049aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800

080049b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e0cc      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049cc:	4b68      	ldr	r3, [pc, #416]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d90c      	bls.n	80049f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049da:	4b65      	ldr	r3, [pc, #404]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e2:	4b63      	ldr	r3, [pc, #396]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d001      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e0b8      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d020      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d005      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a0c:	4b59      	ldr	r3, [pc, #356]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	4a58      	ldr	r2, [pc, #352]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a24:	4b53      	ldr	r3, [pc, #332]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	4a52      	ldr	r2, [pc, #328]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a30:	4b50      	ldr	r3, [pc, #320]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	494d      	ldr	r1, [pc, #308]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d044      	beq.n	8004ad8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d107      	bne.n	8004a66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a56:	4b47      	ldr	r3, [pc, #284]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d119      	bne.n	8004a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e07f      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d003      	beq.n	8004a76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a72:	2b03      	cmp	r3, #3
 8004a74:	d107      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a76:	4b3f      	ldr	r3, [pc, #252]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d109      	bne.n	8004a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e06f      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a86:	4b3b      	ldr	r3, [pc, #236]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e067      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a96:	4b37      	ldr	r3, [pc, #220]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f023 0203 	bic.w	r2, r3, #3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	4934      	ldr	r1, [pc, #208]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aa8:	f7fc fb52 	bl	8001150 <HAL_GetTick>
 8004aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aae:	e00a      	b.n	8004ac6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ab0:	f7fc fb4e 	bl	8001150 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e04f      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 020c 	and.w	r2, r3, #12
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d1eb      	bne.n	8004ab0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad8:	4b25      	ldr	r3, [pc, #148]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d20c      	bcs.n	8004b00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae6:	4b22      	ldr	r3, [pc, #136]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aee:	4b20      	ldr	r3, [pc, #128]	@ (8004b70 <HAL_RCC_ClockConfig+0x1b8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d001      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e032      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b0c:	4b19      	ldr	r3, [pc, #100]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4916      	ldr	r1, [pc, #88]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d009      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b2a:	4b12      	ldr	r3, [pc, #72]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	490e      	ldr	r1, [pc, #56]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b3e:	f000 f821 	bl	8004b84 <HAL_RCC_GetSysClockFreq>
 8004b42:	4602      	mov	r2, r0
 8004b44:	4b0b      	ldr	r3, [pc, #44]	@ (8004b74 <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	091b      	lsrs	r3, r3, #4
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	490a      	ldr	r1, [pc, #40]	@ (8004b78 <HAL_RCC_ClockConfig+0x1c0>)
 8004b50:	5ccb      	ldrb	r3, [r1, r3]
 8004b52:	fa22 f303 	lsr.w	r3, r2, r3
 8004b56:	4a09      	ldr	r2, [pc, #36]	@ (8004b7c <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b5a:	4b09      	ldr	r3, [pc, #36]	@ (8004b80 <HAL_RCC_ClockConfig+0x1c8>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fc f93c 	bl	8000ddc <HAL_InitTick>

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	40023c00 	.word	0x40023c00
 8004b74:	40023800 	.word	0x40023800
 8004b78:	0800d3c0 	.word	0x0800d3c0
 8004b7c:	20000010 	.word	0x20000010
 8004b80:	20000014 	.word	0x20000014

08004b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b88:	b094      	sub	sp, #80	@ 0x50
 8004b8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b9c:	4b79      	ldr	r3, [pc, #484]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 030c 	and.w	r3, r3, #12
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d00d      	beq.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	f200 80e1 	bhi.w	8004d70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x34>
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d003      	beq.n	8004bbe <HAL_RCC_GetSysClockFreq+0x3a>
 8004bb6:	e0db      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bb8:	4b73      	ldr	r3, [pc, #460]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bbc:	e0db      	b.n	8004d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bbe:	4b73      	ldr	r3, [pc, #460]	@ (8004d8c <HAL_RCC_GetSysClockFreq+0x208>)
 8004bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bc2:	e0d8      	b.n	8004d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bc4:	4b6f      	ldr	r3, [pc, #444]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bcc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bce:	4b6d      	ldr	r3, [pc, #436]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d063      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bda:	4b6a      	ldr	r3, [pc, #424]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	099b      	lsrs	r3, r3, #6
 8004be0:	2200      	movs	r2, #0
 8004be2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004be4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bec:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bee:	2300      	movs	r3, #0
 8004bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bf2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	462b      	mov	r3, r5
 8004bfa:	f04f 0000 	mov.w	r0, #0
 8004bfe:	f04f 0100 	mov.w	r1, #0
 8004c02:	0159      	lsls	r1, r3, #5
 8004c04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c08:	0150      	lsls	r0, r2, #5
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	4621      	mov	r1, r4
 8004c10:	1a51      	subs	r1, r2, r1
 8004c12:	6139      	str	r1, [r7, #16]
 8004c14:	4629      	mov	r1, r5
 8004c16:	eb63 0301 	sbc.w	r3, r3, r1
 8004c1a:	617b      	str	r3, [r7, #20]
 8004c1c:	f04f 0200 	mov.w	r2, #0
 8004c20:	f04f 0300 	mov.w	r3, #0
 8004c24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c28:	4659      	mov	r1, fp
 8004c2a:	018b      	lsls	r3, r1, #6
 8004c2c:	4651      	mov	r1, sl
 8004c2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c32:	4651      	mov	r1, sl
 8004c34:	018a      	lsls	r2, r1, #6
 8004c36:	4651      	mov	r1, sl
 8004c38:	ebb2 0801 	subs.w	r8, r2, r1
 8004c3c:	4659      	mov	r1, fp
 8004c3e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c56:	4690      	mov	r8, r2
 8004c58:	4699      	mov	r9, r3
 8004c5a:	4623      	mov	r3, r4
 8004c5c:	eb18 0303 	adds.w	r3, r8, r3
 8004c60:	60bb      	str	r3, [r7, #8]
 8004c62:	462b      	mov	r3, r5
 8004c64:	eb49 0303 	adc.w	r3, r9, r3
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	f04f 0300 	mov.w	r3, #0
 8004c72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c76:	4629      	mov	r1, r5
 8004c78:	024b      	lsls	r3, r1, #9
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c80:	4621      	mov	r1, r4
 8004c82:	024a      	lsls	r2, r1, #9
 8004c84:	4610      	mov	r0, r2
 8004c86:	4619      	mov	r1, r3
 8004c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c94:	f7fb fa9c 	bl	80001d0 <__aeabi_uldivmod>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca0:	e058      	b.n	8004d54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ca2:	4b38      	ldr	r3, [pc, #224]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	099b      	lsrs	r3, r3, #6
 8004ca8:	2200      	movs	r2, #0
 8004caa:	4618      	mov	r0, r3
 8004cac:	4611      	mov	r1, r2
 8004cae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cb2:	623b      	str	r3, [r7, #32]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cbc:	4642      	mov	r2, r8
 8004cbe:	464b      	mov	r3, r9
 8004cc0:	f04f 0000 	mov.w	r0, #0
 8004cc4:	f04f 0100 	mov.w	r1, #0
 8004cc8:	0159      	lsls	r1, r3, #5
 8004cca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cce:	0150      	lsls	r0, r2, #5
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4641      	mov	r1, r8
 8004cd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cda:	4649      	mov	r1, r9
 8004cdc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ce0:	f04f 0200 	mov.w	r2, #0
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cf4:	ebb2 040a 	subs.w	r4, r2, sl
 8004cf8:	eb63 050b 	sbc.w	r5, r3, fp
 8004cfc:	f04f 0200 	mov.w	r2, #0
 8004d00:	f04f 0300 	mov.w	r3, #0
 8004d04:	00eb      	lsls	r3, r5, #3
 8004d06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d0a:	00e2      	lsls	r2, r4, #3
 8004d0c:	4614      	mov	r4, r2
 8004d0e:	461d      	mov	r5, r3
 8004d10:	4643      	mov	r3, r8
 8004d12:	18e3      	adds	r3, r4, r3
 8004d14:	603b      	str	r3, [r7, #0]
 8004d16:	464b      	mov	r3, r9
 8004d18:	eb45 0303 	adc.w	r3, r5, r3
 8004d1c:	607b      	str	r3, [r7, #4]
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	028b      	lsls	r3, r1, #10
 8004d2e:	4621      	mov	r1, r4
 8004d30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d34:	4621      	mov	r1, r4
 8004d36:	028a      	lsls	r2, r1, #10
 8004d38:	4610      	mov	r0, r2
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d3e:	2200      	movs	r2, #0
 8004d40:	61bb      	str	r3, [r7, #24]
 8004d42:	61fa      	str	r2, [r7, #28]
 8004d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d48:	f7fb fa42 	bl	80001d0 <__aeabi_uldivmod>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4613      	mov	r3, r2
 8004d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	0c1b      	lsrs	r3, r3, #16
 8004d5a:	f003 0303 	and.w	r3, r3, #3
 8004d5e:	3301      	adds	r3, #1
 8004d60:	005b      	lsls	r3, r3, #1
 8004d62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d6e:	e002      	b.n	8004d76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d70:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3750      	adds	r7, #80	@ 0x50
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d82:	bf00      	nop
 8004d84:	40023800 	.word	0x40023800
 8004d88:	00f42400 	.word	0x00f42400
 8004d8c:	007a1200 	.word	0x007a1200

08004d90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d94:	4b03      	ldr	r3, [pc, #12]	@ (8004da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d96:	681b      	ldr	r3, [r3, #0]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	20000010 	.word	0x20000010

08004da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004dac:	f7ff fff0 	bl	8004d90 <HAL_RCC_GetHCLKFreq>
 8004db0:	4602      	mov	r2, r0
 8004db2:	4b05      	ldr	r3, [pc, #20]	@ (8004dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	0a9b      	lsrs	r3, r3, #10
 8004db8:	f003 0307 	and.w	r3, r3, #7
 8004dbc:	4903      	ldr	r1, [pc, #12]	@ (8004dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dbe:	5ccb      	ldrb	r3, [r1, r3]
 8004dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	40023800 	.word	0x40023800
 8004dcc:	0800d3d0 	.word	0x0800d3d0

08004dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004dd4:	f7ff ffdc 	bl	8004d90 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	4b05      	ldr	r3, [pc, #20]	@ (8004df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	0b5b      	lsrs	r3, r3, #13
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4903      	ldr	r1, [pc, #12]	@ (8004df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004de6:	5ccb      	ldrb	r3, [r1, r3]
 8004de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40023800 	.word	0x40023800
 8004df4:	0800d3d0 	.word	0x0800d3d0

08004df8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	220f      	movs	r2, #15
 8004e06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004e08:	4b12      	ldr	r3, [pc, #72]	@ (8004e54 <HAL_RCC_GetClockConfig+0x5c>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 0203 	and.w	r2, r3, #3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004e14:	4b0f      	ldr	r3, [pc, #60]	@ (8004e54 <HAL_RCC_GetClockConfig+0x5c>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004e20:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <HAL_RCC_GetClockConfig+0x5c>)
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004e2c:	4b09      	ldr	r3, [pc, #36]	@ (8004e54 <HAL_RCC_GetClockConfig+0x5c>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	08db      	lsrs	r3, r3, #3
 8004e32:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e3a:	4b07      	ldr	r3, [pc, #28]	@ (8004e58 <HAL_RCC_GetClockConfig+0x60>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0207 	and.w	r2, r3, #7
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	601a      	str	r2, [r3, #0]
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	40023800 	.word	0x40023800
 8004e58:	40023c00 	.word	0x40023c00

08004e5c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b086      	sub	sp, #24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d105      	bne.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d035      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e84:	4b62      	ldr	r3, [pc, #392]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e8a:	f7fc f961 	bl	8001150 <HAL_GetTick>
 8004e8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e92:	f7fc f95d 	bl	8001150 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e0b0      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ea4:	4b5b      	ldr	r3, [pc, #364]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1f0      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	019a      	lsls	r2, r3, #6
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	071b      	lsls	r3, r3, #28
 8004ebc:	4955      	ldr	r1, [pc, #340]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ec4:	4b52      	ldr	r3, [pc, #328]	@ (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eca:	f7fc f941 	bl	8001150 <HAL_GetTick>
 8004ece:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ed0:	e008      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ed2:	f7fc f93d 	bl	8001150 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d901      	bls.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ee0:	2303      	movs	r3, #3
 8004ee2:	e090      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ee4:	4b4b      	ldr	r3, [pc, #300]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d0f0      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f000 8083 	beq.w	8005004 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
 8004f02:	4b44      	ldr	r3, [pc, #272]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f06:	4a43      	ldr	r2, [pc, #268]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f0e:	4b41      	ldr	r3, [pc, #260]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f16:	60fb      	str	r3, [r7, #12]
 8004f18:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f1a:	4b3f      	ldr	r3, [pc, #252]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a3e      	ldr	r2, [pc, #248]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f24:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f26:	f7fc f913 	bl	8001150 <HAL_GetTick>
 8004f2a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f2e:	f7fc f90f 	bl	8001150 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e062      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f40:	4b35      	ldr	r3, [pc, #212]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0f0      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f4c:	4b31      	ldr	r3, [pc, #196]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f54:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d02f      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d028      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f74:	4b29      	ldr	r3, [pc, #164]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f76:	2201      	movs	r2, #1
 8004f78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f7a:	4b28      	ldr	r3, [pc, #160]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f80:	4a24      	ldr	r2, [pc, #144]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f86:	4b23      	ldr	r3, [pc, #140]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d114      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f92:	f7fc f8dd 	bl	8001150 <HAL_GetTick>
 8004f96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f98:	e00a      	b.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f9a:	f7fc f8d9 	bl	8001150 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e02a      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fb0:	4b18      	ldr	r3, [pc, #96]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ee      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fc8:	d10d      	bne.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004fca:	4b12      	ldr	r3, [pc, #72]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004fda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fde:	490d      	ldr	r1, [pc, #52]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	608b      	str	r3, [r1, #8]
 8004fe4:	e005      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	4a0a      	ldr	r2, [pc, #40]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fec:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004ff0:	6093      	str	r3, [r2, #8]
 8004ff2:	4b08      	ldr	r3, [pc, #32]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ff4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ffe:	4905      	ldr	r1, [pc, #20]	@ (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005000:	4313      	orrs	r3, r2
 8005002:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	42470068 	.word	0x42470068
 8005014:	40023800 	.word	0x40023800
 8005018:	40007000 	.word	0x40007000
 800501c:	42470e40 	.word	0x42470e40

08005020 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005020:	b480      	push	{r7}
 8005022:	b087      	sub	sp, #28
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d13f      	bne.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800503e:	4b24      	ldr	r3, [pc, #144]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005046:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d006      	beq.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005054:	d12f      	bne.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005056:	4b1f      	ldr	r3, [pc, #124]	@ (80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005058:	617b      	str	r3, [r7, #20]
          break;
 800505a:	e02f      	b.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800505c:	4b1c      	ldr	r3, [pc, #112]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005064:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005068:	d108      	bne.n	800507c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800506a:	4b19      	ldr	r3, [pc, #100]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005072:	4a19      	ldr	r2, [pc, #100]	@ (80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005074:	fbb2 f3f3 	udiv	r3, r2, r3
 8005078:	613b      	str	r3, [r7, #16]
 800507a:	e007      	b.n	800508c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800507c:	4b14      	ldr	r3, [pc, #80]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005084:	4a15      	ldr	r2, [pc, #84]	@ (80050dc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005086:	fbb2 f3f3 	udiv	r3, r2, r3
 800508a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800508c:	4b10      	ldr	r3, [pc, #64]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800508e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005092:	099b      	lsrs	r3, r3, #6
 8005094:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80050a0:	4b0b      	ldr	r3, [pc, #44]	@ (80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a6:	0f1b      	lsrs	r3, r3, #28
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	617b      	str	r3, [r7, #20]
          break;
 80050b4:	e002      	b.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
          break;
 80050ba:	bf00      	nop
        }
      }
      break;
 80050bc:	e000      	b.n	80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80050be:	bf00      	nop
    }
  }
  return frequency;
 80050c0:	697b      	ldr	r3, [r7, #20]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	371c      	adds	r7, #28
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	40023800 	.word	0x40023800
 80050d4:	00bb8000 	.word	0x00bb8000
 80050d8:	007a1200 	.word	0x007a1200
 80050dc:	00f42400 	.word	0x00f42400

080050e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e07b      	b.n	80051ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d108      	bne.n	800510c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005102:	d009      	beq.n	8005118 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	61da      	str	r2, [r3, #28]
 800510a:	e005      	b.n	8005118 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7fb fe0a 	bl	8000d4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2202      	movs	r2, #2
 800513c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800514e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005188:	431a      	orrs	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005192:	431a      	orrs	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800519c:	ea42 0103 	orr.w	r1, r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	0c1b      	lsrs	r3, r3, #16
 80051b6:	f003 0104 	and.w	r1, r3, #4
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051be:	f003 0210 	and.w	r2, r3, #16
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69da      	ldr	r2, [r3, #28]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b08a      	sub	sp, #40	@ 0x28
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	607a      	str	r2, [r7, #4]
 80051fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005200:	2301      	movs	r3, #1
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005204:	f7fb ffa4 	bl	8001150 <HAL_GetTick>
 8005208:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005210:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005218:	887b      	ldrh	r3, [r7, #2]
 800521a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800521c:	7ffb      	ldrb	r3, [r7, #31]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d00c      	beq.n	800523c <HAL_SPI_TransmitReceive+0x4a>
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005228:	d106      	bne.n	8005238 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d102      	bne.n	8005238 <HAL_SPI_TransmitReceive+0x46>
 8005232:	7ffb      	ldrb	r3, [r7, #31]
 8005234:	2b04      	cmp	r3, #4
 8005236:	d001      	beq.n	800523c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005238:	2302      	movs	r3, #2
 800523a:	e17f      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_SPI_TransmitReceive+0x5c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <HAL_SPI_TransmitReceive+0x5c>
 8005248:	887b      	ldrh	r3, [r7, #2]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e174      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005258:	2b01      	cmp	r3, #1
 800525a:	d101      	bne.n	8005260 <HAL_SPI_TransmitReceive+0x6e>
 800525c:	2302      	movs	r3, #2
 800525e:	e16d      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b04      	cmp	r3, #4
 8005272:	d003      	beq.n	800527c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2205      	movs	r2, #5
 8005278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	887a      	ldrh	r2, [r7, #2]
 800528c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	887a      	ldrh	r2, [r7, #2]
 8005292:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	887a      	ldrh	r2, [r7, #2]
 800529e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	887a      	ldrh	r2, [r7, #2]
 80052a4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052bc:	2b40      	cmp	r3, #64	@ 0x40
 80052be:	d007      	beq.n	80052d0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052d8:	d17e      	bne.n	80053d8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d002      	beq.n	80052e8 <HAL_SPI_TransmitReceive+0xf6>
 80052e2:	8afb      	ldrh	r3, [r7, #22]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d16c      	bne.n	80053c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ec:	881a      	ldrh	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f8:	1c9a      	adds	r2, r3, #2
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800530c:	e059      	b.n	80053c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b02      	cmp	r3, #2
 800531a:	d11b      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x162>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005320:	b29b      	uxth	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d016      	beq.n	8005354 <HAL_SPI_TransmitReceive+0x162>
 8005326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005328:	2b01      	cmp	r3, #1
 800532a:	d113      	bne.n	8005354 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	881a      	ldrh	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533c:	1c9a      	adds	r2, r3, #2
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005350:	2300      	movs	r3, #0
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b01      	cmp	r3, #1
 8005360:	d119      	bne.n	8005396 <HAL_SPI_TransmitReceive+0x1a4>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005366:	b29b      	uxth	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d014      	beq.n	8005396 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005376:	b292      	uxth	r2, r2
 8005378:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537e:	1c9a      	adds	r2, r3, #2
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005392:	2301      	movs	r3, #1
 8005394:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005396:	f7fb fedb 	bl	8001150 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d80d      	bhi.n	80053c2 <HAL_SPI_TransmitReceive+0x1d0>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ac:	d009      	beq.n	80053c2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2201      	movs	r2, #1
 80053b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e0bc      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1a0      	bne.n	800530e <HAL_SPI_TransmitReceive+0x11c>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053d0:	b29b      	uxth	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d19b      	bne.n	800530e <HAL_SPI_TransmitReceive+0x11c>
 80053d6:	e082      	b.n	80054de <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_SPI_TransmitReceive+0x1f4>
 80053e0:	8afb      	ldrh	r3, [r7, #22]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d171      	bne.n	80054ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	7812      	ldrb	r2, [r2, #0]
 80053f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f8:	1c5a      	adds	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800540c:	e05d      	b.n	80054ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b02      	cmp	r3, #2
 800541a:	d11c      	bne.n	8005456 <HAL_SPI_TransmitReceive+0x264>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005420:	b29b      	uxth	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d017      	beq.n	8005456 <HAL_SPI_TransmitReceive+0x264>
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	2b01      	cmp	r3, #1
 800542a:	d114      	bne.n	8005456 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	330c      	adds	r3, #12
 8005436:	7812      	ldrb	r2, [r2, #0]
 8005438:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005448:	b29b      	uxth	r3, r3
 800544a:	3b01      	subs	r3, #1
 800544c:	b29a      	uxth	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b01      	cmp	r3, #1
 8005462:	d119      	bne.n	8005498 <HAL_SPI_TransmitReceive+0x2a6>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d014      	beq.n	8005498 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68da      	ldr	r2, [r3, #12]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	b2d2      	uxtb	r2, r2
 800547a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005480:	1c5a      	adds	r2, r3, #1
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800548a:	b29b      	uxth	r3, r3
 800548c:	3b01      	subs	r3, #1
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005494:	2301      	movs	r3, #1
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005498:	f7fb fe5a 	bl	8001150 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d803      	bhi.n	80054b0 <HAL_SPI_TransmitReceive+0x2be>
 80054a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d102      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x2c4>
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d109      	bne.n	80054ca <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e038      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d19c      	bne.n	800540e <HAL_SPI_TransmitReceive+0x21c>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d197      	bne.n	800540e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054de:	6a3a      	ldr	r2, [r7, #32]
 80054e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f000 f8b6 	bl	8005654 <SPI_EndRxTxTransaction>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d008      	beq.n	8005500 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e01d      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10a      	bne.n	800551e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005508:	2300      	movs	r3, #0
 800550a:	613b      	str	r3, [r7, #16]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	613b      	str	r3, [r7, #16]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	613b      	str	r3, [r7, #16]
 800551c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005532:	2b00      	cmp	r3, #0
 8005534:	d001      	beq.n	800553a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800553a:	2300      	movs	r3, #0
  }
}
 800553c:	4618      	mov	r0, r3
 800553e:	3728      	adds	r7, #40	@ 0x28
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	4613      	mov	r3, r2
 8005552:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005554:	f7fb fdfc 	bl	8001150 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555c:	1a9b      	subs	r3, r3, r2
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	4413      	add	r3, r2
 8005562:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005564:	f7fb fdf4 	bl	8001150 <HAL_GetTick>
 8005568:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800556a:	4b39      	ldr	r3, [pc, #228]	@ (8005650 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	015b      	lsls	r3, r3, #5
 8005570:	0d1b      	lsrs	r3, r3, #20
 8005572:	69fa      	ldr	r2, [r7, #28]
 8005574:	fb02 f303 	mul.w	r3, r2, r3
 8005578:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800557a:	e055      	b.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005582:	d051      	beq.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005584:	f7fb fde4 	bl	8001150 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	69bb      	ldr	r3, [r7, #24]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	69fa      	ldr	r2, [r7, #28]
 8005590:	429a      	cmp	r2, r3
 8005592:	d902      	bls.n	800559a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d13d      	bne.n	8005616 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685a      	ldr	r2, [r3, #4]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80055a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055b2:	d111      	bne.n	80055d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055bc:	d004      	beq.n	80055c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c6:	d107      	bne.n	80055d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055e0:	d10f      	bne.n	8005602 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005600:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e018      	b.n	8005648 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d102      	bne.n	8005622 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	61fb      	str	r3, [r7, #28]
 8005620:	e002      	b.n	8005628 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	3b01      	subs	r3, #1
 8005626:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	4013      	ands	r3, r2
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	429a      	cmp	r2, r3
 8005636:	bf0c      	ite	eq
 8005638:	2301      	moveq	r3, #1
 800563a:	2300      	movne	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	461a      	mov	r2, r3
 8005640:	79fb      	ldrb	r3, [r7, #7]
 8005642:	429a      	cmp	r2, r3
 8005644:	d19a      	bne.n	800557c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3720      	adds	r7, #32
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	20000010 	.word	0x20000010

08005654 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b088      	sub	sp, #32
 8005658:	af02      	add	r7, sp, #8
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2201      	movs	r2, #1
 8005668:	2102      	movs	r1, #2
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f7ff ff6a 	bl	8005544 <SPI_WaitFlagStateUntilTimeout>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d007      	beq.n	8005686 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800567a:	f043 0220 	orr.w	r2, r3, #32
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e032      	b.n	80056ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005686:	4b1b      	ldr	r3, [pc, #108]	@ (80056f4 <SPI_EndRxTxTransaction+0xa0>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a1b      	ldr	r2, [pc, #108]	@ (80056f8 <SPI_EndRxTxTransaction+0xa4>)
 800568c:	fba2 2303 	umull	r2, r3, r2, r3
 8005690:	0d5b      	lsrs	r3, r3, #21
 8005692:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005696:	fb02 f303 	mul.w	r3, r2, r3
 800569a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056a4:	d112      	bne.n	80056cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	2200      	movs	r2, #0
 80056ae:	2180      	movs	r1, #128	@ 0x80
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f7ff ff47 	bl	8005544 <SPI_WaitFlagStateUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d016      	beq.n	80056ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c0:	f043 0220 	orr.w	r2, r3, #32
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e00f      	b.n	80056ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e2:	2b80      	cmp	r3, #128	@ 0x80
 80056e4:	d0f2      	beq.n	80056cc <SPI_EndRxTxTransaction+0x78>
 80056e6:	e000      	b.n	80056ea <SPI_EndRxTxTransaction+0x96>
        break;
 80056e8:	bf00      	nop
  }

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	20000010 	.word	0x20000010
 80056f8:	165e9f81 	.word	0x165e9f81

080056fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e041      	b.n	8005792 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d106      	bne.n	8005728 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f839 	bl	800579a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3304      	adds	r3, #4
 8005738:	4619      	mov	r1, r3
 800573a:	4610      	mov	r0, r2
 800573c:	f000 f9c0 	bl	8005ac0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3708      	adds	r7, #8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
	...

080057b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d001      	beq.n	80057c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e04e      	b.n	8005866 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a23      	ldr	r2, [pc, #140]	@ (8005874 <HAL_TIM_Base_Start_IT+0xc4>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d022      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f2:	d01d      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a1f      	ldr	r2, [pc, #124]	@ (8005878 <HAL_TIM_Base_Start_IT+0xc8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d018      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a1e      	ldr	r2, [pc, #120]	@ (800587c <HAL_TIM_Base_Start_IT+0xcc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d013      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a1c      	ldr	r2, [pc, #112]	@ (8005880 <HAL_TIM_Base_Start_IT+0xd0>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d00e      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a1b      	ldr	r2, [pc, #108]	@ (8005884 <HAL_TIM_Base_Start_IT+0xd4>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d009      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a19      	ldr	r2, [pc, #100]	@ (8005888 <HAL_TIM_Base_Start_IT+0xd8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d004      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x80>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a18      	ldr	r2, [pc, #96]	@ (800588c <HAL_TIM_Base_Start_IT+0xdc>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d111      	bne.n	8005854 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b06      	cmp	r3, #6
 8005840:	d010      	beq.n	8005864 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0201 	orr.w	r2, r2, #1
 8005850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005852:	e007      	b.n	8005864 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40010000 	.word	0x40010000
 8005878:	40000400 	.word	0x40000400
 800587c:	40000800 	.word	0x40000800
 8005880:	40000c00 	.word	0x40000c00
 8005884:	40010400 	.word	0x40010400
 8005888:	40014000 	.word	0x40014000
 800588c:	40001800 	.word	0x40001800

08005890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d020      	beq.n	80058f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d01b      	beq.n	80058f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0202 	mvn.w	r2, #2
 80058c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	f003 0303 	and.w	r3, r3, #3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f8d2 	bl	8005a84 <HAL_TIM_IC_CaptureCallback>
 80058e0:	e005      	b.n	80058ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f8c4 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f8d5 	bl	8005a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d020      	beq.n	8005940 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01b      	beq.n	8005940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f06f 0204 	mvn.w	r2, #4
 8005910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2202      	movs	r2, #2
 8005916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f8ac 	bl	8005a84 <HAL_TIM_IC_CaptureCallback>
 800592c:	e005      	b.n	800593a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f89e 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f8af 	bl	8005a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d020      	beq.n	800598c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01b      	beq.n	800598c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f06f 0208 	mvn.w	r2, #8
 800595c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2204      	movs	r2, #4
 8005962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	f003 0303 	and.w	r3, r3, #3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f886 	bl	8005a84 <HAL_TIM_IC_CaptureCallback>
 8005978:	e005      	b.n	8005986 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f878 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f889 	bl	8005a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f003 0310 	and.w	r3, r3, #16
 8005992:	2b00      	cmp	r3, #0
 8005994:	d020      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f003 0310 	and.w	r3, r3, #16
 800599c:	2b00      	cmp	r3, #0
 800599e:	d01b      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f06f 0210 	mvn.w	r2, #16
 80059a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2208      	movs	r2, #8
 80059ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 f860 	bl	8005a84 <HAL_TIM_IC_CaptureCallback>
 80059c4:	e005      	b.n	80059d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f852 	bl	8005a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f000 f863 	bl	8005a98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00c      	beq.n	80059fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f06f 0201 	mvn.w	r2, #1
 80059f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7fb f89c 	bl	8000b34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00c      	beq.n	8005a20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d007      	beq.n	8005a20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f900 	bl	8005c20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00c      	beq.n	8005a44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d007      	beq.n	8005a44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f834 	bl	8005aac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00c      	beq.n	8005a68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f003 0320 	and.w	r3, r3, #32
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d007      	beq.n	8005a68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f06f 0220 	mvn.w	r2, #32
 8005a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f8d2 	bl	8005c0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a68:	bf00      	nop
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aa0:	bf00      	nop
 8005aa2:	370c      	adds	r7, #12
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ab4:	bf00      	nop
 8005ab6:	370c      	adds	r7, #12
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a43      	ldr	r2, [pc, #268]	@ (8005be0 <TIM_Base_SetConfig+0x120>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d013      	beq.n	8005b00 <TIM_Base_SetConfig+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ade:	d00f      	beq.n	8005b00 <TIM_Base_SetConfig+0x40>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a40      	ldr	r2, [pc, #256]	@ (8005be4 <TIM_Base_SetConfig+0x124>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d00b      	beq.n	8005b00 <TIM_Base_SetConfig+0x40>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a3f      	ldr	r2, [pc, #252]	@ (8005be8 <TIM_Base_SetConfig+0x128>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d007      	beq.n	8005b00 <TIM_Base_SetConfig+0x40>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a3e      	ldr	r2, [pc, #248]	@ (8005bec <TIM_Base_SetConfig+0x12c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d003      	beq.n	8005b00 <TIM_Base_SetConfig+0x40>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a3d      	ldr	r2, [pc, #244]	@ (8005bf0 <TIM_Base_SetConfig+0x130>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d108      	bne.n	8005b12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a32      	ldr	r2, [pc, #200]	@ (8005be0 <TIM_Base_SetConfig+0x120>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d02b      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b20:	d027      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a2f      	ldr	r2, [pc, #188]	@ (8005be4 <TIM_Base_SetConfig+0x124>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d023      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005be8 <TIM_Base_SetConfig+0x128>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d01f      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a2d      	ldr	r2, [pc, #180]	@ (8005bec <TIM_Base_SetConfig+0x12c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d01b      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf0 <TIM_Base_SetConfig+0x130>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d017      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a2b      	ldr	r2, [pc, #172]	@ (8005bf4 <TIM_Base_SetConfig+0x134>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d013      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf8 <TIM_Base_SetConfig+0x138>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00f      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a29      	ldr	r2, [pc, #164]	@ (8005bfc <TIM_Base_SetConfig+0x13c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00b      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a28      	ldr	r2, [pc, #160]	@ (8005c00 <TIM_Base_SetConfig+0x140>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d007      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a27      	ldr	r2, [pc, #156]	@ (8005c04 <TIM_Base_SetConfig+0x144>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d003      	beq.n	8005b72 <TIM_Base_SetConfig+0xb2>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a26      	ldr	r2, [pc, #152]	@ (8005c08 <TIM_Base_SetConfig+0x148>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d108      	bne.n	8005b84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8005be0 <TIM_Base_SetConfig+0x120>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d003      	beq.n	8005bb2 <TIM_Base_SetConfig+0xf2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a10      	ldr	r2, [pc, #64]	@ (8005bf0 <TIM_Base_SetConfig+0x130>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d103      	bne.n	8005bba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	691a      	ldr	r2, [r3, #16]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f043 0204 	orr.w	r2, r3, #4
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	601a      	str	r2, [r3, #0]
}
 8005bd2:	bf00      	nop
 8005bd4:	3714      	adds	r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	40010000 	.word	0x40010000
 8005be4:	40000400 	.word	0x40000400
 8005be8:	40000800 	.word	0x40000800
 8005bec:	40000c00 	.word	0x40000c00
 8005bf0:	40010400 	.word	0x40010400
 8005bf4:	40014000 	.word	0x40014000
 8005bf8:	40014400 	.word	0x40014400
 8005bfc:	40014800 	.word	0x40014800
 8005c00:	40001800 	.word	0x40001800
 8005c04:	40001c00 	.word	0x40001c00
 8005c08:	40002000 	.word	0x40002000

08005c0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c34:	b084      	sub	sp, #16
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b084      	sub	sp, #16
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
 8005c3e:	f107 001c 	add.w	r0, r7, #28
 8005c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d123      	bne.n	8005c96 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005c76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d105      	bne.n	8005c8a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f9dc 	bl	8006048 <USB_CoreReset>
 8005c90:	4603      	mov	r3, r0
 8005c92:	73fb      	strb	r3, [r7, #15]
 8005c94:	e01b      	b.n	8005cce <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f9d0 	bl	8006048 <USB_CoreReset>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005cac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d106      	bne.n	8005cc2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	639a      	str	r2, [r3, #56]	@ 0x38
 8005cc0:	e005      	b.n	8005cce <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005cce:	7fbb      	ldrb	r3, [r7, #30]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d10b      	bne.n	8005cec <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f043 0206 	orr.w	r2, r3, #6
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f043 0220 	orr.w	r2, r3, #32
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005cf8:	b004      	add	sp, #16
 8005cfa:	4770      	bx	lr

08005cfc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f043 0201 	orr.w	r2, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b083      	sub	sp, #12
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f023 0201 	bic.w	r2, r3, #1
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d5c:	78fb      	ldrb	r3, [r7, #3]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d115      	bne.n	8005d8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d6e:	200a      	movs	r0, #10
 8005d70:	f7fb f9fa 	bl	8001168 <HAL_Delay>
      ms += 10U;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	330a      	adds	r3, #10
 8005d78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f956 	bl	800602c <USB_GetMode>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d01e      	beq.n	8005dc4 <USB_SetCurrentMode+0x84>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2bc7      	cmp	r3, #199	@ 0xc7
 8005d8a:	d9f0      	bls.n	8005d6e <USB_SetCurrentMode+0x2e>
 8005d8c:	e01a      	b.n	8005dc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d8e:	78fb      	ldrb	r3, [r7, #3]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d115      	bne.n	8005dc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005da0:	200a      	movs	r0, #10
 8005da2:	f7fb f9e1 	bl	8001168 <HAL_Delay>
      ms += 10U;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	330a      	adds	r3, #10
 8005daa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f93d 	bl	800602c <USB_GetMode>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d005      	beq.n	8005dc4 <USB_SetCurrentMode+0x84>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2bc7      	cmp	r3, #199	@ 0xc7
 8005dbc:	d9f0      	bls.n	8005da0 <USB_SetCurrentMode+0x60>
 8005dbe:	e001      	b.n	8005dc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e005      	b.n	8005dd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2bc8      	cmp	r3, #200	@ 0xc8
 8005dc8:	d101      	bne.n	8005dce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e000      	b.n	8005dd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	3301      	adds	r3, #1
 8005dea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005df2:	d901      	bls.n	8005df8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e01b      	b.n	8005e30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	daf2      	bge.n	8005de6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005e00:	2300      	movs	r3, #0
 8005e02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	019b      	lsls	r3, r3, #6
 8005e08:	f043 0220 	orr.w	r2, r3, #32
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	3301      	adds	r3, #1
 8005e14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e1c:	d901      	bls.n	8005e22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e006      	b.n	8005e30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f003 0320 	and.w	r3, r3, #32
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d0f0      	beq.n	8005e10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3714      	adds	r7, #20
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e54:	d901      	bls.n	8005e5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e018      	b.n	8005e8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	daf2      	bge.n	8005e48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2210      	movs	r2, #16
 8005e6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e78:	d901      	bls.n	8005e7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e006      	b.n	8005e8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	f003 0310 	and.w	r3, r3, #16
 8005e86:	2b10      	cmp	r3, #16
 8005e88:	d0f0      	beq.n	8005e6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3714      	adds	r7, #20
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b089      	sub	sp, #36	@ 0x24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	71fb      	strb	r3, [r7, #7]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005eb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d123      	bne.n	8005f06 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ebe:	88bb      	ldrh	r3, [r7, #4]
 8005ec0:	3303      	adds	r3, #3
 8005ec2:	089b      	lsrs	r3, r3, #2
 8005ec4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61bb      	str	r3, [r7, #24]
 8005eca:	e018      	b.n	8005efe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ecc:	79fb      	ldrb	r3, [r7, #7]
 8005ece:	031a      	lsls	r2, r3, #12
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ed8:	461a      	mov	r2, r3
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	3301      	adds	r3, #1
 8005eea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005ef8:	69bb      	ldr	r3, [r7, #24]
 8005efa:	3301      	adds	r3, #1
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	69ba      	ldr	r2, [r7, #24]
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d3e2      	bcc.n	8005ecc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3724      	adds	r7, #36	@ 0x24
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b08b      	sub	sp, #44	@ 0x2c
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005f2a:	88fb      	ldrh	r3, [r7, #6]
 8005f2c:	089b      	lsrs	r3, r3, #2
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005f32:	88fb      	ldrh	r3, [r7, #6]
 8005f34:	f003 0303 	and.w	r3, r3, #3
 8005f38:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	623b      	str	r3, [r7, #32]
 8005f3e:	e014      	b.n	8005f6a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	3301      	adds	r3, #1
 8005f50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f54:	3301      	adds	r3, #1
 8005f56:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f60:	3301      	adds	r3, #1
 8005f62:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	3301      	adds	r3, #1
 8005f68:	623b      	str	r3, [r7, #32]
 8005f6a:	6a3a      	ldr	r2, [r7, #32]
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d3e6      	bcc.n	8005f40 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f72:	8bfb      	ldrh	r3, [r7, #30]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01e      	beq.n	8005fb6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f82:	461a      	mov	r2, r3
 8005f84:	f107 0310 	add.w	r3, r7, #16
 8005f88:	6812      	ldr	r2, [r2, #0]
 8005f8a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	fa22 f303 	lsr.w	r3, r2, r3
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9c:	701a      	strb	r2, [r3, #0]
      i++;
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	623b      	str	r3, [r7, #32]
      pDest++;
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005faa:	8bfb      	ldrh	r3, [r7, #30]
 8005fac:	3b01      	subs	r3, #1
 8005fae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005fb0:	8bfb      	ldrh	r3, [r7, #30]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1ea      	bne.n	8005f8c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	372c      	adds	r7, #44	@ 0x2c
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b085      	sub	sp, #20
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005ffa:	78fb      	ldrb	r3, [r7, #3]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4413      	add	r3, r2
 8006002:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4413      	add	r3, r2
 8006012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	4013      	ands	r3, r2
 800601c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800601e:	68bb      	ldr	r3, [r7, #8]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3714      	adds	r7, #20
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	f003 0301 	and.w	r3, r3, #1
}
 800603c:	4618      	mov	r0, r3
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006050:	2300      	movs	r3, #0
 8006052:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	3301      	adds	r3, #1
 8006058:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006060:	d901      	bls.n	8006066 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e022      	b.n	80060ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	daf2      	bge.n	8006054 <USB_CoreReset+0xc>

  count = 10U;
 800606e:	230a      	movs	r3, #10
 8006070:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006072:	e002      	b.n	800607a <USB_CoreReset+0x32>
  {
    count--;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3b01      	subs	r3, #1
 8006078:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d1f9      	bne.n	8006074 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	f043 0201 	orr.w	r2, r3, #1
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	3301      	adds	r3, #1
 8006090:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006098:	d901      	bls.n	800609e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e006      	b.n	80060ac <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d0f0      	beq.n	800608c <USB_CoreReset+0x44>

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060b8:	b084      	sub	sp, #16
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b086      	sub	sp, #24
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80060c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80060ca:	2300      	movs	r3, #0
 80060cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80060d8:	461a      	mov	r2, r3
 80060da:	2300      	movs	r3, #0
 80060dc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060fa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610a:	2b00      	cmp	r3, #0
 800610c:	d119      	bne.n	8006142 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800610e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006112:	2b01      	cmp	r3, #1
 8006114:	d10a      	bne.n	800612c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006124:	f043 0304 	orr.w	r3, r3, #4
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	e014      	b.n	8006156 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800613a:	f023 0304 	bic.w	r3, r3, #4
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	e009      	b.n	8006156 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006150:	f023 0304 	bic.w	r3, r3, #4
 8006154:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006156:	2110      	movs	r1, #16
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff fe3d 	bl	8005dd8 <USB_FlushTxFifo>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d001      	beq.n	8006168 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f7ff fe67 	bl	8005e3c <USB_FlushRxFifo>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d001      	beq.n	8006178 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006178:	2300      	movs	r3, #0
 800617a:	613b      	str	r3, [r7, #16]
 800617c:	e015      	b.n	80061aa <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4413      	add	r3, r2
 8006186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800618a:	461a      	mov	r2, r3
 800618c:	f04f 33ff 	mov.w	r3, #4294967295
 8006190:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	4413      	add	r3, r2
 800619a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800619e:	461a      	mov	r2, r3
 80061a0:	2300      	movs	r3, #0
 80061a2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	3301      	adds	r3, #1
 80061a8:	613b      	str	r3, [r7, #16]
 80061aa:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80061ae:	461a      	mov	r2, r3
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d3e3      	bcc.n	800617e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f04f 32ff 	mov.w	r2, #4294967295
 80061c2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a18      	ldr	r2, [pc, #96]	@ (8006228 <USB_HostInit+0x170>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d10b      	bne.n	80061e4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061d2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a15      	ldr	r2, [pc, #84]	@ (800622c <USB_HostInit+0x174>)
 80061d8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a14      	ldr	r2, [pc, #80]	@ (8006230 <USB_HostInit+0x178>)
 80061de:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80061e2:	e009      	b.n	80061f8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2280      	movs	r2, #128	@ 0x80
 80061e8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a11      	ldr	r2, [pc, #68]	@ (8006234 <USB_HostInit+0x17c>)
 80061ee:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a11      	ldr	r2, [pc, #68]	@ (8006238 <USB_HostInit+0x180>)
 80061f4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80061f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d105      	bne.n	800620c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	f043 0210 	orr.w	r2, r3, #16
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	699a      	ldr	r2, [r3, #24]
 8006210:	4b0a      	ldr	r3, [pc, #40]	@ (800623c <USB_HostInit+0x184>)
 8006212:	4313      	orrs	r3, r2
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006218:	7dfb      	ldrb	r3, [r7, #23]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006224:	b004      	add	sp, #16
 8006226:	4770      	bx	lr
 8006228:	40040000 	.word	0x40040000
 800622c:	01000200 	.word	0x01000200
 8006230:	00e00300 	.word	0x00e00300
 8006234:	00600080 	.word	0x00600080
 8006238:	004000e0 	.word	0x004000e0
 800623c:	a3200008 	.word	0xa3200008

08006240 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	460b      	mov	r3, r1
 800624a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800625e:	f023 0303 	bic.w	r3, r3, #3
 8006262:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	78fb      	ldrb	r3, [r7, #3]
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	68f9      	ldr	r1, [r7, #12]
 8006274:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006278:	4313      	orrs	r3, r2
 800627a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	2b01      	cmp	r3, #1
 8006280:	d107      	bne.n	8006292 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006288:	461a      	mov	r2, r3
 800628a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800628e:	6053      	str	r3, [r2, #4]
 8006290:	e00c      	b.n	80062ac <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006292:	78fb      	ldrb	r3, [r7, #3]
 8006294:	2b02      	cmp	r3, #2
 8006296:	d107      	bne.n	80062a8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800629e:	461a      	mov	r2, r3
 80062a0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80062a4:	6053      	str	r3, [r2, #4]
 80062a6:	e001      	b.n	80062ac <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e000      	b.n	80062ae <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80062da:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80062e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062e8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80062ea:	2064      	movs	r0, #100	@ 0x64
 80062ec:	f7fa ff3c 	bl	8001168 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80062f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062fc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80062fe:	200a      	movs	r0, #10
 8006300:	f7fa ff32 	bl	8001168 <HAL_Delay>

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3710      	adds	r7, #16
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800630e:	b480      	push	{r7}
 8006310:	b085      	sub	sp, #20
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
 8006316:	460b      	mov	r3, r1
 8006318:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800631e:	2300      	movs	r3, #0
 8006320:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006332:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d109      	bne.n	8006352 <USB_DriveVbus+0x44>
 800633e:	78fb      	ldrb	r3, [r7, #3]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d106      	bne.n	8006352 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800634c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006350:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635c:	d109      	bne.n	8006372 <USB_DriveVbus+0x64>
 800635e:	78fb      	ldrb	r3, [r7, #3]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d106      	bne.n	8006372 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	68fa      	ldr	r2, [r7, #12]
 8006368:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800636c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006370:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006380:	b480      	push	{r7}
 8006382:	b085      	sub	sp, #20
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800638c:	2300      	movs	r3, #0
 800638e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	0c5b      	lsrs	r3, r3, #17
 800639e:	f003 0303 	and.w	r3, r3, #3
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3714      	adds	r7, #20
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80063ae:	b480      	push	{r7}
 80063b0:	b085      	sub	sp, #20
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	b29b      	uxth	r3, r3
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b088      	sub	sp, #32
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	4608      	mov	r0, r1
 80063da:	4611      	mov	r1, r2
 80063dc:	461a      	mov	r2, r3
 80063de:	4603      	mov	r3, r0
 80063e0:	70fb      	strb	r3, [r7, #3]
 80063e2:	460b      	mov	r3, r1
 80063e4:	70bb      	strb	r3, [r7, #2]
 80063e6:	4613      	mov	r3, r2
 80063e8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80063ea:	2300      	movs	r3, #0
 80063ec:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80063f2:	78fb      	ldrb	r3, [r7, #3]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063fe:	461a      	mov	r2, r3
 8006400:	f04f 33ff 	mov.w	r3, #4294967295
 8006404:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006406:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800640a:	2b03      	cmp	r3, #3
 800640c:	d87c      	bhi.n	8006508 <USB_HC_Init+0x138>
 800640e:	a201      	add	r2, pc, #4	@ (adr r2, 8006414 <USB_HC_Init+0x44>)
 8006410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006414:	08006425 	.word	0x08006425
 8006418:	080064cb 	.word	0x080064cb
 800641c:	08006425 	.word	0x08006425
 8006420:	0800648d 	.word	0x0800648d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006424:	78fb      	ldrb	r3, [r7, #3]
 8006426:	015a      	lsls	r2, r3, #5
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	4413      	add	r3, r2
 800642c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006430:	461a      	mov	r2, r3
 8006432:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006436:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006438:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800643c:	2b00      	cmp	r3, #0
 800643e:	da10      	bge.n	8006462 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006440:	78fb      	ldrb	r3, [r7, #3]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	4413      	add	r3, r2
 8006448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	78fa      	ldrb	r2, [r7, #3]
 8006450:	0151      	lsls	r1, r2, #5
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	440a      	add	r2, r1
 8006456:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800645a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800645e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006460:	e055      	b.n	800650e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a6f      	ldr	r2, [pc, #444]	@ (8006624 <USB_HC_Init+0x254>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d151      	bne.n	800650e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800646a:	78fb      	ldrb	r3, [r7, #3]
 800646c:	015a      	lsls	r2, r3, #5
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	4413      	add	r3, r2
 8006472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	78fa      	ldrb	r2, [r7, #3]
 800647a:	0151      	lsls	r1, r2, #5
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	440a      	add	r2, r1
 8006480:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006484:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006488:	60d3      	str	r3, [r2, #12]
      break;
 800648a:	e040      	b.n	800650e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800648c:	78fb      	ldrb	r3, [r7, #3]
 800648e:	015a      	lsls	r2, r3, #5
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	4413      	add	r3, r2
 8006494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006498:	461a      	mov	r2, r3
 800649a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800649e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80064a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	da34      	bge.n	8006512 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	015a      	lsls	r2, r3, #5
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	4413      	add	r3, r2
 80064b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	78fa      	ldrb	r2, [r7, #3]
 80064b8:	0151      	lsls	r1, r2, #5
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	440a      	add	r2, r1
 80064be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80064c8:	e023      	b.n	8006512 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80064ca:	78fb      	ldrb	r3, [r7, #3]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064d6:	461a      	mov	r2, r3
 80064d8:	f240 2325 	movw	r3, #549	@ 0x225
 80064dc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80064de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	da17      	bge.n	8006516 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80064e6:	78fb      	ldrb	r3, [r7, #3]
 80064e8:	015a      	lsls	r2, r3, #5
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	4413      	add	r3, r2
 80064ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	78fa      	ldrb	r2, [r7, #3]
 80064f6:	0151      	lsls	r1, r2, #5
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	440a      	add	r2, r1
 80064fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006500:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006504:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006506:	e006      	b.n	8006516 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	77fb      	strb	r3, [r7, #31]
      break;
 800650c:	e004      	b.n	8006518 <USB_HC_Init+0x148>
      break;
 800650e:	bf00      	nop
 8006510:	e002      	b.n	8006518 <USB_HC_Init+0x148>
      break;
 8006512:	bf00      	nop
 8006514:	e000      	b.n	8006518 <USB_HC_Init+0x148>
      break;
 8006516:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	4413      	add	r3, r2
 8006520:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006524:	461a      	mov	r2, r3
 8006526:	2300      	movs	r3, #0
 8006528:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800652a:	78fb      	ldrb	r3, [r7, #3]
 800652c:	015a      	lsls	r2, r3, #5
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	4413      	add	r3, r2
 8006532:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	78fa      	ldrb	r2, [r7, #3]
 800653a:	0151      	lsls	r1, r2, #5
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	440a      	add	r2, r1
 8006540:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006544:	f043 0302 	orr.w	r3, r3, #2
 8006548:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006550:	699a      	ldr	r2, [r3, #24]
 8006552:	78fb      	ldrb	r3, [r7, #3]
 8006554:	f003 030f 	and.w	r3, r3, #15
 8006558:	2101      	movs	r1, #1
 800655a:	fa01 f303 	lsl.w	r3, r1, r3
 800655e:	6939      	ldr	r1, [r7, #16]
 8006560:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006564:	4313      	orrs	r3, r2
 8006566:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006574:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006578:	2b00      	cmp	r3, #0
 800657a:	da03      	bge.n	8006584 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800657c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006580:	61bb      	str	r3, [r7, #24]
 8006582:	e001      	b.n	8006588 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006584:	2300      	movs	r3, #0
 8006586:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f7ff fef9 	bl	8006380 <USB_GetHostSpeed>
 800658e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006590:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006594:	2b02      	cmp	r3, #2
 8006596:	d106      	bne.n	80065a6 <USB_HC_Init+0x1d6>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d003      	beq.n	80065a6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800659e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80065a2:	617b      	str	r3, [r7, #20]
 80065a4:	e001      	b.n	80065aa <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80065aa:	787b      	ldrb	r3, [r7, #1]
 80065ac:	059b      	lsls	r3, r3, #22
 80065ae:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80065b2:	78bb      	ldrb	r3, [r7, #2]
 80065b4:	02db      	lsls	r3, r3, #11
 80065b6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80065ba:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80065bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80065c0:	049b      	lsls	r3, r3, #18
 80065c2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80065c6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80065c8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80065ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80065ce:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	431a      	orrs	r2, r3
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80065d8:	78fa      	ldrb	r2, [r7, #3]
 80065da:	0151      	lsls	r1, r2, #5
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	440a      	add	r2, r1
 80065e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80065e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80065e8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80065ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	d003      	beq.n	80065fa <USB_HC_Init+0x22a>
 80065f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d10f      	bne.n	800661a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80065fa:	78fb      	ldrb	r3, [r7, #3]
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	4413      	add	r3, r2
 8006602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	78fa      	ldrb	r2, [r7, #3]
 800660a:	0151      	lsls	r1, r2, #5
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	440a      	add	r2, r1
 8006610:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006614:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006618:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800661a:	7ffb      	ldrb	r3, [r7, #31]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3720      	adds	r7, #32
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	40040000 	.word	0x40040000

08006628 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b08c      	sub	sp, #48	@ 0x30
 800662c:	af02      	add	r7, sp, #8
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	4613      	mov	r3, r2
 8006634:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	785b      	ldrb	r3, [r3, #1]
 800663e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006640:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006644:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	4a5d      	ldr	r2, [pc, #372]	@ (80067c0 <USB_HC_StartXfer+0x198>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d12f      	bne.n	80066ae <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	2b01      	cmp	r3, #1
 8006652:	d11c      	bne.n	800668e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	7c9b      	ldrb	r3, [r3, #18]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d003      	beq.n	8006664 <USB_HC_StartXfer+0x3c>
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	7c9b      	ldrb	r3, [r3, #18]
 8006660:	2b02      	cmp	r3, #2
 8006662:	d124      	bne.n	80066ae <USB_HC_StartXfer+0x86>
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	799b      	ldrb	r3, [r3, #6]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d120      	bne.n	80066ae <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	4413      	add	r3, r2
 8006674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	69fa      	ldr	r2, [r7, #28]
 800667c:	0151      	lsls	r1, r2, #5
 800667e:	6a3a      	ldr	r2, [r7, #32]
 8006680:	440a      	add	r2, r1
 8006682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800668a:	60d3      	str	r3, [r2, #12]
 800668c:	e00f      	b.n	80066ae <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	791b      	ldrb	r3, [r3, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10b      	bne.n	80066ae <USB_HC_StartXfer+0x86>
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	795b      	ldrb	r3, [r3, #5]
 800669a:	2b01      	cmp	r3, #1
 800669c:	d107      	bne.n	80066ae <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	785b      	ldrb	r3, [r3, #1]
 80066a2:	4619      	mov	r1, r3
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f000 fb6b 	bl	8006d80 <USB_DoPing>
        return HAL_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	e232      	b.n	8006b14 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	799b      	ldrb	r3, [r3, #6]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d158      	bne.n	8006768 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80066b6:	2301      	movs	r3, #1
 80066b8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	78db      	ldrb	r3, [r3, #3]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d007      	beq.n	80066d2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80066c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	8a92      	ldrh	r2, [r2, #20]
 80066c8:	fb03 f202 	mul.w	r2, r3, r2
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	61da      	str	r2, [r3, #28]
 80066d0:	e07c      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	7c9b      	ldrb	r3, [r3, #18]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d130      	bne.n	800673c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	2bbc      	cmp	r3, #188	@ 0xbc
 80066e0:	d918      	bls.n	8006714 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	8a9b      	ldrh	r3, [r3, #20]
 80066e6:	461a      	mov	r2, r3
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	69da      	ldr	r2, [r3, #28]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d003      	beq.n	8006704 <USB_HC_StartXfer+0xdc>
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	2b02      	cmp	r3, #2
 8006702:	d103      	bne.n	800670c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2202      	movs	r2, #2
 8006708:	60da      	str	r2, [r3, #12]
 800670a:	e05f      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	2201      	movs	r2, #1
 8006710:	60da      	str	r2, [r3, #12]
 8006712:	e05b      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	6a1a      	ldr	r2, [r3, #32]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d007      	beq.n	8006734 <USB_HC_StartXfer+0x10c>
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	2b02      	cmp	r3, #2
 800672a:	d003      	beq.n	8006734 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2204      	movs	r2, #4
 8006730:	60da      	str	r2, [r3, #12]
 8006732:	e04b      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	2203      	movs	r2, #3
 8006738:	60da      	str	r2, [r3, #12]
 800673a:	e047      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800673c:	79fb      	ldrb	r3, [r7, #7]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d10d      	bne.n	800675e <USB_HC_StartXfer+0x136>
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	68ba      	ldr	r2, [r7, #8]
 8006748:	8a92      	ldrh	r2, [r2, #20]
 800674a:	4293      	cmp	r3, r2
 800674c:	d907      	bls.n	800675e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800674e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	8a92      	ldrh	r2, [r2, #20]
 8006754:	fb03 f202 	mul.w	r2, r3, r2
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	61da      	str	r2, [r3, #28]
 800675c:	e036      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	6a1a      	ldr	r2, [r3, #32]
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	61da      	str	r2, [r3, #28]
 8006766:	e031      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	6a1b      	ldr	r3, [r3, #32]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d018      	beq.n	80067a2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	8a92      	ldrh	r2, [r2, #20]
 8006778:	4413      	add	r3, r2
 800677a:	3b01      	subs	r3, #1
 800677c:	68ba      	ldr	r2, [r7, #8]
 800677e:	8a92      	ldrh	r2, [r2, #20]
 8006780:	fbb3 f3f2 	udiv	r3, r3, r2
 8006784:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006786:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006788:	8b7b      	ldrh	r3, [r7, #26]
 800678a:	429a      	cmp	r2, r3
 800678c:	d90b      	bls.n	80067a6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800678e:	8b7b      	ldrh	r3, [r7, #26]
 8006790:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006792:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006794:	68ba      	ldr	r2, [r7, #8]
 8006796:	8a92      	ldrh	r2, [r2, #20]
 8006798:	fb03 f202 	mul.w	r2, r3, r2
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	61da      	str	r2, [r3, #28]
 80067a0:	e001      	b.n	80067a6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80067a2:	2301      	movs	r3, #1
 80067a4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	78db      	ldrb	r3, [r3, #3]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00a      	beq.n	80067c4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80067ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	8a92      	ldrh	r2, [r2, #20]
 80067b4:	fb03 f202 	mul.w	r2, r3, r2
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	61da      	str	r2, [r3, #28]
 80067bc:	e006      	b.n	80067cc <USB_HC_StartXfer+0x1a4>
 80067be:	bf00      	nop
 80067c0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	6a1a      	ldr	r2, [r3, #32]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	69db      	ldr	r3, [r3, #28]
 80067d0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80067d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80067d6:	04d9      	lsls	r1, r3, #19
 80067d8:	4ba3      	ldr	r3, [pc, #652]	@ (8006a68 <USB_HC_StartXfer+0x440>)
 80067da:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80067dc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	7d9b      	ldrb	r3, [r3, #22]
 80067e2:	075b      	lsls	r3, r3, #29
 80067e4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80067e8:	69f9      	ldr	r1, [r7, #28]
 80067ea:	0148      	lsls	r0, r1, #5
 80067ec:	6a39      	ldr	r1, [r7, #32]
 80067ee:	4401      	add	r1, r0
 80067f0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80067f4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80067f6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80067f8:	79fb      	ldrb	r3, [r7, #7]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d009      	beq.n	8006812 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	6999      	ldr	r1, [r3, #24]
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	015a      	lsls	r2, r3, #5
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	4413      	add	r3, r2
 800680a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800680e:	460a      	mov	r2, r1
 8006810:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	bf0c      	ite	eq
 8006822:	2301      	moveq	r3, #1
 8006824:	2300      	movne	r3, #0
 8006826:	b2db      	uxtb	r3, r3
 8006828:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	015a      	lsls	r2, r3, #5
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	4413      	add	r3, r2
 8006832:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	69fa      	ldr	r2, [r7, #28]
 800683a:	0151      	lsls	r1, r2, #5
 800683c:	6a3a      	ldr	r2, [r7, #32]
 800683e:	440a      	add	r2, r1
 8006840:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006844:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006848:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	6a3b      	ldr	r3, [r7, #32]
 8006850:	4413      	add	r3, r2
 8006852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	7e7b      	ldrb	r3, [r7, #25]
 800685a:	075b      	lsls	r3, r3, #29
 800685c:	69f9      	ldr	r1, [r7, #28]
 800685e:	0148      	lsls	r0, r1, #5
 8006860:	6a39      	ldr	r1, [r7, #32]
 8006862:	4401      	add	r1, r0
 8006864:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006868:	4313      	orrs	r3, r2
 800686a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	799b      	ldrb	r3, [r3, #6]
 8006870:	2b01      	cmp	r3, #1
 8006872:	f040 80c3 	bne.w	80069fc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	7c5b      	ldrb	r3, [r3, #17]
 800687a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006880:	4313      	orrs	r3, r2
 8006882:	69fa      	ldr	r2, [r7, #28]
 8006884:	0151      	lsls	r1, r2, #5
 8006886:	6a3a      	ldr	r2, [r7, #32]
 8006888:	440a      	add	r2, r1
 800688a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800688e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006892:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	4413      	add	r3, r2
 800689c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	69fa      	ldr	r2, [r7, #28]
 80068a4:	0151      	lsls	r1, r2, #5
 80068a6:	6a3a      	ldr	r2, [r7, #32]
 80068a8:	440a      	add	r2, r1
 80068aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068ae:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80068b2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	79db      	ldrb	r3, [r3, #7]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d123      	bne.n	8006904 <USB_HC_StartXfer+0x2dc>
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	78db      	ldrb	r3, [r3, #3]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d11f      	bne.n	8006904 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	015a      	lsls	r2, r3, #5
 80068c8:	6a3b      	ldr	r3, [r7, #32]
 80068ca:	4413      	add	r3, r2
 80068cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	69fa      	ldr	r2, [r7, #28]
 80068d4:	0151      	lsls	r1, r2, #5
 80068d6:	6a3a      	ldr	r2, [r7, #32]
 80068d8:	440a      	add	r2, r1
 80068da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	69fa      	ldr	r2, [r7, #28]
 80068f4:	0151      	lsls	r1, r2, #5
 80068f6:	6a3a      	ldr	r2, [r7, #32]
 80068f8:	440a      	add	r2, r1
 80068fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006902:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	7c9b      	ldrb	r3, [r3, #18]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d003      	beq.n	8006914 <USB_HC_StartXfer+0x2ec>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	7c9b      	ldrb	r3, [r3, #18]
 8006910:	2b03      	cmp	r3, #3
 8006912:	d117      	bne.n	8006944 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006918:	2b01      	cmp	r3, #1
 800691a:	d113      	bne.n	8006944 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	78db      	ldrb	r3, [r3, #3]
 8006920:	2b01      	cmp	r3, #1
 8006922:	d10f      	bne.n	8006944 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	015a      	lsls	r2, r3, #5
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	4413      	add	r3, r2
 800692c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	69fa      	ldr	r2, [r7, #28]
 8006934:	0151      	lsls	r1, r2, #5
 8006936:	6a3a      	ldr	r2, [r7, #32]
 8006938:	440a      	add	r2, r1
 800693a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800693e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006942:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	7c9b      	ldrb	r3, [r3, #18]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d162      	bne.n	8006a12 <USB_HC_StartXfer+0x3ea>
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	78db      	ldrb	r3, [r3, #3]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d15e      	bne.n	8006a12 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	3b01      	subs	r3, #1
 800695a:	2b03      	cmp	r3, #3
 800695c:	d858      	bhi.n	8006a10 <USB_HC_StartXfer+0x3e8>
 800695e:	a201      	add	r2, pc, #4	@ (adr r2, 8006964 <USB_HC_StartXfer+0x33c>)
 8006960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006964:	08006975 	.word	0x08006975
 8006968:	08006997 	.word	0x08006997
 800696c:	080069b9 	.word	0x080069b9
 8006970:	080069db 	.word	0x080069db
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006974:	69fb      	ldr	r3, [r7, #28]
 8006976:	015a      	lsls	r2, r3, #5
 8006978:	6a3b      	ldr	r3, [r7, #32]
 800697a:	4413      	add	r3, r2
 800697c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	69fa      	ldr	r2, [r7, #28]
 8006984:	0151      	lsls	r1, r2, #5
 8006986:	6a3a      	ldr	r2, [r7, #32]
 8006988:	440a      	add	r2, r1
 800698a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800698e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006992:	6053      	str	r3, [r2, #4]
          break;
 8006994:	e03d      	b.n	8006a12 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	015a      	lsls	r2, r3, #5
 800699a:	6a3b      	ldr	r3, [r7, #32]
 800699c:	4413      	add	r3, r2
 800699e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	69fa      	ldr	r2, [r7, #28]
 80069a6:	0151      	lsls	r1, r2, #5
 80069a8:	6a3a      	ldr	r2, [r7, #32]
 80069aa:	440a      	add	r2, r1
 80069ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069b0:	f043 030e 	orr.w	r3, r3, #14
 80069b4:	6053      	str	r3, [r2, #4]
          break;
 80069b6:	e02c      	b.n	8006a12 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	015a      	lsls	r2, r3, #5
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	4413      	add	r3, r2
 80069c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	69fa      	ldr	r2, [r7, #28]
 80069c8:	0151      	lsls	r1, r2, #5
 80069ca:	6a3a      	ldr	r2, [r7, #32]
 80069cc:	440a      	add	r2, r1
 80069ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80069d6:	6053      	str	r3, [r2, #4]
          break;
 80069d8:	e01b      	b.n	8006a12 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	015a      	lsls	r2, r3, #5
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	4413      	add	r3, r2
 80069e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	69fa      	ldr	r2, [r7, #28]
 80069ea:	0151      	lsls	r1, r2, #5
 80069ec:	6a3a      	ldr	r2, [r7, #32]
 80069ee:	440a      	add	r2, r1
 80069f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069f8:	6053      	str	r3, [r2, #4]
          break;
 80069fa:	e00a      	b.n	8006a12 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	015a      	lsls	r2, r3, #5
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	4413      	add	r3, r2
 8006a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a08:	461a      	mov	r2, r3
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	6053      	str	r3, [r2, #4]
 8006a0e:	e000      	b.n	8006a12 <USB_HC_StartXfer+0x3ea>
          break;
 8006a10:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	6a3b      	ldr	r3, [r7, #32]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a28:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	78db      	ldrb	r3, [r3, #3]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d004      	beq.n	8006a3c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a38:	613b      	str	r3, [r7, #16]
 8006a3a:	e003      	b.n	8006a44 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a42:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a4a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a58:	461a      	mov	r2, r3
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006a5e:	79fb      	ldrb	r3, [r7, #7]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d003      	beq.n	8006a6c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006a64:	2300      	movs	r3, #0
 8006a66:	e055      	b.n	8006b14 <USB_HC_StartXfer+0x4ec>
 8006a68:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	78db      	ldrb	r3, [r3, #3]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d14e      	bne.n	8006b12 <USB_HC_StartXfer+0x4ea>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d04a      	beq.n	8006b12 <USB_HC_StartXfer+0x4ea>
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	79db      	ldrb	r3, [r3, #7]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d146      	bne.n	8006b12 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	7c9b      	ldrb	r3, [r3, #18]
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d831      	bhi.n	8006af0 <USB_HC_StartXfer+0x4c8>
 8006a8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a94 <USB_HC_StartXfer+0x46c>)
 8006a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a92:	bf00      	nop
 8006a94:	08006aa5 	.word	0x08006aa5
 8006a98:	08006ac9 	.word	0x08006ac9
 8006a9c:	08006aa5 	.word	0x08006aa5
 8006aa0:	08006ac9 	.word	0x08006ac9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	3303      	adds	r3, #3
 8006aaa:	089b      	lsrs	r3, r3, #2
 8006aac:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006aae:	8afa      	ldrh	r2, [r7, #22]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d91c      	bls.n	8006af4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	f043 0220 	orr.w	r2, r3, #32
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ac6:	e015      	b.n	8006af4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	3303      	adds	r3, #3
 8006ace:	089b      	lsrs	r3, r3, #2
 8006ad0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006ad2:	8afa      	ldrh	r2, [r7, #22]
 8006ad4:	6a3b      	ldr	r3, [r7, #32]
 8006ad6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d90a      	bls.n	8006af8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	699b      	ldr	r3, [r3, #24]
 8006ae6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	619a      	str	r2, [r3, #24]
        }
        break;
 8006aee:	e003      	b.n	8006af8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006af0:	bf00      	nop
 8006af2:	e002      	b.n	8006afa <USB_HC_StartXfer+0x4d2>
        break;
 8006af4:	bf00      	nop
 8006af6:	e000      	b.n	8006afa <USB_HC_StartXfer+0x4d2>
        break;
 8006af8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	6999      	ldr	r1, [r3, #24]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	785a      	ldrb	r2, [r3, #1]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	2000      	movs	r0, #0
 8006b0a:	9000      	str	r0, [sp, #0]
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f7ff f9c3 	bl	8005e98 <USB_WritePacket>
  }

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3728      	adds	r7, #40	@ 0x28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b2e:	695b      	ldr	r3, [r3, #20]
 8006b30:	b29b      	uxth	r3, r3
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b089      	sub	sp, #36	@ 0x24
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
 8006b46:	460b      	mov	r3, r1
 8006b48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006b52:	2300      	movs	r3, #0
 8006b54:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	015a      	lsls	r2, r3, #5
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	0c9b      	lsrs	r3, r3, #18
 8006b66:	f003 0303 	and.w	r3, r3, #3
 8006b6a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	69fb      	ldr	r3, [r7, #28]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	0fdb      	lsrs	r3, r3, #31
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	0fdb      	lsrs	r3, r3, #31
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f003 0320 	and.w	r3, r3, #32
 8006ba0:	2b20      	cmp	r3, #32
 8006ba2:	d10d      	bne.n	8006bc0 <USB_HC_Halt+0x82>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10a      	bne.n	8006bc0 <USB_HC_Halt+0x82>
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d005      	beq.n	8006bbc <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d002      	beq.n	8006bbc <USB_HC_Halt+0x7e>
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	2b03      	cmp	r3, #3
 8006bba:	d101      	bne.n	8006bc0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	e0d8      	b.n	8006d72 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d002      	beq.n	8006bcc <USB_HC_Halt+0x8e>
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d173      	bne.n	8006cb4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	69ba      	ldr	r2, [r7, #24]
 8006bdc:	0151      	lsls	r1, r2, #5
 8006bde:	69fa      	ldr	r2, [r7, #28]
 8006be0:	440a      	add	r2, r1
 8006be2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006be6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bea:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	f003 0320 	and.w	r3, r3, #32
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d14a      	bne.n	8006c8e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d133      	bne.n	8006c6c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	015a      	lsls	r2, r3, #5
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69ba      	ldr	r2, [r7, #24]
 8006c14:	0151      	lsls	r1, r2, #5
 8006c16:	69fa      	ldr	r2, [r7, #28]
 8006c18:	440a      	add	r2, r1
 8006c1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c22:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	015a      	lsls	r2, r3, #5
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	4413      	add	r3, r2
 8006c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	0151      	lsls	r1, r2, #5
 8006c36:	69fa      	ldr	r2, [r7, #28]
 8006c38:	440a      	add	r2, r1
 8006c3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006c42:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	3301      	adds	r3, #1
 8006c48:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006c50:	d82e      	bhi.n	8006cb0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c68:	d0ec      	beq.n	8006c44 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006c6a:	e081      	b.n	8006d70 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	015a      	lsls	r2, r3, #5
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	4413      	add	r3, r2
 8006c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69ba      	ldr	r2, [r7, #24]
 8006c7c:	0151      	lsls	r1, r2, #5
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	440a      	add	r2, r1
 8006c82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006c8a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006c8c:	e070      	b.n	8006d70 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	69ba      	ldr	r2, [r7, #24]
 8006c9e:	0151      	lsls	r1, r2, #5
 8006ca0:	69fa      	ldr	r2, [r7, #28]
 8006ca2:	440a      	add	r2, r1
 8006ca4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ca8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006cac:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006cae:	e05f      	b.n	8006d70 <USB_HC_Halt+0x232>
            break;
 8006cb0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006cb2:	e05d      	b.n	8006d70 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	69ba      	ldr	r2, [r7, #24]
 8006cc4:	0151      	lsls	r1, r2, #5
 8006cc6:	69fa      	ldr	r2, [r7, #28]
 8006cc8:	440a      	add	r2, r1
 8006cca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006cd2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006cda:	691b      	ldr	r3, [r3, #16]
 8006cdc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d133      	bne.n	8006d4c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	015a      	lsls	r2, r3, #5
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	4413      	add	r3, r2
 8006cec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69ba      	ldr	r2, [r7, #24]
 8006cf4:	0151      	lsls	r1, r2, #5
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	440a      	add	r2, r1
 8006cfa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cfe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d02:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	4413      	add	r3, r2
 8006d0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	69ba      	ldr	r2, [r7, #24]
 8006d14:	0151      	lsls	r1, r2, #5
 8006d16:	69fa      	ldr	r2, [r7, #28]
 8006d18:	440a      	add	r2, r1
 8006d1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d22:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	3301      	adds	r3, #1
 8006d28:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d30:	d81d      	bhi.n	8006d6e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	015a      	lsls	r2, r3, #5
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d48:	d0ec      	beq.n	8006d24 <USB_HC_Halt+0x1e6>
 8006d4a:	e011      	b.n	8006d70 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	69ba      	ldr	r2, [r7, #24]
 8006d5c:	0151      	lsls	r1, r2, #5
 8006d5e:	69fa      	ldr	r2, [r7, #28]
 8006d60:	440a      	add	r2, r1
 8006d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006d6a:	6013      	str	r3, [r2, #0]
 8006d6c:	e000      	b.n	8006d70 <USB_HC_Halt+0x232>
          break;
 8006d6e:	bf00      	nop
    }
  }

  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3724      	adds	r7, #36	@ 0x24
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
	...

08006d80 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	460b      	mov	r3, r1
 8006d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006d90:	78fb      	ldrb	r3, [r7, #3]
 8006d92:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006d94:	2301      	movs	r3, #1
 8006d96:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	04da      	lsls	r2, r3, #19
 8006d9c:	4b15      	ldr	r3, [pc, #84]	@ (8006df4 <USB_DoPing+0x74>)
 8006d9e:	4013      	ands	r3, r2
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	0151      	lsls	r1, r2, #5
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	440a      	add	r2, r1
 8006da8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006db0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	015a      	lsls	r2, r3, #5
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	4413      	add	r3, r2
 8006dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006dc8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006dd0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	015a      	lsls	r2, r3, #5
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	4413      	add	r3, r2
 8006dda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dde:	461a      	mov	r2, r3
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	1ff80000 	.word	0x1ff80000

08006df8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006e00:	2300      	movs	r3, #0
 8006e02:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f7fe ff86 	bl	8005d1e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006e12:	2110      	movs	r1, #16
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f7fe ffdf 	bl	8005dd8 <USB_FlushTxFifo>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7ff f809 	bl	8005e3c <USB_FlushRxFifo>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006e34:	2300      	movs	r3, #0
 8006e36:	61bb      	str	r3, [r7, #24]
 8006e38:	e01f      	b.n	8006e7a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	015a      	lsls	r2, r3, #5
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	4413      	add	r3, r2
 8006e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e50:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e58:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006e60:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e6e:	461a      	mov	r2, r3
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	3301      	adds	r3, #1
 8006e78:	61bb      	str	r3, [r7, #24]
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	2b0f      	cmp	r3, #15
 8006e7e:	d9dc      	bls.n	8006e3a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006e80:	2300      	movs	r3, #0
 8006e82:	61bb      	str	r3, [r7, #24]
 8006e84:	e034      	b.n	8006ef0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	015a      	lsls	r2, r3, #5
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	4413      	add	r3, r2
 8006e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e9c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ea4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006eac:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	015a      	lsls	r2, r3, #5
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eba:	461a      	mov	r2, r3
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ecc:	d80c      	bhi.n	8006ee8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ee4:	d0ec      	beq.n	8006ec0 <USB_StopHost+0xc8>
 8006ee6:	e000      	b.n	8006eea <USB_StopHost+0xf2>
        break;
 8006ee8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	3301      	adds	r3, #1
 8006eee:	61bb      	str	r3, [r7, #24]
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	2b0f      	cmp	r3, #15
 8006ef4:	d9c7      	bls.n	8006e86 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006efc:	461a      	mov	r2, r3
 8006efe:	f04f 33ff 	mov.w	r3, #4294967295
 8006f02:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f04f 32ff 	mov.w	r2, #4294967295
 8006f0a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fe fef5 	bl	8005cfc <USB_EnableGlobalInt>

  return ret;
 8006f12:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3720      	adds	r7, #32
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006f1c:	b590      	push	{r4, r7, lr}
 8006f1e:	b089      	sub	sp, #36	@ 0x24
 8006f20:	af04      	add	r7, sp, #16
 8006f22:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006f24:	2301      	movs	r3, #1
 8006f26:	2202      	movs	r2, #2
 8006f28:	2102      	movs	r1, #2
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 fcb7 	bl	800789e <USBH_FindInterface>
 8006f30:	4603      	mov	r3, r0
 8006f32:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006f34:	7bfb      	ldrb	r3, [r7, #15]
 8006f36:	2bff      	cmp	r3, #255	@ 0xff
 8006f38:	d002      	beq.n	8006f40 <USBH_CDC_InterfaceInit+0x24>
 8006f3a:	7bfb      	ldrb	r3, [r7, #15]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d901      	bls.n	8006f44 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006f40:	2302      	movs	r3, #2
 8006f42:	e13d      	b.n	80071c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
 8006f46:	4619      	mov	r1, r3
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 fc8c 	bl	8007866 <USBH_SelectInterface>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006f52:	7bbb      	ldrb	r3, [r7, #14]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e131      	b.n	80071c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006f62:	2050      	movs	r0, #80	@ 0x50
 8006f64:	f005 fcca 	bl	800c8fc <malloc>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006f72:	69db      	ldr	r3, [r3, #28]
 8006f74:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d101      	bne.n	8006f80 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	e11f      	b.n	80071c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006f80:	2250      	movs	r2, #80	@ 0x50
 8006f82:	2100      	movs	r1, #0
 8006f84:	68b8      	ldr	r0, [r7, #8]
 8006f86:	f005 ff6f 	bl	800ce68 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006f8a:	7bfb      	ldrb	r3, [r7, #15]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	211a      	movs	r1, #26
 8006f90:	fb01 f303 	mul.w	r3, r1, r3
 8006f94:	4413      	add	r3, r2
 8006f96:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	b25b      	sxtb	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	da15      	bge.n	8006fce <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	211a      	movs	r1, #26
 8006fa8:	fb01 f303 	mul.w	r3, r1, r3
 8006fac:	4413      	add	r3, r2
 8006fae:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006fb2:	781a      	ldrb	r2, [r3, #0]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	211a      	movs	r1, #26
 8006fbe:	fb01 f303 	mul.w	r3, r1, r3
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006fc8:	881a      	ldrh	r2, [r3, #0]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	785b      	ldrb	r3, [r3, #1]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f002 f904 	bl	80091e2 <USBH_AllocPipe>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	7819      	ldrb	r1, [r3, #0]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	7858      	ldrb	r0, [r3, #1]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	8952      	ldrh	r2, [r2, #10]
 8006ffa:	9202      	str	r2, [sp, #8]
 8006ffc:	2203      	movs	r2, #3
 8006ffe:	9201      	str	r2, [sp, #4]
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	4623      	mov	r3, r4
 8007004:	4602      	mov	r2, r0
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f002 f8bc 	bl	8009184 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	2200      	movs	r2, #0
 8007012:	4619      	mov	r1, r3
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f005 fbeb 	bl	800c7f0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800701a:	2300      	movs	r3, #0
 800701c:	2200      	movs	r2, #0
 800701e:	210a      	movs	r1, #10
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 fc3c 	bl	800789e <USBH_FindInterface>
 8007026:	4603      	mov	r3, r0
 8007028:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800702a:	7bfb      	ldrb	r3, [r7, #15]
 800702c:	2bff      	cmp	r3, #255	@ 0xff
 800702e:	d002      	beq.n	8007036 <USBH_CDC_InterfaceInit+0x11a>
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d901      	bls.n	800703a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007036:	2302      	movs	r3, #2
 8007038:	e0c2      	b.n	80071c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800703a:	7bfb      	ldrb	r3, [r7, #15]
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	211a      	movs	r1, #26
 8007040:	fb01 f303 	mul.w	r3, r1, r3
 8007044:	4413      	add	r3, r2
 8007046:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	b25b      	sxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	da16      	bge.n	8007080 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007052:	7bfb      	ldrb	r3, [r7, #15]
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	211a      	movs	r1, #26
 8007058:	fb01 f303 	mul.w	r3, r1, r3
 800705c:	4413      	add	r3, r2
 800705e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007062:	781a      	ldrb	r2, [r3, #0]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007068:	7bfb      	ldrb	r3, [r7, #15]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	211a      	movs	r1, #26
 800706e:	fb01 f303 	mul.w	r3, r1, r3
 8007072:	4413      	add	r3, r2
 8007074:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007078:	881a      	ldrh	r2, [r3, #0]
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	835a      	strh	r2, [r3, #26]
 800707e:	e015      	b.n	80070ac <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	211a      	movs	r1, #26
 8007086:	fb01 f303 	mul.w	r3, r1, r3
 800708a:	4413      	add	r3, r2
 800708c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007090:	781a      	ldrb	r2, [r3, #0]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007096:	7bfb      	ldrb	r3, [r7, #15]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	211a      	movs	r1, #26
 800709c:	fb01 f303 	mul.w	r3, r1, r3
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80070a6:	881a      	ldrh	r2, [r3, #0]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	211a      	movs	r1, #26
 80070b2:	fb01 f303 	mul.w	r3, r1, r3
 80070b6:	4413      	add	r3, r2
 80070b8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	b25b      	sxtb	r3, r3
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	da16      	bge.n	80070f2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	211a      	movs	r1, #26
 80070ca:	fb01 f303 	mul.w	r3, r1, r3
 80070ce:	4413      	add	r3, r2
 80070d0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80070d4:	781a      	ldrb	r2, [r3, #0]
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80070da:	7bfb      	ldrb	r3, [r7, #15]
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	211a      	movs	r1, #26
 80070e0:	fb01 f303 	mul.w	r3, r1, r3
 80070e4:	4413      	add	r3, r2
 80070e6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80070ea:	881a      	ldrh	r2, [r3, #0]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	835a      	strh	r2, [r3, #26]
 80070f0:	e015      	b.n	800711e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80070f2:	7bfb      	ldrb	r3, [r7, #15]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	211a      	movs	r1, #26
 80070f8:	fb01 f303 	mul.w	r3, r1, r3
 80070fc:	4413      	add	r3, r2
 80070fe:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007102:	781a      	ldrb	r2, [r3, #0]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007108:	7bfb      	ldrb	r3, [r7, #15]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	211a      	movs	r1, #26
 800710e:	fb01 f303 	mul.w	r3, r1, r3
 8007112:	4413      	add	r3, r2
 8007114:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007118:	881a      	ldrh	r2, [r3, #0]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	7b9b      	ldrb	r3, [r3, #14]
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f002 f85c 	bl	80091e2 <USBH_AllocPipe>
 800712a:	4603      	mov	r3, r0
 800712c:	461a      	mov	r2, r3
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	7bdb      	ldrb	r3, [r3, #15]
 8007136:	4619      	mov	r1, r3
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f002 f852 	bl	80091e2 <USBH_AllocPipe>
 800713e:	4603      	mov	r3, r0
 8007140:	461a      	mov	r2, r3
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	7b59      	ldrb	r1, [r3, #13]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	7b98      	ldrb	r0, [r3, #14]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	8b12      	ldrh	r2, [r2, #24]
 800715e:	9202      	str	r2, [sp, #8]
 8007160:	2202      	movs	r2, #2
 8007162:	9201      	str	r2, [sp, #4]
 8007164:	9300      	str	r3, [sp, #0]
 8007166:	4623      	mov	r3, r4
 8007168:	4602      	mov	r2, r0
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f002 f80a 	bl	8009184 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	7b19      	ldrb	r1, [r3, #12]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	7bd8      	ldrb	r0, [r3, #15]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	8b52      	ldrh	r2, [r2, #26]
 8007188:	9202      	str	r2, [sp, #8]
 800718a:	2202      	movs	r2, #2
 800718c:	9201      	str	r2, [sp, #4]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	4623      	mov	r3, r4
 8007192:	4602      	mov	r2, r0
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f001 fff5 	bl	8009184 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	7b5b      	ldrb	r3, [r3, #13]
 80071a6:	2200      	movs	r2, #0
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f005 fb20 	bl	800c7f0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	7b1b      	ldrb	r3, [r3, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	4619      	mov	r1, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f005 fb19 	bl	800c7f0 <USBH_LL_SetToggle>

  return USBH_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3714      	adds	r7, #20
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd90      	pop	{r4, r7, pc}

080071c8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80071d6:	69db      	ldr	r3, [r3, #28]
 80071d8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00e      	beq.n	8007200 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	4619      	mov	r1, r3
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f001 ffea 	bl	80091c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	4619      	mov	r1, r3
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f002 f815 	bl	8009224 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	7b1b      	ldrb	r3, [r3, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00e      	beq.n	8007226 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	7b1b      	ldrb	r3, [r3, #12]
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 ffd7 	bl	80091c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	7b1b      	ldrb	r3, [r3, #12]
 8007218:	4619      	mov	r1, r3
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f002 f802 	bl	8009224 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	7b5b      	ldrb	r3, [r3, #13]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00e      	beq.n	800724c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	7b5b      	ldrb	r3, [r3, #13]
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f001 ffc4 	bl	80091c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	7b5b      	ldrb	r3, [r3, #13]
 800723e:	4619      	mov	r1, r3
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f001 ffef 	bl	8009224 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007252:	69db      	ldr	r3, [r3, #28]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00b      	beq.n	8007270 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	4618      	mov	r0, r3
 8007262:	f005 fb53 	bl	800c90c <free>
    phost->pActiveClass->pData = 0U;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800726c:	2200      	movs	r2, #0
 800726e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b084      	sub	sp, #16
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	3340      	adds	r3, #64	@ 0x40
 8007290:	4619      	mov	r1, r3
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f8b1 	bl	80073fa <GetLineCoding>
 8007298:	4603      	mov	r3, r0
 800729a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800729c:	7afb      	ldrb	r3, [r7, #11]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d105      	bne.n	80072ae <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80072a8:	2102      	movs	r1, #2
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80072ae:	7afb      	ldrb	r3, [r7, #11]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80072c0:	2301      	movs	r3, #1
 80072c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072ce:	69db      	ldr	r3, [r3, #28]
 80072d0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80072d8:	2b04      	cmp	r3, #4
 80072da:	d877      	bhi.n	80073cc <USBH_CDC_Process+0x114>
 80072dc:	a201      	add	r2, pc, #4	@ (adr r2, 80072e4 <USBH_CDC_Process+0x2c>)
 80072de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e2:	bf00      	nop
 80072e4:	080072f9 	.word	0x080072f9
 80072e8:	080072ff 	.word	0x080072ff
 80072ec:	0800732f 	.word	0x0800732f
 80072f0:	080073a3 	.word	0x080073a3
 80072f4:	080073b1 	.word	0x080073b1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80072f8:	2300      	movs	r3, #0
 80072fa:	73fb      	strb	r3, [r7, #15]
      break;
 80072fc:	e06d      	b.n	80073da <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007302:	4619      	mov	r1, r3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f897 	bl	8007438 <SetLineCoding>
 800730a:	4603      	mov	r3, r0
 800730c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800730e:	7bbb      	ldrb	r3, [r7, #14]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d104      	bne.n	800731e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800731c:	e058      	b.n	80073d0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800731e:	7bbb      	ldrb	r3, [r7, #14]
 8007320:	2b01      	cmp	r3, #1
 8007322:	d055      	beq.n	80073d0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	2204      	movs	r2, #4
 8007328:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800732c:	e050      	b.n	80073d0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	3340      	adds	r3, #64	@ 0x40
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f860 	bl	80073fa <GetLineCoding>
 800733a:	4603      	mov	r3, r0
 800733c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800733e:	7bbb      	ldrb	r3, [r7, #14]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d126      	bne.n	8007392 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007356:	791b      	ldrb	r3, [r3, #4]
 8007358:	429a      	cmp	r2, r3
 800735a:	d13b      	bne.n	80073d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007366:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007368:	429a      	cmp	r2, r3
 800736a:	d133      	bne.n	80073d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007376:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007378:	429a      	cmp	r2, r3
 800737a:	d12b      	bne.n	80073d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007384:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007386:	429a      	cmp	r2, r3
 8007388:	d124      	bne.n	80073d4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 f96a 	bl	8007664 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007390:	e020      	b.n	80073d4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007392:	7bbb      	ldrb	r3, [r7, #14]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d01d      	beq.n	80073d4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2204      	movs	r2, #4
 800739c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80073a0:	e018      	b.n	80073d4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f867 	bl	8007476 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f8e6 	bl	800757a <CDC_ProcessReception>
      break;
 80073ae:	e014      	b.n	80073da <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80073b0:	2100      	movs	r1, #0
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f001 f8f8 	bl	80085a8 <USBH_ClrFeature>
 80073b8:	4603      	mov	r3, r0
 80073ba:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80073bc:	7bbb      	ldrb	r3, [r7, #14]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10a      	bne.n	80073d8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80073ca:	e005      	b.n	80073d8 <USBH_CDC_Process+0x120>

    default:
      break;
 80073cc:	bf00      	nop
 80073ce:	e004      	b.n	80073da <USBH_CDC_Process+0x122>
      break;
 80073d0:	bf00      	nop
 80073d2:	e002      	b.n	80073da <USBH_CDC_Process+0x122>
      break;
 80073d4:	bf00      	nop
 80073d6:	e000      	b.n	80073da <USBH_CDC_Process+0x122>
      break;
 80073d8:	bf00      	nop

  }

  return status;
 80073da:	7bfb      	ldrb	r3, [r7, #15]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	370c      	adds	r7, #12
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b082      	sub	sp, #8
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	22a1      	movs	r2, #161	@ 0xa1
 8007408:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2221      	movs	r2, #33	@ 0x21
 800740e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2207      	movs	r2, #7
 8007420:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	2207      	movs	r2, #7
 8007426:	4619      	mov	r1, r3
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f001 fbf1 	bl	8008c10 <USBH_CtlReq>
 800742e:	4603      	mov	r3, r0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3708      	adds	r7, #8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2221      	movs	r2, #33	@ 0x21
 8007446:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2220      	movs	r2, #32
 800744c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2207      	movs	r2, #7
 800745e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	2207      	movs	r2, #7
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f001 fbd2 	bl	8008c10 <USBH_CtlReq>
 800746c:	4603      	mov	r3, r0
}
 800746e:	4618      	mov	r0, r3
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}

08007476 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b086      	sub	sp, #24
 800747a:	af02      	add	r7, sp, #8
 800747c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007488:	2300      	movs	r3, #0
 800748a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007492:	2b01      	cmp	r3, #1
 8007494:	d002      	beq.n	800749c <CDC_ProcessTransmission+0x26>
 8007496:	2b02      	cmp	r3, #2
 8007498:	d023      	beq.n	80074e2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800749a:	e06a      	b.n	8007572 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	8b12      	ldrh	r2, [r2, #24]
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d90b      	bls.n	80074c0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	69d9      	ldr	r1, [r3, #28]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8b1a      	ldrh	r2, [r3, #24]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	7b5b      	ldrb	r3, [r3, #13]
 80074b4:	2001      	movs	r0, #1
 80074b6:	9000      	str	r0, [sp, #0]
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f001 fe20 	bl	80090fe <USBH_BulkSendData>
 80074be:	e00b      	b.n	80074d8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	7b5b      	ldrb	r3, [r3, #13]
 80074ce:	2001      	movs	r0, #1
 80074d0:	9000      	str	r0, [sp, #0]
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f001 fe13 	bl	80090fe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2202      	movs	r2, #2
 80074dc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80074e0:	e047      	b.n	8007572 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	7b5b      	ldrb	r3, [r3, #13]
 80074e6:	4619      	mov	r1, r3
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f005 f957 	bl	800c79c <USBH_LL_GetURBState>
 80074ee:	4603      	mov	r3, r0
 80074f0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80074f2:	7afb      	ldrb	r3, [r7, #11]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d12e      	bne.n	8007556 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	8b12      	ldrh	r2, [r2, #24]
 8007500:	4293      	cmp	r3, r2
 8007502:	d90e      	bls.n	8007522 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	8b12      	ldrh	r2, [r2, #24]
 800750c:	1a9a      	subs	r2, r3, r2
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	8b12      	ldrh	r2, [r2, #24]
 800751a:	441a      	add	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	61da      	str	r2, [r3, #28]
 8007520:	e002      	b.n	8007528 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d004      	beq.n	800753a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8007538:	e006      	b.n	8007548 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f87a 	bl	800763c <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007548:	2300      	movs	r3, #0
 800754a:	2200      	movs	r2, #0
 800754c:	2104      	movs	r1, #4
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 feb6 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8007554:	e00c      	b.n	8007570 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8007556:	7afb      	ldrb	r3, [r7, #11]
 8007558:	2b02      	cmp	r3, #2
 800755a:	d109      	bne.n	8007570 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007564:	2300      	movs	r3, #0
 8007566:	2200      	movs	r2, #0
 8007568:	2104      	movs	r1, #4
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 fea8 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8007570:	bf00      	nop
  }
}
 8007572:	bf00      	nop
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b086      	sub	sp, #24
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007588:	69db      	ldr	r3, [r3, #28]
 800758a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800758c:	2300      	movs	r3, #0
 800758e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007596:	2b03      	cmp	r3, #3
 8007598:	d002      	beq.n	80075a0 <CDC_ProcessReception+0x26>
 800759a:	2b04      	cmp	r3, #4
 800759c:	d00e      	beq.n	80075bc <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800759e:	e049      	b.n	8007634 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	6a19      	ldr	r1, [r3, #32]
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	8b5a      	ldrh	r2, [r3, #26]
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	7b1b      	ldrb	r3, [r3, #12]
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f001 fdcb 	bl	8009148 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	2204      	movs	r2, #4
 80075b6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80075ba:	e03b      	b.n	8007634 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	7b1b      	ldrb	r3, [r3, #12]
 80075c0:	4619      	mov	r1, r3
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f005 f8ea 	bl	800c79c <USBH_LL_GetURBState>
 80075c8:	4603      	mov	r3, r0
 80075ca:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80075cc:	7cfb      	ldrb	r3, [r7, #19]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d12f      	bne.n	8007632 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	7b1b      	ldrb	r3, [r3, #12]
 80075d6:	4619      	mov	r1, r3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f005 f85f 	bl	800c69c <USBH_LL_GetLastXferSize>
 80075de:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d016      	beq.n	8007618 <CDC_ProcessReception+0x9e>
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	8b5b      	ldrh	r3, [r3, #26]
 80075ee:	461a      	mov	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d110      	bne.n	8007618 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	1ad2      	subs	r2, r2, r3
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	6a1a      	ldr	r2, [r3, #32]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	441a      	add	r2, r3
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	2203      	movs	r2, #3
 8007612:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8007616:	e006      	b.n	8007626 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f815 	bl	8007650 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007626:	2300      	movs	r3, #0
 8007628:	2200      	movs	r2, #0
 800762a:	2104      	movs	r1, #4
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 fe47 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8007632:	bf00      	nop
  }
}
 8007634:	bf00      	nop
 8007636:	3718      	adds	r7, #24
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	4613      	mov	r3, r2
 8007684:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800768c:	2302      	movs	r3, #2
 800768e:	e044      	b.n	800771a <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	79fa      	ldrb	r2, [r7, #7]
 8007694:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 f841 	bl	8007730 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 80076dc:	2200      	movs	r2, #0
 80076de:	2104      	movs	r1, #4
 80076e0:	2010      	movs	r0, #16
 80076e2:	f001 ff1c 	bl	800951e <osMessageQueueNew>
 80076e6:	4602      	mov	r2, r0
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 80076ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007724 <USBH_Init+0xac>)
 80076f0:	4a0d      	ldr	r2, [pc, #52]	@ (8007728 <USBH_Init+0xb0>)
 80076f2:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 80076f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007724 <USBH_Init+0xac>)
 80076f6:	2280      	movs	r2, #128	@ 0x80
 80076f8:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 80076fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007724 <USBH_Init+0xac>)
 80076fc:	2218      	movs	r2, #24
 80076fe:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8007700:	4a08      	ldr	r2, [pc, #32]	@ (8007724 <USBH_Init+0xac>)
 8007702:	68f9      	ldr	r1, [r7, #12]
 8007704:	4809      	ldr	r0, [pc, #36]	@ (800772c <USBH_Init+0xb4>)
 8007706:	f001 fe5d 	bl	80093c4 <osThreadNew>
 800770a:	4602      	mov	r2, r0
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f004 ff0e 	bl	800c534 <USBH_LL_Init>

  return USBH_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	20000208 	.word	0x20000208
 8007728:	0800d378 	.word	0x0800d378
 800772c:	08008309 	.word	0x08008309

08007730 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007738:	2300      	movs	r3, #0
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	e009      	b.n	8007752 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	33e0      	adds	r3, #224	@ 0xe0
 8007744:	009b      	lsls	r3, r3, #2
 8007746:	4413      	add	r3, r2
 8007748:	2200      	movs	r2, #0
 800774a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	3301      	adds	r3, #1
 8007750:	60fb      	str	r3, [r7, #12]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2b0f      	cmp	r3, #15
 8007756:	d9f2      	bls.n	800773e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007758:	2300      	movs	r3, #0
 800775a:	60fb      	str	r3, [r7, #12]
 800775c:	e009      	b.n	8007772 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	4413      	add	r3, r2
 8007764:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007768:	2200      	movs	r2, #0
 800776a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	3301      	adds	r3, #1
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007778:	d3f1      	bcc.n	800775e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2240      	movs	r2, #64	@ 0x40
 800779e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	331c      	adds	r3, #28
 80077ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80077ce:	2100      	movs	r1, #0
 80077d0:	4618      	mov	r0, r3
 80077d2:	f005 fb49 	bl	800ce68 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80077dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077e0:	2100      	movs	r1, #0
 80077e2:	4618      	mov	r0, r3
 80077e4:	f005 fb40 	bl	800ce68 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80077ee:	2212      	movs	r2, #18
 80077f0:	2100      	movs	r1, #0
 80077f2:	4618      	mov	r0, r3
 80077f4:	f005 fb38 	bl	800ce68 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80077fe:	223e      	movs	r2, #62	@ 0x3e
 8007800:	2100      	movs	r1, #0
 8007802:	4618      	mov	r0, r3
 8007804:	f005 fb30 	bl	800ce68 <memset>

  return USBH_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007812:	b480      	push	{r7}
 8007814:	b085      	sub	sp, #20
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
 800781a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800781c:	2300      	movs	r3, #0
 800781e:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d016      	beq.n	8007854 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10e      	bne.n	800784e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007836:	1c59      	adds	r1, r3, #1
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	33de      	adds	r3, #222	@ 0xde
 8007842:	6839      	ldr	r1, [r7, #0]
 8007844:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007848:	2300      	movs	r3, #0
 800784a:	73fb      	strb	r3, [r7, #15]
 800784c:	e004      	b.n	8007858 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800784e:	2302      	movs	r3, #2
 8007850:	73fb      	strb	r3, [r7, #15]
 8007852:	e001      	b.n	8007858 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007854:	2302      	movs	r3, #2
 8007856:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007866:	b480      	push	{r7}
 8007868:	b085      	sub	sp, #20
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	460b      	mov	r3, r1
 8007870:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007872:	2300      	movs	r3, #0
 8007874:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800787c:	78fa      	ldrb	r2, [r7, #3]
 800787e:	429a      	cmp	r2, r3
 8007880:	d204      	bcs.n	800788c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	78fa      	ldrb	r2, [r7, #3]
 8007886:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800788a:	e001      	b.n	8007890 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800788c:	2302      	movs	r3, #2
 800788e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007890:	7bfb      	ldrb	r3, [r7, #15]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3714      	adds	r7, #20
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800789e:	b480      	push	{r7}
 80078a0:	b087      	sub	sp, #28
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	4608      	mov	r0, r1
 80078a8:	4611      	mov	r1, r2
 80078aa:	461a      	mov	r2, r3
 80078ac:	4603      	mov	r3, r0
 80078ae:	70fb      	strb	r3, [r7, #3]
 80078b0:	460b      	mov	r3, r1
 80078b2:	70bb      	strb	r3, [r7, #2]
 80078b4:	4613      	mov	r3, r2
 80078b6:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80078b8:	2300      	movs	r3, #0
 80078ba:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80078bc:	2300      	movs	r3, #0
 80078be:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80078c6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80078c8:	e025      	b.n	8007916 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80078ca:	7dfb      	ldrb	r3, [r7, #23]
 80078cc:	221a      	movs	r2, #26
 80078ce:	fb02 f303 	mul.w	r3, r2, r3
 80078d2:	3308      	adds	r3, #8
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	4413      	add	r3, r2
 80078d8:	3302      	adds	r3, #2
 80078da:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	795b      	ldrb	r3, [r3, #5]
 80078e0:	78fa      	ldrb	r2, [r7, #3]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d002      	beq.n	80078ec <USBH_FindInterface+0x4e>
 80078e6:	78fb      	ldrb	r3, [r7, #3]
 80078e8:	2bff      	cmp	r3, #255	@ 0xff
 80078ea:	d111      	bne.n	8007910 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80078f0:	78ba      	ldrb	r2, [r7, #2]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d002      	beq.n	80078fc <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80078f6:	78bb      	ldrb	r3, [r7, #2]
 80078f8:	2bff      	cmp	r3, #255	@ 0xff
 80078fa:	d109      	bne.n	8007910 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007900:	787a      	ldrb	r2, [r7, #1]
 8007902:	429a      	cmp	r2, r3
 8007904:	d002      	beq.n	800790c <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007906:	787b      	ldrb	r3, [r7, #1]
 8007908:	2bff      	cmp	r3, #255	@ 0xff
 800790a:	d101      	bne.n	8007910 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800790c:	7dfb      	ldrb	r3, [r7, #23]
 800790e:	e006      	b.n	800791e <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007910:	7dfb      	ldrb	r3, [r7, #23]
 8007912:	3301      	adds	r3, #1
 8007914:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007916:	7dfb      	ldrb	r3, [r7, #23]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d9d6      	bls.n	80078ca <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800791c:	23ff      	movs	r3, #255	@ 0xff
}
 800791e:	4618      	mov	r0, r3
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b082      	sub	sp, #8
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f004 fe3a 	bl	800c5ac <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007938:	2101      	movs	r1, #1
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f004 ff41 	bl	800c7c2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	3708      	adds	r7, #8
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
	...

0800794c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b088      	sub	sp, #32
 8007950:	af04      	add	r7, sp, #16
 8007952:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007954:	2302      	movs	r3, #2
 8007956:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007958:	2300      	movs	r3, #0
 800795a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b01      	cmp	r3, #1
 8007966:	d102      	bne.n	800796e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2203      	movs	r2, #3
 800796c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b0b      	cmp	r3, #11
 8007976:	f200 81f5 	bhi.w	8007d64 <USBH_Process+0x418>
 800797a:	a201      	add	r2, pc, #4	@ (adr r2, 8007980 <USBH_Process+0x34>)
 800797c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007980:	080079b1 	.word	0x080079b1
 8007984:	080079ef 	.word	0x080079ef
 8007988:	08007a65 	.word	0x08007a65
 800798c:	08007cf3 	.word	0x08007cf3
 8007990:	08007d65 	.word	0x08007d65
 8007994:	08007b11 	.word	0x08007b11
 8007998:	08007c8d 	.word	0x08007c8d
 800799c:	08007b53 	.word	0x08007b53
 80079a0:	08007b7f 	.word	0x08007b7f
 80079a4:	08007ba7 	.word	0x08007ba7
 80079a8:	08007bf5 	.word	0x08007bf5
 80079ac:	08007cdb 	.word	0x08007cdb
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	f000 81d5 	beq.w	8007d68 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80079c4:	20c8      	movs	r0, #200	@ 0xc8
 80079c6:	f004 ff46 	bl	800c856 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f004 fe4b 	bl	800c666 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80079e0:	2300      	movs	r3, #0
 80079e2:	2200      	movs	r2, #0
 80079e4:	2101      	movs	r1, #1
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 fc6a 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80079ec:	e1bc      	b.n	8007d68 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d107      	bne.n	8007a0a <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2202      	movs	r2, #2
 8007a06:	701a      	strb	r2, [r3, #0]
 8007a08:	e025      	b.n	8007a56 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007a10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a14:	d914      	bls.n	8007a40 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007a1c:	3301      	adds	r3, #1
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007a2c:	2b03      	cmp	r3, #3
 8007a2e:	d903      	bls.n	8007a38 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	220d      	movs	r2, #13
 8007a34:	701a      	strb	r2, [r3, #0]
 8007a36:	e00e      	b.n	8007a56 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	e00a      	b.n	8007a56 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007a46:	f103 020a 	add.w	r2, r3, #10
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007a50:	200a      	movs	r0, #10
 8007a52:	f004 ff00 	bl	800c856 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007a56:	2300      	movs	r3, #0
 8007a58:	2200      	movs	r2, #0
 8007a5a:	2101      	movs	r1, #1
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fc2f 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007a62:	e188      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d005      	beq.n	8007a7a <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a74:	2104      	movs	r1, #4
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007a7a:	2064      	movs	r0, #100	@ 0x64
 8007a7c:	f004 feeb 	bl	800c856 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f004 fdc9 	bl	800c618 <USBH_LL_GetSpeed>
 8007a86:	4603      	mov	r3, r0
 8007a88:	461a      	mov	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2205      	movs	r2, #5
 8007a94:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007a96:	2100      	movs	r1, #0
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f001 fba2 	bl	80091e2 <USBH_AllocPipe>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007aa6:	2180      	movs	r1, #128	@ 0x80
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f001 fb9a 	bl	80091e2 <USBH_AllocPipe>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	7919      	ldrb	r1, [r3, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007aca:	9202      	str	r2, [sp, #8]
 8007acc:	2200      	movs	r2, #0
 8007ace:	9201      	str	r2, [sp, #4]
 8007ad0:	9300      	str	r3, [sp, #0]
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2280      	movs	r2, #128	@ 0x80
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 fb54 	bl	8009184 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	7959      	ldrb	r1, [r3, #5]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007af0:	9202      	str	r2, [sp, #8]
 8007af2:	2200      	movs	r2, #0
 8007af4:	9201      	str	r2, [sp, #4]
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	4603      	mov	r3, r0
 8007afa:	2200      	movs	r2, #0
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f001 fb41 	bl	8009184 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007b02:	2300      	movs	r3, #0
 8007b04:	2200      	movs	r2, #0
 8007b06:	2101      	movs	r1, #1
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 fbd9 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007b0e:	e132      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f935 	bl	8007d80 <USBH_HandleEnum>
 8007b16:	4603      	mov	r3, r0
 8007b18:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007b1a:	7bbb      	ldrb	r3, [r7, #14]
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f040 8124 	bne.w	8007d6c <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d103      	bne.n	8007b3e <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2208      	movs	r2, #8
 8007b3a:	701a      	strb	r2, [r3, #0]
 8007b3c:	e002      	b.n	8007b44 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2207      	movs	r2, #7
 8007b42:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007b44:	2300      	movs	r3, #0
 8007b46:	2200      	movs	r2, #0
 8007b48:	2105      	movs	r1, #5
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 fbb8 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007b50:	e10c      	b.n	8007d6c <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 8109 	beq.w	8007d70 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007b64:	2101      	movs	r1, #1
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2208      	movs	r2, #8
 8007b6e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007b70:	2300      	movs	r3, #0
 8007b72:	2200      	movs	r2, #0
 8007b74:	2105      	movs	r1, #5
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fba2 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007b7c:	e0f8      	b.n	8007d70 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007b84:	4619      	mov	r1, r3
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fcc7 	bl	800851a <USBH_SetCfg>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d102      	bne.n	8007b98 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2209      	movs	r2, #9
 8007b96:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007b98:	2300      	movs	r3, #0
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fb8e 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007ba4:	e0e7      	b.n	8007d76 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007bac:	f003 0320 	and.w	r3, r3, #32
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d015      	beq.n	8007be0 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fcd2 	bl	8008560 <USBH_SetFeature>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007bc0:	7bbb      	ldrb	r3, [r7, #14]
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d103      	bne.n	8007bd0 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	220a      	movs	r2, #10
 8007bcc:	701a      	strb	r2, [r3, #0]
 8007bce:	e00a      	b.n	8007be6 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8007bd0:	7bbb      	ldrb	r3, [r7, #14]
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d106      	bne.n	8007be6 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	220a      	movs	r2, #10
 8007bdc:	701a      	strb	r2, [r3, #0]
 8007bde:	e002      	b.n	8007be6 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	220a      	movs	r2, #10
 8007be4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007be6:	2300      	movs	r3, #0
 8007be8:	2200      	movs	r2, #0
 8007bea:	2101      	movs	r1, #1
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 fb67 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007bf2:	e0c0      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d03f      	beq.n	8007c7e <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007c06:	2300      	movs	r3, #0
 8007c08:	73fb      	strb	r3, [r7, #15]
 8007c0a:	e016      	b.n	8007c3a <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007c0c:	7bfa      	ldrb	r2, [r7, #15]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	32de      	adds	r2, #222	@ 0xde
 8007c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c16:	791a      	ldrb	r2, [r3, #4]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d108      	bne.n	8007c34 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007c22:	7bfa      	ldrb	r2, [r7, #15]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	32de      	adds	r2, #222	@ 0xde
 8007c28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007c32:	e005      	b.n	8007c40 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	3301      	adds	r3, #1
 8007c38:	73fb      	strb	r3, [r7, #15]
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d0e5      	beq.n	8007c0c <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d016      	beq.n	8007c78 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	4798      	blx	r3
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d109      	bne.n	8007c70 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2206      	movs	r2, #6
 8007c60:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007c68:	2103      	movs	r1, #3
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	4798      	blx	r3
 8007c6e:	e006      	b.n	8007c7e <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	220d      	movs	r2, #13
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	e002      	b.n	8007c7e <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	220d      	movs	r2, #13
 8007c7c:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007c7e:	2300      	movs	r3, #0
 8007c80:	2200      	movs	r2, #0
 8007c82:	2105      	movs	r1, #5
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 fb1b 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007c8a:	e074      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d017      	beq.n	8007cc6 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	4798      	blx	r3
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007ca6:	7bbb      	ldrb	r3, [r7, #14]
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d103      	bne.n	8007cb6 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	220b      	movs	r2, #11
 8007cb2:	701a      	strb	r2, [r3, #0]
 8007cb4:	e00a      	b.n	8007ccc <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8007cb6:	7bbb      	ldrb	r3, [r7, #14]
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d106      	bne.n	8007ccc <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	220d      	movs	r2, #13
 8007cc2:	701a      	strb	r2, [r3, #0]
 8007cc4:	e002      	b.n	8007ccc <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	220d      	movs	r2, #13
 8007cca:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8007ccc:	2300      	movs	r3, #0
 8007cce:	2200      	movs	r2, #0
 8007cd0:	2105      	movs	r1, #5
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f000 faf4 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007cd8:	e04d      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d047      	beq.n	8007d74 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	4798      	blx	r3
      }
      break;
 8007cf0:	e040      	b.n	8007d74 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7ff fd18 	bl	8007730 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d009      	beq.n	8007d1e <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d005      	beq.n	8007d34 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d2e:	2105      	movs	r1, #5
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d107      	bne.n	8007d50 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff fdee 	bl	800792a <USBH_Start>
 8007d4e:	e002      	b.n	8007d56 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f004 fc2b 	bl	800c5ac <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8007d56:	2300      	movs	r3, #0
 8007d58:	2200      	movs	r2, #0
 8007d5a:	2101      	movs	r1, #1
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 faaf 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007d62:	e008      	b.n	8007d76 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8007d64:	bf00      	nop
 8007d66:	e006      	b.n	8007d76 <USBH_Process+0x42a>
      break;
 8007d68:	bf00      	nop
 8007d6a:	e004      	b.n	8007d76 <USBH_Process+0x42a>
      break;
 8007d6c:	bf00      	nop
 8007d6e:	e002      	b.n	8007d76 <USBH_Process+0x42a>
    break;
 8007d70:	bf00      	nop
 8007d72:	e000      	b.n	8007d76 <USBH_Process+0x42a>
      break;
 8007d74:	bf00      	nop
  }
  return USBH_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b088      	sub	sp, #32
 8007d84:	af04      	add	r7, sp, #16
 8007d86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	785b      	ldrb	r3, [r3, #1]
 8007d94:	2b07      	cmp	r3, #7
 8007d96:	f200 81db 	bhi.w	8008150 <USBH_HandleEnum+0x3d0>
 8007d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8007da0 <USBH_HandleEnum+0x20>)
 8007d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da0:	08007dc1 	.word	0x08007dc1
 8007da4:	08007e7b 	.word	0x08007e7b
 8007da8:	08007ee5 	.word	0x08007ee5
 8007dac:	08007f6f 	.word	0x08007f6f
 8007db0:	08007fd9 	.word	0x08007fd9
 8007db4:	08008049 	.word	0x08008049
 8007db8:	080080b3 	.word	0x080080b3
 8007dbc:	08008111 	.word	0x08008111
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007dc0:	2108      	movs	r1, #8
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fac6 	bl	8008354 <USBH_Get_DevDesc>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007dcc:	7bbb      	ldrb	r3, [r7, #14]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d12e      	bne.n	8007e30 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	7919      	ldrb	r1, [r3, #4]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007df6:	9202      	str	r2, [sp, #8]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	9201      	str	r2, [sp, #4]
 8007dfc:	9300      	str	r3, [sp, #0]
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2280      	movs	r2, #128	@ 0x80
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f001 f9be 	bl	8009184 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	7959      	ldrb	r1, [r3, #5]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007e1c:	9202      	str	r2, [sp, #8]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	9201      	str	r2, [sp, #4]
 8007e22:	9300      	str	r3, [sp, #0]
 8007e24:	4603      	mov	r3, r0
 8007e26:	2200      	movs	r2, #0
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f001 f9ab 	bl	8009184 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007e2e:	e191      	b.n	8008154 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007e30:	7bbb      	ldrb	r3, [r7, #14]
 8007e32:	2b03      	cmp	r3, #3
 8007e34:	f040 818e 	bne.w	8008154 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007e3e:	3301      	adds	r3, #1
 8007e40:	b2da      	uxtb	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007e4e:	2b03      	cmp	r3, #3
 8007e50:	d903      	bls.n	8007e5a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	220d      	movs	r2, #13
 8007e56:	701a      	strb	r2, [r3, #0]
      break;
 8007e58:	e17c      	b.n	8008154 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	795b      	ldrb	r3, [r3, #5]
 8007e5e:	4619      	mov	r1, r3
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f001 f9df 	bl	8009224 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	791b      	ldrb	r3, [r3, #4]
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f001 f9d9 	bl	8009224 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	701a      	strb	r2, [r3, #0]
      break;
 8007e78:	e16c      	b.n	8008154 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007e7a:	2112      	movs	r1, #18
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 fa69 	bl	8008354 <USBH_Get_DevDesc>
 8007e82:	4603      	mov	r3, r0
 8007e84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007e86:	7bbb      	ldrb	r3, [r7, #14]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d103      	bne.n	8007e94 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007e92:	e161      	b.n	8008158 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007e94:	7bbb      	ldrb	r3, [r7, #14]
 8007e96:	2b03      	cmp	r3, #3
 8007e98:	f040 815e 	bne.w	8008158 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d903      	bls.n	8007ebe <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	220d      	movs	r2, #13
 8007eba:	701a      	strb	r2, [r3, #0]
      break;
 8007ebc:	e14c      	b.n	8008158 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	795b      	ldrb	r3, [r3, #5]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 f9ad 	bl	8009224 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	791b      	ldrb	r3, [r3, #4]
 8007ece:	4619      	mov	r1, r3
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f001 f9a7 	bl	8009224 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	701a      	strb	r2, [r3, #0]
      break;
 8007ee2:	e139      	b.n	8008158 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 faf3 	bl	80084d2 <USBH_SetAddress>
 8007eec:	4603      	mov	r3, r0
 8007eee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d130      	bne.n	8007f58 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007ef6:	2002      	movs	r0, #2
 8007ef8:	f004 fcad 	bl	800c856 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2203      	movs	r2, #3
 8007f08:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	7919      	ldrb	r1, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007f1e:	9202      	str	r2, [sp, #8]
 8007f20:	2200      	movs	r2, #0
 8007f22:	9201      	str	r2, [sp, #4]
 8007f24:	9300      	str	r3, [sp, #0]
 8007f26:	4603      	mov	r3, r0
 8007f28:	2280      	movs	r2, #128	@ 0x80
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 f92a 	bl	8009184 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	7959      	ldrb	r1, [r3, #5]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007f44:	9202      	str	r2, [sp, #8]
 8007f46:	2200      	movs	r2, #0
 8007f48:	9201      	str	r2, [sp, #4]
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2200      	movs	r2, #0
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f001 f917 	bl	8009184 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007f56:	e101      	b.n	800815c <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007f58:	7bbb      	ldrb	r3, [r7, #14]
 8007f5a:	2b03      	cmp	r3, #3
 8007f5c:	f040 80fe 	bne.w	800815c <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	220d      	movs	r2, #13
 8007f64:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	705a      	strb	r2, [r3, #1]
      break;
 8007f6c:	e0f6      	b.n	800815c <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007f6e:	2109      	movs	r1, #9
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fa1b 	bl	80083ac <USBH_Get_CfgDesc>
 8007f76:	4603      	mov	r3, r0
 8007f78:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d103      	bne.n	8007f88 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2204      	movs	r2, #4
 8007f84:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007f86:	e0eb      	b.n	8008160 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007f88:	7bbb      	ldrb	r3, [r7, #14]
 8007f8a:	2b03      	cmp	r3, #3
 8007f8c:	f040 80e8 	bne.w	8008160 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007f96:	3301      	adds	r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007fa6:	2b03      	cmp	r3, #3
 8007fa8:	d903      	bls.n	8007fb2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	220d      	movs	r2, #13
 8007fae:	701a      	strb	r2, [r3, #0]
      break;
 8007fb0:	e0d6      	b.n	8008160 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	795b      	ldrb	r3, [r3, #5]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f001 f933 	bl	8009224 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	791b      	ldrb	r3, [r3, #4]
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f001 f92d 	bl	8009224 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	701a      	strb	r2, [r3, #0]
      break;
 8007fd6:	e0c3      	b.n	8008160 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007fde:	4619      	mov	r1, r3
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 f9e3 	bl	80083ac <USBH_Get_CfgDesc>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007fea:	7bbb      	ldrb	r3, [r7, #14]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d103      	bne.n	8007ff8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2205      	movs	r2, #5
 8007ff4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ff6:	e0b5      	b.n	8008164 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ff8:	7bbb      	ldrb	r3, [r7, #14]
 8007ffa:	2b03      	cmp	r3, #3
 8007ffc:	f040 80b2 	bne.w	8008164 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008006:	3301      	adds	r3, #1
 8008008:	b2da      	uxtb	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008016:	2b03      	cmp	r3, #3
 8008018:	d903      	bls.n	8008022 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	220d      	movs	r2, #13
 800801e:	701a      	strb	r2, [r3, #0]
      break;
 8008020:	e0a0      	b.n	8008164 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	795b      	ldrb	r3, [r3, #5]
 8008026:	4619      	mov	r1, r3
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f001 f8fb 	bl	8009224 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	791b      	ldrb	r3, [r3, #4]
 8008032:	4619      	mov	r1, r3
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f001 f8f5 	bl	8009224 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	701a      	strb	r2, [r3, #0]
      break;
 8008046:	e08d      	b.n	8008164 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800804e:	2b00      	cmp	r3, #0
 8008050:	d025      	beq.n	800809e <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800805e:	23ff      	movs	r3, #255	@ 0xff
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 f9cd 	bl	8008400 <USBH_Get_StringDesc>
 8008066:	4603      	mov	r3, r0
 8008068:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800806a:	7bbb      	ldrb	r3, [r7, #14]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d109      	bne.n	8008084 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2206      	movs	r2, #6
 8008074:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008076:	2300      	movs	r3, #0
 8008078:	2200      	movs	r2, #0
 800807a:	2105      	movs	r1, #5
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f91f 	bl	80082c0 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008082:	e071      	b.n	8008168 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008084:	7bbb      	ldrb	r3, [r7, #14]
 8008086:	2b03      	cmp	r3, #3
 8008088:	d16e      	bne.n	8008168 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2206      	movs	r2, #6
 800808e:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008090:	2300      	movs	r3, #0
 8008092:	2200      	movs	r2, #0
 8008094:	2105      	movs	r1, #5
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 f912 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 800809c:	e064      	b.n	8008168 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2206      	movs	r2, #6
 80080a2:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80080a4:	2300      	movs	r3, #0
 80080a6:	2200      	movs	r2, #0
 80080a8:	2105      	movs	r1, #5
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 f908 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 80080b0:	e05a      	b.n	8008168 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d01f      	beq.n	80080fc <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80080c8:	23ff      	movs	r3, #255	@ 0xff
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 f998 	bl	8008400 <USBH_Get_StringDesc>
 80080d0:	4603      	mov	r3, r0
 80080d2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80080d4:	7bbb      	ldrb	r3, [r7, #14]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d103      	bne.n	80080e2 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2207      	movs	r2, #7
 80080de:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80080e0:	e044      	b.n	800816c <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80080e2:	7bbb      	ldrb	r3, [r7, #14]
 80080e4:	2b03      	cmp	r3, #3
 80080e6:	d141      	bne.n	800816c <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2207      	movs	r2, #7
 80080ec:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80080ee:	2300      	movs	r3, #0
 80080f0:	2200      	movs	r2, #0
 80080f2:	2105      	movs	r1, #5
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 f8e3 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 80080fa:	e037      	b.n	800816c <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2207      	movs	r2, #7
 8008100:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008102:	2300      	movs	r3, #0
 8008104:	2200      	movs	r2, #0
 8008106:	2105      	movs	r1, #5
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f8d9 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 800810e:	e02d      	b.n	800816c <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008116:	2b00      	cmp	r3, #0
 8008118:	d017      	beq.n	800814a <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008126:	23ff      	movs	r3, #255	@ 0xff
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 f969 	bl	8008400 <USBH_Get_StringDesc>
 800812e:	4603      	mov	r3, r0
 8008130:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008132:	7bbb      	ldrb	r3, [r7, #14]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d102      	bne.n	800813e <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008138:	2300      	movs	r3, #0
 800813a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800813c:	e018      	b.n	8008170 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800813e:	7bbb      	ldrb	r3, [r7, #14]
 8008140:	2b03      	cmp	r3, #3
 8008142:	d115      	bne.n	8008170 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	73fb      	strb	r3, [r7, #15]
      break;
 8008148:	e012      	b.n	8008170 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	73fb      	strb	r3, [r7, #15]
      break;
 800814e:	e00f      	b.n	8008170 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8008150:	bf00      	nop
 8008152:	e00e      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008154:	bf00      	nop
 8008156:	e00c      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008158:	bf00      	nop
 800815a:	e00a      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 800815c:	bf00      	nop
 800815e:	e008      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008160:	bf00      	nop
 8008162:	e006      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008164:	bf00      	nop
 8008166:	e004      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008168:	bf00      	nop
 800816a:	e002      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 800816c:	bf00      	nop
 800816e:	e000      	b.n	8008172 <USBH_HandleEnum+0x3f2>
      break;
 8008170:	bf00      	nop
  }
  return Status;
 8008172:	7bfb      	ldrb	r3, [r7, #15]
}
 8008174:	4618      	mov	r0, r3
 8008176:	3710      	adds	r7, #16
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	683a      	ldr	r2, [r7, #0]
 800818a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800819a:	b580      	push	{r7, lr}
 800819c:	b082      	sub	sp, #8
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80081a8:	1c5a      	adds	r2, r3, #1
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f804 	bl	80081be <USBH_HandleSof>
}
 80081b6:	bf00      	nop
 80081b8:	3708      	adds	r7, #8
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}

080081be <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b082      	sub	sp, #8
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	2b0b      	cmp	r3, #11
 80081ce:	d10a      	bne.n	80081e6 <USBH_HandleSof+0x28>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d005      	beq.n	80081e6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	4798      	blx	r3
  }
}
 80081e6:	bf00      	nop
 80081e8:	3708      	adds	r7, #8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b082      	sub	sp, #8
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80081fe:	2300      	movs	r3, #0
 8008200:	2200      	movs	r2, #0
 8008202:	2101      	movs	r1, #1
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f85b 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 800820a:	bf00      	nop
}
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008212:	b480      	push	{r7}
 8008214:	b083      	sub	sp, #12
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800822a:	bf00      	nop
}
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b082      	sub	sp, #8
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2201      	movs	r2, #1
 8008242:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008256:	2300      	movs	r3, #0
 8008258:	2200      	movs	r2, #0
 800825a:	2101      	movs	r1, #1
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f82f 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3708      	adds	r7, #8
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f004 f9a8 	bl	800c5e2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	791b      	ldrb	r3, [r3, #4]
 8008296:	4619      	mov	r1, r3
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 ffc3 	bl	8009224 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	795b      	ldrb	r3, [r3, #5]
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 ffbd 	bl	8009224 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80082aa:	2300      	movs	r3, #0
 80082ac:	2200      	movs	r2, #0
 80082ae:	2101      	movs	r1, #1
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f805 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3708      	adds	r7, #8
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	607a      	str	r2, [r7, #4]
 80082ca:	603b      	str	r3, [r7, #0]
 80082cc:	460b      	mov	r3, r1
 80082ce:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 80082d0:	7afa      	ldrb	r2, [r7, #11]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 80082de:	4618      	mov	r0, r3
 80082e0:	f001 fa4e 	bl	8009780 <osMessageQueueGetSpace>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00a      	beq.n	8008300 <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	b2da      	uxtb	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f001 f982 	bl	8009604 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8008300:	bf00      	nop
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800831c:	f04f 33ff 	mov.w	r3, #4294967295
 8008320:	2200      	movs	r2, #0
 8008322:	f001 f9cf 	bl	80096c4 <osMessageQueueGet>
 8008326:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1f0      	bne.n	8008310 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7ff fb0c 	bl	800794c <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8008334:	e7ec      	b.n	8008310 <USBH_Process_OS+0x8>

08008336 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b082      	sub	sp, #8
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800833e:	2300      	movs	r3, #0
 8008340:	2200      	movs	r2, #0
 8008342:	2101      	movs	r1, #1
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff ffbb 	bl	80082c0 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af02      	add	r7, sp, #8
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	460b      	mov	r3, r1
 800835e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008360:	887b      	ldrh	r3, [r7, #2]
 8008362:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008366:	d901      	bls.n	800836c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008368:	2303      	movs	r3, #3
 800836a:	e01b      	b.n	80083a4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008372:	887b      	ldrh	r3, [r7, #2]
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	4613      	mov	r3, r2
 8008378:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800837c:	2100      	movs	r1, #0
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f872 	bl	8008468 <USBH_GetDescriptor>
 8008384:	4603      	mov	r3, r0
 8008386:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008388:	7bfb      	ldrb	r3, [r7, #15]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d109      	bne.n	80083a2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008394:	887a      	ldrh	r2, [r7, #2]
 8008396:	4619      	mov	r1, r3
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f929 	bl	80085f0 <USBH_ParseDevDesc>
 800839e:	4603      	mov	r3, r0
 80083a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3710      	adds	r7, #16
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b086      	sub	sp, #24
 80083b0:	af02      	add	r7, sp, #8
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	460b      	mov	r3, r1
 80083b6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	331c      	adds	r3, #28
 80083bc:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80083be:	887b      	ldrh	r3, [r7, #2]
 80083c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083c4:	d901      	bls.n	80083ca <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80083c6:	2303      	movs	r3, #3
 80083c8:	e016      	b.n	80083f8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80083ca:	887b      	ldrh	r3, [r7, #2]
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083d4:	2100      	movs	r1, #0
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 f846 	bl	8008468 <USBH_GetDescriptor>
 80083dc:	4603      	mov	r3, r0
 80083de:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d107      	bne.n	80083f6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80083e6:	887b      	ldrh	r3, [r7, #2]
 80083e8:	461a      	mov	r2, r3
 80083ea:	68b9      	ldr	r1, [r7, #8]
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f9af 	bl	8008750 <USBH_ParseCfgDesc>
 80083f2:	4603      	mov	r3, r0
 80083f4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80083f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b088      	sub	sp, #32
 8008404:	af02      	add	r7, sp, #8
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	607a      	str	r2, [r7, #4]
 800840a:	461a      	mov	r2, r3
 800840c:	460b      	mov	r3, r1
 800840e:	72fb      	strb	r3, [r7, #11]
 8008410:	4613      	mov	r3, r2
 8008412:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008414:	893b      	ldrh	r3, [r7, #8]
 8008416:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800841a:	d802      	bhi.n	8008422 <USBH_Get_StringDesc+0x22>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d101      	bne.n	8008426 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008422:	2303      	movs	r3, #3
 8008424:	e01c      	b.n	8008460 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008426:	7afb      	ldrb	r3, [r7, #11]
 8008428:	b29b      	uxth	r3, r3
 800842a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800842e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008436:	893b      	ldrh	r3, [r7, #8]
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	460b      	mov	r3, r1
 800843c:	2100      	movs	r1, #0
 800843e:	68f8      	ldr	r0, [r7, #12]
 8008440:	f000 f812 	bl	8008468 <USBH_GetDescriptor>
 8008444:	4603      	mov	r3, r0
 8008446:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008448:	7dfb      	ldrb	r3, [r7, #23]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d107      	bne.n	800845e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008454:	893a      	ldrh	r2, [r7, #8]
 8008456:	6879      	ldr	r1, [r7, #4]
 8008458:	4618      	mov	r0, r3
 800845a:	f000 fb8c 	bl	8008b76 <USBH_ParseStringDesc>
  }

  return status;
 800845e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3718      	adds	r7, #24
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	607b      	str	r3, [r7, #4]
 8008472:	460b      	mov	r3, r1
 8008474:	72fb      	strb	r3, [r7, #11]
 8008476:	4613      	mov	r3, r2
 8008478:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	789b      	ldrb	r3, [r3, #2]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d11c      	bne.n	80084bc <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008482:	7afb      	ldrb	r3, [r7, #11]
 8008484:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008488:	b2da      	uxtb	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2206      	movs	r2, #6
 8008492:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	893a      	ldrh	r2, [r7, #8]
 8008498:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800849a:	893b      	ldrh	r3, [r7, #8]
 800849c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80084a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084a4:	d104      	bne.n	80084b0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f240 4209 	movw	r2, #1033	@ 0x409
 80084ac:	829a      	strh	r2, [r3, #20]
 80084ae:	e002      	b.n	80084b6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2200      	movs	r2, #0
 80084b4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8b3a      	ldrh	r2, [r7, #24]
 80084ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80084bc:	8b3b      	ldrh	r3, [r7, #24]
 80084be:	461a      	mov	r2, r3
 80084c0:	6879      	ldr	r1, [r7, #4]
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 fba4 	bl	8008c10 <USBH_CtlReq>
 80084c8:	4603      	mov	r3, r0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b082      	sub	sp, #8
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
 80084da:	460b      	mov	r3, r1
 80084dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	789b      	ldrb	r3, [r3, #2]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d10f      	bne.n	8008506 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2205      	movs	r2, #5
 80084f0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80084f2:	78fb      	ldrb	r3, [r7, #3]
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008506:	2200      	movs	r2, #0
 8008508:	2100      	movs	r1, #0
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 fb80 	bl	8008c10 <USBH_CtlReq>
 8008510:	4603      	mov	r3, r0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b082      	sub	sp, #8
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
 8008522:	460b      	mov	r3, r1
 8008524:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	789b      	ldrb	r3, [r3, #2]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d10e      	bne.n	800854c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2209      	movs	r2, #9
 8008538:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	887a      	ldrh	r2, [r7, #2]
 800853e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800854c:	2200      	movs	r2, #0
 800854e:	2100      	movs	r1, #0
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fb5d 	bl	8008c10 <USBH_CtlReq>
 8008556:	4603      	mov	r3, r0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3708      	adds	r7, #8
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b082      	sub	sp, #8
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
 8008568:	460b      	mov	r3, r1
 800856a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	789b      	ldrb	r3, [r3, #2]
 8008570:	2b01      	cmp	r3, #1
 8008572:	d10f      	bne.n	8008594 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2203      	movs	r2, #3
 800857e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008580:	78fb      	ldrb	r3, [r7, #3]
 8008582:	b29a      	uxth	r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008594:	2200      	movs	r2, #0
 8008596:	2100      	movs	r1, #0
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fb39 	bl	8008c10 <USBH_CtlReq>
 800859e:	4603      	mov	r3, r0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	789b      	ldrb	r3, [r3, #2]
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d10f      	bne.n	80085dc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2202      	movs	r2, #2
 80085c0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2201      	movs	r2, #1
 80085c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80085ce:	78fb      	ldrb	r3, [r7, #3]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80085dc:	2200      	movs	r2, #0
 80085de:	2100      	movs	r1, #0
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 fb15 	bl	8008c10 <USBH_CtlReq>
 80085e6:	4603      	mov	r3, r0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b087      	sub	sp, #28
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	4613      	mov	r3, r2
 80085fc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008604:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d101      	bne.n	8008614 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008610:	2302      	movs	r3, #2
 8008612:	e094      	b.n	800873e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	781a      	ldrb	r2, [r3, #0]
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	785a      	ldrb	r2, [r3, #1]
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	3302      	adds	r3, #2
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	3303      	adds	r3, #3
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	021b      	lsls	r3, r3, #8
 8008634:	b29b      	uxth	r3, r3
 8008636:	4313      	orrs	r3, r2
 8008638:	b29a      	uxth	r2, r3
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	791a      	ldrb	r2, [r3, #4]
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	795a      	ldrb	r2, [r3, #5]
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	799a      	ldrb	r2, [r3, #6]
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	79da      	ldrb	r2, [r3, #7]
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008664:	2b00      	cmp	r3, #0
 8008666:	d004      	beq.n	8008672 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800866e:	2b01      	cmp	r3, #1
 8008670:	d11b      	bne.n	80086aa <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	79db      	ldrb	r3, [r3, #7]
 8008676:	2b20      	cmp	r3, #32
 8008678:	dc0f      	bgt.n	800869a <USBH_ParseDevDesc+0xaa>
 800867a:	2b08      	cmp	r3, #8
 800867c:	db0f      	blt.n	800869e <USBH_ParseDevDesc+0xae>
 800867e:	3b08      	subs	r3, #8
 8008680:	4a32      	ldr	r2, [pc, #200]	@ (800874c <USBH_ParseDevDesc+0x15c>)
 8008682:	fa22 f303 	lsr.w	r3, r2, r3
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	2b00      	cmp	r3, #0
 800868c:	bf14      	ite	ne
 800868e:	2301      	movne	r3, #1
 8008690:	2300      	moveq	r3, #0
 8008692:	b2db      	uxtb	r3, r3
 8008694:	2b00      	cmp	r3, #0
 8008696:	d106      	bne.n	80086a6 <USBH_ParseDevDesc+0xb6>
 8008698:	e001      	b.n	800869e <USBH_ParseDevDesc+0xae>
 800869a:	2b40      	cmp	r3, #64	@ 0x40
 800869c:	d003      	beq.n	80086a6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	2208      	movs	r2, #8
 80086a2:	71da      	strb	r2, [r3, #7]
        break;
 80086a4:	e000      	b.n	80086a8 <USBH_ParseDevDesc+0xb8>
        break;
 80086a6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80086a8:	e00e      	b.n	80086c8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d107      	bne.n	80086c4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	79db      	ldrb	r3, [r3, #7]
 80086b8:	2b08      	cmp	r3, #8
 80086ba:	d005      	beq.n	80086c8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	2208      	movs	r2, #8
 80086c0:	71da      	strb	r2, [r3, #7]
 80086c2:	e001      	b.n	80086c8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80086c4:	2303      	movs	r3, #3
 80086c6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80086c8:	88fb      	ldrh	r3, [r7, #6]
 80086ca:	2b08      	cmp	r3, #8
 80086cc:	d936      	bls.n	800873c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	3308      	adds	r3, #8
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	461a      	mov	r2, r3
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	3309      	adds	r3, #9
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	021b      	lsls	r3, r3, #8
 80086de:	b29b      	uxth	r3, r3
 80086e0:	4313      	orrs	r3, r2
 80086e2:	b29a      	uxth	r2, r3
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	330a      	adds	r3, #10
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	461a      	mov	r2, r3
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	330b      	adds	r3, #11
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	021b      	lsls	r3, r3, #8
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	4313      	orrs	r3, r2
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	330c      	adds	r3, #12
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	461a      	mov	r2, r3
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	330d      	adds	r3, #13
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	b29b      	uxth	r3, r3
 8008714:	4313      	orrs	r3, r2
 8008716:	b29a      	uxth	r2, r3
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	7b9a      	ldrb	r2, [r3, #14]
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	7bda      	ldrb	r2, [r3, #15]
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	7c1a      	ldrb	r2, [r3, #16]
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	7c5a      	ldrb	r2, [r3, #17]
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800873c:	7dfb      	ldrb	r3, [r7, #23]
}
 800873e:	4618      	mov	r0, r3
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	01000101 	.word	0x01000101

08008750 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08c      	sub	sp, #48	@ 0x30
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	4613      	mov	r3, r2
 800875c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008764:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008766:	2300      	movs	r3, #0
 8008768:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800876c:	2300      	movs	r3, #0
 800876e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008772:	2300      	movs	r3, #0
 8008774:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d101      	bne.n	8008782 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800877e:	2302      	movs	r3, #2
 8008780:	e0de      	b.n	8008940 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	2b09      	cmp	r3, #9
 800878c:	d002      	beq.n	8008794 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800878e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008790:	2209      	movs	r2, #9
 8008792:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	781a      	ldrb	r2, [r3, #0]
 8008798:	6a3b      	ldr	r3, [r7, #32]
 800879a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	785a      	ldrb	r2, [r3, #1]
 80087a0:	6a3b      	ldr	r3, [r7, #32]
 80087a2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	3302      	adds	r3, #2
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	461a      	mov	r2, r3
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	3303      	adds	r3, #3
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	021b      	lsls	r3, r3, #8
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	4313      	orrs	r3, r2
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087be:	bf28      	it	cs
 80087c0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80087c4:	b29a      	uxth	r2, r3
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	791a      	ldrb	r2, [r3, #4]
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	795a      	ldrb	r2, [r3, #5]
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	799a      	ldrb	r2, [r3, #6]
 80087de:	6a3b      	ldr	r3, [r7, #32]
 80087e0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	79da      	ldrb	r2, [r3, #7]
 80087e6:	6a3b      	ldr	r3, [r7, #32]
 80087e8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	7a1a      	ldrb	r2, [r3, #8]
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80087f2:	88fb      	ldrh	r3, [r7, #6]
 80087f4:	2b09      	cmp	r3, #9
 80087f6:	f240 80a1 	bls.w	800893c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80087fa:	2309      	movs	r3, #9
 80087fc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80087fe:	2300      	movs	r3, #0
 8008800:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008802:	e085      	b.n	8008910 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008804:	f107 0316 	add.w	r3, r7, #22
 8008808:	4619      	mov	r1, r3
 800880a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800880c:	f000 f9e6 	bl	8008bdc <USBH_GetNextDesc>
 8008810:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008814:	785b      	ldrb	r3, [r3, #1]
 8008816:	2b04      	cmp	r3, #4
 8008818:	d17a      	bne.n	8008910 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800881a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	2b09      	cmp	r3, #9
 8008820:	d002      	beq.n	8008828 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008824:	2209      	movs	r2, #9
 8008826:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800882c:	221a      	movs	r2, #26
 800882e:	fb02 f303 	mul.w	r3, r2, r3
 8008832:	3308      	adds	r3, #8
 8008834:	6a3a      	ldr	r2, [r7, #32]
 8008836:	4413      	add	r3, r2
 8008838:	3302      	adds	r3, #2
 800883a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800883c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800883e:	69f8      	ldr	r0, [r7, #28]
 8008840:	f000 f882 	bl	8008948 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008844:	2300      	movs	r3, #0
 8008846:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800884a:	2300      	movs	r3, #0
 800884c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800884e:	e043      	b.n	80088d8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008850:	f107 0316 	add.w	r3, r7, #22
 8008854:	4619      	mov	r1, r3
 8008856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008858:	f000 f9c0 	bl	8008bdc <USBH_GetNextDesc>
 800885c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800885e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008860:	785b      	ldrb	r3, [r3, #1]
 8008862:	2b05      	cmp	r3, #5
 8008864:	d138      	bne.n	80088d8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	795b      	ldrb	r3, [r3, #5]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d113      	bne.n	8008896 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008872:	2b02      	cmp	r3, #2
 8008874:	d003      	beq.n	800887e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	799b      	ldrb	r3, [r3, #6]
 800887a:	2b03      	cmp	r3, #3
 800887c:	d10b      	bne.n	8008896 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	79db      	ldrb	r3, [r3, #7]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d10b      	bne.n	800889e <USBH_ParseCfgDesc+0x14e>
 8008886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	2b09      	cmp	r3, #9
 800888c:	d007      	beq.n	800889e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800888e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008890:	2209      	movs	r2, #9
 8008892:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008894:	e003      	b.n	800889e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008898:	2207      	movs	r2, #7
 800889a:	701a      	strb	r2, [r3, #0]
 800889c:	e000      	b.n	80088a0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800889e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80088a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088a4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80088a8:	3201      	adds	r2, #1
 80088aa:	00d2      	lsls	r2, r2, #3
 80088ac:	211a      	movs	r1, #26
 80088ae:	fb01 f303 	mul.w	r3, r1, r3
 80088b2:	4413      	add	r3, r2
 80088b4:	3308      	adds	r3, #8
 80088b6:	6a3a      	ldr	r2, [r7, #32]
 80088b8:	4413      	add	r3, r2
 80088ba:	3304      	adds	r3, #4
 80088bc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80088be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c0:	69b9      	ldr	r1, [r7, #24]
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f000 f86f 	bl	80089a6 <USBH_ParseEPDesc>
 80088c8:	4603      	mov	r3, r0
 80088ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80088ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80088d2:	3301      	adds	r3, #1
 80088d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80088d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d80a      	bhi.n	80088f6 <USBH_ParseCfgDesc+0x1a6>
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	791b      	ldrb	r3, [r3, #4]
 80088e4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d204      	bcs.n	80088f6 <USBH_ParseCfgDesc+0x1a6>
 80088ec:	6a3b      	ldr	r3, [r7, #32]
 80088ee:	885a      	ldrh	r2, [r3, #2]
 80088f0:	8afb      	ldrh	r3, [r7, #22]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d8ac      	bhi.n	8008850 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	791b      	ldrb	r3, [r3, #4]
 80088fa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80088fe:	429a      	cmp	r2, r3
 8008900:	d201      	bcs.n	8008906 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8008902:	2303      	movs	r3, #3
 8008904:	e01c      	b.n	8008940 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8008906:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800890a:	3301      	adds	r3, #1
 800890c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008914:	2b01      	cmp	r3, #1
 8008916:	d805      	bhi.n	8008924 <USBH_ParseCfgDesc+0x1d4>
 8008918:	6a3b      	ldr	r3, [r7, #32]
 800891a:	885a      	ldrh	r2, [r3, #2]
 800891c:	8afb      	ldrh	r3, [r7, #22]
 800891e:	429a      	cmp	r2, r3
 8008920:	f63f af70 	bhi.w	8008804 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008924:	6a3b      	ldr	r3, [r7, #32]
 8008926:	791b      	ldrb	r3, [r3, #4]
 8008928:	2b02      	cmp	r3, #2
 800892a:	bf28      	it	cs
 800892c:	2302      	movcs	r3, #2
 800892e:	b2db      	uxtb	r3, r3
 8008930:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008934:	429a      	cmp	r2, r3
 8008936:	d201      	bcs.n	800893c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8008938:	2303      	movs	r3, #3
 800893a:	e001      	b.n	8008940 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800893c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008940:	4618      	mov	r0, r3
 8008942:	3730      	adds	r7, #48	@ 0x30
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	781a      	ldrb	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	785a      	ldrb	r2, [r3, #1]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	789a      	ldrb	r2, [r3, #2]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	78da      	ldrb	r2, [r3, #3]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	791a      	ldrb	r2, [r3, #4]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	795a      	ldrb	r2, [r3, #5]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	799a      	ldrb	r2, [r3, #6]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	79da      	ldrb	r2, [r3, #7]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	7a1a      	ldrb	r2, [r3, #8]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	721a      	strb	r2, [r3, #8]
}
 800899a:	bf00      	nop
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b087      	sub	sp, #28
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	60f8      	str	r0, [r7, #12]
 80089ae:	60b9      	str	r1, [r7, #8]
 80089b0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80089b2:	2300      	movs	r3, #0
 80089b4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	781a      	ldrb	r2, [r3, #0]
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	785a      	ldrb	r2, [r3, #1]
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	789a      	ldrb	r2, [r3, #2]
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	78da      	ldrb	r2, [r3, #3]
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	3304      	adds	r3, #4
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	461a      	mov	r2, r3
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	3305      	adds	r3, #5
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	021b      	lsls	r3, r3, #8
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	4313      	orrs	r3, r2
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	799a      	ldrb	r2, [r3, #6]
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	889b      	ldrh	r3, [r3, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d009      	beq.n	8008a14 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a08:	d804      	bhi.n	8008a14 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008a0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a12:	d901      	bls.n	8008a18 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008a14:	2303      	movs	r3, #3
 8008a16:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d136      	bne.n	8008a90 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	78db      	ldrb	r3, [r3, #3]
 8008a26:	f003 0303 	and.w	r3, r3, #3
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d108      	bne.n	8008a40 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	889b      	ldrh	r3, [r3, #4]
 8008a32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a36:	f240 8097 	bls.w	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a3a:	2303      	movs	r3, #3
 8008a3c:	75fb      	strb	r3, [r7, #23]
 8008a3e:	e093      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	78db      	ldrb	r3, [r3, #3]
 8008a44:	f003 0303 	and.w	r3, r3, #3
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d107      	bne.n	8008a5c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	889b      	ldrh	r3, [r3, #4]
 8008a50:	2b40      	cmp	r3, #64	@ 0x40
 8008a52:	f240 8089 	bls.w	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008a56:	2303      	movs	r3, #3
 8008a58:	75fb      	strb	r3, [r7, #23]
 8008a5a:	e085      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	78db      	ldrb	r3, [r3, #3]
 8008a60:	f003 0303 	and.w	r3, r3, #3
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d005      	beq.n	8008a74 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	78db      	ldrb	r3, [r3, #3]
 8008a6c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008a70:	2b03      	cmp	r3, #3
 8008a72:	d10a      	bne.n	8008a8a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	799b      	ldrb	r3, [r3, #6]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d003      	beq.n	8008a84 <USBH_ParseEPDesc+0xde>
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	799b      	ldrb	r3, [r3, #6]
 8008a80:	2b10      	cmp	r3, #16
 8008a82:	d970      	bls.n	8008b66 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008a84:	2303      	movs	r3, #3
 8008a86:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008a88:	e06d      	b.n	8008b66 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	75fb      	strb	r3, [r7, #23]
 8008a8e:	e06b      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d13c      	bne.n	8008b14 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	78db      	ldrb	r3, [r3, #3]
 8008a9e:	f003 0303 	and.w	r3, r3, #3
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d005      	beq.n	8008ab2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	78db      	ldrb	r3, [r3, #3]
 8008aaa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d106      	bne.n	8008ac0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	889b      	ldrh	r3, [r3, #4]
 8008ab6:	2b40      	cmp	r3, #64	@ 0x40
 8008ab8:	d956      	bls.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008aba:	2303      	movs	r3, #3
 8008abc:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008abe:	e053      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	78db      	ldrb	r3, [r3, #3]
 8008ac4:	f003 0303 	and.w	r3, r3, #3
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d10e      	bne.n	8008aea <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	799b      	ldrb	r3, [r3, #6]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d007      	beq.n	8008ae4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008ad8:	2b10      	cmp	r3, #16
 8008ada:	d803      	bhi.n	8008ae4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008ae0:	2b40      	cmp	r3, #64	@ 0x40
 8008ae2:	d941      	bls.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	75fb      	strb	r3, [r7, #23]
 8008ae8:	e03e      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	78db      	ldrb	r3, [r3, #3]
 8008aee:	f003 0303 	and.w	r3, r3, #3
 8008af2:	2b03      	cmp	r3, #3
 8008af4:	d10b      	bne.n	8008b0e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	799b      	ldrb	r3, [r3, #6]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d004      	beq.n	8008b08 <USBH_ParseEPDesc+0x162>
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	889b      	ldrh	r3, [r3, #4]
 8008b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b06:	d32f      	bcc.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b08:	2303      	movs	r3, #3
 8008b0a:	75fb      	strb	r3, [r7, #23]
 8008b0c:	e02c      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008b0e:	2303      	movs	r3, #3
 8008b10:	75fb      	strb	r3, [r7, #23]
 8008b12:	e029      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d120      	bne.n	8008b60 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	78db      	ldrb	r3, [r3, #3]
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d106      	bne.n	8008b38 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	889b      	ldrh	r3, [r3, #4]
 8008b2e:	2b08      	cmp	r3, #8
 8008b30:	d01a      	beq.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b32:	2303      	movs	r3, #3
 8008b34:	75fb      	strb	r3, [r7, #23]
 8008b36:	e017      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	78db      	ldrb	r3, [r3, #3]
 8008b3c:	f003 0303 	and.w	r3, r3, #3
 8008b40:	2b03      	cmp	r3, #3
 8008b42:	d10a      	bne.n	8008b5a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	799b      	ldrb	r3, [r3, #6]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d003      	beq.n	8008b54 <USBH_ParseEPDesc+0x1ae>
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	889b      	ldrh	r3, [r3, #4]
 8008b50:	2b08      	cmp	r3, #8
 8008b52:	d909      	bls.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008b54:	2303      	movs	r3, #3
 8008b56:	75fb      	strb	r3, [r7, #23]
 8008b58:	e006      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008b5a:	2303      	movs	r3, #3
 8008b5c:	75fb      	strb	r3, [r7, #23]
 8008b5e:	e003      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008b60:	2303      	movs	r3, #3
 8008b62:	75fb      	strb	r3, [r7, #23]
 8008b64:	e000      	b.n	8008b68 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008b66:	bf00      	nop
  }

  return status;
 8008b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	371c      	adds	r7, #28
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr

08008b76 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b087      	sub	sp, #28
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	60b9      	str	r1, [r7, #8]
 8008b80:	4613      	mov	r3, r2
 8008b82:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	3301      	adds	r3, #1
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d120      	bne.n	8008bd0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	1e9a      	subs	r2, r3, #2
 8008b94:	88fb      	ldrh	r3, [r7, #6]
 8008b96:	4293      	cmp	r3, r2
 8008b98:	bf28      	it	cs
 8008b9a:	4613      	movcs	r3, r2
 8008b9c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	3302      	adds	r3, #2
 8008ba2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	82fb      	strh	r3, [r7, #22]
 8008ba8:	e00b      	b.n	8008bc2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008baa:	8afb      	ldrh	r3, [r7, #22]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	4413      	add	r3, r2
 8008bb0:	781a      	ldrb	r2, [r3, #0]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008bbc:	8afb      	ldrh	r3, [r7, #22]
 8008bbe:	3302      	adds	r3, #2
 8008bc0:	82fb      	strh	r3, [r7, #22]
 8008bc2:	8afa      	ldrh	r2, [r7, #22]
 8008bc4:	8abb      	ldrh	r3, [r7, #20]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d3ef      	bcc.n	8008baa <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	701a      	strb	r2, [r3, #0]
  }
}
 8008bd0:	bf00      	nop
 8008bd2:	371c      	adds	r7, #28
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	7812      	ldrb	r2, [r2, #0]
 8008bee:	4413      	add	r3, r2
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	781b      	ldrb	r3, [r3, #0]
 8008bfa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4413      	add	r3, r2
 8008c00:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008c02:	68fb      	ldr	r3, [r7, #12]
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	789b      	ldrb	r3, [r3, #2]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d002      	beq.n	8008c30 <USBH_CtlReq+0x20>
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	d015      	beq.n	8008c5a <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008c2e:	e033      	b.n	8008c98 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	68ba      	ldr	r2, [r7, #8]
 8008c34:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	88fa      	ldrh	r2, [r7, #6]
 8008c3a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2202      	movs	r2, #2
 8008c46:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	2200      	movs	r2, #0
 8008c50:	2103      	movs	r1, #3
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f7ff fb34 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008c58:	e01e      	b.n	8008c98 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f000 f822 	bl	8008ca4 <USBH_HandleControl>
 8008c60:	4603      	mov	r3, r0
 8008c62:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008c64:	7dfb      	ldrb	r3, [r7, #23]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <USBH_CtlReq+0x60>
 8008c6a:	7dfb      	ldrb	r3, [r7, #23]
 8008c6c:	2b03      	cmp	r3, #3
 8008c6e:	d106      	bne.n	8008c7e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2201      	movs	r2, #1
 8008c74:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	761a      	strb	r2, [r3, #24]
 8008c7c:	e005      	b.n	8008c8a <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8008c7e:	7dfb      	ldrb	r3, [r7, #23]
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d102      	bne.n	8008c8a <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2201      	movs	r2, #1
 8008c88:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	2103      	movs	r1, #3
 8008c90:	68f8      	ldr	r0, [r7, #12]
 8008c92:	f7ff fb15 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008c96:	bf00      	nop
  }
  return status;
 8008c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3718      	adds	r7, #24
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
	...

08008ca4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af02      	add	r7, sp, #8
 8008caa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008cac:	2301      	movs	r3, #1
 8008cae:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	7e1b      	ldrb	r3, [r3, #24]
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	2b0a      	cmp	r3, #10
 8008cbc:	f200 81b2 	bhi.w	8009024 <USBH_HandleControl+0x380>
 8008cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8008cc8 <USBH_HandleControl+0x24>)
 8008cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cc6:	bf00      	nop
 8008cc8:	08008cf5 	.word	0x08008cf5
 8008ccc:	08008d0f 	.word	0x08008d0f
 8008cd0:	08008d91 	.word	0x08008d91
 8008cd4:	08008db7 	.word	0x08008db7
 8008cd8:	08008e15 	.word	0x08008e15
 8008cdc:	08008e3f 	.word	0x08008e3f
 8008ce0:	08008ec1 	.word	0x08008ec1
 8008ce4:	08008ee3 	.word	0x08008ee3
 8008ce8:	08008f45 	.word	0x08008f45
 8008cec:	08008f6b 	.word	0x08008f6b
 8008cf0:	08008fcd 	.word	0x08008fcd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f103 0110 	add.w	r1, r3, #16
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	795b      	ldrb	r3, [r3, #5]
 8008cfe:	461a      	mov	r2, r3
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f99f 	bl	8009044 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2202      	movs	r2, #2
 8008d0a:	761a      	strb	r2, [r3, #24]
      break;
 8008d0c:	e195      	b.n	800903a <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	795b      	ldrb	r3, [r3, #5]
 8008d12:	4619      	mov	r1, r3
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f003 fd41 	bl	800c79c <USBH_LL_GetURBState>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d124      	bne.n	8008d6e <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	7c1b      	ldrb	r3, [r3, #16]
 8008d28:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d2c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	8adb      	ldrh	r3, [r3, #22]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008d36:	7b7b      	ldrb	r3, [r7, #13]
 8008d38:	2b80      	cmp	r3, #128	@ 0x80
 8008d3a:	d103      	bne.n	8008d44 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2203      	movs	r2, #3
 8008d40:	761a      	strb	r2, [r3, #24]
 8008d42:	e00d      	b.n	8008d60 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2205      	movs	r2, #5
 8008d48:	761a      	strb	r2, [r3, #24]
 8008d4a:	e009      	b.n	8008d60 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8008d4c:	7b7b      	ldrb	r3, [r7, #13]
 8008d4e:	2b80      	cmp	r3, #128	@ 0x80
 8008d50:	d103      	bne.n	8008d5a <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2209      	movs	r2, #9
 8008d56:	761a      	strb	r2, [r3, #24]
 8008d58:	e002      	b.n	8008d60 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2207      	movs	r2, #7
 8008d5e:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008d60:	2300      	movs	r3, #0
 8008d62:	2200      	movs	r2, #0
 8008d64:	2103      	movs	r1, #3
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f7ff faaa 	bl	80082c0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d6c:	e15c      	b.n	8009028 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	2b04      	cmp	r3, #4
 8008d72:	d003      	beq.n	8008d7c <USBH_HandleControl+0xd8>
 8008d74:	7bbb      	ldrb	r3, [r7, #14]
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	f040 8156 	bne.w	8009028 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	220b      	movs	r2, #11
 8008d80:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008d82:	2300      	movs	r3, #0
 8008d84:	2200      	movs	r2, #0
 8008d86:	2103      	movs	r1, #3
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f7ff fa99 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008d8e:	e14b      	b.n	8009028 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6899      	ldr	r1, [r3, #8]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	899a      	ldrh	r2, [r3, #12]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	791b      	ldrb	r3, [r3, #4]
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 f98a 	bl	80090c2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2204      	movs	r2, #4
 8008db2:	761a      	strb	r2, [r3, #24]
      break;
 8008db4:	e141      	b.n	800903a <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	791b      	ldrb	r3, [r3, #4]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f003 fced 	bl	800c79c <USBH_LL_GetURBState>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008dc6:	7bbb      	ldrb	r3, [r7, #14]
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d109      	bne.n	8008de0 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2209      	movs	r2, #9
 8008dd0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	2103      	movs	r1, #3
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f7ff fa71 	bl	80082c0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008dde:	e125      	b.n	800902c <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	2b05      	cmp	r3, #5
 8008de4:	d108      	bne.n	8008df8 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8008de6:	2303      	movs	r3, #3
 8008de8:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008dea:	2300      	movs	r3, #0
 8008dec:	2200      	movs	r2, #0
 8008dee:	2103      	movs	r1, #3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f7ff fa65 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008df6:	e119      	b.n	800902c <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8008df8:	7bbb      	ldrb	r3, [r7, #14]
 8008dfa:	2b04      	cmp	r3, #4
 8008dfc:	f040 8116 	bne.w	800902c <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	220b      	movs	r2, #11
 8008e04:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008e06:	2300      	movs	r3, #0
 8008e08:	2200      	movs	r2, #0
 8008e0a:	2103      	movs	r1, #3
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f7ff fa57 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008e12:	e10b      	b.n	800902c <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6899      	ldr	r1, [r3, #8]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	899a      	ldrh	r2, [r3, #12]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	795b      	ldrb	r3, [r3, #5]
 8008e20:	2001      	movs	r0, #1
 8008e22:	9000      	str	r0, [sp, #0]
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 f927 	bl	8009078 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2206      	movs	r2, #6
 8008e3a:	761a      	strb	r2, [r3, #24]
      break;
 8008e3c:	e0fd      	b.n	800903a <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	795b      	ldrb	r3, [r3, #5]
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f003 fca9 	bl	800c79c <USBH_LL_GetURBState>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008e4e:	7bbb      	ldrb	r3, [r7, #14]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d109      	bne.n	8008e68 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2207      	movs	r2, #7
 8008e58:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2103      	movs	r1, #3
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f7ff fa2d 	bl	80082c0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008e66:	e0e3      	b.n	8009030 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8008e68:	7bbb      	ldrb	r3, [r7, #14]
 8008e6a:	2b05      	cmp	r3, #5
 8008e6c:	d10b      	bne.n	8008e86 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	220c      	movs	r2, #12
 8008e72:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008e74:	2303      	movs	r3, #3
 8008e76:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008e78:	2300      	movs	r3, #0
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	2103      	movs	r1, #3
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff fa1e 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008e84:	e0d4      	b.n	8009030 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008e86:	7bbb      	ldrb	r3, [r7, #14]
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d109      	bne.n	8008ea0 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2205      	movs	r2, #5
 8008e90:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008e92:	2300      	movs	r3, #0
 8008e94:	2200      	movs	r2, #0
 8008e96:	2103      	movs	r1, #3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f7ff fa11 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008e9e:	e0c7      	b.n	8009030 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8008ea0:	7bbb      	ldrb	r3, [r7, #14]
 8008ea2:	2b04      	cmp	r3, #4
 8008ea4:	f040 80c4 	bne.w	8009030 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	220b      	movs	r2, #11
 8008eac:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008eae:	2302      	movs	r3, #2
 8008eb0:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	2103      	movs	r1, #3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7ff fa01 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008ebe:	e0b7      	b.n	8009030 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	791b      	ldrb	r3, [r3, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 f8fa 	bl	80090c2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2208      	movs	r2, #8
 8008ede:	761a      	strb	r2, [r3, #24]

      break;
 8008ee0:	e0ab      	b.n	800903a <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	791b      	ldrb	r3, [r3, #4]
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f003 fc57 	bl	800c79c <USBH_LL_GetURBState>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008ef2:	7bbb      	ldrb	r3, [r7, #14]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d10b      	bne.n	8008f10 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	220d      	movs	r2, #13
 8008efc:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008f02:	2300      	movs	r3, #0
 8008f04:	2200      	movs	r2, #0
 8008f06:	2103      	movs	r1, #3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7ff f9d9 	bl	80082c0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008f0e:	e091      	b.n	8009034 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8008f10:	7bbb      	ldrb	r3, [r7, #14]
 8008f12:	2b04      	cmp	r3, #4
 8008f14:	d109      	bne.n	8008f2a <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	220b      	movs	r2, #11
 8008f1a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	2200      	movs	r2, #0
 8008f20:	2103      	movs	r1, #3
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f7ff f9cc 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008f28:	e084      	b.n	8009034 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8008f2a:	7bbb      	ldrb	r3, [r7, #14]
 8008f2c:	2b05      	cmp	r3, #5
 8008f2e:	f040 8081 	bne.w	8009034 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8008f32:	2303      	movs	r3, #3
 8008f34:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008f36:	2300      	movs	r3, #0
 8008f38:	2200      	movs	r2, #0
 8008f3a:	2103      	movs	r1, #3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f7ff f9bf 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008f42:	e077      	b.n	8009034 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	795b      	ldrb	r3, [r3, #5]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	9200      	str	r2, [sp, #0]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2100      	movs	r1, #0
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f000 f891 	bl	8009078 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	220a      	movs	r2, #10
 8008f66:	761a      	strb	r2, [r3, #24]
      break;
 8008f68:	e067      	b.n	800903a <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	795b      	ldrb	r3, [r3, #5]
 8008f6e:	4619      	mov	r1, r3
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f003 fc13 	bl	800c79c <USBH_LL_GetURBState>
 8008f76:	4603      	mov	r3, r0
 8008f78:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008f7a:	7bbb      	ldrb	r3, [r7, #14]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d10b      	bne.n	8008f98 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8008f80:	2300      	movs	r3, #0
 8008f82:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	220d      	movs	r2, #13
 8008f88:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	2103      	movs	r1, #3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f7ff f995 	bl	80082c0 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008f96:	e04f      	b.n	8009038 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008f98:	7bbb      	ldrb	r3, [r7, #14]
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d109      	bne.n	8008fb2 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2209      	movs	r2, #9
 8008fa2:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	2103      	movs	r1, #3
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f7ff f988 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008fb0:	e042      	b.n	8009038 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8008fb2:	7bbb      	ldrb	r3, [r7, #14]
 8008fb4:	2b04      	cmp	r3, #4
 8008fb6:	d13f      	bne.n	8009038 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	220b      	movs	r2, #11
 8008fbc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	2103      	movs	r1, #3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7ff f97b 	bl	80082c0 <USBH_OS_PutMessage>
      break;
 8008fca:	e035      	b.n	8009038 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	7e5b      	ldrb	r3, [r3, #25]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	b2da      	uxtb	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	765a      	strb	r2, [r3, #25]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	7e5b      	ldrb	r3, [r3, #25]
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d806      	bhi.n	8008fee <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008fec:	e025      	b.n	800903a <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ff4:	2106      	movs	r1, #6
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	795b      	ldrb	r3, [r3, #5]
 8009004:	4619      	mov	r1, r3
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 f90c 	bl	8009224 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	791b      	ldrb	r3, [r3, #4]
 8009010:	4619      	mov	r1, r3
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f000 f906 	bl	8009224 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800901e:	2302      	movs	r3, #2
 8009020:	73fb      	strb	r3, [r7, #15]
      break;
 8009022:	e00a      	b.n	800903a <USBH_HandleControl+0x396>

    default:
      break;
 8009024:	bf00      	nop
 8009026:	e008      	b.n	800903a <USBH_HandleControl+0x396>
      break;
 8009028:	bf00      	nop
 800902a:	e006      	b.n	800903a <USBH_HandleControl+0x396>
      break;
 800902c:	bf00      	nop
 800902e:	e004      	b.n	800903a <USBH_HandleControl+0x396>
      break;
 8009030:	bf00      	nop
 8009032:	e002      	b.n	800903a <USBH_HandleControl+0x396>
      break;
 8009034:	bf00      	nop
 8009036:	e000      	b.n	800903a <USBH_HandleControl+0x396>
      break;
 8009038:	bf00      	nop
  }

  return status;
 800903a:	7bfb      	ldrb	r3, [r7, #15]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af04      	add	r7, sp, #16
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	4613      	mov	r3, r2
 8009050:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009052:	79f9      	ldrb	r1, [r7, #7]
 8009054:	2300      	movs	r3, #0
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	2308      	movs	r3, #8
 800905a:	9302      	str	r3, [sp, #8]
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	2300      	movs	r3, #0
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	2300      	movs	r3, #0
 8009066:	2200      	movs	r2, #0
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f003 fb66 	bl	800c73a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3710      	adds	r7, #16
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b088      	sub	sp, #32
 800907c:	af04      	add	r7, sp, #16
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	4611      	mov	r1, r2
 8009084:	461a      	mov	r2, r3
 8009086:	460b      	mov	r3, r1
 8009088:	80fb      	strh	r3, [r7, #6]
 800908a:	4613      	mov	r3, r2
 800908c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009098:	2300      	movs	r3, #0
 800909a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800909c:	7979      	ldrb	r1, [r7, #5]
 800909e:	7e3b      	ldrb	r3, [r7, #24]
 80090a0:	9303      	str	r3, [sp, #12]
 80090a2:	88fb      	ldrh	r3, [r7, #6]
 80090a4:	9302      	str	r3, [sp, #8]
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	9301      	str	r3, [sp, #4]
 80090aa:	2301      	movs	r3, #1
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	2300      	movs	r3, #0
 80090b0:	2200      	movs	r2, #0
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f003 fb41 	bl	800c73a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b088      	sub	sp, #32
 80090c6:	af04      	add	r7, sp, #16
 80090c8:	60f8      	str	r0, [r7, #12]
 80090ca:	60b9      	str	r1, [r7, #8]
 80090cc:	4611      	mov	r1, r2
 80090ce:	461a      	mov	r2, r3
 80090d0:	460b      	mov	r3, r1
 80090d2:	80fb      	strh	r3, [r7, #6]
 80090d4:	4613      	mov	r3, r2
 80090d6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80090d8:	7979      	ldrb	r1, [r7, #5]
 80090da:	2300      	movs	r3, #0
 80090dc:	9303      	str	r3, [sp, #12]
 80090de:	88fb      	ldrh	r3, [r7, #6]
 80090e0:	9302      	str	r3, [sp, #8]
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	9301      	str	r3, [sp, #4]
 80090e6:	2301      	movs	r3, #1
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	2300      	movs	r3, #0
 80090ec:	2201      	movs	r2, #1
 80090ee:	68f8      	ldr	r0, [r7, #12]
 80090f0:	f003 fb23 	bl	800c73a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80090f4:	2300      	movs	r3, #0

}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b088      	sub	sp, #32
 8009102:	af04      	add	r7, sp, #16
 8009104:	60f8      	str	r0, [r7, #12]
 8009106:	60b9      	str	r1, [r7, #8]
 8009108:	4611      	mov	r1, r2
 800910a:	461a      	mov	r2, r3
 800910c:	460b      	mov	r3, r1
 800910e:	80fb      	strh	r3, [r7, #6]
 8009110:	4613      	mov	r3, r2
 8009112:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800911e:	2300      	movs	r3, #0
 8009120:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009122:	7979      	ldrb	r1, [r7, #5]
 8009124:	7e3b      	ldrb	r3, [r7, #24]
 8009126:	9303      	str	r3, [sp, #12]
 8009128:	88fb      	ldrh	r3, [r7, #6]
 800912a:	9302      	str	r3, [sp, #8]
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	9301      	str	r3, [sp, #4]
 8009130:	2301      	movs	r3, #1
 8009132:	9300      	str	r3, [sp, #0]
 8009134:	2302      	movs	r3, #2
 8009136:	2200      	movs	r2, #0
 8009138:	68f8      	ldr	r0, [r7, #12]
 800913a:	f003 fafe 	bl	800c73a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800913e:	2300      	movs	r3, #0
}
 8009140:	4618      	mov	r0, r3
 8009142:	3710      	adds	r7, #16
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b088      	sub	sp, #32
 800914c:	af04      	add	r7, sp, #16
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	4611      	mov	r1, r2
 8009154:	461a      	mov	r2, r3
 8009156:	460b      	mov	r3, r1
 8009158:	80fb      	strh	r3, [r7, #6]
 800915a:	4613      	mov	r3, r2
 800915c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800915e:	7979      	ldrb	r1, [r7, #5]
 8009160:	2300      	movs	r3, #0
 8009162:	9303      	str	r3, [sp, #12]
 8009164:	88fb      	ldrh	r3, [r7, #6]
 8009166:	9302      	str	r3, [sp, #8]
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	9301      	str	r3, [sp, #4]
 800916c:	2301      	movs	r3, #1
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	2302      	movs	r3, #2
 8009172:	2201      	movs	r2, #1
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f003 fae0 	bl	800c73a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800917a:	2300      	movs	r3, #0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3710      	adds	r7, #16
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af04      	add	r7, sp, #16
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	4608      	mov	r0, r1
 800918e:	4611      	mov	r1, r2
 8009190:	461a      	mov	r2, r3
 8009192:	4603      	mov	r3, r0
 8009194:	70fb      	strb	r3, [r7, #3]
 8009196:	460b      	mov	r3, r1
 8009198:	70bb      	strb	r3, [r7, #2]
 800919a:	4613      	mov	r3, r2
 800919c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800919e:	7878      	ldrb	r0, [r7, #1]
 80091a0:	78ba      	ldrb	r2, [r7, #2]
 80091a2:	78f9      	ldrb	r1, [r7, #3]
 80091a4:	8b3b      	ldrh	r3, [r7, #24]
 80091a6:	9302      	str	r3, [sp, #8]
 80091a8:	7d3b      	ldrb	r3, [r7, #20]
 80091aa:	9301      	str	r3, [sp, #4]
 80091ac:	7c3b      	ldrb	r3, [r7, #16]
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	4603      	mov	r3, r0
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f003 fa85 	bl	800c6c2 <USBH_LL_OpenPipe>

  return USBH_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3708      	adds	r7, #8
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}

080091c2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80091c2:	b580      	push	{r7, lr}
 80091c4:	b082      	sub	sp, #8
 80091c6:	af00      	add	r7, sp, #0
 80091c8:	6078      	str	r0, [r7, #4]
 80091ca:	460b      	mov	r3, r1
 80091cc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80091ce:	78fb      	ldrb	r3, [r7, #3]
 80091d0:	4619      	mov	r1, r3
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f003 faa4 	bl	800c720 <USBH_LL_ClosePipe>

  return USBH_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b084      	sub	sp, #16
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
 80091ea:	460b      	mov	r3, r1
 80091ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f836 	bl	8009260 <USBH_GetFreePipe>
 80091f4:	4603      	mov	r3, r0
 80091f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80091f8:	89fb      	ldrh	r3, [r7, #14]
 80091fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091fe:	4293      	cmp	r3, r2
 8009200:	d00a      	beq.n	8009218 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	89fb      	ldrh	r3, [r7, #14]
 8009206:	f003 030f 	and.w	r3, r3, #15
 800920a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800920e:	6879      	ldr	r1, [r7, #4]
 8009210:	33e0      	adds	r3, #224	@ 0xe0
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	440b      	add	r3, r1
 8009216:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009218:	89fb      	ldrh	r3, [r7, #14]
 800921a:	b2db      	uxtb	r3, r3
}
 800921c:	4618      	mov	r0, r3
 800921e:	3710      	adds	r7, #16
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	460b      	mov	r3, r1
 800922e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009230:	78fb      	ldrb	r3, [r7, #3]
 8009232:	2b0f      	cmp	r3, #15
 8009234:	d80d      	bhi.n	8009252 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009236:	78fb      	ldrb	r3, [r7, #3]
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	33e0      	adds	r3, #224	@ 0xe0
 800923c:	009b      	lsls	r3, r3, #2
 800923e:	4413      	add	r3, r2
 8009240:	685a      	ldr	r2, [r3, #4]
 8009242:	78fb      	ldrb	r3, [r7, #3]
 8009244:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009248:	6879      	ldr	r1, [r7, #4]
 800924a:	33e0      	adds	r3, #224	@ 0xe0
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	440b      	add	r3, r1
 8009250:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009260:	b480      	push	{r7}
 8009262:	b085      	sub	sp, #20
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009268:	2300      	movs	r3, #0
 800926a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800926c:	2300      	movs	r3, #0
 800926e:	73fb      	strb	r3, [r7, #15]
 8009270:	e00f      	b.n	8009292 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009272:	7bfb      	ldrb	r3, [r7, #15]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	33e0      	adds	r3, #224	@ 0xe0
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009282:	2b00      	cmp	r3, #0
 8009284:	d102      	bne.n	800928c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	b29b      	uxth	r3, r3
 800928a:	e007      	b.n	800929c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800928c:	7bfb      	ldrb	r3, [r7, #15]
 800928e:	3301      	adds	r3, #1
 8009290:	73fb      	strb	r3, [r7, #15]
 8009292:	7bfb      	ldrb	r3, [r7, #15]
 8009294:	2b0f      	cmp	r3, #15
 8009296:	d9ec      	bls.n	8009272 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009298:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800929c:	4618      	mov	r0, r3
 800929e:	3714      	adds	r7, #20
 80092a0:	46bd      	mov	sp, r7
 80092a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <__NVIC_SetPriority>:
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	6039      	str	r1, [r7, #0]
 80092b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80092b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	db0a      	blt.n	80092d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	b2da      	uxtb	r2, r3
 80092c0:	490c      	ldr	r1, [pc, #48]	@ (80092f4 <__NVIC_SetPriority+0x4c>)
 80092c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092c6:	0112      	lsls	r2, r2, #4
 80092c8:	b2d2      	uxtb	r2, r2
 80092ca:	440b      	add	r3, r1
 80092cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80092d0:	e00a      	b.n	80092e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	b2da      	uxtb	r2, r3
 80092d6:	4908      	ldr	r1, [pc, #32]	@ (80092f8 <__NVIC_SetPriority+0x50>)
 80092d8:	79fb      	ldrb	r3, [r7, #7]
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	3b04      	subs	r3, #4
 80092e0:	0112      	lsls	r2, r2, #4
 80092e2:	b2d2      	uxtb	r2, r2
 80092e4:	440b      	add	r3, r1
 80092e6:	761a      	strb	r2, [r3, #24]
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr
 80092f4:	e000e100 	.word	0xe000e100
 80092f8:	e000ed00 	.word	0xe000ed00

080092fc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80092fc:	b580      	push	{r7, lr}
 80092fe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009300:	4b05      	ldr	r3, [pc, #20]	@ (8009318 <SysTick_Handler+0x1c>)
 8009302:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009304:	f001 ff8e 	bl	800b224 <xTaskGetSchedulerState>
 8009308:	4603      	mov	r3, r0
 800930a:	2b01      	cmp	r3, #1
 800930c:	d001      	beq.n	8009312 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800930e:	f002 fd83 	bl	800be18 <xPortSysTickHandler>
  }
}
 8009312:	bf00      	nop
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	e000e010 	.word	0xe000e010

0800931c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800931c:	b580      	push	{r7, lr}
 800931e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009320:	2100      	movs	r1, #0
 8009322:	f06f 0004 	mvn.w	r0, #4
 8009326:	f7ff ffbf 	bl	80092a8 <__NVIC_SetPriority>
#endif
}
 800932a:	bf00      	nop
 800932c:	bd80      	pop	{r7, pc}
	...

08009330 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009336:	f3ef 8305 	mrs	r3, IPSR
 800933a:	603b      	str	r3, [r7, #0]
  return(result);
 800933c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800933e:	2b00      	cmp	r3, #0
 8009340:	d003      	beq.n	800934a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009342:	f06f 0305 	mvn.w	r3, #5
 8009346:	607b      	str	r3, [r7, #4]
 8009348:	e00c      	b.n	8009364 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800934a:	4b0a      	ldr	r3, [pc, #40]	@ (8009374 <osKernelInitialize+0x44>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d105      	bne.n	800935e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009352:	4b08      	ldr	r3, [pc, #32]	@ (8009374 <osKernelInitialize+0x44>)
 8009354:	2201      	movs	r2, #1
 8009356:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009358:	2300      	movs	r3, #0
 800935a:	607b      	str	r3, [r7, #4]
 800935c:	e002      	b.n	8009364 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800935e:	f04f 33ff 	mov.w	r3, #4294967295
 8009362:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009364:	687b      	ldr	r3, [r7, #4]
}
 8009366:	4618      	mov	r0, r3
 8009368:	370c      	adds	r7, #12
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	2000022c 	.word	0x2000022c

08009378 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800937e:	f3ef 8305 	mrs	r3, IPSR
 8009382:	603b      	str	r3, [r7, #0]
  return(result);
 8009384:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009386:	2b00      	cmp	r3, #0
 8009388:	d003      	beq.n	8009392 <osKernelStart+0x1a>
    stat = osErrorISR;
 800938a:	f06f 0305 	mvn.w	r3, #5
 800938e:	607b      	str	r3, [r7, #4]
 8009390:	e010      	b.n	80093b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009392:	4b0b      	ldr	r3, [pc, #44]	@ (80093c0 <osKernelStart+0x48>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d109      	bne.n	80093ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800939a:	f7ff ffbf 	bl	800931c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800939e:	4b08      	ldr	r3, [pc, #32]	@ (80093c0 <osKernelStart+0x48>)
 80093a0:	2202      	movs	r2, #2
 80093a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80093a4:	f001 fada 	bl	800a95c <vTaskStartScheduler>
      stat = osOK;
 80093a8:	2300      	movs	r3, #0
 80093aa:	607b      	str	r3, [r7, #4]
 80093ac:	e002      	b.n	80093b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80093ae:	f04f 33ff 	mov.w	r3, #4294967295
 80093b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80093b4:	687b      	ldr	r3, [r7, #4]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	2000022c 	.word	0x2000022c

080093c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b08e      	sub	sp, #56	@ 0x38
 80093c8:	af04      	add	r7, sp, #16
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80093d0:	2300      	movs	r3, #0
 80093d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093d4:	f3ef 8305 	mrs	r3, IPSR
 80093d8:	617b      	str	r3, [r7, #20]
  return(result);
 80093da:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d17e      	bne.n	80094de <osThreadNew+0x11a>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d07b      	beq.n	80094de <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80093e6:	2380      	movs	r3, #128	@ 0x80
 80093e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80093ea:	2318      	movs	r3, #24
 80093ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80093ee:	2300      	movs	r3, #0
 80093f0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80093f2:	f04f 33ff 	mov.w	r3, #4294967295
 80093f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d045      	beq.n	800948a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d002      	beq.n	800940c <osThreadNew+0x48>
        name = attr->name;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	699b      	ldr	r3, [r3, #24]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	699b      	ldr	r3, [r3, #24]
 8009418:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800941a:	69fb      	ldr	r3, [r7, #28]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d008      	beq.n	8009432 <osThreadNew+0x6e>
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	2b38      	cmp	r3, #56	@ 0x38
 8009424:	d805      	bhi.n	8009432 <osThreadNew+0x6e>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f003 0301 	and.w	r3, r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <osThreadNew+0x72>
        return (NULL);
 8009432:	2300      	movs	r3, #0
 8009434:	e054      	b.n	80094e0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	695b      	ldr	r3, [r3, #20]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d003      	beq.n	8009446 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	089b      	lsrs	r3, r3, #2
 8009444:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d00e      	beq.n	800946c <osThreadNew+0xa8>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	2ba7      	cmp	r3, #167	@ 0xa7
 8009454:	d90a      	bls.n	800946c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800945a:	2b00      	cmp	r3, #0
 800945c:	d006      	beq.n	800946c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <osThreadNew+0xa8>
        mem = 1;
 8009466:	2301      	movs	r3, #1
 8009468:	61bb      	str	r3, [r7, #24]
 800946a:	e010      	b.n	800948e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10c      	bne.n	800948e <osThreadNew+0xca>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	68db      	ldr	r3, [r3, #12]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d108      	bne.n	800948e <osThreadNew+0xca>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d104      	bne.n	800948e <osThreadNew+0xca>
          mem = 0;
 8009484:	2300      	movs	r3, #0
 8009486:	61bb      	str	r3, [r7, #24]
 8009488:	e001      	b.n	800948e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800948a:	2300      	movs	r3, #0
 800948c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d110      	bne.n	80094b6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800949c:	9202      	str	r2, [sp, #8]
 800949e:	9301      	str	r3, [sp, #4]
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	9300      	str	r3, [sp, #0]
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	6a3a      	ldr	r2, [r7, #32]
 80094a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f001 f862 	bl	800a574 <xTaskCreateStatic>
 80094b0:	4603      	mov	r3, r0
 80094b2:	613b      	str	r3, [r7, #16]
 80094b4:	e013      	b.n	80094de <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d110      	bne.n	80094de <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	b29a      	uxth	r2, r3
 80094c0:	f107 0310 	add.w	r3, r7, #16
 80094c4:	9301      	str	r3, [sp, #4]
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	9300      	str	r3, [sp, #0]
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f001 f8b0 	bl	800a634 <xTaskCreate>
 80094d4:	4603      	mov	r3, r0
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d001      	beq.n	80094de <osThreadNew+0x11a>
            hTask = NULL;
 80094da:	2300      	movs	r3, #0
 80094dc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80094de:	693b      	ldr	r3, [r7, #16]
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3728      	adds	r7, #40	@ 0x28
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094f0:	f3ef 8305 	mrs	r3, IPSR
 80094f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80094f6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <osDelay+0x1c>
    stat = osErrorISR;
 80094fc:	f06f 0305 	mvn.w	r3, #5
 8009500:	60fb      	str	r3, [r7, #12]
 8009502:	e007      	b.n	8009514 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009504:	2300      	movs	r3, #0
 8009506:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d002      	beq.n	8009514 <osDelay+0x2c>
      vTaskDelay(ticks);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f001 f9ee 	bl	800a8f0 <vTaskDelay>
    }
  }

  return (stat);
 8009514:	68fb      	ldr	r3, [r7, #12]
}
 8009516:	4618      	mov	r0, r3
 8009518:	3710      	adds	r7, #16
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800951e:	b580      	push	{r7, lr}
 8009520:	b08a      	sub	sp, #40	@ 0x28
 8009522:	af02      	add	r7, sp, #8
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800952a:	2300      	movs	r3, #0
 800952c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800952e:	f3ef 8305 	mrs	r3, IPSR
 8009532:	613b      	str	r3, [r7, #16]
  return(result);
 8009534:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009536:	2b00      	cmp	r3, #0
 8009538:	d15f      	bne.n	80095fa <osMessageQueueNew+0xdc>
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d05c      	beq.n	80095fa <osMessageQueueNew+0xdc>
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d059      	beq.n	80095fa <osMessageQueueNew+0xdc>
    mem = -1;
 8009546:	f04f 33ff 	mov.w	r3, #4294967295
 800954a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d029      	beq.n	80095a6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d012      	beq.n	8009580 <osMessageQueueNew+0x62>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	2b4f      	cmp	r3, #79	@ 0x4f
 8009560:	d90e      	bls.n	8009580 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00a      	beq.n	8009580 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	695a      	ldr	r2, [r3, #20]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	68b9      	ldr	r1, [r7, #8]
 8009572:	fb01 f303 	mul.w	r3, r1, r3
 8009576:	429a      	cmp	r2, r3
 8009578:	d302      	bcc.n	8009580 <osMessageQueueNew+0x62>
        mem = 1;
 800957a:	2301      	movs	r3, #1
 800957c:	61bb      	str	r3, [r7, #24]
 800957e:	e014      	b.n	80095aa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d110      	bne.n	80095aa <osMessageQueueNew+0x8c>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10c      	bne.n	80095aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009594:	2b00      	cmp	r3, #0
 8009596:	d108      	bne.n	80095aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	695b      	ldr	r3, [r3, #20]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d104      	bne.n	80095aa <osMessageQueueNew+0x8c>
          mem = 0;
 80095a0:	2300      	movs	r3, #0
 80095a2:	61bb      	str	r3, [r7, #24]
 80095a4:	e001      	b.n	80095aa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80095a6:	2300      	movs	r3, #0
 80095a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d10b      	bne.n	80095c8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	691a      	ldr	r2, [r3, #16]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	2100      	movs	r1, #0
 80095ba:	9100      	str	r1, [sp, #0]
 80095bc:	68b9      	ldr	r1, [r7, #8]
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 fa66 	bl	8009a90 <xQueueGenericCreateStatic>
 80095c4:	61f8      	str	r0, [r7, #28]
 80095c6:	e008      	b.n	80095da <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d105      	bne.n	80095da <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80095ce:	2200      	movs	r2, #0
 80095d0:	68b9      	ldr	r1, [r7, #8]
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 fad9 	bl	8009b8a <xQueueGenericCreate>
 80095d8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80095da:	69fb      	ldr	r3, [r7, #28]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00c      	beq.n	80095fa <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d003      	beq.n	80095ee <osMessageQueueNew+0xd0>
        name = attr->name;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	617b      	str	r3, [r7, #20]
 80095ec:	e001      	b.n	80095f2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80095ee:	2300      	movs	r3, #0
 80095f0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80095f2:	6979      	ldr	r1, [r7, #20]
 80095f4:	69f8      	ldr	r0, [r7, #28]
 80095f6:	f000 ff5f 	bl	800a4b8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80095fa:	69fb      	ldr	r3, [r7, #28]
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3720      	adds	r7, #32
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009604:	b580      	push	{r7, lr}
 8009606:	b088      	sub	sp, #32
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	60b9      	str	r1, [r7, #8]
 800960e:	603b      	str	r3, [r7, #0]
 8009610:	4613      	mov	r3, r2
 8009612:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009618:	2300      	movs	r3, #0
 800961a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800961c:	f3ef 8305 	mrs	r3, IPSR
 8009620:	617b      	str	r3, [r7, #20]
  return(result);
 8009622:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009624:	2b00      	cmp	r3, #0
 8009626:	d028      	beq.n	800967a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d005      	beq.n	800963a <osMessageQueuePut+0x36>
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d002      	beq.n	800963a <osMessageQueuePut+0x36>
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d003      	beq.n	8009642 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800963a:	f06f 0303 	mvn.w	r3, #3
 800963e:	61fb      	str	r3, [r7, #28]
 8009640:	e038      	b.n	80096b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009642:	2300      	movs	r3, #0
 8009644:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009646:	f107 0210 	add.w	r2, r7, #16
 800964a:	2300      	movs	r3, #0
 800964c:	68b9      	ldr	r1, [r7, #8]
 800964e:	69b8      	ldr	r0, [r7, #24]
 8009650:	f000 fbfc 	bl	8009e4c <xQueueGenericSendFromISR>
 8009654:	4603      	mov	r3, r0
 8009656:	2b01      	cmp	r3, #1
 8009658:	d003      	beq.n	8009662 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800965a:	f06f 0302 	mvn.w	r3, #2
 800965e:	61fb      	str	r3, [r7, #28]
 8009660:	e028      	b.n	80096b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d025      	beq.n	80096b4 <osMessageQueuePut+0xb0>
 8009668:	4b15      	ldr	r3, [pc, #84]	@ (80096c0 <osMessageQueuePut+0xbc>)
 800966a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	f3bf 8f6f 	isb	sy
 8009678:	e01c      	b.n	80096b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800967a:	69bb      	ldr	r3, [r7, #24]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <osMessageQueuePut+0x82>
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d103      	bne.n	800968e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009686:	f06f 0303 	mvn.w	r3, #3
 800968a:	61fb      	str	r3, [r7, #28]
 800968c:	e012      	b.n	80096b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800968e:	2300      	movs	r3, #0
 8009690:	683a      	ldr	r2, [r7, #0]
 8009692:	68b9      	ldr	r1, [r7, #8]
 8009694:	69b8      	ldr	r0, [r7, #24]
 8009696:	f000 fad7 	bl	8009c48 <xQueueGenericSend>
 800969a:	4603      	mov	r3, r0
 800969c:	2b01      	cmp	r3, #1
 800969e:	d009      	beq.n	80096b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d003      	beq.n	80096ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80096a6:	f06f 0301 	mvn.w	r3, #1
 80096aa:	61fb      	str	r3, [r7, #28]
 80096ac:	e002      	b.n	80096b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80096ae:	f06f 0302 	mvn.w	r3, #2
 80096b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80096b4:	69fb      	ldr	r3, [r7, #28]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3720      	adds	r7, #32
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	e000ed04 	.word	0xe000ed04

080096c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b088      	sub	sp, #32
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	607a      	str	r2, [r7, #4]
 80096d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096da:	f3ef 8305 	mrs	r3, IPSR
 80096de:	617b      	str	r3, [r7, #20]
  return(result);
 80096e0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d028      	beq.n	8009738 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d005      	beq.n	80096f8 <osMessageQueueGet+0x34>
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d002      	beq.n	80096f8 <osMessageQueueGet+0x34>
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d003      	beq.n	8009700 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80096f8:	f06f 0303 	mvn.w	r3, #3
 80096fc:	61fb      	str	r3, [r7, #28]
 80096fe:	e037      	b.n	8009770 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009700:	2300      	movs	r3, #0
 8009702:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009704:	f107 0310 	add.w	r3, r7, #16
 8009708:	461a      	mov	r2, r3
 800970a:	68b9      	ldr	r1, [r7, #8]
 800970c:	69b8      	ldr	r0, [r7, #24]
 800970e:	f000 fd1d 	bl	800a14c <xQueueReceiveFromISR>
 8009712:	4603      	mov	r3, r0
 8009714:	2b01      	cmp	r3, #1
 8009716:	d003      	beq.n	8009720 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009718:	f06f 0302 	mvn.w	r3, #2
 800971c:	61fb      	str	r3, [r7, #28]
 800971e:	e027      	b.n	8009770 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d024      	beq.n	8009770 <osMessageQueueGet+0xac>
 8009726:	4b15      	ldr	r3, [pc, #84]	@ (800977c <osMessageQueueGet+0xb8>)
 8009728:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800972c:	601a      	str	r2, [r3, #0]
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	f3bf 8f6f 	isb	sy
 8009736:	e01b      	b.n	8009770 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009738:	69bb      	ldr	r3, [r7, #24]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d002      	beq.n	8009744 <osMessageQueueGet+0x80>
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d103      	bne.n	800974c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009744:	f06f 0303 	mvn.w	r3, #3
 8009748:	61fb      	str	r3, [r7, #28]
 800974a:	e011      	b.n	8009770 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800974c:	683a      	ldr	r2, [r7, #0]
 800974e:	68b9      	ldr	r1, [r7, #8]
 8009750:	69b8      	ldr	r0, [r7, #24]
 8009752:	f000 fc19 	bl	8009f88 <xQueueReceive>
 8009756:	4603      	mov	r3, r0
 8009758:	2b01      	cmp	r3, #1
 800975a:	d009      	beq.n	8009770 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d003      	beq.n	800976a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009762:	f06f 0301 	mvn.w	r3, #1
 8009766:	61fb      	str	r3, [r7, #28]
 8009768:	e002      	b.n	8009770 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800976a:	f06f 0302 	mvn.w	r3, #2
 800976e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009770:	69fb      	ldr	r3, [r7, #28]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3720      	adds	r7, #32
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	e000ed04 	.word	0xe000ed04

08009780 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8009780:	b580      	push	{r7, lr}
 8009782:	b08a      	sub	sp, #40	@ 0x28
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800978c:	6a3b      	ldr	r3, [r7, #32]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d102      	bne.n	8009798 <osMessageQueueGetSpace+0x18>
    space = 0U;
 8009792:	2300      	movs	r3, #0
 8009794:	627b      	str	r3, [r7, #36]	@ 0x24
 8009796:	e023      	b.n	80097e0 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009798:	f3ef 8305 	mrs	r3, IPSR
 800979c:	61bb      	str	r3, [r7, #24]
  return(result);
 800979e:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d019      	beq.n	80097d8 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80097a4:	f3ef 8211 	mrs	r2, BASEPRI
 80097a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ac:	f383 8811 	msr	BASEPRI, r3
 80097b0:	f3bf 8f6f 	isb	sy
 80097b4:	f3bf 8f4f 	dsb	sy
 80097b8:	613a      	str	r2, [r7, #16]
 80097ba:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80097bc:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 80097be:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 80097c0:	6a3b      	ldr	r3, [r7, #32]
 80097c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80097cc:	69fb      	ldr	r3, [r7, #28]
 80097ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80097d6:	e003      	b.n	80097e0 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 80097d8:	6a38      	ldr	r0, [r7, #32]
 80097da:	f000 fd39 	bl	800a250 <uxQueueSpacesAvailable>
 80097de:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3728      	adds	r7, #40	@ 0x28
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
	...

080097ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	4a07      	ldr	r2, [pc, #28]	@ (8009818 <vApplicationGetIdleTaskMemory+0x2c>)
 80097fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	4a06      	ldr	r2, [pc, #24]	@ (800981c <vApplicationGetIdleTaskMemory+0x30>)
 8009802:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2280      	movs	r2, #128	@ 0x80
 8009808:	601a      	str	r2, [r3, #0]
}
 800980a:	bf00      	nop
 800980c:	3714      	adds	r7, #20
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	20000230 	.word	0x20000230
 800981c:	200002d8 	.word	0x200002d8

08009820 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009820:	b480      	push	{r7}
 8009822:	b085      	sub	sp, #20
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	60b9      	str	r1, [r7, #8]
 800982a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	4a07      	ldr	r2, [pc, #28]	@ (800984c <vApplicationGetTimerTaskMemory+0x2c>)
 8009830:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	4a06      	ldr	r2, [pc, #24]	@ (8009850 <vApplicationGetTimerTaskMemory+0x30>)
 8009836:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800983e:	601a      	str	r2, [r3, #0]
}
 8009840:	bf00      	nop
 8009842:	3714      	adds	r7, #20
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	200004d8 	.word	0x200004d8
 8009850:	20000580 	.word	0x20000580

08009854 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f103 0208 	add.w	r2, r3, #8
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f04f 32ff 	mov.w	r2, #4294967295
 800986c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f103 0208 	add.w	r2, r3, #8
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f103 0208 	add.w	r2, r3, #8
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009888:	bf00      	nop
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098a2:	bf00      	nop
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr

080098ae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098ae:	b480      	push	{r7}
 80098b0:	b085      	sub	sp, #20
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
 80098b6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	689a      	ldr	r2, [r3, #8]
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	683a      	ldr	r2, [r7, #0]
 80098d2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	683a      	ldr	r2, [r7, #0]
 80098d8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	1c5a      	adds	r2, r3, #1
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	601a      	str	r2, [r3, #0]
}
 80098ea:	bf00      	nop
 80098ec:	3714      	adds	r7, #20
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr

080098f6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098f6:	b480      	push	{r7}
 80098f8:	b085      	sub	sp, #20
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800990c:	d103      	bne.n	8009916 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	60fb      	str	r3, [r7, #12]
 8009914:	e00c      	b.n	8009930 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	3308      	adds	r3, #8
 800991a:	60fb      	str	r3, [r7, #12]
 800991c:	e002      	b.n	8009924 <vListInsert+0x2e>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	60fb      	str	r3, [r7, #12]
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	68ba      	ldr	r2, [r7, #8]
 800992c:	429a      	cmp	r2, r3
 800992e:	d2f6      	bcs.n	800991e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	685a      	ldr	r2, [r3, #4]
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	683a      	ldr	r2, [r7, #0]
 800993e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	683a      	ldr	r2, [r7, #0]
 800994a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	687a      	ldr	r2, [r7, #4]
 8009950:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	1c5a      	adds	r2, r3, #1
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	601a      	str	r2, [r3, #0]
}
 800995c:	bf00      	nop
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	691b      	ldr	r3, [r3, #16]
 8009974:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6892      	ldr	r2, [r2, #8]
 800997e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	6852      	ldr	r2, [r2, #4]
 8009988:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	429a      	cmp	r2, r3
 8009992:	d103      	bne.n	800999c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	689a      	ldr	r2, [r3, #8]
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	1e5a      	subs	r2, r3, #1
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3714      	adds	r7, #20
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d10b      	bne.n	80099e8 <xQueueGenericReset+0x2c>
	__asm volatile
 80099d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	60bb      	str	r3, [r7, #8]
}
 80099e2:	bf00      	nop
 80099e4:	bf00      	nop
 80099e6:	e7fd      	b.n	80099e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099e8:	f002 f986 	bl	800bcf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f4:	68f9      	ldr	r1, [r7, #12]
 80099f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80099f8:	fb01 f303 	mul.w	r3, r1, r3
 80099fc:	441a      	add	r2, r3
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a18:	3b01      	subs	r3, #1
 8009a1a:	68f9      	ldr	r1, [r7, #12]
 8009a1c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009a1e:	fb01 f303 	mul.w	r3, r1, r3
 8009a22:	441a      	add	r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	22ff      	movs	r2, #255	@ 0xff
 8009a2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	22ff      	movs	r2, #255	@ 0xff
 8009a34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d114      	bne.n	8009a68 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d01a      	beq.n	8009a7c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	3310      	adds	r3, #16
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f001 fa24 	bl	800ae98 <xTaskRemoveFromEventList>
 8009a50:	4603      	mov	r3, r0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d012      	beq.n	8009a7c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a56:	4b0d      	ldr	r3, [pc, #52]	@ (8009a8c <xQueueGenericReset+0xd0>)
 8009a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	f3bf 8f4f 	dsb	sy
 8009a62:	f3bf 8f6f 	isb	sy
 8009a66:	e009      	b.n	8009a7c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	3310      	adds	r3, #16
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7ff fef1 	bl	8009854 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	3324      	adds	r3, #36	@ 0x24
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7ff feec 	bl	8009854 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a7c:	f002 f96e 	bl	800bd5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a80:	2301      	movs	r3, #1
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3710      	adds	r7, #16
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	e000ed04 	.word	0xe000ed04

08009a90 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b08e      	sub	sp, #56	@ 0x38
 8009a94:	af02      	add	r7, sp, #8
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	607a      	str	r2, [r7, #4]
 8009a9c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10b      	bne.n	8009abc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10b      	bne.n	8009ada <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop
 8009ad8:	e7fd      	b.n	8009ad6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d002      	beq.n	8009ae6 <xQueueGenericCreateStatic+0x56>
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d001      	beq.n	8009aea <xQueueGenericCreateStatic+0x5a>
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e000      	b.n	8009aec <xQueueGenericCreateStatic+0x5c>
 8009aea:	2300      	movs	r3, #0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10b      	bne.n	8009b08 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	623b      	str	r3, [r7, #32]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d102      	bne.n	8009b14 <xQueueGenericCreateStatic+0x84>
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d101      	bne.n	8009b18 <xQueueGenericCreateStatic+0x88>
 8009b14:	2301      	movs	r3, #1
 8009b16:	e000      	b.n	8009b1a <xQueueGenericCreateStatic+0x8a>
 8009b18:	2300      	movs	r3, #0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10b      	bne.n	8009b36 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	61fb      	str	r3, [r7, #28]
}
 8009b30:	bf00      	nop
 8009b32:	bf00      	nop
 8009b34:	e7fd      	b.n	8009b32 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b36:	2350      	movs	r3, #80	@ 0x50
 8009b38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	2b50      	cmp	r3, #80	@ 0x50
 8009b3e:	d00b      	beq.n	8009b58 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b44:	f383 8811 	msr	BASEPRI, r3
 8009b48:	f3bf 8f6f 	isb	sy
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	61bb      	str	r3, [r7, #24]
}
 8009b52:	bf00      	nop
 8009b54:	bf00      	nop
 8009b56:	e7fd      	b.n	8009b54 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b58:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d00d      	beq.n	8009b80 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b6c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	4613      	mov	r3, r2
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	68b9      	ldr	r1, [r7, #8]
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f000 f840 	bl	8009c00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3730      	adds	r7, #48	@ 0x30
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b08a      	sub	sp, #40	@ 0x28
 8009b8e:	af02      	add	r7, sp, #8
 8009b90:	60f8      	str	r0, [r7, #12]
 8009b92:	60b9      	str	r1, [r7, #8]
 8009b94:	4613      	mov	r3, r2
 8009b96:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10b      	bne.n	8009bb6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba2:	f383 8811 	msr	BASEPRI, r3
 8009ba6:	f3bf 8f6f 	isb	sy
 8009baa:	f3bf 8f4f 	dsb	sy
 8009bae:	613b      	str	r3, [r7, #16]
}
 8009bb0:	bf00      	nop
 8009bb2:	bf00      	nop
 8009bb4:	e7fd      	b.n	8009bb2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	68ba      	ldr	r2, [r7, #8]
 8009bba:	fb02 f303 	mul.w	r3, r2, r3
 8009bbe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009bc0:	69fb      	ldr	r3, [r7, #28]
 8009bc2:	3350      	adds	r3, #80	@ 0x50
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f002 f9b9 	bl	800bf3c <pvPortMalloc>
 8009bca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d011      	beq.n	8009bf6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	3350      	adds	r3, #80	@ 0x50
 8009bda:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009be4:	79fa      	ldrb	r2, [r7, #7]
 8009be6:	69bb      	ldr	r3, [r7, #24]
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	4613      	mov	r3, r2
 8009bec:	697a      	ldr	r2, [r7, #20]
 8009bee:	68b9      	ldr	r1, [r7, #8]
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f000 f805 	bl	8009c00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009bf6:	69bb      	ldr	r3, [r7, #24]
	}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3720      	adds	r7, #32
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	60f8      	str	r0, [r7, #12]
 8009c08:	60b9      	str	r1, [r7, #8]
 8009c0a:	607a      	str	r2, [r7, #4]
 8009c0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d103      	bne.n	8009c1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009c14:	69bb      	ldr	r3, [r7, #24]
 8009c16:	69ba      	ldr	r2, [r7, #24]
 8009c18:	601a      	str	r2, [r3, #0]
 8009c1a:	e002      	b.n	8009c22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009c1c:	69bb      	ldr	r3, [r7, #24]
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009c22:	69bb      	ldr	r3, [r7, #24]
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009c28:	69bb      	ldr	r3, [r7, #24]
 8009c2a:	68ba      	ldr	r2, [r7, #8]
 8009c2c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009c2e:	2101      	movs	r1, #1
 8009c30:	69b8      	ldr	r0, [r7, #24]
 8009c32:	f7ff fec3 	bl	80099bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	78fa      	ldrb	r2, [r7, #3]
 8009c3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009c3e:	bf00      	nop
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
	...

08009c48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b08e      	sub	sp, #56	@ 0x38
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	60b9      	str	r1, [r7, #8]
 8009c52:	607a      	str	r2, [r7, #4]
 8009c54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009c56:	2300      	movs	r3, #0
 8009c58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10b      	bne.n	8009c7c <xQueueGenericSend+0x34>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009c76:	bf00      	nop
 8009c78:	bf00      	nop
 8009c7a:	e7fd      	b.n	8009c78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d103      	bne.n	8009c8a <xQueueGenericSend+0x42>
 8009c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <xQueueGenericSend+0x46>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e000      	b.n	8009c90 <xQueueGenericSend+0x48>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10b      	bne.n	8009cac <xQueueGenericSend+0x64>
	__asm volatile
 8009c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c98:	f383 8811 	msr	BASEPRI, r3
 8009c9c:	f3bf 8f6f 	isb	sy
 8009ca0:	f3bf 8f4f 	dsb	sy
 8009ca4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ca6:	bf00      	nop
 8009ca8:	bf00      	nop
 8009caa:	e7fd      	b.n	8009ca8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d103      	bne.n	8009cba <xQueueGenericSend+0x72>
 8009cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d101      	bne.n	8009cbe <xQueueGenericSend+0x76>
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e000      	b.n	8009cc0 <xQueueGenericSend+0x78>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10b      	bne.n	8009cdc <xQueueGenericSend+0x94>
	__asm volatile
 8009cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc8:	f383 8811 	msr	BASEPRI, r3
 8009ccc:	f3bf 8f6f 	isb	sy
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	623b      	str	r3, [r7, #32]
}
 8009cd6:	bf00      	nop
 8009cd8:	bf00      	nop
 8009cda:	e7fd      	b.n	8009cd8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cdc:	f001 faa2 	bl	800b224 <xTaskGetSchedulerState>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d102      	bne.n	8009cec <xQueueGenericSend+0xa4>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <xQueueGenericSend+0xa8>
 8009cec:	2301      	movs	r3, #1
 8009cee:	e000      	b.n	8009cf2 <xQueueGenericSend+0xaa>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10b      	bne.n	8009d0e <xQueueGenericSend+0xc6>
	__asm volatile
 8009cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfa:	f383 8811 	msr	BASEPRI, r3
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	f3bf 8f4f 	dsb	sy
 8009d06:	61fb      	str	r3, [r7, #28]
}
 8009d08:	bf00      	nop
 8009d0a:	bf00      	nop
 8009d0c:	e7fd      	b.n	8009d0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d0e:	f001 fff3 	bl	800bcf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d302      	bcc.n	8009d24 <xQueueGenericSend+0xdc>
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	2b02      	cmp	r3, #2
 8009d22:	d129      	bne.n	8009d78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d24:	683a      	ldr	r2, [r7, #0]
 8009d26:	68b9      	ldr	r1, [r7, #8]
 8009d28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d2a:	f000 fab5 	bl	800a298 <prvCopyDataToQueue>
 8009d2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d010      	beq.n	8009d5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3a:	3324      	adds	r3, #36	@ 0x24
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f001 f8ab 	bl	800ae98 <xTaskRemoveFromEventList>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d013      	beq.n	8009d70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d48:	4b3f      	ldr	r3, [pc, #252]	@ (8009e48 <xQueueGenericSend+0x200>)
 8009d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d4e:	601a      	str	r2, [r3, #0]
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	f3bf 8f6f 	isb	sy
 8009d58:	e00a      	b.n	8009d70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d007      	beq.n	8009d70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d60:	4b39      	ldr	r3, [pc, #228]	@ (8009e48 <xQueueGenericSend+0x200>)
 8009d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d66:	601a      	str	r2, [r3, #0]
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d70:	f001 fff4 	bl	800bd5c <vPortExitCritical>
				return pdPASS;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e063      	b.n	8009e40 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d103      	bne.n	8009d86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d7e:	f001 ffed 	bl	800bd5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d82:	2300      	movs	r3, #0
 8009d84:	e05c      	b.n	8009e40 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d106      	bne.n	8009d9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d8c:	f107 0314 	add.w	r3, r7, #20
 8009d90:	4618      	mov	r0, r3
 8009d92:	f001 f8e5 	bl	800af60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d96:	2301      	movs	r3, #1
 8009d98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d9a:	f001 ffdf 	bl	800bd5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d9e:	f000 fe4d 	bl	800aa3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009da2:	f001 ffa9 	bl	800bcf8 <vPortEnterCritical>
 8009da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009da8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009dac:	b25b      	sxtb	r3, r3
 8009dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009db2:	d103      	bne.n	8009dbc <xQueueGenericSend+0x174>
 8009db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db6:	2200      	movs	r2, #0
 8009db8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009dc2:	b25b      	sxtb	r3, r3
 8009dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc8:	d103      	bne.n	8009dd2 <xQueueGenericSend+0x18a>
 8009dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dd2:	f001 ffc3 	bl	800bd5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009dd6:	1d3a      	adds	r2, r7, #4
 8009dd8:	f107 0314 	add.w	r3, r7, #20
 8009ddc:	4611      	mov	r1, r2
 8009dde:	4618      	mov	r0, r3
 8009de0:	f001 f8d4 	bl	800af8c <xTaskCheckForTimeOut>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d124      	bne.n	8009e34 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009dea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dec:	f000 fb4c 	bl	800a488 <prvIsQueueFull>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d018      	beq.n	8009e28 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df8:	3310      	adds	r3, #16
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	4611      	mov	r1, r2
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 fff8 	bl	800adf4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009e04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e06:	f000 fad7 	bl	800a3b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009e0a:	f000 fe25 	bl	800aa58 <xTaskResumeAll>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	f47f af7c 	bne.w	8009d0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009e16:	4b0c      	ldr	r3, [pc, #48]	@ (8009e48 <xQueueGenericSend+0x200>)
 8009e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	e772      	b.n	8009d0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009e28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e2a:	f000 fac5 	bl	800a3b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e2e:	f000 fe13 	bl	800aa58 <xTaskResumeAll>
 8009e32:	e76c      	b.n	8009d0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009e34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e36:	f000 fabf 	bl	800a3b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e3a:	f000 fe0d 	bl	800aa58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009e3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3738      	adds	r7, #56	@ 0x38
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	e000ed04 	.word	0xe000ed04

08009e4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b090      	sub	sp, #64	@ 0x40
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	607a      	str	r2, [r7, #4]
 8009e58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d10b      	bne.n	8009e7c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e68:	f383 8811 	msr	BASEPRI, r3
 8009e6c:	f3bf 8f6f 	isb	sy
 8009e70:	f3bf 8f4f 	dsb	sy
 8009e74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009e76:	bf00      	nop
 8009e78:	bf00      	nop
 8009e7a:	e7fd      	b.n	8009e78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d103      	bne.n	8009e8a <xQueueGenericSendFromISR+0x3e>
 8009e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d101      	bne.n	8009e8e <xQueueGenericSendFromISR+0x42>
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	e000      	b.n	8009e90 <xQueueGenericSendFromISR+0x44>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d10b      	bne.n	8009eac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ea6:	bf00      	nop
 8009ea8:	bf00      	nop
 8009eaa:	e7fd      	b.n	8009ea8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	d103      	bne.n	8009eba <xQueueGenericSendFromISR+0x6e>
 8009eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d101      	bne.n	8009ebe <xQueueGenericSendFromISR+0x72>
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e000      	b.n	8009ec0 <xQueueGenericSendFromISR+0x74>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d10b      	bne.n	8009edc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec8:	f383 8811 	msr	BASEPRI, r3
 8009ecc:	f3bf 8f6f 	isb	sy
 8009ed0:	f3bf 8f4f 	dsb	sy
 8009ed4:	623b      	str	r3, [r7, #32]
}
 8009ed6:	bf00      	nop
 8009ed8:	bf00      	nop
 8009eda:	e7fd      	b.n	8009ed8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009edc:	f001 ffec 	bl	800beb8 <vPortValidateInterruptPriority>
	__asm volatile
 8009ee0:	f3ef 8211 	mrs	r2, BASEPRI
 8009ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee8:	f383 8811 	msr	BASEPRI, r3
 8009eec:	f3bf 8f6f 	isb	sy
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	61fa      	str	r2, [r7, #28]
 8009ef6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8009ef8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009efa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009efe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d302      	bcc.n	8009f0e <xQueueGenericSendFromISR+0xc2>
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d12f      	bne.n	8009f6e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f10:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009f1e:	683a      	ldr	r2, [r7, #0]
 8009f20:	68b9      	ldr	r1, [r7, #8]
 8009f22:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009f24:	f000 f9b8 	bl	800a298 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f28:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f30:	d112      	bne.n	8009f58 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d016      	beq.n	8009f68 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f3c:	3324      	adds	r3, #36	@ 0x24
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f000 ffaa 	bl	800ae98 <xTaskRemoveFromEventList>
 8009f44:	4603      	mov	r3, r0
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00e      	beq.n	8009f68 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d00b      	beq.n	8009f68 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	601a      	str	r2, [r3, #0]
 8009f56:	e007      	b.n	8009f68 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	b25a      	sxtb	r2, r3
 8009f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009f6c:	e001      	b.n	8009f72 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f74:	617b      	str	r3, [r7, #20]
	__asm volatile
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	f383 8811 	msr	BASEPRI, r3
}
 8009f7c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3740      	adds	r7, #64	@ 0x40
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b08c      	sub	sp, #48	@ 0x30
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	60f8      	str	r0, [r7, #12]
 8009f90:	60b9      	str	r1, [r7, #8]
 8009f92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f94:	2300      	movs	r3, #0
 8009f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d10b      	bne.n	8009fba <xQueueReceive+0x32>
	__asm volatile
 8009fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa6:	f383 8811 	msr	BASEPRI, r3
 8009faa:	f3bf 8f6f 	isb	sy
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	623b      	str	r3, [r7, #32]
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop
 8009fb8:	e7fd      	b.n	8009fb6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d103      	bne.n	8009fc8 <xQueueReceive+0x40>
 8009fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <xQueueReceive+0x44>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e000      	b.n	8009fce <xQueueReceive+0x46>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d10b      	bne.n	8009fea <xQueueReceive+0x62>
	__asm volatile
 8009fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd6:	f383 8811 	msr	BASEPRI, r3
 8009fda:	f3bf 8f6f 	isb	sy
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	61fb      	str	r3, [r7, #28]
}
 8009fe4:	bf00      	nop
 8009fe6:	bf00      	nop
 8009fe8:	e7fd      	b.n	8009fe6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fea:	f001 f91b 	bl	800b224 <xTaskGetSchedulerState>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d102      	bne.n	8009ffa <xQueueReceive+0x72>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d101      	bne.n	8009ffe <xQueueReceive+0x76>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e000      	b.n	800a000 <xQueueReceive+0x78>
 8009ffe:	2300      	movs	r3, #0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d10b      	bne.n	800a01c <xQueueReceive+0x94>
	__asm volatile
 800a004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a008:	f383 8811 	msr	BASEPRI, r3
 800a00c:	f3bf 8f6f 	isb	sy
 800a010:	f3bf 8f4f 	dsb	sy
 800a014:	61bb      	str	r3, [r7, #24]
}
 800a016:	bf00      	nop
 800a018:	bf00      	nop
 800a01a:	e7fd      	b.n	800a018 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a01c:	f001 fe6c 	bl	800bcf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a024:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d01f      	beq.n	800a06c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a02c:	68b9      	ldr	r1, [r7, #8]
 800a02e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a030:	f000 f99c 	bl	800a36c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a036:	1e5a      	subs	r2, r3, #1
 800a038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03e:	691b      	ldr	r3, [r3, #16]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d00f      	beq.n	800a064 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a046:	3310      	adds	r3, #16
 800a048:	4618      	mov	r0, r3
 800a04a:	f000 ff25 	bl	800ae98 <xTaskRemoveFromEventList>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d007      	beq.n	800a064 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a054:	4b3c      	ldr	r3, [pc, #240]	@ (800a148 <xQueueReceive+0x1c0>)
 800a056:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a05a:	601a      	str	r2, [r3, #0]
 800a05c:	f3bf 8f4f 	dsb	sy
 800a060:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a064:	f001 fe7a 	bl	800bd5c <vPortExitCritical>
				return pdPASS;
 800a068:	2301      	movs	r3, #1
 800a06a:	e069      	b.n	800a140 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d103      	bne.n	800a07a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a072:	f001 fe73 	bl	800bd5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a076:	2300      	movs	r3, #0
 800a078:	e062      	b.n	800a140 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a07a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d106      	bne.n	800a08e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a080:	f107 0310 	add.w	r3, r7, #16
 800a084:	4618      	mov	r0, r3
 800a086:	f000 ff6b 	bl	800af60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a08a:	2301      	movs	r3, #1
 800a08c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a08e:	f001 fe65 	bl	800bd5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a092:	f000 fcd3 	bl	800aa3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a096:	f001 fe2f 	bl	800bcf8 <vPortEnterCritical>
 800a09a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0a0:	b25b      	sxtb	r3, r3
 800a0a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0a6:	d103      	bne.n	800a0b0 <xQueueReceive+0x128>
 800a0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0b6:	b25b      	sxtb	r3, r3
 800a0b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0bc:	d103      	bne.n	800a0c6 <xQueueReceive+0x13e>
 800a0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0c6:	f001 fe49 	bl	800bd5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0ca:	1d3a      	adds	r2, r7, #4
 800a0cc:	f107 0310 	add.w	r3, r7, #16
 800a0d0:	4611      	mov	r1, r2
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f000 ff5a 	bl	800af8c <xTaskCheckForTimeOut>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d123      	bne.n	800a126 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0e0:	f000 f9bc 	bl	800a45c <prvIsQueueEmpty>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d017      	beq.n	800a11a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ec:	3324      	adds	r3, #36	@ 0x24
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	4611      	mov	r1, r2
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f000 fe7e 	bl	800adf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a0f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0fa:	f000 f95d 	bl	800a3b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a0fe:	f000 fcab 	bl	800aa58 <xTaskResumeAll>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d189      	bne.n	800a01c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a108:	4b0f      	ldr	r3, [pc, #60]	@ (800a148 <xQueueReceive+0x1c0>)
 800a10a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a10e:	601a      	str	r2, [r3, #0]
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	e780      	b.n	800a01c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a11a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a11c:	f000 f94c 	bl	800a3b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a120:	f000 fc9a 	bl	800aa58 <xTaskResumeAll>
 800a124:	e77a      	b.n	800a01c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a128:	f000 f946 	bl	800a3b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a12c:	f000 fc94 	bl	800aa58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a130:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a132:	f000 f993 	bl	800a45c <prvIsQueueEmpty>
 800a136:	4603      	mov	r3, r0
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f43f af6f 	beq.w	800a01c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a13e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a140:	4618      	mov	r0, r3
 800a142:	3730      	adds	r7, #48	@ 0x30
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}
 800a148:	e000ed04 	.word	0xe000ed04

0800a14c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b08e      	sub	sp, #56	@ 0x38
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a15c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d10b      	bne.n	800a17a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a166:	f383 8811 	msr	BASEPRI, r3
 800a16a:	f3bf 8f6f 	isb	sy
 800a16e:	f3bf 8f4f 	dsb	sy
 800a172:	623b      	str	r3, [r7, #32]
}
 800a174:	bf00      	nop
 800a176:	bf00      	nop
 800a178:	e7fd      	b.n	800a176 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d103      	bne.n	800a188 <xQueueReceiveFromISR+0x3c>
 800a180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a184:	2b00      	cmp	r3, #0
 800a186:	d101      	bne.n	800a18c <xQueueReceiveFromISR+0x40>
 800a188:	2301      	movs	r3, #1
 800a18a:	e000      	b.n	800a18e <xQueueReceiveFromISR+0x42>
 800a18c:	2300      	movs	r3, #0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d10b      	bne.n	800a1aa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a196:	f383 8811 	msr	BASEPRI, r3
 800a19a:	f3bf 8f6f 	isb	sy
 800a19e:	f3bf 8f4f 	dsb	sy
 800a1a2:	61fb      	str	r3, [r7, #28]
}
 800a1a4:	bf00      	nop
 800a1a6:	bf00      	nop
 800a1a8:	e7fd      	b.n	800a1a6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1aa:	f001 fe85 	bl	800beb8 <vPortValidateInterruptPriority>
	__asm volatile
 800a1ae:	f3ef 8211 	mrs	r2, BASEPRI
 800a1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b6:	f383 8811 	msr	BASEPRI, r3
 800a1ba:	f3bf 8f6f 	isb	sy
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	61ba      	str	r2, [r7, #24]
 800a1c4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a1c6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d02f      	beq.n	800a236 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a1e0:	68b9      	ldr	r1, [r7, #8]
 800a1e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1e4:	f000 f8c2 	bl	800a36c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ea:	1e5a      	subs	r2, r3, #1
 800a1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a1f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a1f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f8:	d112      	bne.n	800a220 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fc:	691b      	ldr	r3, [r3, #16]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d016      	beq.n	800a230 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a204:	3310      	adds	r3, #16
 800a206:	4618      	mov	r0, r3
 800a208:	f000 fe46 	bl	800ae98 <xTaskRemoveFromEventList>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00e      	beq.n	800a230 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d00b      	beq.n	800a230 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2201      	movs	r2, #1
 800a21c:	601a      	str	r2, [r3, #0]
 800a21e:	e007      	b.n	800a230 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a224:	3301      	adds	r3, #1
 800a226:	b2db      	uxtb	r3, r3
 800a228:	b25a      	sxtb	r2, r3
 800a22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a230:	2301      	movs	r3, #1
 800a232:	637b      	str	r3, [r7, #52]	@ 0x34
 800a234:	e001      	b.n	800a23a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a236:	2300      	movs	r3, #0
 800a238:	637b      	str	r3, [r7, #52]	@ 0x34
 800a23a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a23c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f383 8811 	msr	BASEPRI, r3
}
 800a244:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3738      	adds	r7, #56	@ 0x38
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b086      	sub	sp, #24
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d10b      	bne.n	800a27a <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	60fb      	str	r3, [r7, #12]
}
 800a274:	bf00      	nop
 800a276:	bf00      	nop
 800a278:	e7fd      	b.n	800a276 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800a27a:	f001 fd3d 	bl	800bcf8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a286:	1ad3      	subs	r3, r2, r3
 800a288:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800a28a:	f001 fd67 	bl	800bd5c <vPortExitCritical>

	return uxReturn;
 800a28e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b086      	sub	sp, #24
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d10d      	bne.n	800a2d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d14d      	bne.n	800a35a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	689b      	ldr	r3, [r3, #8]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f000 ffcc 	bl	800b260 <xTaskPriorityDisinherit>
 800a2c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	609a      	str	r2, [r3, #8]
 800a2d0:	e043      	b.n	800a35a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d119      	bne.n	800a30c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6858      	ldr	r0, [r3, #4]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	68b9      	ldr	r1, [r7, #8]
 800a2e4:	f002 fea9 	bl	800d03a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	685a      	ldr	r2, [r3, #4]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2f0:	441a      	add	r2, r3
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	685a      	ldr	r2, [r3, #4]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d32b      	bcc.n	800a35a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	605a      	str	r2, [r3, #4]
 800a30a:	e026      	b.n	800a35a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	68d8      	ldr	r0, [r3, #12]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a314:	461a      	mov	r2, r3
 800a316:	68b9      	ldr	r1, [r7, #8]
 800a318:	f002 fe8f 	bl	800d03a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	68da      	ldr	r2, [r3, #12]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a324:	425b      	negs	r3, r3
 800a326:	441a      	add	r2, r3
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	68da      	ldr	r2, [r3, #12]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	429a      	cmp	r2, r3
 800a336:	d207      	bcs.n	800a348 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	689a      	ldr	r2, [r3, #8]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a340:	425b      	negs	r3, r3
 800a342:	441a      	add	r2, r3
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2b02      	cmp	r3, #2
 800a34c:	d105      	bne.n	800a35a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d002      	beq.n	800a35a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	3b01      	subs	r3, #1
 800a358:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	1c5a      	adds	r2, r3, #1
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a362:	697b      	ldr	r3, [r7, #20]
}
 800a364:	4618      	mov	r0, r3
 800a366:	3718      	adds	r7, #24
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d018      	beq.n	800a3b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	68da      	ldr	r2, [r3, #12]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a386:	441a      	add	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	68da      	ldr	r2, [r3, #12]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	429a      	cmp	r2, r3
 800a396:	d303      	bcc.n	800a3a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68d9      	ldr	r1, [r3, #12]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	6838      	ldr	r0, [r7, #0]
 800a3ac:	f002 fe45 	bl	800d03a <memcpy>
	}
}
 800a3b0:	bf00      	nop
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a3c0:	f001 fc9a 	bl	800bcf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a3ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3cc:	e011      	b.n	800a3f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d012      	beq.n	800a3fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	3324      	adds	r3, #36	@ 0x24
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f000 fd5c 	bl	800ae98 <xTaskRemoveFromEventList>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a3e6:	f000 fe35 	bl	800b054 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a3ea:	7bfb      	ldrb	r3, [r7, #15]
 800a3ec:	3b01      	subs	r3, #1
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	dce9      	bgt.n	800a3ce <prvUnlockQueue+0x16>
 800a3fa:	e000      	b.n	800a3fe <prvUnlockQueue+0x46>
					break;
 800a3fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	22ff      	movs	r2, #255	@ 0xff
 800a402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a406:	f001 fca9 	bl	800bd5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a40a:	f001 fc75 	bl	800bcf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a414:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a416:	e011      	b.n	800a43c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	691b      	ldr	r3, [r3, #16]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d012      	beq.n	800a446 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	3310      	adds	r3, #16
 800a424:	4618      	mov	r0, r3
 800a426:	f000 fd37 	bl	800ae98 <xTaskRemoveFromEventList>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d001      	beq.n	800a434 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a430:	f000 fe10 	bl	800b054 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a434:	7bbb      	ldrb	r3, [r7, #14]
 800a436:	3b01      	subs	r3, #1
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a43c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a440:	2b00      	cmp	r3, #0
 800a442:	dce9      	bgt.n	800a418 <prvUnlockQueue+0x60>
 800a444:	e000      	b.n	800a448 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a446:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	22ff      	movs	r2, #255	@ 0xff
 800a44c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a450:	f001 fc84 	bl	800bd5c <vPortExitCritical>
}
 800a454:	bf00      	nop
 800a456:	3710      	adds	r7, #16
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a464:	f001 fc48 	bl	800bcf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d102      	bne.n	800a476 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a470:	2301      	movs	r3, #1
 800a472:	60fb      	str	r3, [r7, #12]
 800a474:	e001      	b.n	800a47a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a476:	2300      	movs	r3, #0
 800a478:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a47a:	f001 fc6f 	bl	800bd5c <vPortExitCritical>

	return xReturn;
 800a47e:	68fb      	ldr	r3, [r7, #12]
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a490:	f001 fc32 	bl	800bcf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d102      	bne.n	800a4a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	e001      	b.n	800a4aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a4aa:	f001 fc57 	bl	800bd5c <vPortExitCritical>

	return xReturn;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	60fb      	str	r3, [r7, #12]
 800a4c6:	e014      	b.n	800a4f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a4c8:	4a0f      	ldr	r2, [pc, #60]	@ (800a508 <vQueueAddToRegistry+0x50>)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d10b      	bne.n	800a4ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a4d4:	490c      	ldr	r1, [pc, #48]	@ (800a508 <vQueueAddToRegistry+0x50>)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	683a      	ldr	r2, [r7, #0]
 800a4da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a4de:	4a0a      	ldr	r2, [pc, #40]	@ (800a508 <vQueueAddToRegistry+0x50>)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	00db      	lsls	r3, r3, #3
 800a4e4:	4413      	add	r3, r2
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a4ea:	e006      	b.n	800a4fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	60fb      	str	r3, [r7, #12]
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2b07      	cmp	r3, #7
 800a4f6:	d9e7      	bls.n	800a4c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a4f8:	bf00      	nop
 800a4fa:	bf00      	nop
 800a4fc:	3714      	adds	r7, #20
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	20000980 	.word	0x20000980

0800a50c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af00      	add	r7, sp, #0
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a51c:	f001 fbec 	bl	800bcf8 <vPortEnterCritical>
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a526:	b25b      	sxtb	r3, r3
 800a528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a52c:	d103      	bne.n	800a536 <vQueueWaitForMessageRestricted+0x2a>
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2200      	movs	r2, #0
 800a532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a53c:	b25b      	sxtb	r3, r3
 800a53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a542:	d103      	bne.n	800a54c <vQueueWaitForMessageRestricted+0x40>
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a54c:	f001 fc06 	bl	800bd5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a554:	2b00      	cmp	r3, #0
 800a556:	d106      	bne.n	800a566 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	3324      	adds	r3, #36	@ 0x24
 800a55c:	687a      	ldr	r2, [r7, #4]
 800a55e:	68b9      	ldr	r1, [r7, #8]
 800a560:	4618      	mov	r0, r3
 800a562:	f000 fc6d 	bl	800ae40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a566:	6978      	ldr	r0, [r7, #20]
 800a568:	f7ff ff26 	bl	800a3b8 <prvUnlockQueue>
	}
 800a56c:	bf00      	nop
 800a56e:	3718      	adds	r7, #24
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a574:	b580      	push	{r7, lr}
 800a576:	b08e      	sub	sp, #56	@ 0x38
 800a578:	af04      	add	r7, sp, #16
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	607a      	str	r2, [r7, #4]
 800a580:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10b      	bne.n	800a5a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58c:	f383 8811 	msr	BASEPRI, r3
 800a590:	f3bf 8f6f 	isb	sy
 800a594:	f3bf 8f4f 	dsb	sy
 800a598:	623b      	str	r3, [r7, #32]
}
 800a59a:	bf00      	nop
 800a59c:	bf00      	nop
 800a59e:	e7fd      	b.n	800a59c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d10b      	bne.n	800a5be <xTaskCreateStatic+0x4a>
	__asm volatile
 800a5a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5aa:	f383 8811 	msr	BASEPRI, r3
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	f3bf 8f4f 	dsb	sy
 800a5b6:	61fb      	str	r3, [r7, #28]
}
 800a5b8:	bf00      	nop
 800a5ba:	bf00      	nop
 800a5bc:	e7fd      	b.n	800a5ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a5be:	23a8      	movs	r3, #168	@ 0xa8
 800a5c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	2ba8      	cmp	r3, #168	@ 0xa8
 800a5c6:	d00b      	beq.n	800a5e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5cc:	f383 8811 	msr	BASEPRI, r3
 800a5d0:	f3bf 8f6f 	isb	sy
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	61bb      	str	r3, [r7, #24]
}
 800a5da:	bf00      	nop
 800a5dc:	bf00      	nop
 800a5de:	e7fd      	b.n	800a5dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a5e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d01e      	beq.n	800a626 <xTaskCreateStatic+0xb2>
 800a5e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d01b      	beq.n	800a626 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a5f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a600:	2300      	movs	r3, #0
 800a602:	9303      	str	r3, [sp, #12]
 800a604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a606:	9302      	str	r3, [sp, #8]
 800a608:	f107 0314 	add.w	r3, r7, #20
 800a60c:	9301      	str	r3, [sp, #4]
 800a60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a610:	9300      	str	r3, [sp, #0]
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	68b9      	ldr	r1, [r7, #8]
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f000 f851 	bl	800a6c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a61e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a620:	f000 f8f6 	bl	800a810 <prvAddNewTaskToReadyList>
 800a624:	e001      	b.n	800a62a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a626:	2300      	movs	r3, #0
 800a628:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a62a:	697b      	ldr	r3, [r7, #20]
	}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3728      	adds	r7, #40	@ 0x28
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}

0800a634 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a634:	b580      	push	{r7, lr}
 800a636:	b08c      	sub	sp, #48	@ 0x30
 800a638:	af04      	add	r7, sp, #16
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	60b9      	str	r1, [r7, #8]
 800a63e:	603b      	str	r3, [r7, #0]
 800a640:	4613      	mov	r3, r2
 800a642:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a644:	88fb      	ldrh	r3, [r7, #6]
 800a646:	009b      	lsls	r3, r3, #2
 800a648:	4618      	mov	r0, r3
 800a64a:	f001 fc77 	bl	800bf3c <pvPortMalloc>
 800a64e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00e      	beq.n	800a674 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a656:	20a8      	movs	r0, #168	@ 0xa8
 800a658:	f001 fc70 	bl	800bf3c <pvPortMalloc>
 800a65c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d003      	beq.n	800a66c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	697a      	ldr	r2, [r7, #20]
 800a668:	631a      	str	r2, [r3, #48]	@ 0x30
 800a66a:	e005      	b.n	800a678 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a66c:	6978      	ldr	r0, [r7, #20]
 800a66e:	f001 fd33 	bl	800c0d8 <vPortFree>
 800a672:	e001      	b.n	800a678 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a674:	2300      	movs	r3, #0
 800a676:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d017      	beq.n	800a6ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a67e:	69fb      	ldr	r3, [r7, #28]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a686:	88fa      	ldrh	r2, [r7, #6]
 800a688:	2300      	movs	r3, #0
 800a68a:	9303      	str	r3, [sp, #12]
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	9302      	str	r3, [sp, #8]
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	9301      	str	r3, [sp, #4]
 800a694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a696:	9300      	str	r3, [sp, #0]
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	68b9      	ldr	r1, [r7, #8]
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	f000 f80f 	bl	800a6c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6a2:	69f8      	ldr	r0, [r7, #28]
 800a6a4:	f000 f8b4 	bl	800a810 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	61bb      	str	r3, [r7, #24]
 800a6ac:	e002      	b.n	800a6b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a6ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a6b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a6b4:	69bb      	ldr	r3, [r7, #24]
	}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3720      	adds	r7, #32
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
	...

0800a6c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b088      	sub	sp, #32
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	60f8      	str	r0, [r7, #12]
 800a6c8:	60b9      	str	r1, [r7, #8]
 800a6ca:	607a      	str	r2, [r7, #4]
 800a6cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	21a5      	movs	r1, #165	@ 0xa5
 800a6da:	f002 fbc5 	bl	800ce68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	4413      	add	r3, r2
 800a6ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a6f0:	69bb      	ldr	r3, [r7, #24]
 800a6f2:	f023 0307 	bic.w	r3, r3, #7
 800a6f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a6f8:	69bb      	ldr	r3, [r7, #24]
 800a6fa:	f003 0307 	and.w	r3, r3, #7
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00b      	beq.n	800a71a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a706:	f383 8811 	msr	BASEPRI, r3
 800a70a:	f3bf 8f6f 	isb	sy
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	617b      	str	r3, [r7, #20]
}
 800a714:	bf00      	nop
 800a716:	bf00      	nop
 800a718:	e7fd      	b.n	800a716 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01f      	beq.n	800a760 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a720:	2300      	movs	r3, #0
 800a722:	61fb      	str	r3, [r7, #28]
 800a724:	e012      	b.n	800a74c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	69fb      	ldr	r3, [r7, #28]
 800a72a:	4413      	add	r3, r2
 800a72c:	7819      	ldrb	r1, [r3, #0]
 800a72e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	4413      	add	r3, r2
 800a734:	3334      	adds	r3, #52	@ 0x34
 800a736:	460a      	mov	r2, r1
 800a738:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a73a:	68ba      	ldr	r2, [r7, #8]
 800a73c:	69fb      	ldr	r3, [r7, #28]
 800a73e:	4413      	add	r3, r2
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d006      	beq.n	800a754 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a746:	69fb      	ldr	r3, [r7, #28]
 800a748:	3301      	adds	r3, #1
 800a74a:	61fb      	str	r3, [r7, #28]
 800a74c:	69fb      	ldr	r3, [r7, #28]
 800a74e:	2b0f      	cmp	r3, #15
 800a750:	d9e9      	bls.n	800a726 <prvInitialiseNewTask+0x66>
 800a752:	e000      	b.n	800a756 <prvInitialiseNewTask+0x96>
			{
				break;
 800a754:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a758:	2200      	movs	r2, #0
 800a75a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a75e:	e003      	b.n	800a768 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a762:	2200      	movs	r2, #0
 800a764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76a:	2b37      	cmp	r3, #55	@ 0x37
 800a76c:	d901      	bls.n	800a772 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a76e:	2337      	movs	r3, #55	@ 0x37
 800a770:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a776:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a77c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a780:	2200      	movs	r2, #0
 800a782:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a786:	3304      	adds	r3, #4
 800a788:	4618      	mov	r0, r3
 800a78a:	f7ff f883 	bl	8009894 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a790:	3318      	adds	r3, #24
 800a792:	4618      	mov	r0, r3
 800a794:	f7ff f87e 	bl	8009894 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a79c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a79e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c0:	3354      	adds	r3, #84	@ 0x54
 800a7c2:	224c      	movs	r2, #76	@ 0x4c
 800a7c4:	2100      	movs	r1, #0
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f002 fb4e 	bl	800ce68 <memset>
 800a7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ce:	4a0d      	ldr	r2, [pc, #52]	@ (800a804 <prvInitialiseNewTask+0x144>)
 800a7d0:	659a      	str	r2, [r3, #88]	@ 0x58
 800a7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d4:	4a0c      	ldr	r2, [pc, #48]	@ (800a808 <prvInitialiseNewTask+0x148>)
 800a7d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7da:	4a0c      	ldr	r2, [pc, #48]	@ (800a80c <prvInitialiseNewTask+0x14c>)
 800a7dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	68f9      	ldr	r1, [r7, #12]
 800a7e2:	69b8      	ldr	r0, [r7, #24]
 800a7e4:	f001 f95a 	bl	800ba9c <pxPortInitialiseStack>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d002      	beq.n	800a7fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7fa:	bf00      	nop
 800a7fc:	3720      	adds	r7, #32
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	200053e4 	.word	0x200053e4
 800a808:	2000544c 	.word	0x2000544c
 800a80c:	200054b4 	.word	0x200054b4

0800a810 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a818:	f001 fa6e 	bl	800bcf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a81c:	4b2d      	ldr	r3, [pc, #180]	@ (800a8d4 <prvAddNewTaskToReadyList+0xc4>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	3301      	adds	r3, #1
 800a822:	4a2c      	ldr	r2, [pc, #176]	@ (800a8d4 <prvAddNewTaskToReadyList+0xc4>)
 800a824:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a826:	4b2c      	ldr	r3, [pc, #176]	@ (800a8d8 <prvAddNewTaskToReadyList+0xc8>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d109      	bne.n	800a842 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a82e:	4a2a      	ldr	r2, [pc, #168]	@ (800a8d8 <prvAddNewTaskToReadyList+0xc8>)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a834:	4b27      	ldr	r3, [pc, #156]	@ (800a8d4 <prvAddNewTaskToReadyList+0xc4>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d110      	bne.n	800a85e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a83c:	f000 fc2e 	bl	800b09c <prvInitialiseTaskLists>
 800a840:	e00d      	b.n	800a85e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a842:	4b26      	ldr	r3, [pc, #152]	@ (800a8dc <prvAddNewTaskToReadyList+0xcc>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d109      	bne.n	800a85e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a84a:	4b23      	ldr	r3, [pc, #140]	@ (800a8d8 <prvAddNewTaskToReadyList+0xc8>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a854:	429a      	cmp	r2, r3
 800a856:	d802      	bhi.n	800a85e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a858:	4a1f      	ldr	r2, [pc, #124]	@ (800a8d8 <prvAddNewTaskToReadyList+0xc8>)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a85e:	4b20      	ldr	r3, [pc, #128]	@ (800a8e0 <prvAddNewTaskToReadyList+0xd0>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	3301      	adds	r3, #1
 800a864:	4a1e      	ldr	r2, [pc, #120]	@ (800a8e0 <prvAddNewTaskToReadyList+0xd0>)
 800a866:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a868:	4b1d      	ldr	r3, [pc, #116]	@ (800a8e0 <prvAddNewTaskToReadyList+0xd0>)
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a874:	4b1b      	ldr	r3, [pc, #108]	@ (800a8e4 <prvAddNewTaskToReadyList+0xd4>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	429a      	cmp	r2, r3
 800a87a:	d903      	bls.n	800a884 <prvAddNewTaskToReadyList+0x74>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a880:	4a18      	ldr	r2, [pc, #96]	@ (800a8e4 <prvAddNewTaskToReadyList+0xd4>)
 800a882:	6013      	str	r3, [r2, #0]
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a888:	4613      	mov	r3, r2
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	4413      	add	r3, r2
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	4a15      	ldr	r2, [pc, #84]	@ (800a8e8 <prvAddNewTaskToReadyList+0xd8>)
 800a892:	441a      	add	r2, r3
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	3304      	adds	r3, #4
 800a898:	4619      	mov	r1, r3
 800a89a:	4610      	mov	r0, r2
 800a89c:	f7ff f807 	bl	80098ae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a8a0:	f001 fa5c 	bl	800bd5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a8a4:	4b0d      	ldr	r3, [pc, #52]	@ (800a8dc <prvAddNewTaskToReadyList+0xcc>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d00e      	beq.n	800a8ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a8ac:	4b0a      	ldr	r3, [pc, #40]	@ (800a8d8 <prvAddNewTaskToReadyList+0xc8>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d207      	bcs.n	800a8ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a8ec <prvAddNewTaskToReadyList+0xdc>)
 800a8bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8c0:	601a      	str	r2, [r3, #0]
 800a8c2:	f3bf 8f4f 	dsb	sy
 800a8c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8ca:	bf00      	nop
 800a8cc:	3708      	adds	r7, #8
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}
 800a8d2:	bf00      	nop
 800a8d4:	20000e94 	.word	0x20000e94
 800a8d8:	200009c0 	.word	0x200009c0
 800a8dc:	20000ea0 	.word	0x20000ea0
 800a8e0:	20000eb0 	.word	0x20000eb0
 800a8e4:	20000e9c 	.word	0x20000e9c
 800a8e8:	200009c4 	.word	0x200009c4
 800a8ec:	e000ed04 	.word	0xe000ed04

0800a8f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d018      	beq.n	800a934 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a902:	4b14      	ldr	r3, [pc, #80]	@ (800a954 <vTaskDelay+0x64>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00b      	beq.n	800a922 <vTaskDelay+0x32>
	__asm volatile
 800a90a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90e:	f383 8811 	msr	BASEPRI, r3
 800a912:	f3bf 8f6f 	isb	sy
 800a916:	f3bf 8f4f 	dsb	sy
 800a91a:	60bb      	str	r3, [r7, #8]
}
 800a91c:	bf00      	nop
 800a91e:	bf00      	nop
 800a920:	e7fd      	b.n	800a91e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a922:	f000 f88b 	bl	800aa3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a926:	2100      	movs	r1, #0
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 fd09 	bl	800b340 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a92e:	f000 f893 	bl	800aa58 <xTaskResumeAll>
 800a932:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d107      	bne.n	800a94a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a93a:	4b07      	ldr	r3, [pc, #28]	@ (800a958 <vTaskDelay+0x68>)
 800a93c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a940:	601a      	str	r2, [r3, #0]
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a94a:	bf00      	nop
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	20000ebc 	.word	0x20000ebc
 800a958:	e000ed04 	.word	0xe000ed04

0800a95c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b08a      	sub	sp, #40	@ 0x28
 800a960:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a962:	2300      	movs	r3, #0
 800a964:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a966:	2300      	movs	r3, #0
 800a968:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a96a:	463a      	mov	r2, r7
 800a96c:	1d39      	adds	r1, r7, #4
 800a96e:	f107 0308 	add.w	r3, r7, #8
 800a972:	4618      	mov	r0, r3
 800a974:	f7fe ff3a 	bl	80097ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a978:	6839      	ldr	r1, [r7, #0]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	9202      	str	r2, [sp, #8]
 800a980:	9301      	str	r3, [sp, #4]
 800a982:	2300      	movs	r3, #0
 800a984:	9300      	str	r3, [sp, #0]
 800a986:	2300      	movs	r3, #0
 800a988:	460a      	mov	r2, r1
 800a98a:	4924      	ldr	r1, [pc, #144]	@ (800aa1c <vTaskStartScheduler+0xc0>)
 800a98c:	4824      	ldr	r0, [pc, #144]	@ (800aa20 <vTaskStartScheduler+0xc4>)
 800a98e:	f7ff fdf1 	bl	800a574 <xTaskCreateStatic>
 800a992:	4603      	mov	r3, r0
 800a994:	4a23      	ldr	r2, [pc, #140]	@ (800aa24 <vTaskStartScheduler+0xc8>)
 800a996:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a998:	4b22      	ldr	r3, [pc, #136]	@ (800aa24 <vTaskStartScheduler+0xc8>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d002      	beq.n	800a9a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	617b      	str	r3, [r7, #20]
 800a9a4:	e001      	b.n	800a9aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d102      	bne.n	800a9b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a9b0:	f000 fd1a 	bl	800b3e8 <xTimerCreateTimerTask>
 800a9b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	d11b      	bne.n	800a9f4 <vTaskStartScheduler+0x98>
	__asm volatile
 800a9bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	613b      	str	r3, [r7, #16]
}
 800a9ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a9d0:	4b15      	ldr	r3, [pc, #84]	@ (800aa28 <vTaskStartScheduler+0xcc>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	3354      	adds	r3, #84	@ 0x54
 800a9d6:	4a15      	ldr	r2, [pc, #84]	@ (800aa2c <vTaskStartScheduler+0xd0>)
 800a9d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a9da:	4b15      	ldr	r3, [pc, #84]	@ (800aa30 <vTaskStartScheduler+0xd4>)
 800a9dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a9e2:	4b14      	ldr	r3, [pc, #80]	@ (800aa34 <vTaskStartScheduler+0xd8>)
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a9e8:	4b13      	ldr	r3, [pc, #76]	@ (800aa38 <vTaskStartScheduler+0xdc>)
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a9ee:	f001 f8df 	bl	800bbb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a9f2:	e00f      	b.n	800aa14 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9fa:	d10b      	bne.n	800aa14 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a9fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa00:	f383 8811 	msr	BASEPRI, r3
 800aa04:	f3bf 8f6f 	isb	sy
 800aa08:	f3bf 8f4f 	dsb	sy
 800aa0c:	60fb      	str	r3, [r7, #12]
}
 800aa0e:	bf00      	nop
 800aa10:	bf00      	nop
 800aa12:	e7fd      	b.n	800aa10 <vTaskStartScheduler+0xb4>
}
 800aa14:	bf00      	nop
 800aa16:	3718      	adds	r7, #24
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	0800d384 	.word	0x0800d384
 800aa20:	0800b06d 	.word	0x0800b06d
 800aa24:	20000eb8 	.word	0x20000eb8
 800aa28:	200009c0 	.word	0x200009c0
 800aa2c:	2000004c 	.word	0x2000004c
 800aa30:	20000eb4 	.word	0x20000eb4
 800aa34:	20000ea0 	.word	0x20000ea0
 800aa38:	20000e98 	.word	0x20000e98

0800aa3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aa40:	4b04      	ldr	r3, [pc, #16]	@ (800aa54 <vTaskSuspendAll+0x18>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3301      	adds	r3, #1
 800aa46:	4a03      	ldr	r2, [pc, #12]	@ (800aa54 <vTaskSuspendAll+0x18>)
 800aa48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aa4a:	bf00      	nop
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr
 800aa54:	20000ebc 	.word	0x20000ebc

0800aa58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa62:	2300      	movs	r3, #0
 800aa64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aa66:	4b42      	ldr	r3, [pc, #264]	@ (800ab70 <xTaskResumeAll+0x118>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d10b      	bne.n	800aa86 <xTaskResumeAll+0x2e>
	__asm volatile
 800aa6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa72:	f383 8811 	msr	BASEPRI, r3
 800aa76:	f3bf 8f6f 	isb	sy
 800aa7a:	f3bf 8f4f 	dsb	sy
 800aa7e:	603b      	str	r3, [r7, #0]
}
 800aa80:	bf00      	nop
 800aa82:	bf00      	nop
 800aa84:	e7fd      	b.n	800aa82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aa86:	f001 f937 	bl	800bcf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aa8a:	4b39      	ldr	r3, [pc, #228]	@ (800ab70 <xTaskResumeAll+0x118>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	4a37      	ldr	r2, [pc, #220]	@ (800ab70 <xTaskResumeAll+0x118>)
 800aa92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa94:	4b36      	ldr	r3, [pc, #216]	@ (800ab70 <xTaskResumeAll+0x118>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d162      	bne.n	800ab62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aa9c:	4b35      	ldr	r3, [pc, #212]	@ (800ab74 <xTaskResumeAll+0x11c>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d05e      	beq.n	800ab62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aaa4:	e02f      	b.n	800ab06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaa6:	4b34      	ldr	r3, [pc, #208]	@ (800ab78 <xTaskResumeAll+0x120>)
 800aaa8:	68db      	ldr	r3, [r3, #12]
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	3318      	adds	r3, #24
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7fe ff58 	bl	8009968 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	3304      	adds	r3, #4
 800aabc:	4618      	mov	r0, r3
 800aabe:	f7fe ff53 	bl	8009968 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aac6:	4b2d      	ldr	r3, [pc, #180]	@ (800ab7c <xTaskResumeAll+0x124>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d903      	bls.n	800aad6 <xTaskResumeAll+0x7e>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad2:	4a2a      	ldr	r2, [pc, #168]	@ (800ab7c <xTaskResumeAll+0x124>)
 800aad4:	6013      	str	r3, [r2, #0]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aada:	4613      	mov	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4413      	add	r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4a27      	ldr	r2, [pc, #156]	@ (800ab80 <xTaskResumeAll+0x128>)
 800aae4:	441a      	add	r2, r3
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	3304      	adds	r3, #4
 800aaea:	4619      	mov	r1, r3
 800aaec:	4610      	mov	r0, r2
 800aaee:	f7fe fede 	bl	80098ae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaf6:	4b23      	ldr	r3, [pc, #140]	@ (800ab84 <xTaskResumeAll+0x12c>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d302      	bcc.n	800ab06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ab00:	4b21      	ldr	r3, [pc, #132]	@ (800ab88 <xTaskResumeAll+0x130>)
 800ab02:	2201      	movs	r2, #1
 800ab04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab06:	4b1c      	ldr	r3, [pc, #112]	@ (800ab78 <xTaskResumeAll+0x120>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d1cb      	bne.n	800aaa6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d001      	beq.n	800ab18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ab14:	f000 fb66 	bl	800b1e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ab18:	4b1c      	ldr	r3, [pc, #112]	@ (800ab8c <xTaskResumeAll+0x134>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d010      	beq.n	800ab46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ab24:	f000 f846 	bl	800abb4 <xTaskIncrementTick>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d002      	beq.n	800ab34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ab2e:	4b16      	ldr	r3, [pc, #88]	@ (800ab88 <xTaskResumeAll+0x130>)
 800ab30:	2201      	movs	r2, #1
 800ab32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	3b01      	subs	r3, #1
 800ab38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d1f1      	bne.n	800ab24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ab40:	4b12      	ldr	r3, [pc, #72]	@ (800ab8c <xTaskResumeAll+0x134>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab46:	4b10      	ldr	r3, [pc, #64]	@ (800ab88 <xTaskResumeAll+0x130>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d009      	beq.n	800ab62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab52:	4b0f      	ldr	r3, [pc, #60]	@ (800ab90 <xTaskResumeAll+0x138>)
 800ab54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab58:	601a      	str	r2, [r3, #0]
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab62:	f001 f8fb 	bl	800bd5c <vPortExitCritical>

	return xAlreadyYielded;
 800ab66:	68bb      	ldr	r3, [r7, #8]
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3710      	adds	r7, #16
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	20000ebc 	.word	0x20000ebc
 800ab74:	20000e94 	.word	0x20000e94
 800ab78:	20000e54 	.word	0x20000e54
 800ab7c:	20000e9c 	.word	0x20000e9c
 800ab80:	200009c4 	.word	0x200009c4
 800ab84:	200009c0 	.word	0x200009c0
 800ab88:	20000ea8 	.word	0x20000ea8
 800ab8c:	20000ea4 	.word	0x20000ea4
 800ab90:	e000ed04 	.word	0xe000ed04

0800ab94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ab9a:	4b05      	ldr	r3, [pc, #20]	@ (800abb0 <xTaskGetTickCount+0x1c>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aba0:	687b      	ldr	r3, [r7, #4]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	20000e98 	.word	0x20000e98

0800abb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b086      	sub	sp, #24
 800abb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800abba:	2300      	movs	r3, #0
 800abbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abbe:	4b4f      	ldr	r3, [pc, #316]	@ (800acfc <xTaskIncrementTick+0x148>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	f040 8090 	bne.w	800ace8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800abc8:	4b4d      	ldr	r3, [pc, #308]	@ (800ad00 <xTaskIncrementTick+0x14c>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	3301      	adds	r3, #1
 800abce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800abd0:	4a4b      	ldr	r2, [pc, #300]	@ (800ad00 <xTaskIncrementTick+0x14c>)
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d121      	bne.n	800ac20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800abdc:	4b49      	ldr	r3, [pc, #292]	@ (800ad04 <xTaskIncrementTick+0x150>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00b      	beq.n	800abfe <xTaskIncrementTick+0x4a>
	__asm volatile
 800abe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abea:	f383 8811 	msr	BASEPRI, r3
 800abee:	f3bf 8f6f 	isb	sy
 800abf2:	f3bf 8f4f 	dsb	sy
 800abf6:	603b      	str	r3, [r7, #0]
}
 800abf8:	bf00      	nop
 800abfa:	bf00      	nop
 800abfc:	e7fd      	b.n	800abfa <xTaskIncrementTick+0x46>
 800abfe:	4b41      	ldr	r3, [pc, #260]	@ (800ad04 <xTaskIncrementTick+0x150>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	60fb      	str	r3, [r7, #12]
 800ac04:	4b40      	ldr	r3, [pc, #256]	@ (800ad08 <xTaskIncrementTick+0x154>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a3e      	ldr	r2, [pc, #248]	@ (800ad04 <xTaskIncrementTick+0x150>)
 800ac0a:	6013      	str	r3, [r2, #0]
 800ac0c:	4a3e      	ldr	r2, [pc, #248]	@ (800ad08 <xTaskIncrementTick+0x154>)
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	6013      	str	r3, [r2, #0]
 800ac12:	4b3e      	ldr	r3, [pc, #248]	@ (800ad0c <xTaskIncrementTick+0x158>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	3301      	adds	r3, #1
 800ac18:	4a3c      	ldr	r2, [pc, #240]	@ (800ad0c <xTaskIncrementTick+0x158>)
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	f000 fae2 	bl	800b1e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac20:	4b3b      	ldr	r3, [pc, #236]	@ (800ad10 <xTaskIncrementTick+0x15c>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	693a      	ldr	r2, [r7, #16]
 800ac26:	429a      	cmp	r2, r3
 800ac28:	d349      	bcc.n	800acbe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac2a:	4b36      	ldr	r3, [pc, #216]	@ (800ad04 <xTaskIncrementTick+0x150>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d104      	bne.n	800ac3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac34:	4b36      	ldr	r3, [pc, #216]	@ (800ad10 <xTaskIncrementTick+0x15c>)
 800ac36:	f04f 32ff 	mov.w	r2, #4294967295
 800ac3a:	601a      	str	r2, [r3, #0]
					break;
 800ac3c:	e03f      	b.n	800acbe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac3e:	4b31      	ldr	r3, [pc, #196]	@ (800ad04 <xTaskIncrementTick+0x150>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	68db      	ldr	r3, [r3, #12]
 800ac44:	68db      	ldr	r3, [r3, #12]
 800ac46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac4e:	693a      	ldr	r2, [r7, #16]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d203      	bcs.n	800ac5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac56:	4a2e      	ldr	r2, [pc, #184]	@ (800ad10 <xTaskIncrementTick+0x15c>)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ac5c:	e02f      	b.n	800acbe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	3304      	adds	r3, #4
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7fe fe80 	bl	8009968 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d004      	beq.n	800ac7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	3318      	adds	r3, #24
 800ac74:	4618      	mov	r0, r3
 800ac76:	f7fe fe77 	bl	8009968 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac7e:	4b25      	ldr	r3, [pc, #148]	@ (800ad14 <xTaskIncrementTick+0x160>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d903      	bls.n	800ac8e <xTaskIncrementTick+0xda>
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac8a:	4a22      	ldr	r2, [pc, #136]	@ (800ad14 <xTaskIncrementTick+0x160>)
 800ac8c:	6013      	str	r3, [r2, #0]
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac92:	4613      	mov	r3, r2
 800ac94:	009b      	lsls	r3, r3, #2
 800ac96:	4413      	add	r3, r2
 800ac98:	009b      	lsls	r3, r3, #2
 800ac9a:	4a1f      	ldr	r2, [pc, #124]	@ (800ad18 <xTaskIncrementTick+0x164>)
 800ac9c:	441a      	add	r2, r3
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	3304      	adds	r3, #4
 800aca2:	4619      	mov	r1, r3
 800aca4:	4610      	mov	r0, r2
 800aca6:	f7fe fe02 	bl	80098ae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acae:	4b1b      	ldr	r3, [pc, #108]	@ (800ad1c <xTaskIncrementTick+0x168>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d3b8      	bcc.n	800ac2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800acb8:	2301      	movs	r3, #1
 800acba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acbc:	e7b5      	b.n	800ac2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800acbe:	4b17      	ldr	r3, [pc, #92]	@ (800ad1c <xTaskIncrementTick+0x168>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acc4:	4914      	ldr	r1, [pc, #80]	@ (800ad18 <xTaskIncrementTick+0x164>)
 800acc6:	4613      	mov	r3, r2
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	4413      	add	r3, r2
 800accc:	009b      	lsls	r3, r3, #2
 800acce:	440b      	add	r3, r1
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d901      	bls.n	800acda <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800acd6:	2301      	movs	r3, #1
 800acd8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800acda:	4b11      	ldr	r3, [pc, #68]	@ (800ad20 <xTaskIncrementTick+0x16c>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d007      	beq.n	800acf2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ace2:	2301      	movs	r3, #1
 800ace4:	617b      	str	r3, [r7, #20]
 800ace6:	e004      	b.n	800acf2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ace8:	4b0e      	ldr	r3, [pc, #56]	@ (800ad24 <xTaskIncrementTick+0x170>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	3301      	adds	r3, #1
 800acee:	4a0d      	ldr	r2, [pc, #52]	@ (800ad24 <xTaskIncrementTick+0x170>)
 800acf0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800acf2:	697b      	ldr	r3, [r7, #20]
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3718      	adds	r7, #24
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	20000ebc 	.word	0x20000ebc
 800ad00:	20000e98 	.word	0x20000e98
 800ad04:	20000e4c 	.word	0x20000e4c
 800ad08:	20000e50 	.word	0x20000e50
 800ad0c:	20000eac 	.word	0x20000eac
 800ad10:	20000eb4 	.word	0x20000eb4
 800ad14:	20000e9c 	.word	0x20000e9c
 800ad18:	200009c4 	.word	0x200009c4
 800ad1c:	200009c0 	.word	0x200009c0
 800ad20:	20000ea8 	.word	0x20000ea8
 800ad24:	20000ea4 	.word	0x20000ea4

0800ad28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad2e:	4b2b      	ldr	r3, [pc, #172]	@ (800addc <vTaskSwitchContext+0xb4>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d003      	beq.n	800ad3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ad36:	4b2a      	ldr	r3, [pc, #168]	@ (800ade0 <vTaskSwitchContext+0xb8>)
 800ad38:	2201      	movs	r2, #1
 800ad3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ad3c:	e047      	b.n	800adce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ad3e:	4b28      	ldr	r3, [pc, #160]	@ (800ade0 <vTaskSwitchContext+0xb8>)
 800ad40:	2200      	movs	r2, #0
 800ad42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad44:	4b27      	ldr	r3, [pc, #156]	@ (800ade4 <vTaskSwitchContext+0xbc>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	60fb      	str	r3, [r7, #12]
 800ad4a:	e011      	b.n	800ad70 <vTaskSwitchContext+0x48>
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d10b      	bne.n	800ad6a <vTaskSwitchContext+0x42>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad56:	f383 8811 	msr	BASEPRI, r3
 800ad5a:	f3bf 8f6f 	isb	sy
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	607b      	str	r3, [r7, #4]
}
 800ad64:	bf00      	nop
 800ad66:	bf00      	nop
 800ad68:	e7fd      	b.n	800ad66 <vTaskSwitchContext+0x3e>
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	3b01      	subs	r3, #1
 800ad6e:	60fb      	str	r3, [r7, #12]
 800ad70:	491d      	ldr	r1, [pc, #116]	@ (800ade8 <vTaskSwitchContext+0xc0>)
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	440b      	add	r3, r1
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d0e3      	beq.n	800ad4c <vTaskSwitchContext+0x24>
 800ad84:	68fa      	ldr	r2, [r7, #12]
 800ad86:	4613      	mov	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	4413      	add	r3, r2
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4a16      	ldr	r2, [pc, #88]	@ (800ade8 <vTaskSwitchContext+0xc0>)
 800ad90:	4413      	add	r3, r2
 800ad92:	60bb      	str	r3, [r7, #8]
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	685b      	ldr	r3, [r3, #4]
 800ad98:	685a      	ldr	r2, [r3, #4]
 800ad9a:	68bb      	ldr	r3, [r7, #8]
 800ad9c:	605a      	str	r2, [r3, #4]
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	685a      	ldr	r2, [r3, #4]
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	3308      	adds	r3, #8
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d104      	bne.n	800adb4 <vTaskSwitchContext+0x8c>
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	685b      	ldr	r3, [r3, #4]
 800adae:	685a      	ldr	r2, [r3, #4]
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	605a      	str	r2, [r3, #4]
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	4a0c      	ldr	r2, [pc, #48]	@ (800adec <vTaskSwitchContext+0xc4>)
 800adbc:	6013      	str	r3, [r2, #0]
 800adbe:	4a09      	ldr	r2, [pc, #36]	@ (800ade4 <vTaskSwitchContext+0xbc>)
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800adc4:	4b09      	ldr	r3, [pc, #36]	@ (800adec <vTaskSwitchContext+0xc4>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3354      	adds	r3, #84	@ 0x54
 800adca:	4a09      	ldr	r2, [pc, #36]	@ (800adf0 <vTaskSwitchContext+0xc8>)
 800adcc:	6013      	str	r3, [r2, #0]
}
 800adce:	bf00      	nop
 800add0:	3714      	adds	r7, #20
 800add2:	46bd      	mov	sp, r7
 800add4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add8:	4770      	bx	lr
 800adda:	bf00      	nop
 800addc:	20000ebc 	.word	0x20000ebc
 800ade0:	20000ea8 	.word	0x20000ea8
 800ade4:	20000e9c 	.word	0x20000e9c
 800ade8:	200009c4 	.word	0x200009c4
 800adec:	200009c0 	.word	0x200009c0
 800adf0:	2000004c 	.word	0x2000004c

0800adf4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d10b      	bne.n	800ae1c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ae04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae08:	f383 8811 	msr	BASEPRI, r3
 800ae0c:	f3bf 8f6f 	isb	sy
 800ae10:	f3bf 8f4f 	dsb	sy
 800ae14:	60fb      	str	r3, [r7, #12]
}
 800ae16:	bf00      	nop
 800ae18:	bf00      	nop
 800ae1a:	e7fd      	b.n	800ae18 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae1c:	4b07      	ldr	r3, [pc, #28]	@ (800ae3c <vTaskPlaceOnEventList+0x48>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3318      	adds	r3, #24
 800ae22:	4619      	mov	r1, r3
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f7fe fd66 	bl	80098f6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae2a:	2101      	movs	r1, #1
 800ae2c:	6838      	ldr	r0, [r7, #0]
 800ae2e:	f000 fa87 	bl	800b340 <prvAddCurrentTaskToDelayedList>
}
 800ae32:	bf00      	nop
 800ae34:	3710      	adds	r7, #16
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop
 800ae3c:	200009c0 	.word	0x200009c0

0800ae40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10b      	bne.n	800ae6a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ae52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	617b      	str	r3, [r7, #20]
}
 800ae64:	bf00      	nop
 800ae66:	bf00      	nop
 800ae68:	e7fd      	b.n	800ae66 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae6a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae94 <vTaskPlaceOnEventListRestricted+0x54>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	3318      	adds	r3, #24
 800ae70:	4619      	mov	r1, r3
 800ae72:	68f8      	ldr	r0, [r7, #12]
 800ae74:	f7fe fd1b 	bl	80098ae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d002      	beq.n	800ae84 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ae7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae82:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ae84:	6879      	ldr	r1, [r7, #4]
 800ae86:	68b8      	ldr	r0, [r7, #8]
 800ae88:	f000 fa5a 	bl	800b340 <prvAddCurrentTaskToDelayedList>
	}
 800ae8c:	bf00      	nop
 800ae8e:	3718      	adds	r7, #24
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}
 800ae94:	200009c0 	.word	0x200009c0

0800ae98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b086      	sub	sp, #24
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10b      	bne.n	800aec6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb2:	f383 8811 	msr	BASEPRI, r3
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	f3bf 8f4f 	dsb	sy
 800aebe:	60fb      	str	r3, [r7, #12]
}
 800aec0:	bf00      	nop
 800aec2:	bf00      	nop
 800aec4:	e7fd      	b.n	800aec2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	3318      	adds	r3, #24
 800aeca:	4618      	mov	r0, r3
 800aecc:	f7fe fd4c 	bl	8009968 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aed0:	4b1d      	ldr	r3, [pc, #116]	@ (800af48 <xTaskRemoveFromEventList+0xb0>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d11d      	bne.n	800af14 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	3304      	adds	r3, #4
 800aedc:	4618      	mov	r0, r3
 800aede:	f7fe fd43 	bl	8009968 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aee6:	4b19      	ldr	r3, [pc, #100]	@ (800af4c <xTaskRemoveFromEventList+0xb4>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d903      	bls.n	800aef6 <xTaskRemoveFromEventList+0x5e>
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef2:	4a16      	ldr	r2, [pc, #88]	@ (800af4c <xTaskRemoveFromEventList+0xb4>)
 800aef4:	6013      	str	r3, [r2, #0]
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aefa:	4613      	mov	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	4413      	add	r3, r2
 800af00:	009b      	lsls	r3, r3, #2
 800af02:	4a13      	ldr	r2, [pc, #76]	@ (800af50 <xTaskRemoveFromEventList+0xb8>)
 800af04:	441a      	add	r2, r3
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	3304      	adds	r3, #4
 800af0a:	4619      	mov	r1, r3
 800af0c:	4610      	mov	r0, r2
 800af0e:	f7fe fcce 	bl	80098ae <vListInsertEnd>
 800af12:	e005      	b.n	800af20 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	3318      	adds	r3, #24
 800af18:	4619      	mov	r1, r3
 800af1a:	480e      	ldr	r0, [pc, #56]	@ (800af54 <xTaskRemoveFromEventList+0xbc>)
 800af1c:	f7fe fcc7 	bl	80098ae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af24:	4b0c      	ldr	r3, [pc, #48]	@ (800af58 <xTaskRemoveFromEventList+0xc0>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d905      	bls.n	800af3a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800af2e:	2301      	movs	r3, #1
 800af30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800af32:	4b0a      	ldr	r3, [pc, #40]	@ (800af5c <xTaskRemoveFromEventList+0xc4>)
 800af34:	2201      	movs	r2, #1
 800af36:	601a      	str	r2, [r3, #0]
 800af38:	e001      	b.n	800af3e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800af3a:	2300      	movs	r3, #0
 800af3c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800af3e:	697b      	ldr	r3, [r7, #20]
}
 800af40:	4618      	mov	r0, r3
 800af42:	3718      	adds	r7, #24
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	20000ebc 	.word	0x20000ebc
 800af4c:	20000e9c 	.word	0x20000e9c
 800af50:	200009c4 	.word	0x200009c4
 800af54:	20000e54 	.word	0x20000e54
 800af58:	200009c0 	.word	0x200009c0
 800af5c:	20000ea8 	.word	0x20000ea8

0800af60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af60:	b480      	push	{r7}
 800af62:	b083      	sub	sp, #12
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af68:	4b06      	ldr	r3, [pc, #24]	@ (800af84 <vTaskInternalSetTimeOutState+0x24>)
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800af70:	4b05      	ldr	r3, [pc, #20]	@ (800af88 <vTaskInternalSetTimeOutState+0x28>)
 800af72:	681a      	ldr	r2, [r3, #0]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	605a      	str	r2, [r3, #4]
}
 800af78:	bf00      	nop
 800af7a:	370c      	adds	r7, #12
 800af7c:	46bd      	mov	sp, r7
 800af7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af82:	4770      	bx	lr
 800af84:	20000eac 	.word	0x20000eac
 800af88:	20000e98 	.word	0x20000e98

0800af8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b088      	sub	sp, #32
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d10b      	bne.n	800afb4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800af9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa0:	f383 8811 	msr	BASEPRI, r3
 800afa4:	f3bf 8f6f 	isb	sy
 800afa8:	f3bf 8f4f 	dsb	sy
 800afac:	613b      	str	r3, [r7, #16]
}
 800afae:	bf00      	nop
 800afb0:	bf00      	nop
 800afb2:	e7fd      	b.n	800afb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d10b      	bne.n	800afd2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800afba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afbe:	f383 8811 	msr	BASEPRI, r3
 800afc2:	f3bf 8f6f 	isb	sy
 800afc6:	f3bf 8f4f 	dsb	sy
 800afca:	60fb      	str	r3, [r7, #12]
}
 800afcc:	bf00      	nop
 800afce:	bf00      	nop
 800afd0:	e7fd      	b.n	800afce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800afd2:	f000 fe91 	bl	800bcf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800afd6:	4b1d      	ldr	r3, [pc, #116]	@ (800b04c <xTaskCheckForTimeOut+0xc0>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	69ba      	ldr	r2, [r7, #24]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afee:	d102      	bne.n	800aff6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aff0:	2300      	movs	r3, #0
 800aff2:	61fb      	str	r3, [r7, #28]
 800aff4:	e023      	b.n	800b03e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	4b15      	ldr	r3, [pc, #84]	@ (800b050 <xTaskCheckForTimeOut+0xc4>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	429a      	cmp	r2, r3
 800b000:	d007      	beq.n	800b012 <xTaskCheckForTimeOut+0x86>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	69ba      	ldr	r2, [r7, #24]
 800b008:	429a      	cmp	r2, r3
 800b00a:	d302      	bcc.n	800b012 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b00c:	2301      	movs	r3, #1
 800b00e:	61fb      	str	r3, [r7, #28]
 800b010:	e015      	b.n	800b03e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	697a      	ldr	r2, [r7, #20]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d20b      	bcs.n	800b034 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	681a      	ldr	r2, [r3, #0]
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	1ad2      	subs	r2, r2, r3
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff ff99 	bl	800af60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b02e:	2300      	movs	r3, #0
 800b030:	61fb      	str	r3, [r7, #28]
 800b032:	e004      	b.n	800b03e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	2200      	movs	r2, #0
 800b038:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b03a:	2301      	movs	r3, #1
 800b03c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b03e:	f000 fe8d 	bl	800bd5c <vPortExitCritical>

	return xReturn;
 800b042:	69fb      	ldr	r3, [r7, #28]
}
 800b044:	4618      	mov	r0, r3
 800b046:	3720      	adds	r7, #32
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	20000e98 	.word	0x20000e98
 800b050:	20000eac 	.word	0x20000eac

0800b054 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b054:	b480      	push	{r7}
 800b056:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b058:	4b03      	ldr	r3, [pc, #12]	@ (800b068 <vTaskMissedYield+0x14>)
 800b05a:	2201      	movs	r2, #1
 800b05c:	601a      	str	r2, [r3, #0]
}
 800b05e:	bf00      	nop
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr
 800b068:	20000ea8 	.word	0x20000ea8

0800b06c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b074:	f000 f852 	bl	800b11c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b078:	4b06      	ldr	r3, [pc, #24]	@ (800b094 <prvIdleTask+0x28>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d9f9      	bls.n	800b074 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b080:	4b05      	ldr	r3, [pc, #20]	@ (800b098 <prvIdleTask+0x2c>)
 800b082:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b086:	601a      	str	r2, [r3, #0]
 800b088:	f3bf 8f4f 	dsb	sy
 800b08c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b090:	e7f0      	b.n	800b074 <prvIdleTask+0x8>
 800b092:	bf00      	nop
 800b094:	200009c4 	.word	0x200009c4
 800b098:	e000ed04 	.word	0xe000ed04

0800b09c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	607b      	str	r3, [r7, #4]
 800b0a6:	e00c      	b.n	800b0c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	4413      	add	r3, r2
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	4a12      	ldr	r2, [pc, #72]	@ (800b0fc <prvInitialiseTaskLists+0x60>)
 800b0b4:	4413      	add	r3, r2
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe fbcc 	bl	8009854 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	3301      	adds	r3, #1
 800b0c0:	607b      	str	r3, [r7, #4]
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2b37      	cmp	r3, #55	@ 0x37
 800b0c6:	d9ef      	bls.n	800b0a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b0c8:	480d      	ldr	r0, [pc, #52]	@ (800b100 <prvInitialiseTaskLists+0x64>)
 800b0ca:	f7fe fbc3 	bl	8009854 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b0ce:	480d      	ldr	r0, [pc, #52]	@ (800b104 <prvInitialiseTaskLists+0x68>)
 800b0d0:	f7fe fbc0 	bl	8009854 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b0d4:	480c      	ldr	r0, [pc, #48]	@ (800b108 <prvInitialiseTaskLists+0x6c>)
 800b0d6:	f7fe fbbd 	bl	8009854 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b0da:	480c      	ldr	r0, [pc, #48]	@ (800b10c <prvInitialiseTaskLists+0x70>)
 800b0dc:	f7fe fbba 	bl	8009854 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b0e0:	480b      	ldr	r0, [pc, #44]	@ (800b110 <prvInitialiseTaskLists+0x74>)
 800b0e2:	f7fe fbb7 	bl	8009854 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b0e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b114 <prvInitialiseTaskLists+0x78>)
 800b0e8:	4a05      	ldr	r2, [pc, #20]	@ (800b100 <prvInitialiseTaskLists+0x64>)
 800b0ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b0ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b118 <prvInitialiseTaskLists+0x7c>)
 800b0ee:	4a05      	ldr	r2, [pc, #20]	@ (800b104 <prvInitialiseTaskLists+0x68>)
 800b0f0:	601a      	str	r2, [r3, #0]
}
 800b0f2:	bf00      	nop
 800b0f4:	3708      	adds	r7, #8
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}
 800b0fa:	bf00      	nop
 800b0fc:	200009c4 	.word	0x200009c4
 800b100:	20000e24 	.word	0x20000e24
 800b104:	20000e38 	.word	0x20000e38
 800b108:	20000e54 	.word	0x20000e54
 800b10c:	20000e68 	.word	0x20000e68
 800b110:	20000e80 	.word	0x20000e80
 800b114:	20000e4c 	.word	0x20000e4c
 800b118:	20000e50 	.word	0x20000e50

0800b11c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b122:	e019      	b.n	800b158 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b124:	f000 fde8 	bl	800bcf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b128:	4b10      	ldr	r3, [pc, #64]	@ (800b16c <prvCheckTasksWaitingTermination+0x50>)
 800b12a:	68db      	ldr	r3, [r3, #12]
 800b12c:	68db      	ldr	r3, [r3, #12]
 800b12e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	3304      	adds	r3, #4
 800b134:	4618      	mov	r0, r3
 800b136:	f7fe fc17 	bl	8009968 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b13a:	4b0d      	ldr	r3, [pc, #52]	@ (800b170 <prvCheckTasksWaitingTermination+0x54>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	3b01      	subs	r3, #1
 800b140:	4a0b      	ldr	r2, [pc, #44]	@ (800b170 <prvCheckTasksWaitingTermination+0x54>)
 800b142:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b144:	4b0b      	ldr	r3, [pc, #44]	@ (800b174 <prvCheckTasksWaitingTermination+0x58>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	3b01      	subs	r3, #1
 800b14a:	4a0a      	ldr	r2, [pc, #40]	@ (800b174 <prvCheckTasksWaitingTermination+0x58>)
 800b14c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b14e:	f000 fe05 	bl	800bd5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f000 f810 	bl	800b178 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b158:	4b06      	ldr	r3, [pc, #24]	@ (800b174 <prvCheckTasksWaitingTermination+0x58>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d1e1      	bne.n	800b124 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b160:	bf00      	nop
 800b162:	bf00      	nop
 800b164:	3708      	adds	r7, #8
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	20000e68 	.word	0x20000e68
 800b170:	20000e94 	.word	0x20000e94
 800b174:	20000e7c 	.word	0x20000e7c

0800b178 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	3354      	adds	r3, #84	@ 0x54
 800b184:	4618      	mov	r0, r3
 800b186:	f001 fe87 	bl	800ce98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b190:	2b00      	cmp	r3, #0
 800b192:	d108      	bne.n	800b1a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b198:	4618      	mov	r0, r3
 800b19a:	f000 ff9d 	bl	800c0d8 <vPortFree>
				vPortFree( pxTCB );
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 ff9a 	bl	800c0d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b1a4:	e019      	b.n	800b1da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	d103      	bne.n	800b1b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 ff91 	bl	800c0d8 <vPortFree>
	}
 800b1b6:	e010      	b.n	800b1da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d00b      	beq.n	800b1da <prvDeleteTCB+0x62>
	__asm volatile
 800b1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c6:	f383 8811 	msr	BASEPRI, r3
 800b1ca:	f3bf 8f6f 	isb	sy
 800b1ce:	f3bf 8f4f 	dsb	sy
 800b1d2:	60fb      	str	r3, [r7, #12]
}
 800b1d4:	bf00      	nop
 800b1d6:	bf00      	nop
 800b1d8:	e7fd      	b.n	800b1d6 <prvDeleteTCB+0x5e>
	}
 800b1da:	bf00      	nop
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
	...

0800b1e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b1ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b21c <prvResetNextTaskUnblockTime+0x38>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d104      	bne.n	800b1fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b1f4:	4b0a      	ldr	r3, [pc, #40]	@ (800b220 <prvResetNextTaskUnblockTime+0x3c>)
 800b1f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b1fc:	e008      	b.n	800b210 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1fe:	4b07      	ldr	r3, [pc, #28]	@ (800b21c <prvResetNextTaskUnblockTime+0x38>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	4a04      	ldr	r2, [pc, #16]	@ (800b220 <prvResetNextTaskUnblockTime+0x3c>)
 800b20e:	6013      	str	r3, [r2, #0]
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr
 800b21c:	20000e4c 	.word	0x20000e4c
 800b220:	20000eb4 	.word	0x20000eb4

0800b224 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b22a:	4b0b      	ldr	r3, [pc, #44]	@ (800b258 <xTaskGetSchedulerState+0x34>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d102      	bne.n	800b238 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b232:	2301      	movs	r3, #1
 800b234:	607b      	str	r3, [r7, #4]
 800b236:	e008      	b.n	800b24a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b238:	4b08      	ldr	r3, [pc, #32]	@ (800b25c <xTaskGetSchedulerState+0x38>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d102      	bne.n	800b246 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b240:	2302      	movs	r3, #2
 800b242:	607b      	str	r3, [r7, #4]
 800b244:	e001      	b.n	800b24a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b246:	2300      	movs	r3, #0
 800b248:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b24a:	687b      	ldr	r3, [r7, #4]
	}
 800b24c:	4618      	mov	r0, r3
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr
 800b258:	20000ea0 	.word	0x20000ea0
 800b25c:	20000ebc 	.word	0x20000ebc

0800b260 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b260:	b580      	push	{r7, lr}
 800b262:	b086      	sub	sp, #24
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b26c:	2300      	movs	r3, #0
 800b26e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d058      	beq.n	800b328 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b276:	4b2f      	ldr	r3, [pc, #188]	@ (800b334 <xTaskPriorityDisinherit+0xd4>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	693a      	ldr	r2, [r7, #16]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d00b      	beq.n	800b298 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	60fb      	str	r3, [r7, #12]
}
 800b292:	bf00      	nop
 800b294:	bf00      	nop
 800b296:	e7fd      	b.n	800b294 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10b      	bne.n	800b2b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	60bb      	str	r3, [r7, #8]
}
 800b2b2:	bf00      	nop
 800b2b4:	bf00      	nop
 800b2b6:	e7fd      	b.n	800b2b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2bc:	1e5a      	subs	r2, r3, #1
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d02c      	beq.n	800b328 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d128      	bne.n	800b328 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	3304      	adds	r3, #4
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fe fb44 	bl	8009968 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b2e0:	693b      	ldr	r3, [r7, #16]
 800b2e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2f8:	4b0f      	ldr	r3, [pc, #60]	@ (800b338 <xTaskPriorityDisinherit+0xd8>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d903      	bls.n	800b308 <xTaskPriorityDisinherit+0xa8>
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b304:	4a0c      	ldr	r2, [pc, #48]	@ (800b338 <xTaskPriorityDisinherit+0xd8>)
 800b306:	6013      	str	r3, [r2, #0]
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b30c:	4613      	mov	r3, r2
 800b30e:	009b      	lsls	r3, r3, #2
 800b310:	4413      	add	r3, r2
 800b312:	009b      	lsls	r3, r3, #2
 800b314:	4a09      	ldr	r2, [pc, #36]	@ (800b33c <xTaskPriorityDisinherit+0xdc>)
 800b316:	441a      	add	r2, r3
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	3304      	adds	r3, #4
 800b31c:	4619      	mov	r1, r3
 800b31e:	4610      	mov	r0, r2
 800b320:	f7fe fac5 	bl	80098ae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b324:	2301      	movs	r3, #1
 800b326:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b328:	697b      	ldr	r3, [r7, #20]
	}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3718      	adds	r7, #24
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	200009c0 	.word	0x200009c0
 800b338:	20000e9c 	.word	0x20000e9c
 800b33c:	200009c4 	.word	0x200009c4

0800b340 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b084      	sub	sp, #16
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
 800b348:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b34a:	4b21      	ldr	r3, [pc, #132]	@ (800b3d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b350:	4b20      	ldr	r3, [pc, #128]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	3304      	adds	r3, #4
 800b356:	4618      	mov	r0, r3
 800b358:	f7fe fb06 	bl	8009968 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b362:	d10a      	bne.n	800b37a <prvAddCurrentTaskToDelayedList+0x3a>
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d007      	beq.n	800b37a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b36a:	4b1a      	ldr	r3, [pc, #104]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	3304      	adds	r3, #4
 800b370:	4619      	mov	r1, r3
 800b372:	4819      	ldr	r0, [pc, #100]	@ (800b3d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800b374:	f7fe fa9b 	bl	80098ae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b378:	e026      	b.n	800b3c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4413      	add	r3, r2
 800b380:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b382:	4b14      	ldr	r3, [pc, #80]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b38a:	68ba      	ldr	r2, [r7, #8]
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	429a      	cmp	r2, r3
 800b390:	d209      	bcs.n	800b3a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b392:	4b12      	ldr	r3, [pc, #72]	@ (800b3dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800b394:	681a      	ldr	r2, [r3, #0]
 800b396:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	3304      	adds	r3, #4
 800b39c:	4619      	mov	r1, r3
 800b39e:	4610      	mov	r0, r2
 800b3a0:	f7fe faa9 	bl	80098f6 <vListInsert>
}
 800b3a4:	e010      	b.n	800b3c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b3e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	4b0a      	ldr	r3, [pc, #40]	@ (800b3d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	3304      	adds	r3, #4
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	4610      	mov	r0, r2
 800b3b4:	f7fe fa9f 	bl	80098f6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b3b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b3e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	68ba      	ldr	r2, [r7, #8]
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d202      	bcs.n	800b3c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b3c2:	4a08      	ldr	r2, [pc, #32]	@ (800b3e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	6013      	str	r3, [r2, #0]
}
 800b3c8:	bf00      	nop
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}
 800b3d0:	20000e98 	.word	0x20000e98
 800b3d4:	200009c0 	.word	0x200009c0
 800b3d8:	20000e80 	.word	0x20000e80
 800b3dc:	20000e50 	.word	0x20000e50
 800b3e0:	20000e4c 	.word	0x20000e4c
 800b3e4:	20000eb4 	.word	0x20000eb4

0800b3e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b08a      	sub	sp, #40	@ 0x28
 800b3ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b3f2:	f000 fb13 	bl	800ba1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b3f6:	4b1d      	ldr	r3, [pc, #116]	@ (800b46c <xTimerCreateTimerTask+0x84>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d021      	beq.n	800b442 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b3fe:	2300      	movs	r3, #0
 800b400:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b402:	2300      	movs	r3, #0
 800b404:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b406:	1d3a      	adds	r2, r7, #4
 800b408:	f107 0108 	add.w	r1, r7, #8
 800b40c:	f107 030c 	add.w	r3, r7, #12
 800b410:	4618      	mov	r0, r3
 800b412:	f7fe fa05 	bl	8009820 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b416:	6879      	ldr	r1, [r7, #4]
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	68fa      	ldr	r2, [r7, #12]
 800b41c:	9202      	str	r2, [sp, #8]
 800b41e:	9301      	str	r3, [sp, #4]
 800b420:	2302      	movs	r3, #2
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	2300      	movs	r3, #0
 800b426:	460a      	mov	r2, r1
 800b428:	4911      	ldr	r1, [pc, #68]	@ (800b470 <xTimerCreateTimerTask+0x88>)
 800b42a:	4812      	ldr	r0, [pc, #72]	@ (800b474 <xTimerCreateTimerTask+0x8c>)
 800b42c:	f7ff f8a2 	bl	800a574 <xTaskCreateStatic>
 800b430:	4603      	mov	r3, r0
 800b432:	4a11      	ldr	r2, [pc, #68]	@ (800b478 <xTimerCreateTimerTask+0x90>)
 800b434:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b436:	4b10      	ldr	r3, [pc, #64]	@ (800b478 <xTimerCreateTimerTask+0x90>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d001      	beq.n	800b442 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b43e:	2301      	movs	r3, #1
 800b440:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d10b      	bne.n	800b460 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b44c:	f383 8811 	msr	BASEPRI, r3
 800b450:	f3bf 8f6f 	isb	sy
 800b454:	f3bf 8f4f 	dsb	sy
 800b458:	613b      	str	r3, [r7, #16]
}
 800b45a:	bf00      	nop
 800b45c:	bf00      	nop
 800b45e:	e7fd      	b.n	800b45c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b460:	697b      	ldr	r3, [r7, #20]
}
 800b462:	4618      	mov	r0, r3
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	20000ef0 	.word	0x20000ef0
 800b470:	0800d38c 	.word	0x0800d38c
 800b474:	0800b5b5 	.word	0x0800b5b5
 800b478:	20000ef4 	.word	0x20000ef4

0800b47c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b08a      	sub	sp, #40	@ 0x28
 800b480:	af00      	add	r7, sp, #0
 800b482:	60f8      	str	r0, [r7, #12]
 800b484:	60b9      	str	r1, [r7, #8]
 800b486:	607a      	str	r2, [r7, #4]
 800b488:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b48a:	2300      	movs	r3, #0
 800b48c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d10b      	bne.n	800b4ac <xTimerGenericCommand+0x30>
	__asm volatile
 800b494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b498:	f383 8811 	msr	BASEPRI, r3
 800b49c:	f3bf 8f6f 	isb	sy
 800b4a0:	f3bf 8f4f 	dsb	sy
 800b4a4:	623b      	str	r3, [r7, #32]
}
 800b4a6:	bf00      	nop
 800b4a8:	bf00      	nop
 800b4aa:	e7fd      	b.n	800b4a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b4ac:	4b19      	ldr	r3, [pc, #100]	@ (800b514 <xTimerGenericCommand+0x98>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d02a      	beq.n	800b50a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	2b05      	cmp	r3, #5
 800b4c4:	dc18      	bgt.n	800b4f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b4c6:	f7ff fead 	bl	800b224 <xTaskGetSchedulerState>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d109      	bne.n	800b4e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b4d0:	4b10      	ldr	r3, [pc, #64]	@ (800b514 <xTimerGenericCommand+0x98>)
 800b4d2:	6818      	ldr	r0, [r3, #0]
 800b4d4:	f107 0110 	add.w	r1, r7, #16
 800b4d8:	2300      	movs	r3, #0
 800b4da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4dc:	f7fe fbb4 	bl	8009c48 <xQueueGenericSend>
 800b4e0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b4e2:	e012      	b.n	800b50a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b4e4:	4b0b      	ldr	r3, [pc, #44]	@ (800b514 <xTimerGenericCommand+0x98>)
 800b4e6:	6818      	ldr	r0, [r3, #0]
 800b4e8:	f107 0110 	add.w	r1, r7, #16
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f7fe fbaa 	bl	8009c48 <xQueueGenericSend>
 800b4f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800b4f6:	e008      	b.n	800b50a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b4f8:	4b06      	ldr	r3, [pc, #24]	@ (800b514 <xTimerGenericCommand+0x98>)
 800b4fa:	6818      	ldr	r0, [r3, #0]
 800b4fc:	f107 0110 	add.w	r1, r7, #16
 800b500:	2300      	movs	r3, #0
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	f7fe fca2 	bl	8009e4c <xQueueGenericSendFromISR>
 800b508:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3728      	adds	r7, #40	@ 0x28
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}
 800b514:	20000ef0 	.word	0x20000ef0

0800b518 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b088      	sub	sp, #32
 800b51c:	af02      	add	r7, sp, #8
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b522:	4b23      	ldr	r3, [pc, #140]	@ (800b5b0 <prvProcessExpiredTimer+0x98>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	3304      	adds	r3, #4
 800b530:	4618      	mov	r0, r3
 800b532:	f7fe fa19 	bl	8009968 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b53c:	f003 0304 	and.w	r3, r3, #4
 800b540:	2b00      	cmp	r3, #0
 800b542:	d023      	beq.n	800b58c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	699a      	ldr	r2, [r3, #24]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	18d1      	adds	r1, r2, r3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	683a      	ldr	r2, [r7, #0]
 800b550:	6978      	ldr	r0, [r7, #20]
 800b552:	f000 f8d5 	bl	800b700 <prvInsertTimerInActiveList>
 800b556:	4603      	mov	r3, r0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d020      	beq.n	800b59e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b55c:	2300      	movs	r3, #0
 800b55e:	9300      	str	r3, [sp, #0]
 800b560:	2300      	movs	r3, #0
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	2100      	movs	r1, #0
 800b566:	6978      	ldr	r0, [r7, #20]
 800b568:	f7ff ff88 	bl	800b47c <xTimerGenericCommand>
 800b56c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d114      	bne.n	800b59e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b578:	f383 8811 	msr	BASEPRI, r3
 800b57c:	f3bf 8f6f 	isb	sy
 800b580:	f3bf 8f4f 	dsb	sy
 800b584:	60fb      	str	r3, [r7, #12]
}
 800b586:	bf00      	nop
 800b588:	bf00      	nop
 800b58a:	e7fd      	b.n	800b588 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b592:	f023 0301 	bic.w	r3, r3, #1
 800b596:	b2da      	uxtb	r2, r3
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	6a1b      	ldr	r3, [r3, #32]
 800b5a2:	6978      	ldr	r0, [r7, #20]
 800b5a4:	4798      	blx	r3
}
 800b5a6:	bf00      	nop
 800b5a8:	3718      	adds	r7, #24
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop
 800b5b0:	20000ee8 	.word	0x20000ee8

0800b5b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b5bc:	f107 0308 	add.w	r3, r7, #8
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f000 f859 	bl	800b678 <prvGetNextExpireTime>
 800b5c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	68f8      	ldr	r0, [r7, #12]
 800b5ce:	f000 f805 	bl	800b5dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b5d2:	f000 f8d7 	bl	800b784 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b5d6:	bf00      	nop
 800b5d8:	e7f0      	b.n	800b5bc <prvTimerTask+0x8>
	...

0800b5dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b084      	sub	sp, #16
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b5e6:	f7ff fa29 	bl	800aa3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b5ea:	f107 0308 	add.w	r3, r7, #8
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f000 f866 	bl	800b6c0 <prvSampleTimeNow>
 800b5f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d130      	bne.n	800b65e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d10a      	bne.n	800b618 <prvProcessTimerOrBlockTask+0x3c>
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	429a      	cmp	r2, r3
 800b608:	d806      	bhi.n	800b618 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b60a:	f7ff fa25 	bl	800aa58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b60e:	68f9      	ldr	r1, [r7, #12]
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f7ff ff81 	bl	800b518 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b616:	e024      	b.n	800b662 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d008      	beq.n	800b630 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b61e:	4b13      	ldr	r3, [pc, #76]	@ (800b66c <prvProcessTimerOrBlockTask+0x90>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d101      	bne.n	800b62c <prvProcessTimerOrBlockTask+0x50>
 800b628:	2301      	movs	r3, #1
 800b62a:	e000      	b.n	800b62e <prvProcessTimerOrBlockTask+0x52>
 800b62c:	2300      	movs	r3, #0
 800b62e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b630:	4b0f      	ldr	r3, [pc, #60]	@ (800b670 <prvProcessTimerOrBlockTask+0x94>)
 800b632:	6818      	ldr	r0, [r3, #0]
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	1ad3      	subs	r3, r2, r3
 800b63a:	683a      	ldr	r2, [r7, #0]
 800b63c:	4619      	mov	r1, r3
 800b63e:	f7fe ff65 	bl	800a50c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b642:	f7ff fa09 	bl	800aa58 <xTaskResumeAll>
 800b646:	4603      	mov	r3, r0
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10a      	bne.n	800b662 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b64c:	4b09      	ldr	r3, [pc, #36]	@ (800b674 <prvProcessTimerOrBlockTask+0x98>)
 800b64e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b652:	601a      	str	r2, [r3, #0]
 800b654:	f3bf 8f4f 	dsb	sy
 800b658:	f3bf 8f6f 	isb	sy
}
 800b65c:	e001      	b.n	800b662 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b65e:	f7ff f9fb 	bl	800aa58 <xTaskResumeAll>
}
 800b662:	bf00      	nop
 800b664:	3710      	adds	r7, #16
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	20000eec 	.word	0x20000eec
 800b670:	20000ef0 	.word	0x20000ef0
 800b674:	e000ed04 	.word	0xe000ed04

0800b678 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b678:	b480      	push	{r7}
 800b67a:	b085      	sub	sp, #20
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b680:	4b0e      	ldr	r3, [pc, #56]	@ (800b6bc <prvGetNextExpireTime+0x44>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d101      	bne.n	800b68e <prvGetNextExpireTime+0x16>
 800b68a:	2201      	movs	r2, #1
 800b68c:	e000      	b.n	800b690 <prvGetNextExpireTime+0x18>
 800b68e:	2200      	movs	r2, #0
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d105      	bne.n	800b6a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b69c:	4b07      	ldr	r3, [pc, #28]	@ (800b6bc <prvGetNextExpireTime+0x44>)
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	68db      	ldr	r3, [r3, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	60fb      	str	r3, [r7, #12]
 800b6a6:	e001      	b.n	800b6ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3714      	adds	r7, #20
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr
 800b6ba:	bf00      	nop
 800b6bc:	20000ee8 	.word	0x20000ee8

0800b6c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b084      	sub	sp, #16
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b6c8:	f7ff fa64 	bl	800ab94 <xTaskGetTickCount>
 800b6cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b6ce:	4b0b      	ldr	r3, [pc, #44]	@ (800b6fc <prvSampleTimeNow+0x3c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	68fa      	ldr	r2, [r7, #12]
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d205      	bcs.n	800b6e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b6d8:	f000 f93a 	bl	800b950 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2201      	movs	r2, #1
 800b6e0:	601a      	str	r2, [r3, #0]
 800b6e2:	e002      	b.n	800b6ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b6ea:	4a04      	ldr	r2, [pc, #16]	@ (800b6fc <prvSampleTimeNow+0x3c>)
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	3710      	adds	r7, #16
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bd80      	pop	{r7, pc}
 800b6fa:	bf00      	nop
 800b6fc:	20000ef8 	.word	0x20000ef8

0800b700 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b086      	sub	sp, #24
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
 800b70c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b70e:	2300      	movs	r3, #0
 800b710:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	68ba      	ldr	r2, [r7, #8]
 800b716:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b71e:	68ba      	ldr	r2, [r7, #8]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	429a      	cmp	r2, r3
 800b724:	d812      	bhi.n	800b74c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	1ad2      	subs	r2, r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	699b      	ldr	r3, [r3, #24]
 800b730:	429a      	cmp	r2, r3
 800b732:	d302      	bcc.n	800b73a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b734:	2301      	movs	r3, #1
 800b736:	617b      	str	r3, [r7, #20]
 800b738:	e01b      	b.n	800b772 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b73a:	4b10      	ldr	r3, [pc, #64]	@ (800b77c <prvInsertTimerInActiveList+0x7c>)
 800b73c:	681a      	ldr	r2, [r3, #0]
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	3304      	adds	r3, #4
 800b742:	4619      	mov	r1, r3
 800b744:	4610      	mov	r0, r2
 800b746:	f7fe f8d6 	bl	80098f6 <vListInsert>
 800b74a:	e012      	b.n	800b772 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	429a      	cmp	r2, r3
 800b752:	d206      	bcs.n	800b762 <prvInsertTimerInActiveList+0x62>
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	429a      	cmp	r2, r3
 800b75a:	d302      	bcc.n	800b762 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b75c:	2301      	movs	r3, #1
 800b75e:	617b      	str	r3, [r7, #20]
 800b760:	e007      	b.n	800b772 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b762:	4b07      	ldr	r3, [pc, #28]	@ (800b780 <prvInsertTimerInActiveList+0x80>)
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	3304      	adds	r3, #4
 800b76a:	4619      	mov	r1, r3
 800b76c:	4610      	mov	r0, r2
 800b76e:	f7fe f8c2 	bl	80098f6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b772:	697b      	ldr	r3, [r7, #20]
}
 800b774:	4618      	mov	r0, r3
 800b776:	3718      	adds	r7, #24
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	20000eec 	.word	0x20000eec
 800b780:	20000ee8 	.word	0x20000ee8

0800b784 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b08e      	sub	sp, #56	@ 0x38
 800b788:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b78a:	e0ce      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	da19      	bge.n	800b7c6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b792:	1d3b      	adds	r3, r7, #4
 800b794:	3304      	adds	r3, #4
 800b796:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10b      	bne.n	800b7b6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a2:	f383 8811 	msr	BASEPRI, r3
 800b7a6:	f3bf 8f6f 	isb	sy
 800b7aa:	f3bf 8f4f 	dsb	sy
 800b7ae:	61fb      	str	r3, [r7, #28]
}
 800b7b0:	bf00      	nop
 800b7b2:	bf00      	nop
 800b7b4:	e7fd      	b.n	800b7b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b7b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7bc:	6850      	ldr	r0, [r2, #4]
 800b7be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7c0:	6892      	ldr	r2, [r2, #8]
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	f2c0 80ae 	blt.w	800b92a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7d4:	695b      	ldr	r3, [r3, #20]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d004      	beq.n	800b7e4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7dc:	3304      	adds	r3, #4
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fe f8c2 	bl	8009968 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b7e4:	463b      	mov	r3, r7
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7ff ff6a 	bl	800b6c0 <prvSampleTimeNow>
 800b7ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2b09      	cmp	r3, #9
 800b7f2:	f200 8097 	bhi.w	800b924 <prvProcessReceivedCommands+0x1a0>
 800b7f6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7fc <prvProcessReceivedCommands+0x78>)
 800b7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7fc:	0800b825 	.word	0x0800b825
 800b800:	0800b825 	.word	0x0800b825
 800b804:	0800b825 	.word	0x0800b825
 800b808:	0800b89b 	.word	0x0800b89b
 800b80c:	0800b8af 	.word	0x0800b8af
 800b810:	0800b8fb 	.word	0x0800b8fb
 800b814:	0800b825 	.word	0x0800b825
 800b818:	0800b825 	.word	0x0800b825
 800b81c:	0800b89b 	.word	0x0800b89b
 800b820:	0800b8af 	.word	0x0800b8af
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b826:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b82a:	f043 0301 	orr.w	r3, r3, #1
 800b82e:	b2da      	uxtb	r2, r3
 800b830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b832:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b836:	68ba      	ldr	r2, [r7, #8]
 800b838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b83a:	699b      	ldr	r3, [r3, #24]
 800b83c:	18d1      	adds	r1, r2, r3
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b842:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b844:	f7ff ff5c 	bl	800b700 <prvInsertTimerInActiveList>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d06c      	beq.n	800b928 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b850:	6a1b      	ldr	r3, [r3, #32]
 800b852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b854:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b858:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b85c:	f003 0304 	and.w	r3, r3, #4
 800b860:	2b00      	cmp	r3, #0
 800b862:	d061      	beq.n	800b928 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b864:	68ba      	ldr	r2, [r7, #8]
 800b866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b868:	699b      	ldr	r3, [r3, #24]
 800b86a:	441a      	add	r2, r3
 800b86c:	2300      	movs	r3, #0
 800b86e:	9300      	str	r3, [sp, #0]
 800b870:	2300      	movs	r3, #0
 800b872:	2100      	movs	r1, #0
 800b874:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b876:	f7ff fe01 	bl	800b47c <xTimerGenericCommand>
 800b87a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b87c:	6a3b      	ldr	r3, [r7, #32]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d152      	bne.n	800b928 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b886:	f383 8811 	msr	BASEPRI, r3
 800b88a:	f3bf 8f6f 	isb	sy
 800b88e:	f3bf 8f4f 	dsb	sy
 800b892:	61bb      	str	r3, [r7, #24]
}
 800b894:	bf00      	nop
 800b896:	bf00      	nop
 800b898:	e7fd      	b.n	800b896 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b89a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b89c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8a0:	f023 0301 	bic.w	r3, r3, #1
 800b8a4:	b2da      	uxtb	r2, r3
 800b8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b8ac:	e03d      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8b4:	f043 0301 	orr.w	r3, r3, #1
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8c8:	699b      	ldr	r3, [r3, #24]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10b      	bne.n	800b8e6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d2:	f383 8811 	msr	BASEPRI, r3
 800b8d6:	f3bf 8f6f 	isb	sy
 800b8da:	f3bf 8f4f 	dsb	sy
 800b8de:	617b      	str	r3, [r7, #20]
}
 800b8e0:	bf00      	nop
 800b8e2:	bf00      	nop
 800b8e4:	e7fd      	b.n	800b8e2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b8e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8e8:	699a      	ldr	r2, [r3, #24]
 800b8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ec:	18d1      	adds	r1, r2, r3
 800b8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8f4:	f7ff ff04 	bl	800b700 <prvInsertTimerInActiveList>
					break;
 800b8f8:	e017      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b900:	f003 0302 	and.w	r3, r3, #2
 800b904:	2b00      	cmp	r3, #0
 800b906:	d103      	bne.n	800b910 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b908:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b90a:	f000 fbe5 	bl	800c0d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b90e:	e00c      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b912:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b916:	f023 0301 	bic.w	r3, r3, #1
 800b91a:	b2da      	uxtb	r2, r3
 800b91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b922:	e002      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b924:	bf00      	nop
 800b926:	e000      	b.n	800b92a <prvProcessReceivedCommands+0x1a6>
					break;
 800b928:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b92a:	4b08      	ldr	r3, [pc, #32]	@ (800b94c <prvProcessReceivedCommands+0x1c8>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	1d39      	adds	r1, r7, #4
 800b930:	2200      	movs	r2, #0
 800b932:	4618      	mov	r0, r3
 800b934:	f7fe fb28 	bl	8009f88 <xQueueReceive>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	f47f af26 	bne.w	800b78c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b940:	bf00      	nop
 800b942:	bf00      	nop
 800b944:	3730      	adds	r7, #48	@ 0x30
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	20000ef0 	.word	0x20000ef0

0800b950 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b956:	e049      	b.n	800b9ec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b958:	4b2e      	ldr	r3, [pc, #184]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	68db      	ldr	r3, [r3, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b962:	4b2c      	ldr	r3, [pc, #176]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68db      	ldr	r3, [r3, #12]
 800b968:	68db      	ldr	r3, [r3, #12]
 800b96a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	3304      	adds	r3, #4
 800b970:	4618      	mov	r0, r3
 800b972:	f7fd fff9 	bl	8009968 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	6a1b      	ldr	r3, [r3, #32]
 800b97a:	68f8      	ldr	r0, [r7, #12]
 800b97c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b984:	f003 0304 	and.w	r3, r3, #4
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d02f      	beq.n	800b9ec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	699b      	ldr	r3, [r3, #24]
 800b990:	693a      	ldr	r2, [r7, #16]
 800b992:	4413      	add	r3, r2
 800b994:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b996:	68ba      	ldr	r2, [r7, #8]
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	429a      	cmp	r2, r3
 800b99c:	d90e      	bls.n	800b9bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	68ba      	ldr	r2, [r7, #8]
 800b9a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	68fa      	ldr	r2, [r7, #12]
 800b9a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b9aa:	4b1a      	ldr	r3, [pc, #104]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	3304      	adds	r3, #4
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	4610      	mov	r0, r2
 800b9b6:	f7fd ff9e 	bl	80098f6 <vListInsert>
 800b9ba:	e017      	b.n	800b9ec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b9bc:	2300      	movs	r3, #0
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	693a      	ldr	r2, [r7, #16]
 800b9c4:	2100      	movs	r1, #0
 800b9c6:	68f8      	ldr	r0, [r7, #12]
 800b9c8:	f7ff fd58 	bl	800b47c <xTimerGenericCommand>
 800b9cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d10b      	bne.n	800b9ec <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9d8:	f383 8811 	msr	BASEPRI, r3
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	f3bf 8f4f 	dsb	sy
 800b9e4:	603b      	str	r3, [r7, #0]
}
 800b9e6:	bf00      	nop
 800b9e8:	bf00      	nop
 800b9ea:	e7fd      	b.n	800b9e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b9ec:	4b09      	ldr	r3, [pc, #36]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1b0      	bne.n	800b958 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b9f6:	4b07      	ldr	r3, [pc, #28]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b9fc:	4b06      	ldr	r3, [pc, #24]	@ (800ba18 <prvSwitchTimerLists+0xc8>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4a04      	ldr	r2, [pc, #16]	@ (800ba14 <prvSwitchTimerLists+0xc4>)
 800ba02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ba04:	4a04      	ldr	r2, [pc, #16]	@ (800ba18 <prvSwitchTimerLists+0xc8>)
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	6013      	str	r3, [r2, #0]
}
 800ba0a:	bf00      	nop
 800ba0c:	3718      	adds	r7, #24
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}
 800ba12:	bf00      	nop
 800ba14:	20000ee8 	.word	0x20000ee8
 800ba18:	20000eec 	.word	0x20000eec

0800ba1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b082      	sub	sp, #8
 800ba20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ba22:	f000 f969 	bl	800bcf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ba26:	4b15      	ldr	r3, [pc, #84]	@ (800ba7c <prvCheckForValidListAndQueue+0x60>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d120      	bne.n	800ba70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ba2e:	4814      	ldr	r0, [pc, #80]	@ (800ba80 <prvCheckForValidListAndQueue+0x64>)
 800ba30:	f7fd ff10 	bl	8009854 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ba34:	4813      	ldr	r0, [pc, #76]	@ (800ba84 <prvCheckForValidListAndQueue+0x68>)
 800ba36:	f7fd ff0d 	bl	8009854 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ba3a:	4b13      	ldr	r3, [pc, #76]	@ (800ba88 <prvCheckForValidListAndQueue+0x6c>)
 800ba3c:	4a10      	ldr	r2, [pc, #64]	@ (800ba80 <prvCheckForValidListAndQueue+0x64>)
 800ba3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ba40:	4b12      	ldr	r3, [pc, #72]	@ (800ba8c <prvCheckForValidListAndQueue+0x70>)
 800ba42:	4a10      	ldr	r2, [pc, #64]	@ (800ba84 <prvCheckForValidListAndQueue+0x68>)
 800ba44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ba46:	2300      	movs	r3, #0
 800ba48:	9300      	str	r3, [sp, #0]
 800ba4a:	4b11      	ldr	r3, [pc, #68]	@ (800ba90 <prvCheckForValidListAndQueue+0x74>)
 800ba4c:	4a11      	ldr	r2, [pc, #68]	@ (800ba94 <prvCheckForValidListAndQueue+0x78>)
 800ba4e:	2110      	movs	r1, #16
 800ba50:	200a      	movs	r0, #10
 800ba52:	f7fe f81d 	bl	8009a90 <xQueueGenericCreateStatic>
 800ba56:	4603      	mov	r3, r0
 800ba58:	4a08      	ldr	r2, [pc, #32]	@ (800ba7c <prvCheckForValidListAndQueue+0x60>)
 800ba5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ba5c:	4b07      	ldr	r3, [pc, #28]	@ (800ba7c <prvCheckForValidListAndQueue+0x60>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d005      	beq.n	800ba70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ba64:	4b05      	ldr	r3, [pc, #20]	@ (800ba7c <prvCheckForValidListAndQueue+0x60>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	490b      	ldr	r1, [pc, #44]	@ (800ba98 <prvCheckForValidListAndQueue+0x7c>)
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f7fe fd24 	bl	800a4b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ba70:	f000 f974 	bl	800bd5c <vPortExitCritical>
}
 800ba74:	bf00      	nop
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	bf00      	nop
 800ba7c:	20000ef0 	.word	0x20000ef0
 800ba80:	20000ec0 	.word	0x20000ec0
 800ba84:	20000ed4 	.word	0x20000ed4
 800ba88:	20000ee8 	.word	0x20000ee8
 800ba8c:	20000eec 	.word	0x20000eec
 800ba90:	20000f9c 	.word	0x20000f9c
 800ba94:	20000efc 	.word	0x20000efc
 800ba98:	0800d394 	.word	0x0800d394

0800ba9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	3b04      	subs	r3, #4
 800baac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bab4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	3b04      	subs	r3, #4
 800baba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	f023 0201 	bic.w	r2, r3, #1
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	3b04      	subs	r3, #4
 800baca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bacc:	4a0c      	ldr	r2, [pc, #48]	@ (800bb00 <pxPortInitialiseStack+0x64>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	3b14      	subs	r3, #20
 800bad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	3b04      	subs	r3, #4
 800bae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f06f 0202 	mvn.w	r2, #2
 800baea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	3b20      	subs	r3, #32
 800baf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800baf2:	68fb      	ldr	r3, [r7, #12]
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3714      	adds	r7, #20
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr
 800bb00:	0800bb05 	.word	0x0800bb05

0800bb04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb04:	b480      	push	{r7}
 800bb06:	b085      	sub	sp, #20
 800bb08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb0e:	4b13      	ldr	r3, [pc, #76]	@ (800bb5c <prvTaskExitError+0x58>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb16:	d00b      	beq.n	800bb30 <prvTaskExitError+0x2c>
	__asm volatile
 800bb18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb1c:	f383 8811 	msr	BASEPRI, r3
 800bb20:	f3bf 8f6f 	isb	sy
 800bb24:	f3bf 8f4f 	dsb	sy
 800bb28:	60fb      	str	r3, [r7, #12]
}
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	e7fd      	b.n	800bb2c <prvTaskExitError+0x28>
	__asm volatile
 800bb30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb34:	f383 8811 	msr	BASEPRI, r3
 800bb38:	f3bf 8f6f 	isb	sy
 800bb3c:	f3bf 8f4f 	dsb	sy
 800bb40:	60bb      	str	r3, [r7, #8]
}
 800bb42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb44:	bf00      	nop
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d0fc      	beq.n	800bb46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb4c:	bf00      	nop
 800bb4e:	bf00      	nop
 800bb50:	3714      	adds	r7, #20
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr
 800bb5a:	bf00      	nop
 800bb5c:	2000003c 	.word	0x2000003c

0800bb60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb60:	4b07      	ldr	r3, [pc, #28]	@ (800bb80 <pxCurrentTCBConst2>)
 800bb62:	6819      	ldr	r1, [r3, #0]
 800bb64:	6808      	ldr	r0, [r1, #0]
 800bb66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6a:	f380 8809 	msr	PSP, r0
 800bb6e:	f3bf 8f6f 	isb	sy
 800bb72:	f04f 0000 	mov.w	r0, #0
 800bb76:	f380 8811 	msr	BASEPRI, r0
 800bb7a:	4770      	bx	lr
 800bb7c:	f3af 8000 	nop.w

0800bb80 <pxCurrentTCBConst2>:
 800bb80:	200009c0 	.word	0x200009c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bb84:	bf00      	nop
 800bb86:	bf00      	nop

0800bb88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bb88:	4808      	ldr	r0, [pc, #32]	@ (800bbac <prvPortStartFirstTask+0x24>)
 800bb8a:	6800      	ldr	r0, [r0, #0]
 800bb8c:	6800      	ldr	r0, [r0, #0]
 800bb8e:	f380 8808 	msr	MSP, r0
 800bb92:	f04f 0000 	mov.w	r0, #0
 800bb96:	f380 8814 	msr	CONTROL, r0
 800bb9a:	b662      	cpsie	i
 800bb9c:	b661      	cpsie	f
 800bb9e:	f3bf 8f4f 	dsb	sy
 800bba2:	f3bf 8f6f 	isb	sy
 800bba6:	df00      	svc	0
 800bba8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bbaa:	bf00      	nop
 800bbac:	e000ed08 	.word	0xe000ed08

0800bbb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bbb6:	4b47      	ldr	r3, [pc, #284]	@ (800bcd4 <xPortStartScheduler+0x124>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	4a47      	ldr	r2, [pc, #284]	@ (800bcd8 <xPortStartScheduler+0x128>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d10b      	bne.n	800bbd8 <xPortStartScheduler+0x28>
	__asm volatile
 800bbc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc4:	f383 8811 	msr	BASEPRI, r3
 800bbc8:	f3bf 8f6f 	isb	sy
 800bbcc:	f3bf 8f4f 	dsb	sy
 800bbd0:	60fb      	str	r3, [r7, #12]
}
 800bbd2:	bf00      	nop
 800bbd4:	bf00      	nop
 800bbd6:	e7fd      	b.n	800bbd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bbd8:	4b3e      	ldr	r3, [pc, #248]	@ (800bcd4 <xPortStartScheduler+0x124>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	4a3f      	ldr	r2, [pc, #252]	@ (800bcdc <xPortStartScheduler+0x12c>)
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	d10b      	bne.n	800bbfa <xPortStartScheduler+0x4a>
	__asm volatile
 800bbe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbe6:	f383 8811 	msr	BASEPRI, r3
 800bbea:	f3bf 8f6f 	isb	sy
 800bbee:	f3bf 8f4f 	dsb	sy
 800bbf2:	613b      	str	r3, [r7, #16]
}
 800bbf4:	bf00      	nop
 800bbf6:	bf00      	nop
 800bbf8:	e7fd      	b.n	800bbf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bbfa:	4b39      	ldr	r3, [pc, #228]	@ (800bce0 <xPortStartScheduler+0x130>)
 800bbfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	781b      	ldrb	r3, [r3, #0]
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	22ff      	movs	r2, #255	@ 0xff
 800bc0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	781b      	ldrb	r3, [r3, #0]
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc14:	78fb      	ldrb	r3, [r7, #3]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bc1c:	b2da      	uxtb	r2, r3
 800bc1e:	4b31      	ldr	r3, [pc, #196]	@ (800bce4 <xPortStartScheduler+0x134>)
 800bc20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc22:	4b31      	ldr	r3, [pc, #196]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc24:	2207      	movs	r2, #7
 800bc26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc28:	e009      	b.n	800bc3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bc2a:	4b2f      	ldr	r3, [pc, #188]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	4a2d      	ldr	r2, [pc, #180]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc34:	78fb      	ldrb	r3, [r7, #3]
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	005b      	lsls	r3, r3, #1
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc3e:	78fb      	ldrb	r3, [r7, #3]
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc46:	2b80      	cmp	r3, #128	@ 0x80
 800bc48:	d0ef      	beq.n	800bc2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc4a:	4b27      	ldr	r3, [pc, #156]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f1c3 0307 	rsb	r3, r3, #7
 800bc52:	2b04      	cmp	r3, #4
 800bc54:	d00b      	beq.n	800bc6e <xPortStartScheduler+0xbe>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc5a:	f383 8811 	msr	BASEPRI, r3
 800bc5e:	f3bf 8f6f 	isb	sy
 800bc62:	f3bf 8f4f 	dsb	sy
 800bc66:	60bb      	str	r3, [r7, #8]
}
 800bc68:	bf00      	nop
 800bc6a:	bf00      	nop
 800bc6c:	e7fd      	b.n	800bc6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc6e:	4b1e      	ldr	r3, [pc, #120]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	021b      	lsls	r3, r3, #8
 800bc74:	4a1c      	ldr	r2, [pc, #112]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc78:	4b1b      	ldr	r3, [pc, #108]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bc80:	4a19      	ldr	r2, [pc, #100]	@ (800bce8 <xPortStartScheduler+0x138>)
 800bc82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	b2da      	uxtb	r2, r3
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bc8c:	4b17      	ldr	r3, [pc, #92]	@ (800bcec <xPortStartScheduler+0x13c>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a16      	ldr	r2, [pc, #88]	@ (800bcec <xPortStartScheduler+0x13c>)
 800bc92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bc96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bc98:	4b14      	ldr	r3, [pc, #80]	@ (800bcec <xPortStartScheduler+0x13c>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4a13      	ldr	r2, [pc, #76]	@ (800bcec <xPortStartScheduler+0x13c>)
 800bc9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bca2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bca4:	f000 f8da 	bl	800be5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bca8:	4b11      	ldr	r3, [pc, #68]	@ (800bcf0 <xPortStartScheduler+0x140>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bcae:	f000 f8f9 	bl	800bea4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bcb2:	4b10      	ldr	r3, [pc, #64]	@ (800bcf4 <xPortStartScheduler+0x144>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	4a0f      	ldr	r2, [pc, #60]	@ (800bcf4 <xPortStartScheduler+0x144>)
 800bcb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bcbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bcbe:	f7ff ff63 	bl	800bb88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bcc2:	f7ff f831 	bl	800ad28 <vTaskSwitchContext>
	prvTaskExitError();
 800bcc6:	f7ff ff1d 	bl	800bb04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bcca:	2300      	movs	r3, #0
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3718      	adds	r7, #24
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}
 800bcd4:	e000ed00 	.word	0xe000ed00
 800bcd8:	410fc271 	.word	0x410fc271
 800bcdc:	410fc270 	.word	0x410fc270
 800bce0:	e000e400 	.word	0xe000e400
 800bce4:	20000fec 	.word	0x20000fec
 800bce8:	20000ff0 	.word	0x20000ff0
 800bcec:	e000ed20 	.word	0xe000ed20
 800bcf0:	2000003c 	.word	0x2000003c
 800bcf4:	e000ef34 	.word	0xe000ef34

0800bcf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b083      	sub	sp, #12
 800bcfc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd02:	f383 8811 	msr	BASEPRI, r3
 800bd06:	f3bf 8f6f 	isb	sy
 800bd0a:	f3bf 8f4f 	dsb	sy
 800bd0e:	607b      	str	r3, [r7, #4]
}
 800bd10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd12:	4b10      	ldr	r3, [pc, #64]	@ (800bd54 <vPortEnterCritical+0x5c>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	3301      	adds	r3, #1
 800bd18:	4a0e      	ldr	r2, [pc, #56]	@ (800bd54 <vPortEnterCritical+0x5c>)
 800bd1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd1c:	4b0d      	ldr	r3, [pc, #52]	@ (800bd54 <vPortEnterCritical+0x5c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d110      	bne.n	800bd46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd24:	4b0c      	ldr	r3, [pc, #48]	@ (800bd58 <vPortEnterCritical+0x60>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00b      	beq.n	800bd46 <vPortEnterCritical+0x4e>
	__asm volatile
 800bd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd32:	f383 8811 	msr	BASEPRI, r3
 800bd36:	f3bf 8f6f 	isb	sy
 800bd3a:	f3bf 8f4f 	dsb	sy
 800bd3e:	603b      	str	r3, [r7, #0]
}
 800bd40:	bf00      	nop
 800bd42:	bf00      	nop
 800bd44:	e7fd      	b.n	800bd42 <vPortEnterCritical+0x4a>
	}
}
 800bd46:	bf00      	nop
 800bd48:	370c      	adds	r7, #12
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	2000003c 	.word	0x2000003c
 800bd58:	e000ed04 	.word	0xe000ed04

0800bd5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd5c:	b480      	push	{r7}
 800bd5e:	b083      	sub	sp, #12
 800bd60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd62:	4b12      	ldr	r3, [pc, #72]	@ (800bdac <vPortExitCritical+0x50>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d10b      	bne.n	800bd82 <vPortExitCritical+0x26>
	__asm volatile
 800bd6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd6e:	f383 8811 	msr	BASEPRI, r3
 800bd72:	f3bf 8f6f 	isb	sy
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	607b      	str	r3, [r7, #4]
}
 800bd7c:	bf00      	nop
 800bd7e:	bf00      	nop
 800bd80:	e7fd      	b.n	800bd7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bd82:	4b0a      	ldr	r3, [pc, #40]	@ (800bdac <vPortExitCritical+0x50>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	3b01      	subs	r3, #1
 800bd88:	4a08      	ldr	r2, [pc, #32]	@ (800bdac <vPortExitCritical+0x50>)
 800bd8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bd8c:	4b07      	ldr	r3, [pc, #28]	@ (800bdac <vPortExitCritical+0x50>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d105      	bne.n	800bda0 <vPortExitCritical+0x44>
 800bd94:	2300      	movs	r3, #0
 800bd96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	f383 8811 	msr	BASEPRI, r3
}
 800bd9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bda0:	bf00      	nop
 800bda2:	370c      	adds	r7, #12
 800bda4:	46bd      	mov	sp, r7
 800bda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdaa:	4770      	bx	lr
 800bdac:	2000003c 	.word	0x2000003c

0800bdb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bdb0:	f3ef 8009 	mrs	r0, PSP
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	4b15      	ldr	r3, [pc, #84]	@ (800be10 <pxCurrentTCBConst>)
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	f01e 0f10 	tst.w	lr, #16
 800bdc0:	bf08      	it	eq
 800bdc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bdc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdca:	6010      	str	r0, [r2, #0]
 800bdcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bdd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bdd4:	f380 8811 	msr	BASEPRI, r0
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f7fe ffa2 	bl	800ad28 <vTaskSwitchContext>
 800bde4:	f04f 0000 	mov.w	r0, #0
 800bde8:	f380 8811 	msr	BASEPRI, r0
 800bdec:	bc09      	pop	{r0, r3}
 800bdee:	6819      	ldr	r1, [r3, #0]
 800bdf0:	6808      	ldr	r0, [r1, #0]
 800bdf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf6:	f01e 0f10 	tst.w	lr, #16
 800bdfa:	bf08      	it	eq
 800bdfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be00:	f380 8809 	msr	PSP, r0
 800be04:	f3bf 8f6f 	isb	sy
 800be08:	4770      	bx	lr
 800be0a:	bf00      	nop
 800be0c:	f3af 8000 	nop.w

0800be10 <pxCurrentTCBConst>:
 800be10:	200009c0 	.word	0x200009c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be14:	bf00      	nop
 800be16:	bf00      	nop

0800be18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
	__asm volatile
 800be1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	607b      	str	r3, [r7, #4]
}
 800be30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be32:	f7fe febf 	bl	800abb4 <xTaskIncrementTick>
 800be36:	4603      	mov	r3, r0
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d003      	beq.n	800be44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be3c:	4b06      	ldr	r3, [pc, #24]	@ (800be58 <xPortSysTickHandler+0x40>)
 800be3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be42:	601a      	str	r2, [r3, #0]
 800be44:	2300      	movs	r3, #0
 800be46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	f383 8811 	msr	BASEPRI, r3
}
 800be4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be50:	bf00      	nop
 800be52:	3708      	adds	r7, #8
 800be54:	46bd      	mov	sp, r7
 800be56:	bd80      	pop	{r7, pc}
 800be58:	e000ed04 	.word	0xe000ed04

0800be5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be5c:	b480      	push	{r7}
 800be5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be60:	4b0b      	ldr	r3, [pc, #44]	@ (800be90 <vPortSetupTimerInterrupt+0x34>)
 800be62:	2200      	movs	r2, #0
 800be64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be66:	4b0b      	ldr	r3, [pc, #44]	@ (800be94 <vPortSetupTimerInterrupt+0x38>)
 800be68:	2200      	movs	r2, #0
 800be6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be6c:	4b0a      	ldr	r3, [pc, #40]	@ (800be98 <vPortSetupTimerInterrupt+0x3c>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	4a0a      	ldr	r2, [pc, #40]	@ (800be9c <vPortSetupTimerInterrupt+0x40>)
 800be72:	fba2 2303 	umull	r2, r3, r2, r3
 800be76:	099b      	lsrs	r3, r3, #6
 800be78:	4a09      	ldr	r2, [pc, #36]	@ (800bea0 <vPortSetupTimerInterrupt+0x44>)
 800be7a:	3b01      	subs	r3, #1
 800be7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be7e:	4b04      	ldr	r3, [pc, #16]	@ (800be90 <vPortSetupTimerInterrupt+0x34>)
 800be80:	2207      	movs	r2, #7
 800be82:	601a      	str	r2, [r3, #0]
}
 800be84:	bf00      	nop
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	e000e010 	.word	0xe000e010
 800be94:	e000e018 	.word	0xe000e018
 800be98:	20000010 	.word	0x20000010
 800be9c:	10624dd3 	.word	0x10624dd3
 800bea0:	e000e014 	.word	0xe000e014

0800bea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bea4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800beb4 <vPortEnableVFP+0x10>
 800bea8:	6801      	ldr	r1, [r0, #0]
 800beaa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800beae:	6001      	str	r1, [r0, #0]
 800beb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800beb2:	bf00      	nop
 800beb4:	e000ed88 	.word	0xe000ed88

0800beb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800beb8:	b480      	push	{r7}
 800beba:	b085      	sub	sp, #20
 800bebc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bebe:	f3ef 8305 	mrs	r3, IPSR
 800bec2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2b0f      	cmp	r3, #15
 800bec8:	d915      	bls.n	800bef6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800beca:	4a18      	ldr	r2, [pc, #96]	@ (800bf2c <vPortValidateInterruptPriority+0x74>)
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	4413      	add	r3, r2
 800bed0:	781b      	ldrb	r3, [r3, #0]
 800bed2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bed4:	4b16      	ldr	r3, [pc, #88]	@ (800bf30 <vPortValidateInterruptPriority+0x78>)
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	7afa      	ldrb	r2, [r7, #11]
 800beda:	429a      	cmp	r2, r3
 800bedc:	d20b      	bcs.n	800bef6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	607b      	str	r3, [r7, #4]
}
 800bef0:	bf00      	nop
 800bef2:	bf00      	nop
 800bef4:	e7fd      	b.n	800bef2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bef6:	4b0f      	ldr	r3, [pc, #60]	@ (800bf34 <vPortValidateInterruptPriority+0x7c>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800befe:	4b0e      	ldr	r3, [pc, #56]	@ (800bf38 <vPortValidateInterruptPriority+0x80>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d90b      	bls.n	800bf1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bf06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0a:	f383 8811 	msr	BASEPRI, r3
 800bf0e:	f3bf 8f6f 	isb	sy
 800bf12:	f3bf 8f4f 	dsb	sy
 800bf16:	603b      	str	r3, [r7, #0]
}
 800bf18:	bf00      	nop
 800bf1a:	bf00      	nop
 800bf1c:	e7fd      	b.n	800bf1a <vPortValidateInterruptPriority+0x62>
	}
 800bf1e:	bf00      	nop
 800bf20:	3714      	adds	r7, #20
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	e000e3f0 	.word	0xe000e3f0
 800bf30:	20000fec 	.word	0x20000fec
 800bf34:	e000ed0c 	.word	0xe000ed0c
 800bf38:	20000ff0 	.word	0x20000ff0

0800bf3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b08a      	sub	sp, #40	@ 0x28
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bf44:	2300      	movs	r3, #0
 800bf46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bf48:	f7fe fd78 	bl	800aa3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bf4c:	4b5c      	ldr	r3, [pc, #368]	@ (800c0c0 <pvPortMalloc+0x184>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d101      	bne.n	800bf58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf54:	f000 f924 	bl	800c1a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf58:	4b5a      	ldr	r3, [pc, #360]	@ (800c0c4 <pvPortMalloc+0x188>)
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	4013      	ands	r3, r2
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	f040 8095 	bne.w	800c090 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d01e      	beq.n	800bfaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bf6c:	2208      	movs	r2, #8
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4413      	add	r3, r2
 800bf72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f003 0307 	and.w	r3, r3, #7
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d015      	beq.n	800bfaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f023 0307 	bic.w	r3, r3, #7
 800bf84:	3308      	adds	r3, #8
 800bf86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f003 0307 	and.w	r3, r3, #7
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d00b      	beq.n	800bfaa <pvPortMalloc+0x6e>
	__asm volatile
 800bf92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf96:	f383 8811 	msr	BASEPRI, r3
 800bf9a:	f3bf 8f6f 	isb	sy
 800bf9e:	f3bf 8f4f 	dsb	sy
 800bfa2:	617b      	str	r3, [r7, #20]
}
 800bfa4:	bf00      	nop
 800bfa6:	bf00      	nop
 800bfa8:	e7fd      	b.n	800bfa6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d06f      	beq.n	800c090 <pvPortMalloc+0x154>
 800bfb0:	4b45      	ldr	r3, [pc, #276]	@ (800c0c8 <pvPortMalloc+0x18c>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	687a      	ldr	r2, [r7, #4]
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	d86a      	bhi.n	800c090 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bfba:	4b44      	ldr	r3, [pc, #272]	@ (800c0cc <pvPortMalloc+0x190>)
 800bfbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bfbe:	4b43      	ldr	r3, [pc, #268]	@ (800c0cc <pvPortMalloc+0x190>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfc4:	e004      	b.n	800bfd0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	687a      	ldr	r2, [r7, #4]
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d903      	bls.n	800bfe2 <pvPortMalloc+0xa6>
 800bfda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d1f1      	bne.n	800bfc6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bfe2:	4b37      	ldr	r3, [pc, #220]	@ (800c0c0 <pvPortMalloc+0x184>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d051      	beq.n	800c090 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bfec:	6a3b      	ldr	r3, [r7, #32]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	2208      	movs	r2, #8
 800bff2:	4413      	add	r3, r2
 800bff4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff8:	681a      	ldr	r2, [r3, #0]
 800bffa:	6a3b      	ldr	r3, [r7, #32]
 800bffc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c000:	685a      	ldr	r2, [r3, #4]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	1ad2      	subs	r2, r2, r3
 800c006:	2308      	movs	r3, #8
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d920      	bls.n	800c050 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c00e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	4413      	add	r3, r2
 800c014:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c016:	69bb      	ldr	r3, [r7, #24]
 800c018:	f003 0307 	and.w	r3, r3, #7
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d00b      	beq.n	800c038 <pvPortMalloc+0xfc>
	__asm volatile
 800c020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c024:	f383 8811 	msr	BASEPRI, r3
 800c028:	f3bf 8f6f 	isb	sy
 800c02c:	f3bf 8f4f 	dsb	sy
 800c030:	613b      	str	r3, [r7, #16]
}
 800c032:	bf00      	nop
 800c034:	bf00      	nop
 800c036:	e7fd      	b.n	800c034 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c03a:	685a      	ldr	r2, [r3, #4]
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	1ad2      	subs	r2, r2, r3
 800c040:	69bb      	ldr	r3, [r7, #24]
 800c042:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c04a:	69b8      	ldr	r0, [r7, #24]
 800c04c:	f000 f90a 	bl	800c264 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c050:	4b1d      	ldr	r3, [pc, #116]	@ (800c0c8 <pvPortMalloc+0x18c>)
 800c052:	681a      	ldr	r2, [r3, #0]
 800c054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c056:	685b      	ldr	r3, [r3, #4]
 800c058:	1ad3      	subs	r3, r2, r3
 800c05a:	4a1b      	ldr	r2, [pc, #108]	@ (800c0c8 <pvPortMalloc+0x18c>)
 800c05c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c05e:	4b1a      	ldr	r3, [pc, #104]	@ (800c0c8 <pvPortMalloc+0x18c>)
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	4b1b      	ldr	r3, [pc, #108]	@ (800c0d0 <pvPortMalloc+0x194>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	429a      	cmp	r2, r3
 800c068:	d203      	bcs.n	800c072 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c06a:	4b17      	ldr	r3, [pc, #92]	@ (800c0c8 <pvPortMalloc+0x18c>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	4a18      	ldr	r2, [pc, #96]	@ (800c0d0 <pvPortMalloc+0x194>)
 800c070:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c074:	685a      	ldr	r2, [r3, #4]
 800c076:	4b13      	ldr	r3, [pc, #76]	@ (800c0c4 <pvPortMalloc+0x188>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	431a      	orrs	r2, r3
 800c07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c082:	2200      	movs	r2, #0
 800c084:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c086:	4b13      	ldr	r3, [pc, #76]	@ (800c0d4 <pvPortMalloc+0x198>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	3301      	adds	r3, #1
 800c08c:	4a11      	ldr	r2, [pc, #68]	@ (800c0d4 <pvPortMalloc+0x198>)
 800c08e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c090:	f7fe fce2 	bl	800aa58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	f003 0307 	and.w	r3, r3, #7
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d00b      	beq.n	800c0b6 <pvPortMalloc+0x17a>
	__asm volatile
 800c09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0a2:	f383 8811 	msr	BASEPRI, r3
 800c0a6:	f3bf 8f6f 	isb	sy
 800c0aa:	f3bf 8f4f 	dsb	sy
 800c0ae:	60fb      	str	r3, [r7, #12]
}
 800c0b0:	bf00      	nop
 800c0b2:	bf00      	nop
 800c0b4:	e7fd      	b.n	800c0b2 <pvPortMalloc+0x176>
	return pvReturn;
 800c0b6:	69fb      	ldr	r3, [r7, #28]
}
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	3728      	adds	r7, #40	@ 0x28
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}
 800c0c0:	20004bfc 	.word	0x20004bfc
 800c0c4:	20004c10 	.word	0x20004c10
 800c0c8:	20004c00 	.word	0x20004c00
 800c0cc:	20004bf4 	.word	0x20004bf4
 800c0d0:	20004c04 	.word	0x20004c04
 800c0d4:	20004c08 	.word	0x20004c08

0800c0d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b086      	sub	sp, #24
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d04f      	beq.n	800c18a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c0ea:	2308      	movs	r3, #8
 800c0ec:	425b      	negs	r3, r3
 800c0ee:	697a      	ldr	r2, [r7, #20]
 800c0f0:	4413      	add	r3, r2
 800c0f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	685a      	ldr	r2, [r3, #4]
 800c0fc:	4b25      	ldr	r3, [pc, #148]	@ (800c194 <vPortFree+0xbc>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4013      	ands	r3, r2
 800c102:	2b00      	cmp	r3, #0
 800c104:	d10b      	bne.n	800c11e <vPortFree+0x46>
	__asm volatile
 800c106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c10a:	f383 8811 	msr	BASEPRI, r3
 800c10e:	f3bf 8f6f 	isb	sy
 800c112:	f3bf 8f4f 	dsb	sy
 800c116:	60fb      	str	r3, [r7, #12]
}
 800c118:	bf00      	nop
 800c11a:	bf00      	nop
 800c11c:	e7fd      	b.n	800c11a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00b      	beq.n	800c13e <vPortFree+0x66>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	60bb      	str	r3, [r7, #8]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c13e:	693b      	ldr	r3, [r7, #16]
 800c140:	685a      	ldr	r2, [r3, #4]
 800c142:	4b14      	ldr	r3, [pc, #80]	@ (800c194 <vPortFree+0xbc>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4013      	ands	r3, r2
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d01e      	beq.n	800c18a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d11a      	bne.n	800c18a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c154:	693b      	ldr	r3, [r7, #16]
 800c156:	685a      	ldr	r2, [r3, #4]
 800c158:	4b0e      	ldr	r3, [pc, #56]	@ (800c194 <vPortFree+0xbc>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	43db      	mvns	r3, r3
 800c15e:	401a      	ands	r2, r3
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c164:	f7fe fc6a 	bl	800aa3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	685a      	ldr	r2, [r3, #4]
 800c16c:	4b0a      	ldr	r3, [pc, #40]	@ (800c198 <vPortFree+0xc0>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	4413      	add	r3, r2
 800c172:	4a09      	ldr	r2, [pc, #36]	@ (800c198 <vPortFree+0xc0>)
 800c174:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c176:	6938      	ldr	r0, [r7, #16]
 800c178:	f000 f874 	bl	800c264 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c17c:	4b07      	ldr	r3, [pc, #28]	@ (800c19c <vPortFree+0xc4>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	3301      	adds	r3, #1
 800c182:	4a06      	ldr	r2, [pc, #24]	@ (800c19c <vPortFree+0xc4>)
 800c184:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c186:	f7fe fc67 	bl	800aa58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c18a:	bf00      	nop
 800c18c:	3718      	adds	r7, #24
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}
 800c192:	bf00      	nop
 800c194:	20004c10 	.word	0x20004c10
 800c198:	20004c00 	.word	0x20004c00
 800c19c:	20004c0c 	.word	0x20004c0c

0800c1a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b085      	sub	sp, #20
 800c1a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c1a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c1aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c1ac:	4b27      	ldr	r3, [pc, #156]	@ (800c24c <prvHeapInit+0xac>)
 800c1ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	f003 0307 	and.w	r3, r3, #7
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00c      	beq.n	800c1d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3307      	adds	r3, #7
 800c1be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f023 0307 	bic.w	r3, r3, #7
 800c1c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c1c8:	68ba      	ldr	r2, [r7, #8]
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	1ad3      	subs	r3, r2, r3
 800c1ce:	4a1f      	ldr	r2, [pc, #124]	@ (800c24c <prvHeapInit+0xac>)
 800c1d0:	4413      	add	r3, r2
 800c1d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c1d8:	4a1d      	ldr	r2, [pc, #116]	@ (800c250 <prvHeapInit+0xb0>)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c1de:	4b1c      	ldr	r3, [pc, #112]	@ (800c250 <prvHeapInit+0xb0>)
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	68ba      	ldr	r2, [r7, #8]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c1ec:	2208      	movs	r2, #8
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	1a9b      	subs	r3, r3, r2
 800c1f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f023 0307 	bic.w	r3, r3, #7
 800c1fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	4a15      	ldr	r2, [pc, #84]	@ (800c254 <prvHeapInit+0xb4>)
 800c200:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c202:	4b14      	ldr	r3, [pc, #80]	@ (800c254 <prvHeapInit+0xb4>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	2200      	movs	r2, #0
 800c208:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c20a:	4b12      	ldr	r3, [pc, #72]	@ (800c254 <prvHeapInit+0xb4>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	2200      	movs	r2, #0
 800c210:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	68fa      	ldr	r2, [r7, #12]
 800c21a:	1ad2      	subs	r2, r2, r3
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c220:	4b0c      	ldr	r3, [pc, #48]	@ (800c254 <prvHeapInit+0xb4>)
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	4a0a      	ldr	r2, [pc, #40]	@ (800c258 <prvHeapInit+0xb8>)
 800c22e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	685b      	ldr	r3, [r3, #4]
 800c234:	4a09      	ldr	r2, [pc, #36]	@ (800c25c <prvHeapInit+0xbc>)
 800c236:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c238:	4b09      	ldr	r3, [pc, #36]	@ (800c260 <prvHeapInit+0xc0>)
 800c23a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c23e:	601a      	str	r2, [r3, #0]
}
 800c240:	bf00      	nop
 800c242:	3714      	adds	r7, #20
 800c244:	46bd      	mov	sp, r7
 800c246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24a:	4770      	bx	lr
 800c24c:	20000ff4 	.word	0x20000ff4
 800c250:	20004bf4 	.word	0x20004bf4
 800c254:	20004bfc 	.word	0x20004bfc
 800c258:	20004c04 	.word	0x20004c04
 800c25c:	20004c00 	.word	0x20004c00
 800c260:	20004c10 	.word	0x20004c10

0800c264 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c26c:	4b28      	ldr	r3, [pc, #160]	@ (800c310 <prvInsertBlockIntoFreeList+0xac>)
 800c26e:	60fb      	str	r3, [r7, #12]
 800c270:	e002      	b.n	800c278 <prvInsertBlockIntoFreeList+0x14>
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	60fb      	str	r3, [r7, #12]
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	687a      	ldr	r2, [r7, #4]
 800c27e:	429a      	cmp	r2, r3
 800c280:	d8f7      	bhi.n	800c272 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	68ba      	ldr	r2, [r7, #8]
 800c28c:	4413      	add	r3, r2
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	429a      	cmp	r2, r3
 800c292:	d108      	bne.n	800c2a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	685a      	ldr	r2, [r3, #4]
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	441a      	add	r2, r3
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	68ba      	ldr	r2, [r7, #8]
 800c2b0:	441a      	add	r2, r3
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d118      	bne.n	800c2ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	681a      	ldr	r2, [r3, #0]
 800c2be:	4b15      	ldr	r3, [pc, #84]	@ (800c314 <prvInsertBlockIntoFreeList+0xb0>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d00d      	beq.n	800c2e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	685a      	ldr	r2, [r3, #4]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	441a      	add	r2, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	681a      	ldr	r2, [r3, #0]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	601a      	str	r2, [r3, #0]
 800c2e0:	e008      	b.n	800c2f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c2e2:	4b0c      	ldr	r3, [pc, #48]	@ (800c314 <prvInsertBlockIntoFreeList+0xb0>)
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	601a      	str	r2, [r3, #0]
 800c2ea:	e003      	b.n	800c2f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681a      	ldr	r2, [r3, #0]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c2f4:	68fa      	ldr	r2, [r7, #12]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d002      	beq.n	800c302 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c302:	bf00      	nop
 800c304:	3714      	adds	r7, #20
 800c306:	46bd      	mov	sp, r7
 800c308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30c:	4770      	bx	lr
 800c30e:	bf00      	nop
 800c310:	20004bf4 	.word	0x20004bf4
 800c314:	20004bfc 	.word	0x20004bfc

0800c318 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c31c:	2201      	movs	r2, #1
 800c31e:	490e      	ldr	r1, [pc, #56]	@ (800c358 <MX_USB_HOST_Init+0x40>)
 800c320:	480e      	ldr	r0, [pc, #56]	@ (800c35c <MX_USB_HOST_Init+0x44>)
 800c322:	f7fb f9a9 	bl	8007678 <USBH_Init>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d001      	beq.n	800c330 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c32c:	f7f4 fc14 	bl	8000b58 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c330:	490b      	ldr	r1, [pc, #44]	@ (800c360 <MX_USB_HOST_Init+0x48>)
 800c332:	480a      	ldr	r0, [pc, #40]	@ (800c35c <MX_USB_HOST_Init+0x44>)
 800c334:	f7fb fa6d 	bl	8007812 <USBH_RegisterClass>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d001      	beq.n	800c342 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c33e:	f7f4 fc0b 	bl	8000b58 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c342:	4806      	ldr	r0, [pc, #24]	@ (800c35c <MX_USB_HOST_Init+0x44>)
 800c344:	f7fb faf1 	bl	800792a <USBH_Start>
 800c348:	4603      	mov	r3, r0
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d001      	beq.n	800c352 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c34e:	f7f4 fc03 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c352:	bf00      	nop
 800c354:	bd80      	pop	{r7, pc}
 800c356:	bf00      	nop
 800c358:	0800c365 	.word	0x0800c365
 800c35c:	20004c14 	.word	0x20004c14
 800c360:	2000001c 	.word	0x2000001c

0800c364 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c364:	b480      	push	{r7}
 800c366:	b083      	sub	sp, #12
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
 800c36c:	460b      	mov	r3, r1
 800c36e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c370:	78fb      	ldrb	r3, [r7, #3]
 800c372:	3b01      	subs	r3, #1
 800c374:	2b04      	cmp	r3, #4
 800c376:	d819      	bhi.n	800c3ac <USBH_UserProcess+0x48>
 800c378:	a201      	add	r2, pc, #4	@ (adr r2, 800c380 <USBH_UserProcess+0x1c>)
 800c37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c37e:	bf00      	nop
 800c380:	0800c3ad 	.word	0x0800c3ad
 800c384:	0800c39d 	.word	0x0800c39d
 800c388:	0800c3ad 	.word	0x0800c3ad
 800c38c:	0800c3a5 	.word	0x0800c3a5
 800c390:	0800c395 	.word	0x0800c395
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c394:	4b09      	ldr	r3, [pc, #36]	@ (800c3bc <USBH_UserProcess+0x58>)
 800c396:	2203      	movs	r2, #3
 800c398:	701a      	strb	r2, [r3, #0]
  break;
 800c39a:	e008      	b.n	800c3ae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c39c:	4b07      	ldr	r3, [pc, #28]	@ (800c3bc <USBH_UserProcess+0x58>)
 800c39e:	2202      	movs	r2, #2
 800c3a0:	701a      	strb	r2, [r3, #0]
  break;
 800c3a2:	e004      	b.n	800c3ae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c3a4:	4b05      	ldr	r3, [pc, #20]	@ (800c3bc <USBH_UserProcess+0x58>)
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	701a      	strb	r2, [r3, #0]
  break;
 800c3aa:	e000      	b.n	800c3ae <USBH_UserProcess+0x4a>

  default:
  break;
 800c3ac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c3ae:	bf00      	nop
 800c3b0:	370c      	adds	r7, #12
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	20004ff8 	.word	0x20004ff8

0800c3c0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b08a      	sub	sp, #40	@ 0x28
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3c8:	f107 0314 	add.w	r3, r7, #20
 800c3cc:	2200      	movs	r2, #0
 800c3ce:	601a      	str	r2, [r3, #0]
 800c3d0:	605a      	str	r2, [r3, #4]
 800c3d2:	609a      	str	r2, [r3, #8]
 800c3d4:	60da      	str	r2, [r3, #12]
 800c3d6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c3e0:	d147      	bne.n	800c472 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	613b      	str	r3, [r7, #16]
 800c3e6:	4b25      	ldr	r3, [pc, #148]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c3e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3ea:	4a24      	ldr	r2, [pc, #144]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c3ec:	f043 0301 	orr.w	r3, r3, #1
 800c3f0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c3f2:	4b22      	ldr	r3, [pc, #136]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c3f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3f6:	f003 0301 	and.w	r3, r3, #1
 800c3fa:	613b      	str	r3, [r7, #16]
 800c3fc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c3fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c404:	2300      	movs	r3, #0
 800c406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c408:	2300      	movs	r3, #0
 800c40a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c40c:	f107 0314 	add.w	r3, r7, #20
 800c410:	4619      	mov	r1, r3
 800c412:	481b      	ldr	r0, [pc, #108]	@ (800c480 <HAL_HCD_MspInit+0xc0>)
 800c414:	f7f4 ffae 	bl	8001374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c418:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800c41c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c41e:	2302      	movs	r3, #2
 800c420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c422:	2300      	movs	r3, #0
 800c424:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c426:	2300      	movs	r3, #0
 800c428:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c42a:	230a      	movs	r3, #10
 800c42c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c42e:	f107 0314 	add.w	r3, r7, #20
 800c432:	4619      	mov	r1, r3
 800c434:	4812      	ldr	r0, [pc, #72]	@ (800c480 <HAL_HCD_MspInit+0xc0>)
 800c436:	f7f4 ff9d 	bl	8001374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c43a:	4b10      	ldr	r3, [pc, #64]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c43c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c43e:	4a0f      	ldr	r2, [pc, #60]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c444:	6353      	str	r3, [r2, #52]	@ 0x34
 800c446:	2300      	movs	r3, #0
 800c448:	60fb      	str	r3, [r7, #12]
 800c44a:	4b0c      	ldr	r3, [pc, #48]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c44c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c44e:	4a0b      	ldr	r2, [pc, #44]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c450:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c454:	6453      	str	r3, [r2, #68]	@ 0x44
 800c456:	4b09      	ldr	r3, [pc, #36]	@ (800c47c <HAL_HCD_MspInit+0xbc>)
 800c458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c45a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c45e:	60fb      	str	r3, [r7, #12]
 800c460:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c462:	2200      	movs	r2, #0
 800c464:	2105      	movs	r1, #5
 800c466:	2043      	movs	r0, #67	@ 0x43
 800c468:	f7f4 ff5a 	bl	8001320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c46c:	2043      	movs	r0, #67	@ 0x43
 800c46e:	f7f4 ff73 	bl	8001358 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c472:	bf00      	nop
 800c474:	3728      	adds	r7, #40	@ 0x28
 800c476:	46bd      	mov	sp, r7
 800c478:	bd80      	pop	{r7, pc}
 800c47a:	bf00      	nop
 800c47c:	40023800 	.word	0x40023800
 800c480:	40020000 	.word	0x40020000

0800c484 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b082      	sub	sp, #8
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c492:	4618      	mov	r0, r3
 800c494:	f7fb fe81 	bl	800819a <USBH_LL_IncTimer>
}
 800c498:	bf00      	nop
 800c49a:	3708      	adds	r7, #8
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b082      	sub	sp, #8
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f7fb fec1 	bl	8008236 <USBH_LL_Connect>
}
 800c4b4:	bf00      	nop
 800c4b6:	3708      	adds	r7, #8
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}

0800c4bc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f7fb fece 	bl	800826c <USBH_LL_Disconnect>
}
 800c4d0:	bf00      	nop
 800c4d2:	3708      	adds	r7, #8
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}

0800c4d8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	70fb      	strb	r3, [r7, #3]
 800c4e4:	4613      	mov	r3, r2
 800c4e6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f7fb ff21 	bl	8008336 <USBH_LL_NotifyURBChange>
#endif
}
 800c4f4:	bf00      	nop
 800c4f6:	3708      	adds	r7, #8
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c50a:	4618      	mov	r0, r3
 800c50c:	f7fb fe6f 	bl	80081ee <USBH_LL_PortEnabled>
}
 800c510:	bf00      	nop
 800c512:	3708      	adds	r7, #8
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b082      	sub	sp, #8
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c526:	4618      	mov	r0, r3
 800c528:	f7fb fe73 	bl	8008212 <USBH_LL_PortDisabled>
}
 800c52c:	bf00      	nop
 800c52e:	3708      	adds	r7, #8
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}

0800c534 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b082      	sub	sp, #8
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c542:	2b01      	cmp	r3, #1
 800c544:	d12a      	bne.n	800c59c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c546:	4a18      	ldr	r2, [pc, #96]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	4a15      	ldr	r2, [pc, #84]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c552:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c556:	4b14      	ldr	r3, [pc, #80]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c558:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c55c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c55e:	4b12      	ldr	r3, [pc, #72]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c560:	2208      	movs	r2, #8
 800c562:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c564:	4b10      	ldr	r3, [pc, #64]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c566:	2201      	movs	r2, #1
 800c568:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c56a:	4b0f      	ldr	r3, [pc, #60]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c56c:	2200      	movs	r2, #0
 800c56e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c570:	4b0d      	ldr	r3, [pc, #52]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c572:	2202      	movs	r2, #2
 800c574:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c576:	4b0c      	ldr	r3, [pc, #48]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c578:	2200      	movs	r2, #0
 800c57a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c57c:	480a      	ldr	r0, [pc, #40]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c57e:	f7f5 f8ae 	bl	80016de <HAL_HCD_Init>
 800c582:	4603      	mov	r3, r0
 800c584:	2b00      	cmp	r3, #0
 800c586:	d001      	beq.n	800c58c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c588:	f7f4 fae6 	bl	8000b58 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c58c:	4806      	ldr	r0, [pc, #24]	@ (800c5a8 <USBH_LL_Init+0x74>)
 800c58e:	f7f5 fceb 	bl	8001f68 <HAL_HCD_GetCurrentFrame>
 800c592:	4603      	mov	r3, r0
 800c594:	4619      	mov	r1, r3
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f7fb fdf0 	bl	800817c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c59c:	2300      	movs	r3, #0
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3708      	adds	r7, #8
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	20004ffc 	.word	0x20004ffc

0800c5ac <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7f5 fc58 	bl	8001e78 <HAL_HCD_Start>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c5cc:	7bfb      	ldrb	r3, [r7, #15]
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f000 f94c 	bl	800c86c <USBH_Get_USB_Status>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3710      	adds	r7, #16
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}

0800c5e2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	b084      	sub	sp, #16
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7f5 fc60 	bl	8001ebe <HAL_HCD_Stop>
 800c5fe:	4603      	mov	r3, r0
 800c600:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c602:	7bfb      	ldrb	r3, [r7, #15]
 800c604:	4618      	mov	r0, r3
 800c606:	f000 f931 	bl	800c86c <USBH_Get_USB_Status>
 800c60a:	4603      	mov	r3, r0
 800c60c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c60e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c610:	4618      	mov	r0, r3
 800c612:	3710      	adds	r7, #16
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}

0800c618 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b084      	sub	sp, #16
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c620:	2301      	movs	r3, #1
 800c622:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c62a:	4618      	mov	r0, r3
 800c62c:	f7f5 fcaa 	bl	8001f84 <HAL_HCD_GetCurrentSpeed>
 800c630:	4603      	mov	r3, r0
 800c632:	2b02      	cmp	r3, #2
 800c634:	d00c      	beq.n	800c650 <USBH_LL_GetSpeed+0x38>
 800c636:	2b02      	cmp	r3, #2
 800c638:	d80d      	bhi.n	800c656 <USBH_LL_GetSpeed+0x3e>
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d002      	beq.n	800c644 <USBH_LL_GetSpeed+0x2c>
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d003      	beq.n	800c64a <USBH_LL_GetSpeed+0x32>
 800c642:	e008      	b.n	800c656 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c644:	2300      	movs	r3, #0
 800c646:	73fb      	strb	r3, [r7, #15]
    break;
 800c648:	e008      	b.n	800c65c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c64a:	2301      	movs	r3, #1
 800c64c:	73fb      	strb	r3, [r7, #15]
    break;
 800c64e:	e005      	b.n	800c65c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c650:	2302      	movs	r3, #2
 800c652:	73fb      	strb	r3, [r7, #15]
    break;
 800c654:	e002      	b.n	800c65c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c656:	2301      	movs	r3, #1
 800c658:	73fb      	strb	r3, [r7, #15]
    break;
 800c65a:	bf00      	nop
  }
  return  speed;
 800c65c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c65e:	4618      	mov	r0, r3
 800c660:	3710      	adds	r7, #16
 800c662:	46bd      	mov	sp, r7
 800c664:	bd80      	pop	{r7, pc}

0800c666 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c666:	b580      	push	{r7, lr}
 800c668:	b084      	sub	sp, #16
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c66e:	2300      	movs	r3, #0
 800c670:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c672:	2300      	movs	r3, #0
 800c674:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7f5 fc3b 	bl	8001ef8 <HAL_HCD_ResetPort>
 800c682:	4603      	mov	r3, r0
 800c684:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c686:	7bfb      	ldrb	r3, [r7, #15]
 800c688:	4618      	mov	r0, r3
 800c68a:	f000 f8ef 	bl	800c86c <USBH_Get_USB_Status>
 800c68e:	4603      	mov	r3, r0
 800c690:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c692:	7bbb      	ldrb	r3, [r7, #14]
}
 800c694:	4618      	mov	r0, r3
 800c696:	3710      	adds	r7, #16
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b082      	sub	sp, #8
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c6ae:	78fa      	ldrb	r2, [r7, #3]
 800c6b0:	4611      	mov	r1, r2
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f7f5 fc43 	bl	8001f3e <HAL_HCD_HC_GetXferCount>
 800c6b8:	4603      	mov	r3, r0
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3708      	adds	r7, #8
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800c6c2:	b590      	push	{r4, r7, lr}
 800c6c4:	b089      	sub	sp, #36	@ 0x24
 800c6c6:	af04      	add	r7, sp, #16
 800c6c8:	6078      	str	r0, [r7, #4]
 800c6ca:	4608      	mov	r0, r1
 800c6cc:	4611      	mov	r1, r2
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	70fb      	strb	r3, [r7, #3]
 800c6d4:	460b      	mov	r3, r1
 800c6d6:	70bb      	strb	r3, [r7, #2]
 800c6d8:	4613      	mov	r3, r2
 800c6da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c6ea:	787c      	ldrb	r4, [r7, #1]
 800c6ec:	78ba      	ldrb	r2, [r7, #2]
 800c6ee:	78f9      	ldrb	r1, [r7, #3]
 800c6f0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c6f2:	9302      	str	r3, [sp, #8]
 800c6f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c6f8:	9301      	str	r3, [sp, #4]
 800c6fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c6fe:	9300      	str	r3, [sp, #0]
 800c700:	4623      	mov	r3, r4
 800c702:	f7f5 f853 	bl	80017ac <HAL_HCD_HC_Init>
 800c706:	4603      	mov	r3, r0
 800c708:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c70a:	7bfb      	ldrb	r3, [r7, #15]
 800c70c:	4618      	mov	r0, r3
 800c70e:	f000 f8ad 	bl	800c86c <USBH_Get_USB_Status>
 800c712:	4603      	mov	r3, r0
 800c714:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c716:	7bbb      	ldrb	r3, [r7, #14]
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3714      	adds	r7, #20
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd90      	pop	{r4, r7, pc}

0800c720 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c720:	b480      	push	{r7}
 800c722:	b083      	sub	sp, #12
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
 800c728:	460b      	mov	r3, r1
 800c72a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800c72c:	2300      	movs	r3, #0
}
 800c72e:	4618      	mov	r0, r3
 800c730:	370c      	adds	r7, #12
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr

0800c73a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c73a:	b590      	push	{r4, r7, lr}
 800c73c:	b089      	sub	sp, #36	@ 0x24
 800c73e:	af04      	add	r7, sp, #16
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	4608      	mov	r0, r1
 800c744:	4611      	mov	r1, r2
 800c746:	461a      	mov	r2, r3
 800c748:	4603      	mov	r3, r0
 800c74a:	70fb      	strb	r3, [r7, #3]
 800c74c:	460b      	mov	r3, r1
 800c74e:	70bb      	strb	r3, [r7, #2]
 800c750:	4613      	mov	r3, r2
 800c752:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c754:	2300      	movs	r3, #0
 800c756:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c758:	2300      	movs	r3, #0
 800c75a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c762:	787c      	ldrb	r4, [r7, #1]
 800c764:	78ba      	ldrb	r2, [r7, #2]
 800c766:	78f9      	ldrb	r1, [r7, #3]
 800c768:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c76c:	9303      	str	r3, [sp, #12]
 800c76e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c770:	9302      	str	r3, [sp, #8]
 800c772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c774:	9301      	str	r3, [sp, #4]
 800c776:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c77a:	9300      	str	r3, [sp, #0]
 800c77c:	4623      	mov	r3, r4
 800c77e:	f7f5 f8cd 	bl	800191c <HAL_HCD_HC_SubmitRequest>
 800c782:	4603      	mov	r3, r0
 800c784:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c786:	7bfb      	ldrb	r3, [r7, #15]
 800c788:	4618      	mov	r0, r3
 800c78a:	f000 f86f 	bl	800c86c <USBH_Get_USB_Status>
 800c78e:	4603      	mov	r3, r0
 800c790:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c792:	7bbb      	ldrb	r3, [r7, #14]
}
 800c794:	4618      	mov	r0, r3
 800c796:	3714      	adds	r7, #20
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd90      	pop	{r4, r7, pc}

0800c79c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b082      	sub	sp, #8
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c7ae:	78fa      	ldrb	r2, [r7, #3]
 800c7b0:	4611      	mov	r1, r2
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f7f5 fbae 	bl	8001f14 <HAL_HCD_HC_GetURBState>
 800c7b8:	4603      	mov	r3, r0
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3708      	adds	r7, #8
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}

0800c7c2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b082      	sub	sp, #8
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	6078      	str	r0, [r7, #4]
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c7d4:	2b01      	cmp	r3, #1
 800c7d6:	d103      	bne.n	800c7e0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c7d8:	78fb      	ldrb	r3, [r7, #3]
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f000 f872 	bl	800c8c4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c7e0:	20c8      	movs	r0, #200	@ 0xc8
 800c7e2:	f7f4 fcc1 	bl	8001168 <HAL_Delay>
  return USBH_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3708      	adds	r7, #8
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b085      	sub	sp, #20
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	70fb      	strb	r3, [r7, #3]
 800c7fc:	4613      	mov	r3, r2
 800c7fe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c806:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c808:	78fa      	ldrb	r2, [r7, #3]
 800c80a:	68f9      	ldr	r1, [r7, #12]
 800c80c:	4613      	mov	r3, r2
 800c80e:	011b      	lsls	r3, r3, #4
 800c810:	1a9b      	subs	r3, r3, r2
 800c812:	009b      	lsls	r3, r3, #2
 800c814:	440b      	add	r3, r1
 800c816:	3317      	adds	r3, #23
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d00a      	beq.n	800c834 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c81e:	78fa      	ldrb	r2, [r7, #3]
 800c820:	68f9      	ldr	r1, [r7, #12]
 800c822:	4613      	mov	r3, r2
 800c824:	011b      	lsls	r3, r3, #4
 800c826:	1a9b      	subs	r3, r3, r2
 800c828:	009b      	lsls	r3, r3, #2
 800c82a:	440b      	add	r3, r1
 800c82c:	333c      	adds	r3, #60	@ 0x3c
 800c82e:	78ba      	ldrb	r2, [r7, #2]
 800c830:	701a      	strb	r2, [r3, #0]
 800c832:	e009      	b.n	800c848 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c834:	78fa      	ldrb	r2, [r7, #3]
 800c836:	68f9      	ldr	r1, [r7, #12]
 800c838:	4613      	mov	r3, r2
 800c83a:	011b      	lsls	r3, r3, #4
 800c83c:	1a9b      	subs	r3, r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	440b      	add	r3, r1
 800c842:	333d      	adds	r3, #61	@ 0x3d
 800c844:	78ba      	ldrb	r2, [r7, #2]
 800c846:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c848:	2300      	movs	r3, #0
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3714      	adds	r7, #20
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr

0800c856 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c856:	b580      	push	{r7, lr}
 800c858:	b082      	sub	sp, #8
 800c85a:	af00      	add	r7, sp, #0
 800c85c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f7f4 fc82 	bl	8001168 <HAL_Delay>
}
 800c864:	bf00      	nop
 800c866:	3708      	adds	r7, #8
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c86c:	b480      	push	{r7}
 800c86e:	b085      	sub	sp, #20
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c876:	2300      	movs	r3, #0
 800c878:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c87a:	79fb      	ldrb	r3, [r7, #7]
 800c87c:	2b03      	cmp	r3, #3
 800c87e:	d817      	bhi.n	800c8b0 <USBH_Get_USB_Status+0x44>
 800c880:	a201      	add	r2, pc, #4	@ (adr r2, 800c888 <USBH_Get_USB_Status+0x1c>)
 800c882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c886:	bf00      	nop
 800c888:	0800c899 	.word	0x0800c899
 800c88c:	0800c89f 	.word	0x0800c89f
 800c890:	0800c8a5 	.word	0x0800c8a5
 800c894:	0800c8ab 	.word	0x0800c8ab
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c898:	2300      	movs	r3, #0
 800c89a:	73fb      	strb	r3, [r7, #15]
    break;
 800c89c:	e00b      	b.n	800c8b6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c89e:	2302      	movs	r3, #2
 800c8a0:	73fb      	strb	r3, [r7, #15]
    break;
 800c8a2:	e008      	b.n	800c8b6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c8a4:	2301      	movs	r3, #1
 800c8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800c8a8:	e005      	b.n	800c8b6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	73fb      	strb	r3, [r7, #15]
    break;
 800c8ae:	e002      	b.n	800c8b6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c8b0:	2302      	movs	r3, #2
 800c8b2:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b4:	bf00      	nop
  }
  return usb_status;
 800c8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3714      	adds	r7, #20
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c2:	4770      	bx	lr

0800c8c4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b084      	sub	sp, #16
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c8ce:	79fb      	ldrb	r3, [r7, #7]
 800c8d0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c8d2:	79fb      	ldrb	r3, [r7, #7]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d102      	bne.n	800c8de <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	73fb      	strb	r3, [r7, #15]
 800c8dc:	e001      	b.n	800c8e2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c8e2:	7bfb      	ldrb	r3, [r7, #15]
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	2101      	movs	r1, #1
 800c8e8:	4803      	ldr	r0, [pc, #12]	@ (800c8f8 <MX_DriverVbusFS+0x34>)
 800c8ea:	f7f4 fedf 	bl	80016ac <HAL_GPIO_WritePin>
}
 800c8ee:	bf00      	nop
 800c8f0:	3710      	adds	r7, #16
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	40020800 	.word	0x40020800

0800c8fc <malloc>:
 800c8fc:	4b02      	ldr	r3, [pc, #8]	@ (800c908 <malloc+0xc>)
 800c8fe:	4601      	mov	r1, r0
 800c900:	6818      	ldr	r0, [r3, #0]
 800c902:	f000 b82d 	b.w	800c960 <_malloc_r>
 800c906:	bf00      	nop
 800c908:	2000004c 	.word	0x2000004c

0800c90c <free>:
 800c90c:	4b02      	ldr	r3, [pc, #8]	@ (800c918 <free+0xc>)
 800c90e:	4601      	mov	r1, r0
 800c910:	6818      	ldr	r0, [r3, #0]
 800c912:	f000 bba1 	b.w	800d058 <_free_r>
 800c916:	bf00      	nop
 800c918:	2000004c 	.word	0x2000004c

0800c91c <sbrk_aligned>:
 800c91c:	b570      	push	{r4, r5, r6, lr}
 800c91e:	4e0f      	ldr	r6, [pc, #60]	@ (800c95c <sbrk_aligned+0x40>)
 800c920:	460c      	mov	r4, r1
 800c922:	6831      	ldr	r1, [r6, #0]
 800c924:	4605      	mov	r5, r0
 800c926:	b911      	cbnz	r1, 800c92e <sbrk_aligned+0x12>
 800c928:	f000 fb38 	bl	800cf9c <_sbrk_r>
 800c92c:	6030      	str	r0, [r6, #0]
 800c92e:	4621      	mov	r1, r4
 800c930:	4628      	mov	r0, r5
 800c932:	f000 fb33 	bl	800cf9c <_sbrk_r>
 800c936:	1c43      	adds	r3, r0, #1
 800c938:	d103      	bne.n	800c942 <sbrk_aligned+0x26>
 800c93a:	f04f 34ff 	mov.w	r4, #4294967295
 800c93e:	4620      	mov	r0, r4
 800c940:	bd70      	pop	{r4, r5, r6, pc}
 800c942:	1cc4      	adds	r4, r0, #3
 800c944:	f024 0403 	bic.w	r4, r4, #3
 800c948:	42a0      	cmp	r0, r4
 800c94a:	d0f8      	beq.n	800c93e <sbrk_aligned+0x22>
 800c94c:	1a21      	subs	r1, r4, r0
 800c94e:	4628      	mov	r0, r5
 800c950:	f000 fb24 	bl	800cf9c <_sbrk_r>
 800c954:	3001      	adds	r0, #1
 800c956:	d1f2      	bne.n	800c93e <sbrk_aligned+0x22>
 800c958:	e7ef      	b.n	800c93a <sbrk_aligned+0x1e>
 800c95a:	bf00      	nop
 800c95c:	200053dc 	.word	0x200053dc

0800c960 <_malloc_r>:
 800c960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c964:	1ccd      	adds	r5, r1, #3
 800c966:	f025 0503 	bic.w	r5, r5, #3
 800c96a:	3508      	adds	r5, #8
 800c96c:	2d0c      	cmp	r5, #12
 800c96e:	bf38      	it	cc
 800c970:	250c      	movcc	r5, #12
 800c972:	2d00      	cmp	r5, #0
 800c974:	4606      	mov	r6, r0
 800c976:	db01      	blt.n	800c97c <_malloc_r+0x1c>
 800c978:	42a9      	cmp	r1, r5
 800c97a:	d904      	bls.n	800c986 <_malloc_r+0x26>
 800c97c:	230c      	movs	r3, #12
 800c97e:	6033      	str	r3, [r6, #0]
 800c980:	2000      	movs	r0, #0
 800c982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca5c <_malloc_r+0xfc>
 800c98a:	f000 f869 	bl	800ca60 <__malloc_lock>
 800c98e:	f8d8 3000 	ldr.w	r3, [r8]
 800c992:	461c      	mov	r4, r3
 800c994:	bb44      	cbnz	r4, 800c9e8 <_malloc_r+0x88>
 800c996:	4629      	mov	r1, r5
 800c998:	4630      	mov	r0, r6
 800c99a:	f7ff ffbf 	bl	800c91c <sbrk_aligned>
 800c99e:	1c43      	adds	r3, r0, #1
 800c9a0:	4604      	mov	r4, r0
 800c9a2:	d158      	bne.n	800ca56 <_malloc_r+0xf6>
 800c9a4:	f8d8 4000 	ldr.w	r4, [r8]
 800c9a8:	4627      	mov	r7, r4
 800c9aa:	2f00      	cmp	r7, #0
 800c9ac:	d143      	bne.n	800ca36 <_malloc_r+0xd6>
 800c9ae:	2c00      	cmp	r4, #0
 800c9b0:	d04b      	beq.n	800ca4a <_malloc_r+0xea>
 800c9b2:	6823      	ldr	r3, [r4, #0]
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	eb04 0903 	add.w	r9, r4, r3
 800c9bc:	f000 faee 	bl	800cf9c <_sbrk_r>
 800c9c0:	4581      	cmp	r9, r0
 800c9c2:	d142      	bne.n	800ca4a <_malloc_r+0xea>
 800c9c4:	6821      	ldr	r1, [r4, #0]
 800c9c6:	1a6d      	subs	r5, r5, r1
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f7ff ffa6 	bl	800c91c <sbrk_aligned>
 800c9d0:	3001      	adds	r0, #1
 800c9d2:	d03a      	beq.n	800ca4a <_malloc_r+0xea>
 800c9d4:	6823      	ldr	r3, [r4, #0]
 800c9d6:	442b      	add	r3, r5
 800c9d8:	6023      	str	r3, [r4, #0]
 800c9da:	f8d8 3000 	ldr.w	r3, [r8]
 800c9de:	685a      	ldr	r2, [r3, #4]
 800c9e0:	bb62      	cbnz	r2, 800ca3c <_malloc_r+0xdc>
 800c9e2:	f8c8 7000 	str.w	r7, [r8]
 800c9e6:	e00f      	b.n	800ca08 <_malloc_r+0xa8>
 800c9e8:	6822      	ldr	r2, [r4, #0]
 800c9ea:	1b52      	subs	r2, r2, r5
 800c9ec:	d420      	bmi.n	800ca30 <_malloc_r+0xd0>
 800c9ee:	2a0b      	cmp	r2, #11
 800c9f0:	d917      	bls.n	800ca22 <_malloc_r+0xc2>
 800c9f2:	1961      	adds	r1, r4, r5
 800c9f4:	42a3      	cmp	r3, r4
 800c9f6:	6025      	str	r5, [r4, #0]
 800c9f8:	bf18      	it	ne
 800c9fa:	6059      	strne	r1, [r3, #4]
 800c9fc:	6863      	ldr	r3, [r4, #4]
 800c9fe:	bf08      	it	eq
 800ca00:	f8c8 1000 	streq.w	r1, [r8]
 800ca04:	5162      	str	r2, [r4, r5]
 800ca06:	604b      	str	r3, [r1, #4]
 800ca08:	4630      	mov	r0, r6
 800ca0a:	f000 f82f 	bl	800ca6c <__malloc_unlock>
 800ca0e:	f104 000b 	add.w	r0, r4, #11
 800ca12:	1d23      	adds	r3, r4, #4
 800ca14:	f020 0007 	bic.w	r0, r0, #7
 800ca18:	1ac2      	subs	r2, r0, r3
 800ca1a:	bf1c      	itt	ne
 800ca1c:	1a1b      	subne	r3, r3, r0
 800ca1e:	50a3      	strne	r3, [r4, r2]
 800ca20:	e7af      	b.n	800c982 <_malloc_r+0x22>
 800ca22:	6862      	ldr	r2, [r4, #4]
 800ca24:	42a3      	cmp	r3, r4
 800ca26:	bf0c      	ite	eq
 800ca28:	f8c8 2000 	streq.w	r2, [r8]
 800ca2c:	605a      	strne	r2, [r3, #4]
 800ca2e:	e7eb      	b.n	800ca08 <_malloc_r+0xa8>
 800ca30:	4623      	mov	r3, r4
 800ca32:	6864      	ldr	r4, [r4, #4]
 800ca34:	e7ae      	b.n	800c994 <_malloc_r+0x34>
 800ca36:	463c      	mov	r4, r7
 800ca38:	687f      	ldr	r7, [r7, #4]
 800ca3a:	e7b6      	b.n	800c9aa <_malloc_r+0x4a>
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	42a3      	cmp	r3, r4
 800ca42:	d1fb      	bne.n	800ca3c <_malloc_r+0xdc>
 800ca44:	2300      	movs	r3, #0
 800ca46:	6053      	str	r3, [r2, #4]
 800ca48:	e7de      	b.n	800ca08 <_malloc_r+0xa8>
 800ca4a:	230c      	movs	r3, #12
 800ca4c:	6033      	str	r3, [r6, #0]
 800ca4e:	4630      	mov	r0, r6
 800ca50:	f000 f80c 	bl	800ca6c <__malloc_unlock>
 800ca54:	e794      	b.n	800c980 <_malloc_r+0x20>
 800ca56:	6005      	str	r5, [r0, #0]
 800ca58:	e7d6      	b.n	800ca08 <_malloc_r+0xa8>
 800ca5a:	bf00      	nop
 800ca5c:	200053e0 	.word	0x200053e0

0800ca60 <__malloc_lock>:
 800ca60:	4801      	ldr	r0, [pc, #4]	@ (800ca68 <__malloc_lock+0x8>)
 800ca62:	f000 bae8 	b.w	800d036 <__retarget_lock_acquire_recursive>
 800ca66:	bf00      	nop
 800ca68:	20005524 	.word	0x20005524

0800ca6c <__malloc_unlock>:
 800ca6c:	4801      	ldr	r0, [pc, #4]	@ (800ca74 <__malloc_unlock+0x8>)
 800ca6e:	f000 bae3 	b.w	800d038 <__retarget_lock_release_recursive>
 800ca72:	bf00      	nop
 800ca74:	20005524 	.word	0x20005524

0800ca78 <std>:
 800ca78:	2300      	movs	r3, #0
 800ca7a:	b510      	push	{r4, lr}
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	e9c0 3300 	strd	r3, r3, [r0]
 800ca82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca86:	6083      	str	r3, [r0, #8]
 800ca88:	8181      	strh	r1, [r0, #12]
 800ca8a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ca8c:	81c2      	strh	r2, [r0, #14]
 800ca8e:	6183      	str	r3, [r0, #24]
 800ca90:	4619      	mov	r1, r3
 800ca92:	2208      	movs	r2, #8
 800ca94:	305c      	adds	r0, #92	@ 0x5c
 800ca96:	f000 f9e7 	bl	800ce68 <memset>
 800ca9a:	4b0d      	ldr	r3, [pc, #52]	@ (800cad0 <std+0x58>)
 800ca9c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ca9e:	4b0d      	ldr	r3, [pc, #52]	@ (800cad4 <std+0x5c>)
 800caa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800caa2:	4b0d      	ldr	r3, [pc, #52]	@ (800cad8 <std+0x60>)
 800caa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800caa6:	4b0d      	ldr	r3, [pc, #52]	@ (800cadc <std+0x64>)
 800caa8:	6323      	str	r3, [r4, #48]	@ 0x30
 800caaa:	4b0d      	ldr	r3, [pc, #52]	@ (800cae0 <std+0x68>)
 800caac:	6224      	str	r4, [r4, #32]
 800caae:	429c      	cmp	r4, r3
 800cab0:	d006      	beq.n	800cac0 <std+0x48>
 800cab2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cab6:	4294      	cmp	r4, r2
 800cab8:	d002      	beq.n	800cac0 <std+0x48>
 800caba:	33d0      	adds	r3, #208	@ 0xd0
 800cabc:	429c      	cmp	r4, r3
 800cabe:	d105      	bne.n	800cacc <std+0x54>
 800cac0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cac8:	f000 bab4 	b.w	800d034 <__retarget_lock_init_recursive>
 800cacc:	bd10      	pop	{r4, pc}
 800cace:	bf00      	nop
 800cad0:	0800ccb9 	.word	0x0800ccb9
 800cad4:	0800ccdb 	.word	0x0800ccdb
 800cad8:	0800cd13 	.word	0x0800cd13
 800cadc:	0800cd37 	.word	0x0800cd37
 800cae0:	200053e4 	.word	0x200053e4

0800cae4 <stdio_exit_handler>:
 800cae4:	4a02      	ldr	r2, [pc, #8]	@ (800caf0 <stdio_exit_handler+0xc>)
 800cae6:	4903      	ldr	r1, [pc, #12]	@ (800caf4 <stdio_exit_handler+0x10>)
 800cae8:	4803      	ldr	r0, [pc, #12]	@ (800caf8 <stdio_exit_handler+0x14>)
 800caea:	f000 b869 	b.w	800cbc0 <_fwalk_sglue>
 800caee:	bf00      	nop
 800caf0:	20000040 	.word	0x20000040
 800caf4:	0800d1f5 	.word	0x0800d1f5
 800caf8:	20000050 	.word	0x20000050

0800cafc <cleanup_stdio>:
 800cafc:	6841      	ldr	r1, [r0, #4]
 800cafe:	4b0c      	ldr	r3, [pc, #48]	@ (800cb30 <cleanup_stdio+0x34>)
 800cb00:	4299      	cmp	r1, r3
 800cb02:	b510      	push	{r4, lr}
 800cb04:	4604      	mov	r4, r0
 800cb06:	d001      	beq.n	800cb0c <cleanup_stdio+0x10>
 800cb08:	f000 fb74 	bl	800d1f4 <_fflush_r>
 800cb0c:	68a1      	ldr	r1, [r4, #8]
 800cb0e:	4b09      	ldr	r3, [pc, #36]	@ (800cb34 <cleanup_stdio+0x38>)
 800cb10:	4299      	cmp	r1, r3
 800cb12:	d002      	beq.n	800cb1a <cleanup_stdio+0x1e>
 800cb14:	4620      	mov	r0, r4
 800cb16:	f000 fb6d 	bl	800d1f4 <_fflush_r>
 800cb1a:	68e1      	ldr	r1, [r4, #12]
 800cb1c:	4b06      	ldr	r3, [pc, #24]	@ (800cb38 <cleanup_stdio+0x3c>)
 800cb1e:	4299      	cmp	r1, r3
 800cb20:	d004      	beq.n	800cb2c <cleanup_stdio+0x30>
 800cb22:	4620      	mov	r0, r4
 800cb24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb28:	f000 bb64 	b.w	800d1f4 <_fflush_r>
 800cb2c:	bd10      	pop	{r4, pc}
 800cb2e:	bf00      	nop
 800cb30:	200053e4 	.word	0x200053e4
 800cb34:	2000544c 	.word	0x2000544c
 800cb38:	200054b4 	.word	0x200054b4

0800cb3c <global_stdio_init.part.0>:
 800cb3c:	b510      	push	{r4, lr}
 800cb3e:	4b0b      	ldr	r3, [pc, #44]	@ (800cb6c <global_stdio_init.part.0+0x30>)
 800cb40:	4c0b      	ldr	r4, [pc, #44]	@ (800cb70 <global_stdio_init.part.0+0x34>)
 800cb42:	4a0c      	ldr	r2, [pc, #48]	@ (800cb74 <global_stdio_init.part.0+0x38>)
 800cb44:	601a      	str	r2, [r3, #0]
 800cb46:	4620      	mov	r0, r4
 800cb48:	2200      	movs	r2, #0
 800cb4a:	2104      	movs	r1, #4
 800cb4c:	f7ff ff94 	bl	800ca78 <std>
 800cb50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cb54:	2201      	movs	r2, #1
 800cb56:	2109      	movs	r1, #9
 800cb58:	f7ff ff8e 	bl	800ca78 <std>
 800cb5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cb60:	2202      	movs	r2, #2
 800cb62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb66:	2112      	movs	r1, #18
 800cb68:	f7ff bf86 	b.w	800ca78 <std>
 800cb6c:	2000551c 	.word	0x2000551c
 800cb70:	200053e4 	.word	0x200053e4
 800cb74:	0800cae5 	.word	0x0800cae5

0800cb78 <__sfp_lock_acquire>:
 800cb78:	4801      	ldr	r0, [pc, #4]	@ (800cb80 <__sfp_lock_acquire+0x8>)
 800cb7a:	f000 ba5c 	b.w	800d036 <__retarget_lock_acquire_recursive>
 800cb7e:	bf00      	nop
 800cb80:	20005525 	.word	0x20005525

0800cb84 <__sfp_lock_release>:
 800cb84:	4801      	ldr	r0, [pc, #4]	@ (800cb8c <__sfp_lock_release+0x8>)
 800cb86:	f000 ba57 	b.w	800d038 <__retarget_lock_release_recursive>
 800cb8a:	bf00      	nop
 800cb8c:	20005525 	.word	0x20005525

0800cb90 <__sinit>:
 800cb90:	b510      	push	{r4, lr}
 800cb92:	4604      	mov	r4, r0
 800cb94:	f7ff fff0 	bl	800cb78 <__sfp_lock_acquire>
 800cb98:	6a23      	ldr	r3, [r4, #32]
 800cb9a:	b11b      	cbz	r3, 800cba4 <__sinit+0x14>
 800cb9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cba0:	f7ff bff0 	b.w	800cb84 <__sfp_lock_release>
 800cba4:	4b04      	ldr	r3, [pc, #16]	@ (800cbb8 <__sinit+0x28>)
 800cba6:	6223      	str	r3, [r4, #32]
 800cba8:	4b04      	ldr	r3, [pc, #16]	@ (800cbbc <__sinit+0x2c>)
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d1f5      	bne.n	800cb9c <__sinit+0xc>
 800cbb0:	f7ff ffc4 	bl	800cb3c <global_stdio_init.part.0>
 800cbb4:	e7f2      	b.n	800cb9c <__sinit+0xc>
 800cbb6:	bf00      	nop
 800cbb8:	0800cafd 	.word	0x0800cafd
 800cbbc:	2000551c 	.word	0x2000551c

0800cbc0 <_fwalk_sglue>:
 800cbc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbc4:	4607      	mov	r7, r0
 800cbc6:	4688      	mov	r8, r1
 800cbc8:	4614      	mov	r4, r2
 800cbca:	2600      	movs	r6, #0
 800cbcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cbd0:	f1b9 0901 	subs.w	r9, r9, #1
 800cbd4:	d505      	bpl.n	800cbe2 <_fwalk_sglue+0x22>
 800cbd6:	6824      	ldr	r4, [r4, #0]
 800cbd8:	2c00      	cmp	r4, #0
 800cbda:	d1f7      	bne.n	800cbcc <_fwalk_sglue+0xc>
 800cbdc:	4630      	mov	r0, r6
 800cbde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbe2:	89ab      	ldrh	r3, [r5, #12]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d907      	bls.n	800cbf8 <_fwalk_sglue+0x38>
 800cbe8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cbec:	3301      	adds	r3, #1
 800cbee:	d003      	beq.n	800cbf8 <_fwalk_sglue+0x38>
 800cbf0:	4629      	mov	r1, r5
 800cbf2:	4638      	mov	r0, r7
 800cbf4:	47c0      	blx	r8
 800cbf6:	4306      	orrs	r6, r0
 800cbf8:	3568      	adds	r5, #104	@ 0x68
 800cbfa:	e7e9      	b.n	800cbd0 <_fwalk_sglue+0x10>

0800cbfc <_puts_r>:
 800cbfc:	6a03      	ldr	r3, [r0, #32]
 800cbfe:	b570      	push	{r4, r5, r6, lr}
 800cc00:	6884      	ldr	r4, [r0, #8]
 800cc02:	4605      	mov	r5, r0
 800cc04:	460e      	mov	r6, r1
 800cc06:	b90b      	cbnz	r3, 800cc0c <_puts_r+0x10>
 800cc08:	f7ff ffc2 	bl	800cb90 <__sinit>
 800cc0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc0e:	07db      	lsls	r3, r3, #31
 800cc10:	d405      	bmi.n	800cc1e <_puts_r+0x22>
 800cc12:	89a3      	ldrh	r3, [r4, #12]
 800cc14:	0598      	lsls	r0, r3, #22
 800cc16:	d402      	bmi.n	800cc1e <_puts_r+0x22>
 800cc18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc1a:	f000 fa0c 	bl	800d036 <__retarget_lock_acquire_recursive>
 800cc1e:	89a3      	ldrh	r3, [r4, #12]
 800cc20:	0719      	lsls	r1, r3, #28
 800cc22:	d502      	bpl.n	800cc2a <_puts_r+0x2e>
 800cc24:	6923      	ldr	r3, [r4, #16]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d135      	bne.n	800cc96 <_puts_r+0x9a>
 800cc2a:	4621      	mov	r1, r4
 800cc2c:	4628      	mov	r0, r5
 800cc2e:	f000 f8c5 	bl	800cdbc <__swsetup_r>
 800cc32:	b380      	cbz	r0, 800cc96 <_puts_r+0x9a>
 800cc34:	f04f 35ff 	mov.w	r5, #4294967295
 800cc38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc3a:	07da      	lsls	r2, r3, #31
 800cc3c:	d405      	bmi.n	800cc4a <_puts_r+0x4e>
 800cc3e:	89a3      	ldrh	r3, [r4, #12]
 800cc40:	059b      	lsls	r3, r3, #22
 800cc42:	d402      	bmi.n	800cc4a <_puts_r+0x4e>
 800cc44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc46:	f000 f9f7 	bl	800d038 <__retarget_lock_release_recursive>
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	bd70      	pop	{r4, r5, r6, pc}
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	da04      	bge.n	800cc5c <_puts_r+0x60>
 800cc52:	69a2      	ldr	r2, [r4, #24]
 800cc54:	429a      	cmp	r2, r3
 800cc56:	dc17      	bgt.n	800cc88 <_puts_r+0x8c>
 800cc58:	290a      	cmp	r1, #10
 800cc5a:	d015      	beq.n	800cc88 <_puts_r+0x8c>
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	1c5a      	adds	r2, r3, #1
 800cc60:	6022      	str	r2, [r4, #0]
 800cc62:	7019      	strb	r1, [r3, #0]
 800cc64:	68a3      	ldr	r3, [r4, #8]
 800cc66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	60a3      	str	r3, [r4, #8]
 800cc6e:	2900      	cmp	r1, #0
 800cc70:	d1ed      	bne.n	800cc4e <_puts_r+0x52>
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	da11      	bge.n	800cc9a <_puts_r+0x9e>
 800cc76:	4622      	mov	r2, r4
 800cc78:	210a      	movs	r1, #10
 800cc7a:	4628      	mov	r0, r5
 800cc7c:	f000 f85f 	bl	800cd3e <__swbuf_r>
 800cc80:	3001      	adds	r0, #1
 800cc82:	d0d7      	beq.n	800cc34 <_puts_r+0x38>
 800cc84:	250a      	movs	r5, #10
 800cc86:	e7d7      	b.n	800cc38 <_puts_r+0x3c>
 800cc88:	4622      	mov	r2, r4
 800cc8a:	4628      	mov	r0, r5
 800cc8c:	f000 f857 	bl	800cd3e <__swbuf_r>
 800cc90:	3001      	adds	r0, #1
 800cc92:	d1e7      	bne.n	800cc64 <_puts_r+0x68>
 800cc94:	e7ce      	b.n	800cc34 <_puts_r+0x38>
 800cc96:	3e01      	subs	r6, #1
 800cc98:	e7e4      	b.n	800cc64 <_puts_r+0x68>
 800cc9a:	6823      	ldr	r3, [r4, #0]
 800cc9c:	1c5a      	adds	r2, r3, #1
 800cc9e:	6022      	str	r2, [r4, #0]
 800cca0:	220a      	movs	r2, #10
 800cca2:	701a      	strb	r2, [r3, #0]
 800cca4:	e7ee      	b.n	800cc84 <_puts_r+0x88>
	...

0800cca8 <puts>:
 800cca8:	4b02      	ldr	r3, [pc, #8]	@ (800ccb4 <puts+0xc>)
 800ccaa:	4601      	mov	r1, r0
 800ccac:	6818      	ldr	r0, [r3, #0]
 800ccae:	f7ff bfa5 	b.w	800cbfc <_puts_r>
 800ccb2:	bf00      	nop
 800ccb4:	2000004c 	.word	0x2000004c

0800ccb8 <__sread>:
 800ccb8:	b510      	push	{r4, lr}
 800ccba:	460c      	mov	r4, r1
 800ccbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc0:	f000 f95a 	bl	800cf78 <_read_r>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	bfab      	itete	ge
 800ccc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ccca:	89a3      	ldrhlt	r3, [r4, #12]
 800cccc:	181b      	addge	r3, r3, r0
 800ccce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccd2:	bfac      	ite	ge
 800ccd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ccd6:	81a3      	strhlt	r3, [r4, #12]
 800ccd8:	bd10      	pop	{r4, pc}

0800ccda <__swrite>:
 800ccda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccde:	461f      	mov	r7, r3
 800cce0:	898b      	ldrh	r3, [r1, #12]
 800cce2:	05db      	lsls	r3, r3, #23
 800cce4:	4605      	mov	r5, r0
 800cce6:	460c      	mov	r4, r1
 800cce8:	4616      	mov	r6, r2
 800ccea:	d505      	bpl.n	800ccf8 <__swrite+0x1e>
 800ccec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccf0:	2302      	movs	r3, #2
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	f000 f92e 	bl	800cf54 <_lseek_r>
 800ccf8:	89a3      	ldrh	r3, [r4, #12]
 800ccfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccfe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd02:	81a3      	strh	r3, [r4, #12]
 800cd04:	4632      	mov	r2, r6
 800cd06:	463b      	mov	r3, r7
 800cd08:	4628      	mov	r0, r5
 800cd0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd0e:	f000 b955 	b.w	800cfbc <_write_r>

0800cd12 <__sseek>:
 800cd12:	b510      	push	{r4, lr}
 800cd14:	460c      	mov	r4, r1
 800cd16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd1a:	f000 f91b 	bl	800cf54 <_lseek_r>
 800cd1e:	1c43      	adds	r3, r0, #1
 800cd20:	89a3      	ldrh	r3, [r4, #12]
 800cd22:	bf15      	itete	ne
 800cd24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd2e:	81a3      	strheq	r3, [r4, #12]
 800cd30:	bf18      	it	ne
 800cd32:	81a3      	strhne	r3, [r4, #12]
 800cd34:	bd10      	pop	{r4, pc}

0800cd36 <__sclose>:
 800cd36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd3a:	f000 b89d 	b.w	800ce78 <_close_r>

0800cd3e <__swbuf_r>:
 800cd3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd40:	460e      	mov	r6, r1
 800cd42:	4614      	mov	r4, r2
 800cd44:	4605      	mov	r5, r0
 800cd46:	b118      	cbz	r0, 800cd50 <__swbuf_r+0x12>
 800cd48:	6a03      	ldr	r3, [r0, #32]
 800cd4a:	b90b      	cbnz	r3, 800cd50 <__swbuf_r+0x12>
 800cd4c:	f7ff ff20 	bl	800cb90 <__sinit>
 800cd50:	69a3      	ldr	r3, [r4, #24]
 800cd52:	60a3      	str	r3, [r4, #8]
 800cd54:	89a3      	ldrh	r3, [r4, #12]
 800cd56:	071a      	lsls	r2, r3, #28
 800cd58:	d501      	bpl.n	800cd5e <__swbuf_r+0x20>
 800cd5a:	6923      	ldr	r3, [r4, #16]
 800cd5c:	b943      	cbnz	r3, 800cd70 <__swbuf_r+0x32>
 800cd5e:	4621      	mov	r1, r4
 800cd60:	4628      	mov	r0, r5
 800cd62:	f000 f82b 	bl	800cdbc <__swsetup_r>
 800cd66:	b118      	cbz	r0, 800cd70 <__swbuf_r+0x32>
 800cd68:	f04f 37ff 	mov.w	r7, #4294967295
 800cd6c:	4638      	mov	r0, r7
 800cd6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd70:	6823      	ldr	r3, [r4, #0]
 800cd72:	6922      	ldr	r2, [r4, #16]
 800cd74:	1a98      	subs	r0, r3, r2
 800cd76:	6963      	ldr	r3, [r4, #20]
 800cd78:	b2f6      	uxtb	r6, r6
 800cd7a:	4283      	cmp	r3, r0
 800cd7c:	4637      	mov	r7, r6
 800cd7e:	dc05      	bgt.n	800cd8c <__swbuf_r+0x4e>
 800cd80:	4621      	mov	r1, r4
 800cd82:	4628      	mov	r0, r5
 800cd84:	f000 fa36 	bl	800d1f4 <_fflush_r>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	d1ed      	bne.n	800cd68 <__swbuf_r+0x2a>
 800cd8c:	68a3      	ldr	r3, [r4, #8]
 800cd8e:	3b01      	subs	r3, #1
 800cd90:	60a3      	str	r3, [r4, #8]
 800cd92:	6823      	ldr	r3, [r4, #0]
 800cd94:	1c5a      	adds	r2, r3, #1
 800cd96:	6022      	str	r2, [r4, #0]
 800cd98:	701e      	strb	r6, [r3, #0]
 800cd9a:	6962      	ldr	r2, [r4, #20]
 800cd9c:	1c43      	adds	r3, r0, #1
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d004      	beq.n	800cdac <__swbuf_r+0x6e>
 800cda2:	89a3      	ldrh	r3, [r4, #12]
 800cda4:	07db      	lsls	r3, r3, #31
 800cda6:	d5e1      	bpl.n	800cd6c <__swbuf_r+0x2e>
 800cda8:	2e0a      	cmp	r6, #10
 800cdaa:	d1df      	bne.n	800cd6c <__swbuf_r+0x2e>
 800cdac:	4621      	mov	r1, r4
 800cdae:	4628      	mov	r0, r5
 800cdb0:	f000 fa20 	bl	800d1f4 <_fflush_r>
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	d0d9      	beq.n	800cd6c <__swbuf_r+0x2e>
 800cdb8:	e7d6      	b.n	800cd68 <__swbuf_r+0x2a>
	...

0800cdbc <__swsetup_r>:
 800cdbc:	b538      	push	{r3, r4, r5, lr}
 800cdbe:	4b29      	ldr	r3, [pc, #164]	@ (800ce64 <__swsetup_r+0xa8>)
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	6818      	ldr	r0, [r3, #0]
 800cdc4:	460c      	mov	r4, r1
 800cdc6:	b118      	cbz	r0, 800cdd0 <__swsetup_r+0x14>
 800cdc8:	6a03      	ldr	r3, [r0, #32]
 800cdca:	b90b      	cbnz	r3, 800cdd0 <__swsetup_r+0x14>
 800cdcc:	f7ff fee0 	bl	800cb90 <__sinit>
 800cdd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdd4:	0719      	lsls	r1, r3, #28
 800cdd6:	d422      	bmi.n	800ce1e <__swsetup_r+0x62>
 800cdd8:	06da      	lsls	r2, r3, #27
 800cdda:	d407      	bmi.n	800cdec <__swsetup_r+0x30>
 800cddc:	2209      	movs	r2, #9
 800cdde:	602a      	str	r2, [r5, #0]
 800cde0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cde4:	81a3      	strh	r3, [r4, #12]
 800cde6:	f04f 30ff 	mov.w	r0, #4294967295
 800cdea:	e033      	b.n	800ce54 <__swsetup_r+0x98>
 800cdec:	0758      	lsls	r0, r3, #29
 800cdee:	d512      	bpl.n	800ce16 <__swsetup_r+0x5a>
 800cdf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cdf2:	b141      	cbz	r1, 800ce06 <__swsetup_r+0x4a>
 800cdf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdf8:	4299      	cmp	r1, r3
 800cdfa:	d002      	beq.n	800ce02 <__swsetup_r+0x46>
 800cdfc:	4628      	mov	r0, r5
 800cdfe:	f000 f92b 	bl	800d058 <_free_r>
 800ce02:	2300      	movs	r3, #0
 800ce04:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce06:	89a3      	ldrh	r3, [r4, #12]
 800ce08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce0c:	81a3      	strh	r3, [r4, #12]
 800ce0e:	2300      	movs	r3, #0
 800ce10:	6063      	str	r3, [r4, #4]
 800ce12:	6923      	ldr	r3, [r4, #16]
 800ce14:	6023      	str	r3, [r4, #0]
 800ce16:	89a3      	ldrh	r3, [r4, #12]
 800ce18:	f043 0308 	orr.w	r3, r3, #8
 800ce1c:	81a3      	strh	r3, [r4, #12]
 800ce1e:	6923      	ldr	r3, [r4, #16]
 800ce20:	b94b      	cbnz	r3, 800ce36 <__swsetup_r+0x7a>
 800ce22:	89a3      	ldrh	r3, [r4, #12]
 800ce24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce2c:	d003      	beq.n	800ce36 <__swsetup_r+0x7a>
 800ce2e:	4621      	mov	r1, r4
 800ce30:	4628      	mov	r0, r5
 800ce32:	f000 fa2d 	bl	800d290 <__smakebuf_r>
 800ce36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce3a:	f013 0201 	ands.w	r2, r3, #1
 800ce3e:	d00a      	beq.n	800ce56 <__swsetup_r+0x9a>
 800ce40:	2200      	movs	r2, #0
 800ce42:	60a2      	str	r2, [r4, #8]
 800ce44:	6962      	ldr	r2, [r4, #20]
 800ce46:	4252      	negs	r2, r2
 800ce48:	61a2      	str	r2, [r4, #24]
 800ce4a:	6922      	ldr	r2, [r4, #16]
 800ce4c:	b942      	cbnz	r2, 800ce60 <__swsetup_r+0xa4>
 800ce4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ce52:	d1c5      	bne.n	800cde0 <__swsetup_r+0x24>
 800ce54:	bd38      	pop	{r3, r4, r5, pc}
 800ce56:	0799      	lsls	r1, r3, #30
 800ce58:	bf58      	it	pl
 800ce5a:	6962      	ldrpl	r2, [r4, #20]
 800ce5c:	60a2      	str	r2, [r4, #8]
 800ce5e:	e7f4      	b.n	800ce4a <__swsetup_r+0x8e>
 800ce60:	2000      	movs	r0, #0
 800ce62:	e7f7      	b.n	800ce54 <__swsetup_r+0x98>
 800ce64:	2000004c 	.word	0x2000004c

0800ce68 <memset>:
 800ce68:	4402      	add	r2, r0
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d100      	bne.n	800ce72 <memset+0xa>
 800ce70:	4770      	bx	lr
 800ce72:	f803 1b01 	strb.w	r1, [r3], #1
 800ce76:	e7f9      	b.n	800ce6c <memset+0x4>

0800ce78 <_close_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	4d06      	ldr	r5, [pc, #24]	@ (800ce94 <_close_r+0x1c>)
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4604      	mov	r4, r0
 800ce80:	4608      	mov	r0, r1
 800ce82:	602b      	str	r3, [r5, #0]
 800ce84:	f7f4 f887 	bl	8000f96 <_close>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_close_r+0x1a>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_close_r+0x1a>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	20005520 	.word	0x20005520

0800ce98 <_reclaim_reent>:
 800ce98:	4b2d      	ldr	r3, [pc, #180]	@ (800cf50 <_reclaim_reent+0xb8>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4283      	cmp	r3, r0
 800ce9e:	b570      	push	{r4, r5, r6, lr}
 800cea0:	4604      	mov	r4, r0
 800cea2:	d053      	beq.n	800cf4c <_reclaim_reent+0xb4>
 800cea4:	69c3      	ldr	r3, [r0, #28]
 800cea6:	b31b      	cbz	r3, 800cef0 <_reclaim_reent+0x58>
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	b163      	cbz	r3, 800cec6 <_reclaim_reent+0x2e>
 800ceac:	2500      	movs	r5, #0
 800ceae:	69e3      	ldr	r3, [r4, #28]
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	5959      	ldr	r1, [r3, r5]
 800ceb4:	b9b1      	cbnz	r1, 800cee4 <_reclaim_reent+0x4c>
 800ceb6:	3504      	adds	r5, #4
 800ceb8:	2d80      	cmp	r5, #128	@ 0x80
 800ceba:	d1f8      	bne.n	800ceae <_reclaim_reent+0x16>
 800cebc:	69e3      	ldr	r3, [r4, #28]
 800cebe:	4620      	mov	r0, r4
 800cec0:	68d9      	ldr	r1, [r3, #12]
 800cec2:	f000 f8c9 	bl	800d058 <_free_r>
 800cec6:	69e3      	ldr	r3, [r4, #28]
 800cec8:	6819      	ldr	r1, [r3, #0]
 800ceca:	b111      	cbz	r1, 800ced2 <_reclaim_reent+0x3a>
 800cecc:	4620      	mov	r0, r4
 800cece:	f000 f8c3 	bl	800d058 <_free_r>
 800ced2:	69e3      	ldr	r3, [r4, #28]
 800ced4:	689d      	ldr	r5, [r3, #8]
 800ced6:	b15d      	cbz	r5, 800cef0 <_reclaim_reent+0x58>
 800ced8:	4629      	mov	r1, r5
 800ceda:	4620      	mov	r0, r4
 800cedc:	682d      	ldr	r5, [r5, #0]
 800cede:	f000 f8bb 	bl	800d058 <_free_r>
 800cee2:	e7f8      	b.n	800ced6 <_reclaim_reent+0x3e>
 800cee4:	680e      	ldr	r6, [r1, #0]
 800cee6:	4620      	mov	r0, r4
 800cee8:	f000 f8b6 	bl	800d058 <_free_r>
 800ceec:	4631      	mov	r1, r6
 800ceee:	e7e1      	b.n	800ceb4 <_reclaim_reent+0x1c>
 800cef0:	6961      	ldr	r1, [r4, #20]
 800cef2:	b111      	cbz	r1, 800cefa <_reclaim_reent+0x62>
 800cef4:	4620      	mov	r0, r4
 800cef6:	f000 f8af 	bl	800d058 <_free_r>
 800cefa:	69e1      	ldr	r1, [r4, #28]
 800cefc:	b111      	cbz	r1, 800cf04 <_reclaim_reent+0x6c>
 800cefe:	4620      	mov	r0, r4
 800cf00:	f000 f8aa 	bl	800d058 <_free_r>
 800cf04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cf06:	b111      	cbz	r1, 800cf0e <_reclaim_reent+0x76>
 800cf08:	4620      	mov	r0, r4
 800cf0a:	f000 f8a5 	bl	800d058 <_free_r>
 800cf0e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf10:	b111      	cbz	r1, 800cf18 <_reclaim_reent+0x80>
 800cf12:	4620      	mov	r0, r4
 800cf14:	f000 f8a0 	bl	800d058 <_free_r>
 800cf18:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cf1a:	b111      	cbz	r1, 800cf22 <_reclaim_reent+0x8a>
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	f000 f89b 	bl	800d058 <_free_r>
 800cf22:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cf24:	b111      	cbz	r1, 800cf2c <_reclaim_reent+0x94>
 800cf26:	4620      	mov	r0, r4
 800cf28:	f000 f896 	bl	800d058 <_free_r>
 800cf2c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cf2e:	b111      	cbz	r1, 800cf36 <_reclaim_reent+0x9e>
 800cf30:	4620      	mov	r0, r4
 800cf32:	f000 f891 	bl	800d058 <_free_r>
 800cf36:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cf38:	b111      	cbz	r1, 800cf40 <_reclaim_reent+0xa8>
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	f000 f88c 	bl	800d058 <_free_r>
 800cf40:	6a23      	ldr	r3, [r4, #32]
 800cf42:	b11b      	cbz	r3, 800cf4c <_reclaim_reent+0xb4>
 800cf44:	4620      	mov	r0, r4
 800cf46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cf4a:	4718      	bx	r3
 800cf4c:	bd70      	pop	{r4, r5, r6, pc}
 800cf4e:	bf00      	nop
 800cf50:	2000004c 	.word	0x2000004c

0800cf54 <_lseek_r>:
 800cf54:	b538      	push	{r3, r4, r5, lr}
 800cf56:	4d07      	ldr	r5, [pc, #28]	@ (800cf74 <_lseek_r+0x20>)
 800cf58:	4604      	mov	r4, r0
 800cf5a:	4608      	mov	r0, r1
 800cf5c:	4611      	mov	r1, r2
 800cf5e:	2200      	movs	r2, #0
 800cf60:	602a      	str	r2, [r5, #0]
 800cf62:	461a      	mov	r2, r3
 800cf64:	f7f4 f83e 	bl	8000fe4 <_lseek>
 800cf68:	1c43      	adds	r3, r0, #1
 800cf6a:	d102      	bne.n	800cf72 <_lseek_r+0x1e>
 800cf6c:	682b      	ldr	r3, [r5, #0]
 800cf6e:	b103      	cbz	r3, 800cf72 <_lseek_r+0x1e>
 800cf70:	6023      	str	r3, [r4, #0]
 800cf72:	bd38      	pop	{r3, r4, r5, pc}
 800cf74:	20005520 	.word	0x20005520

0800cf78 <_read_r>:
 800cf78:	b538      	push	{r3, r4, r5, lr}
 800cf7a:	4d07      	ldr	r5, [pc, #28]	@ (800cf98 <_read_r+0x20>)
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	4608      	mov	r0, r1
 800cf80:	4611      	mov	r1, r2
 800cf82:	2200      	movs	r2, #0
 800cf84:	602a      	str	r2, [r5, #0]
 800cf86:	461a      	mov	r2, r3
 800cf88:	f7f3 ffcc 	bl	8000f24 <_read>
 800cf8c:	1c43      	adds	r3, r0, #1
 800cf8e:	d102      	bne.n	800cf96 <_read_r+0x1e>
 800cf90:	682b      	ldr	r3, [r5, #0]
 800cf92:	b103      	cbz	r3, 800cf96 <_read_r+0x1e>
 800cf94:	6023      	str	r3, [r4, #0]
 800cf96:	bd38      	pop	{r3, r4, r5, pc}
 800cf98:	20005520 	.word	0x20005520

0800cf9c <_sbrk_r>:
 800cf9c:	b538      	push	{r3, r4, r5, lr}
 800cf9e:	4d06      	ldr	r5, [pc, #24]	@ (800cfb8 <_sbrk_r+0x1c>)
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	4604      	mov	r4, r0
 800cfa4:	4608      	mov	r0, r1
 800cfa6:	602b      	str	r3, [r5, #0]
 800cfa8:	f7f4 f82a 	bl	8001000 <_sbrk>
 800cfac:	1c43      	adds	r3, r0, #1
 800cfae:	d102      	bne.n	800cfb6 <_sbrk_r+0x1a>
 800cfb0:	682b      	ldr	r3, [r5, #0]
 800cfb2:	b103      	cbz	r3, 800cfb6 <_sbrk_r+0x1a>
 800cfb4:	6023      	str	r3, [r4, #0]
 800cfb6:	bd38      	pop	{r3, r4, r5, pc}
 800cfb8:	20005520 	.word	0x20005520

0800cfbc <_write_r>:
 800cfbc:	b538      	push	{r3, r4, r5, lr}
 800cfbe:	4d07      	ldr	r5, [pc, #28]	@ (800cfdc <_write_r+0x20>)
 800cfc0:	4604      	mov	r4, r0
 800cfc2:	4608      	mov	r0, r1
 800cfc4:	4611      	mov	r1, r2
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	602a      	str	r2, [r5, #0]
 800cfca:	461a      	mov	r2, r3
 800cfcc:	f7f3 ffc7 	bl	8000f5e <_write>
 800cfd0:	1c43      	adds	r3, r0, #1
 800cfd2:	d102      	bne.n	800cfda <_write_r+0x1e>
 800cfd4:	682b      	ldr	r3, [r5, #0]
 800cfd6:	b103      	cbz	r3, 800cfda <_write_r+0x1e>
 800cfd8:	6023      	str	r3, [r4, #0]
 800cfda:	bd38      	pop	{r3, r4, r5, pc}
 800cfdc:	20005520 	.word	0x20005520

0800cfe0 <__errno>:
 800cfe0:	4b01      	ldr	r3, [pc, #4]	@ (800cfe8 <__errno+0x8>)
 800cfe2:	6818      	ldr	r0, [r3, #0]
 800cfe4:	4770      	bx	lr
 800cfe6:	bf00      	nop
 800cfe8:	2000004c 	.word	0x2000004c

0800cfec <__libc_init_array>:
 800cfec:	b570      	push	{r4, r5, r6, lr}
 800cfee:	4d0d      	ldr	r5, [pc, #52]	@ (800d024 <__libc_init_array+0x38>)
 800cff0:	4c0d      	ldr	r4, [pc, #52]	@ (800d028 <__libc_init_array+0x3c>)
 800cff2:	1b64      	subs	r4, r4, r5
 800cff4:	10a4      	asrs	r4, r4, #2
 800cff6:	2600      	movs	r6, #0
 800cff8:	42a6      	cmp	r6, r4
 800cffa:	d109      	bne.n	800d010 <__libc_init_array+0x24>
 800cffc:	4d0b      	ldr	r5, [pc, #44]	@ (800d02c <__libc_init_array+0x40>)
 800cffe:	4c0c      	ldr	r4, [pc, #48]	@ (800d030 <__libc_init_array+0x44>)
 800d000:	f000 f9a4 	bl	800d34c <_init>
 800d004:	1b64      	subs	r4, r4, r5
 800d006:	10a4      	asrs	r4, r4, #2
 800d008:	2600      	movs	r6, #0
 800d00a:	42a6      	cmp	r6, r4
 800d00c:	d105      	bne.n	800d01a <__libc_init_array+0x2e>
 800d00e:	bd70      	pop	{r4, r5, r6, pc}
 800d010:	f855 3b04 	ldr.w	r3, [r5], #4
 800d014:	4798      	blx	r3
 800d016:	3601      	adds	r6, #1
 800d018:	e7ee      	b.n	800cff8 <__libc_init_array+0xc>
 800d01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d01e:	4798      	blx	r3
 800d020:	3601      	adds	r6, #1
 800d022:	e7f2      	b.n	800d00a <__libc_init_array+0x1e>
 800d024:	0800d3e0 	.word	0x0800d3e0
 800d028:	0800d3e0 	.word	0x0800d3e0
 800d02c:	0800d3e0 	.word	0x0800d3e0
 800d030:	0800d3e4 	.word	0x0800d3e4

0800d034 <__retarget_lock_init_recursive>:
 800d034:	4770      	bx	lr

0800d036 <__retarget_lock_acquire_recursive>:
 800d036:	4770      	bx	lr

0800d038 <__retarget_lock_release_recursive>:
 800d038:	4770      	bx	lr

0800d03a <memcpy>:
 800d03a:	440a      	add	r2, r1
 800d03c:	4291      	cmp	r1, r2
 800d03e:	f100 33ff 	add.w	r3, r0, #4294967295
 800d042:	d100      	bne.n	800d046 <memcpy+0xc>
 800d044:	4770      	bx	lr
 800d046:	b510      	push	{r4, lr}
 800d048:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d04c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d050:	4291      	cmp	r1, r2
 800d052:	d1f9      	bne.n	800d048 <memcpy+0xe>
 800d054:	bd10      	pop	{r4, pc}
	...

0800d058 <_free_r>:
 800d058:	b538      	push	{r3, r4, r5, lr}
 800d05a:	4605      	mov	r5, r0
 800d05c:	2900      	cmp	r1, #0
 800d05e:	d041      	beq.n	800d0e4 <_free_r+0x8c>
 800d060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d064:	1f0c      	subs	r4, r1, #4
 800d066:	2b00      	cmp	r3, #0
 800d068:	bfb8      	it	lt
 800d06a:	18e4      	addlt	r4, r4, r3
 800d06c:	f7ff fcf8 	bl	800ca60 <__malloc_lock>
 800d070:	4a1d      	ldr	r2, [pc, #116]	@ (800d0e8 <_free_r+0x90>)
 800d072:	6813      	ldr	r3, [r2, #0]
 800d074:	b933      	cbnz	r3, 800d084 <_free_r+0x2c>
 800d076:	6063      	str	r3, [r4, #4]
 800d078:	6014      	str	r4, [r2, #0]
 800d07a:	4628      	mov	r0, r5
 800d07c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d080:	f7ff bcf4 	b.w	800ca6c <__malloc_unlock>
 800d084:	42a3      	cmp	r3, r4
 800d086:	d908      	bls.n	800d09a <_free_r+0x42>
 800d088:	6820      	ldr	r0, [r4, #0]
 800d08a:	1821      	adds	r1, r4, r0
 800d08c:	428b      	cmp	r3, r1
 800d08e:	bf01      	itttt	eq
 800d090:	6819      	ldreq	r1, [r3, #0]
 800d092:	685b      	ldreq	r3, [r3, #4]
 800d094:	1809      	addeq	r1, r1, r0
 800d096:	6021      	streq	r1, [r4, #0]
 800d098:	e7ed      	b.n	800d076 <_free_r+0x1e>
 800d09a:	461a      	mov	r2, r3
 800d09c:	685b      	ldr	r3, [r3, #4]
 800d09e:	b10b      	cbz	r3, 800d0a4 <_free_r+0x4c>
 800d0a0:	42a3      	cmp	r3, r4
 800d0a2:	d9fa      	bls.n	800d09a <_free_r+0x42>
 800d0a4:	6811      	ldr	r1, [r2, #0]
 800d0a6:	1850      	adds	r0, r2, r1
 800d0a8:	42a0      	cmp	r0, r4
 800d0aa:	d10b      	bne.n	800d0c4 <_free_r+0x6c>
 800d0ac:	6820      	ldr	r0, [r4, #0]
 800d0ae:	4401      	add	r1, r0
 800d0b0:	1850      	adds	r0, r2, r1
 800d0b2:	4283      	cmp	r3, r0
 800d0b4:	6011      	str	r1, [r2, #0]
 800d0b6:	d1e0      	bne.n	800d07a <_free_r+0x22>
 800d0b8:	6818      	ldr	r0, [r3, #0]
 800d0ba:	685b      	ldr	r3, [r3, #4]
 800d0bc:	6053      	str	r3, [r2, #4]
 800d0be:	4408      	add	r0, r1
 800d0c0:	6010      	str	r0, [r2, #0]
 800d0c2:	e7da      	b.n	800d07a <_free_r+0x22>
 800d0c4:	d902      	bls.n	800d0cc <_free_r+0x74>
 800d0c6:	230c      	movs	r3, #12
 800d0c8:	602b      	str	r3, [r5, #0]
 800d0ca:	e7d6      	b.n	800d07a <_free_r+0x22>
 800d0cc:	6820      	ldr	r0, [r4, #0]
 800d0ce:	1821      	adds	r1, r4, r0
 800d0d0:	428b      	cmp	r3, r1
 800d0d2:	bf04      	itt	eq
 800d0d4:	6819      	ldreq	r1, [r3, #0]
 800d0d6:	685b      	ldreq	r3, [r3, #4]
 800d0d8:	6063      	str	r3, [r4, #4]
 800d0da:	bf04      	itt	eq
 800d0dc:	1809      	addeq	r1, r1, r0
 800d0de:	6021      	streq	r1, [r4, #0]
 800d0e0:	6054      	str	r4, [r2, #4]
 800d0e2:	e7ca      	b.n	800d07a <_free_r+0x22>
 800d0e4:	bd38      	pop	{r3, r4, r5, pc}
 800d0e6:	bf00      	nop
 800d0e8:	200053e0 	.word	0x200053e0

0800d0ec <__sflush_r>:
 800d0ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f4:	0716      	lsls	r6, r2, #28
 800d0f6:	4605      	mov	r5, r0
 800d0f8:	460c      	mov	r4, r1
 800d0fa:	d454      	bmi.n	800d1a6 <__sflush_r+0xba>
 800d0fc:	684b      	ldr	r3, [r1, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	dc02      	bgt.n	800d108 <__sflush_r+0x1c>
 800d102:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d104:	2b00      	cmp	r3, #0
 800d106:	dd48      	ble.n	800d19a <__sflush_r+0xae>
 800d108:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d10a:	2e00      	cmp	r6, #0
 800d10c:	d045      	beq.n	800d19a <__sflush_r+0xae>
 800d10e:	2300      	movs	r3, #0
 800d110:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d114:	682f      	ldr	r7, [r5, #0]
 800d116:	6a21      	ldr	r1, [r4, #32]
 800d118:	602b      	str	r3, [r5, #0]
 800d11a:	d030      	beq.n	800d17e <__sflush_r+0x92>
 800d11c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d11e:	89a3      	ldrh	r3, [r4, #12]
 800d120:	0759      	lsls	r1, r3, #29
 800d122:	d505      	bpl.n	800d130 <__sflush_r+0x44>
 800d124:	6863      	ldr	r3, [r4, #4]
 800d126:	1ad2      	subs	r2, r2, r3
 800d128:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d12a:	b10b      	cbz	r3, 800d130 <__sflush_r+0x44>
 800d12c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d12e:	1ad2      	subs	r2, r2, r3
 800d130:	2300      	movs	r3, #0
 800d132:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d134:	6a21      	ldr	r1, [r4, #32]
 800d136:	4628      	mov	r0, r5
 800d138:	47b0      	blx	r6
 800d13a:	1c43      	adds	r3, r0, #1
 800d13c:	89a3      	ldrh	r3, [r4, #12]
 800d13e:	d106      	bne.n	800d14e <__sflush_r+0x62>
 800d140:	6829      	ldr	r1, [r5, #0]
 800d142:	291d      	cmp	r1, #29
 800d144:	d82b      	bhi.n	800d19e <__sflush_r+0xb2>
 800d146:	4a2a      	ldr	r2, [pc, #168]	@ (800d1f0 <__sflush_r+0x104>)
 800d148:	40ca      	lsrs	r2, r1
 800d14a:	07d6      	lsls	r6, r2, #31
 800d14c:	d527      	bpl.n	800d19e <__sflush_r+0xb2>
 800d14e:	2200      	movs	r2, #0
 800d150:	6062      	str	r2, [r4, #4]
 800d152:	04d9      	lsls	r1, r3, #19
 800d154:	6922      	ldr	r2, [r4, #16]
 800d156:	6022      	str	r2, [r4, #0]
 800d158:	d504      	bpl.n	800d164 <__sflush_r+0x78>
 800d15a:	1c42      	adds	r2, r0, #1
 800d15c:	d101      	bne.n	800d162 <__sflush_r+0x76>
 800d15e:	682b      	ldr	r3, [r5, #0]
 800d160:	b903      	cbnz	r3, 800d164 <__sflush_r+0x78>
 800d162:	6560      	str	r0, [r4, #84]	@ 0x54
 800d164:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d166:	602f      	str	r7, [r5, #0]
 800d168:	b1b9      	cbz	r1, 800d19a <__sflush_r+0xae>
 800d16a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d16e:	4299      	cmp	r1, r3
 800d170:	d002      	beq.n	800d178 <__sflush_r+0x8c>
 800d172:	4628      	mov	r0, r5
 800d174:	f7ff ff70 	bl	800d058 <_free_r>
 800d178:	2300      	movs	r3, #0
 800d17a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d17c:	e00d      	b.n	800d19a <__sflush_r+0xae>
 800d17e:	2301      	movs	r3, #1
 800d180:	4628      	mov	r0, r5
 800d182:	47b0      	blx	r6
 800d184:	4602      	mov	r2, r0
 800d186:	1c50      	adds	r0, r2, #1
 800d188:	d1c9      	bne.n	800d11e <__sflush_r+0x32>
 800d18a:	682b      	ldr	r3, [r5, #0]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d0c6      	beq.n	800d11e <__sflush_r+0x32>
 800d190:	2b1d      	cmp	r3, #29
 800d192:	d001      	beq.n	800d198 <__sflush_r+0xac>
 800d194:	2b16      	cmp	r3, #22
 800d196:	d11e      	bne.n	800d1d6 <__sflush_r+0xea>
 800d198:	602f      	str	r7, [r5, #0]
 800d19a:	2000      	movs	r0, #0
 800d19c:	e022      	b.n	800d1e4 <__sflush_r+0xf8>
 800d19e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1a2:	b21b      	sxth	r3, r3
 800d1a4:	e01b      	b.n	800d1de <__sflush_r+0xf2>
 800d1a6:	690f      	ldr	r7, [r1, #16]
 800d1a8:	2f00      	cmp	r7, #0
 800d1aa:	d0f6      	beq.n	800d19a <__sflush_r+0xae>
 800d1ac:	0793      	lsls	r3, r2, #30
 800d1ae:	680e      	ldr	r6, [r1, #0]
 800d1b0:	bf08      	it	eq
 800d1b2:	694b      	ldreq	r3, [r1, #20]
 800d1b4:	600f      	str	r7, [r1, #0]
 800d1b6:	bf18      	it	ne
 800d1b8:	2300      	movne	r3, #0
 800d1ba:	eba6 0807 	sub.w	r8, r6, r7
 800d1be:	608b      	str	r3, [r1, #8]
 800d1c0:	f1b8 0f00 	cmp.w	r8, #0
 800d1c4:	dde9      	ble.n	800d19a <__sflush_r+0xae>
 800d1c6:	6a21      	ldr	r1, [r4, #32]
 800d1c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d1ca:	4643      	mov	r3, r8
 800d1cc:	463a      	mov	r2, r7
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	47b0      	blx	r6
 800d1d2:	2800      	cmp	r0, #0
 800d1d4:	dc08      	bgt.n	800d1e8 <__sflush_r+0xfc>
 800d1d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1de:	81a3      	strh	r3, [r4, #12]
 800d1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1e8:	4407      	add	r7, r0
 800d1ea:	eba8 0800 	sub.w	r8, r8, r0
 800d1ee:	e7e7      	b.n	800d1c0 <__sflush_r+0xd4>
 800d1f0:	20400001 	.word	0x20400001

0800d1f4 <_fflush_r>:
 800d1f4:	b538      	push	{r3, r4, r5, lr}
 800d1f6:	690b      	ldr	r3, [r1, #16]
 800d1f8:	4605      	mov	r5, r0
 800d1fa:	460c      	mov	r4, r1
 800d1fc:	b913      	cbnz	r3, 800d204 <_fflush_r+0x10>
 800d1fe:	2500      	movs	r5, #0
 800d200:	4628      	mov	r0, r5
 800d202:	bd38      	pop	{r3, r4, r5, pc}
 800d204:	b118      	cbz	r0, 800d20e <_fflush_r+0x1a>
 800d206:	6a03      	ldr	r3, [r0, #32]
 800d208:	b90b      	cbnz	r3, 800d20e <_fflush_r+0x1a>
 800d20a:	f7ff fcc1 	bl	800cb90 <__sinit>
 800d20e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d0f3      	beq.n	800d1fe <_fflush_r+0xa>
 800d216:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d218:	07d0      	lsls	r0, r2, #31
 800d21a:	d404      	bmi.n	800d226 <_fflush_r+0x32>
 800d21c:	0599      	lsls	r1, r3, #22
 800d21e:	d402      	bmi.n	800d226 <_fflush_r+0x32>
 800d220:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d222:	f7ff ff08 	bl	800d036 <__retarget_lock_acquire_recursive>
 800d226:	4628      	mov	r0, r5
 800d228:	4621      	mov	r1, r4
 800d22a:	f7ff ff5f 	bl	800d0ec <__sflush_r>
 800d22e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d230:	07da      	lsls	r2, r3, #31
 800d232:	4605      	mov	r5, r0
 800d234:	d4e4      	bmi.n	800d200 <_fflush_r+0xc>
 800d236:	89a3      	ldrh	r3, [r4, #12]
 800d238:	059b      	lsls	r3, r3, #22
 800d23a:	d4e1      	bmi.n	800d200 <_fflush_r+0xc>
 800d23c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d23e:	f7ff fefb 	bl	800d038 <__retarget_lock_release_recursive>
 800d242:	e7dd      	b.n	800d200 <_fflush_r+0xc>

0800d244 <__swhatbuf_r>:
 800d244:	b570      	push	{r4, r5, r6, lr}
 800d246:	460c      	mov	r4, r1
 800d248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d24c:	2900      	cmp	r1, #0
 800d24e:	b096      	sub	sp, #88	@ 0x58
 800d250:	4615      	mov	r5, r2
 800d252:	461e      	mov	r6, r3
 800d254:	da0d      	bge.n	800d272 <__swhatbuf_r+0x2e>
 800d256:	89a3      	ldrh	r3, [r4, #12]
 800d258:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d25c:	f04f 0100 	mov.w	r1, #0
 800d260:	bf14      	ite	ne
 800d262:	2340      	movne	r3, #64	@ 0x40
 800d264:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d268:	2000      	movs	r0, #0
 800d26a:	6031      	str	r1, [r6, #0]
 800d26c:	602b      	str	r3, [r5, #0]
 800d26e:	b016      	add	sp, #88	@ 0x58
 800d270:	bd70      	pop	{r4, r5, r6, pc}
 800d272:	466a      	mov	r2, sp
 800d274:	f000 f848 	bl	800d308 <_fstat_r>
 800d278:	2800      	cmp	r0, #0
 800d27a:	dbec      	blt.n	800d256 <__swhatbuf_r+0x12>
 800d27c:	9901      	ldr	r1, [sp, #4]
 800d27e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d282:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d286:	4259      	negs	r1, r3
 800d288:	4159      	adcs	r1, r3
 800d28a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d28e:	e7eb      	b.n	800d268 <__swhatbuf_r+0x24>

0800d290 <__smakebuf_r>:
 800d290:	898b      	ldrh	r3, [r1, #12]
 800d292:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d294:	079d      	lsls	r5, r3, #30
 800d296:	4606      	mov	r6, r0
 800d298:	460c      	mov	r4, r1
 800d29a:	d507      	bpl.n	800d2ac <__smakebuf_r+0x1c>
 800d29c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d2a0:	6023      	str	r3, [r4, #0]
 800d2a2:	6123      	str	r3, [r4, #16]
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	6163      	str	r3, [r4, #20]
 800d2a8:	b003      	add	sp, #12
 800d2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2ac:	ab01      	add	r3, sp, #4
 800d2ae:	466a      	mov	r2, sp
 800d2b0:	f7ff ffc8 	bl	800d244 <__swhatbuf_r>
 800d2b4:	9f00      	ldr	r7, [sp, #0]
 800d2b6:	4605      	mov	r5, r0
 800d2b8:	4639      	mov	r1, r7
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	f7ff fb50 	bl	800c960 <_malloc_r>
 800d2c0:	b948      	cbnz	r0, 800d2d6 <__smakebuf_r+0x46>
 800d2c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2c6:	059a      	lsls	r2, r3, #22
 800d2c8:	d4ee      	bmi.n	800d2a8 <__smakebuf_r+0x18>
 800d2ca:	f023 0303 	bic.w	r3, r3, #3
 800d2ce:	f043 0302 	orr.w	r3, r3, #2
 800d2d2:	81a3      	strh	r3, [r4, #12]
 800d2d4:	e7e2      	b.n	800d29c <__smakebuf_r+0xc>
 800d2d6:	89a3      	ldrh	r3, [r4, #12]
 800d2d8:	6020      	str	r0, [r4, #0]
 800d2da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2de:	81a3      	strh	r3, [r4, #12]
 800d2e0:	9b01      	ldr	r3, [sp, #4]
 800d2e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d2e6:	b15b      	cbz	r3, 800d300 <__smakebuf_r+0x70>
 800d2e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2ec:	4630      	mov	r0, r6
 800d2ee:	f000 f81d 	bl	800d32c <_isatty_r>
 800d2f2:	b128      	cbz	r0, 800d300 <__smakebuf_r+0x70>
 800d2f4:	89a3      	ldrh	r3, [r4, #12]
 800d2f6:	f023 0303 	bic.w	r3, r3, #3
 800d2fa:	f043 0301 	orr.w	r3, r3, #1
 800d2fe:	81a3      	strh	r3, [r4, #12]
 800d300:	89a3      	ldrh	r3, [r4, #12]
 800d302:	431d      	orrs	r5, r3
 800d304:	81a5      	strh	r5, [r4, #12]
 800d306:	e7cf      	b.n	800d2a8 <__smakebuf_r+0x18>

0800d308 <_fstat_r>:
 800d308:	b538      	push	{r3, r4, r5, lr}
 800d30a:	4d07      	ldr	r5, [pc, #28]	@ (800d328 <_fstat_r+0x20>)
 800d30c:	2300      	movs	r3, #0
 800d30e:	4604      	mov	r4, r0
 800d310:	4608      	mov	r0, r1
 800d312:	4611      	mov	r1, r2
 800d314:	602b      	str	r3, [r5, #0]
 800d316:	f7f3 fe4a 	bl	8000fae <_fstat>
 800d31a:	1c43      	adds	r3, r0, #1
 800d31c:	d102      	bne.n	800d324 <_fstat_r+0x1c>
 800d31e:	682b      	ldr	r3, [r5, #0]
 800d320:	b103      	cbz	r3, 800d324 <_fstat_r+0x1c>
 800d322:	6023      	str	r3, [r4, #0]
 800d324:	bd38      	pop	{r3, r4, r5, pc}
 800d326:	bf00      	nop
 800d328:	20005520 	.word	0x20005520

0800d32c <_isatty_r>:
 800d32c:	b538      	push	{r3, r4, r5, lr}
 800d32e:	4d06      	ldr	r5, [pc, #24]	@ (800d348 <_isatty_r+0x1c>)
 800d330:	2300      	movs	r3, #0
 800d332:	4604      	mov	r4, r0
 800d334:	4608      	mov	r0, r1
 800d336:	602b      	str	r3, [r5, #0]
 800d338:	f7f3 fe49 	bl	8000fce <_isatty>
 800d33c:	1c43      	adds	r3, r0, #1
 800d33e:	d102      	bne.n	800d346 <_isatty_r+0x1a>
 800d340:	682b      	ldr	r3, [r5, #0]
 800d342:	b103      	cbz	r3, 800d346 <_isatty_r+0x1a>
 800d344:	6023      	str	r3, [r4, #0]
 800d346:	bd38      	pop	{r3, r4, r5, pc}
 800d348:	20005520 	.word	0x20005520

0800d34c <_init>:
 800d34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34e:	bf00      	nop
 800d350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d352:	bc08      	pop	{r3}
 800d354:	469e      	mov	lr, r3
 800d356:	4770      	bx	lr

0800d358 <_fini>:
 800d358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d35a:	bf00      	nop
 800d35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d35e:	bc08      	pop	{r3}
 800d360:	469e      	mov	lr, r3
 800d362:	4770      	bx	lr
