<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1392</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1392-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1392.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-112&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:213px;left:185px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:213px;left:357px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:213px;left:448px;white-space:nowrap" class="ft04">XD&#160;Bit&#160;Disable (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:258px;left:185px;white-space:nowrap" class="ft02">37:35</p>
<p style="position:absolute;top:258px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:281px;left:185px;white-space:nowrap" class="ft02">38</p>
<p style="position:absolute;top:281px;left:357px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:281px;left:448px;white-space:nowrap" class="ft05">Turbo&#160;Mode&#160;Disable&#160;(R/W)<br/>When set to&#160;1 on&#160;processors&#160;that&#160;support Intel&#160;Turbo Boost&#160;</p>
<p style="position:absolute;top:319px;left:448px;white-space:nowrap" class="ft02">Technology,&#160;the&#160;turbo&#160;mode&#160;feature is disabled and the IDA_Enable&#160;</p>
<p style="position:absolute;top:335px;left:448px;white-space:nowrap" class="ft05">feature flag will be clear (CPUID.06H: EAX[1]=0).<br/>When set to&#160;a 0&#160;on processors&#160;that&#160;support IDA,&#160;CPUID.06H:&#160;</p>
<p style="position:absolute;top:373px;left:448px;white-space:nowrap" class="ft05">EAX[1]&#160;reports&#160;the processor’s&#160;support of&#160;turbo mode&#160;is&#160;enabled.<br/>Note:&#160;the power-on default value is used by BIOS to&#160;detect&#160;</p>
<p style="position:absolute;top:411px;left:448px;white-space:nowrap" class="ft02">hardware&#160;support of&#160;turbo mode. If&#160;power-on&#160;default value is&#160;1,&#160;</p>
<p style="position:absolute;top:427px;left:448px;white-space:nowrap" class="ft02">turbo mode is available in&#160;the processor.&#160;If&#160;power-on&#160;default value&#160;</p>
<p style="position:absolute;top:444px;left:448px;white-space:nowrap" class="ft02">is 0, turbo mode is&#160;not available.</p>
<p style="position:absolute;top:468px;left:185px;white-space:nowrap" class="ft02">63:39</p>
<p style="position:absolute;top:468px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:492px;left:79px;white-space:nowrap" class="ft02">1A2H</p>
<p style="position:absolute;top:492px;left:139px;white-space:nowrap" class="ft02">418</p>
<p style="position:absolute;top:492px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:508px;left:185px;white-space:nowrap" class="ft02">TEMPERATURE_TARGET</p>
<p style="position:absolute;top:492px;left:357px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:532px;left:185px;white-space:nowrap" class="ft02">15:0</p>
<p style="position:absolute;top:532px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:556px;left:185px;white-space:nowrap" class="ft02">23:16</p>
<p style="position:absolute;top:556px;left:448px;white-space:nowrap" class="ft04">Temperature Target&#160;(R)&#160;<br/>The&#160;minimum&#160;temperature at&#160;which PROCHOT# will be&#160;asserted.&#160;</p>
<p style="position:absolute;top:593px;left:448px;white-space:nowrap" class="ft02">The value&#160;is degree&#160;C.</p>
<p style="position:absolute;top:618px;left:185px;white-space:nowrap" class="ft02">63:24</p>
<p style="position:absolute;top:618px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:642px;left:79px;white-space:nowrap" class="ft02">1A4H</p>
<p style="position:absolute;top:642px;left:139px;white-space:nowrap" class="ft02">420</p>
<p style="position:absolute;top:642px;left:185px;white-space:nowrap" class="ft02">MSR_MISC_FEATURE_</p>
<p style="position:absolute;top:658px;left:185px;white-space:nowrap" class="ft02">CONTROL</p>
<p style="position:absolute;top:642px;left:448px;white-space:nowrap" class="ft02">Miscellaneous Feature&#160;Control (R/W)&#160;</p>
<p style="position:absolute;top:682px;left:185px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:682px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:682px;left:448px;white-space:nowrap" class="ft04">L2&#160;Hardware&#160;Prefetcher&#160;Disable&#160;(R/W)&#160;<br/>If&#160;1,&#160;disables the L2&#160;hardware&#160;prefetcher,&#160;which&#160;fetches additional&#160;</p>
<p style="position:absolute;top:719px;left:448px;white-space:nowrap" class="ft02">lines&#160;of&#160;code or data&#160;into&#160;the L2 cache.</p>
<p style="position:absolute;top:744px;left:185px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:744px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:744px;left:448px;white-space:nowrap" class="ft04">L2 Adjacent&#160;Cache Line Prefetcher Disable (R/W)&#160;<br/>If&#160;1,&#160;disables the adjacent&#160;cache&#160;line&#160;prefetcher, which fetches the&#160;</p>
<p style="position:absolute;top:781px;left:448px;white-space:nowrap" class="ft02">cache line that&#160;comprises a cache line&#160;pair&#160;(128&#160;bytes).</p>
<p style="position:absolute;top:805px;left:185px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:805px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:805px;left:448px;white-space:nowrap" class="ft05">DCU&#160;Hardware&#160;Prefetcher&#160;Disable&#160;(R/W)&#160;<br/>If&#160;1,&#160;disables the L1&#160;data cache&#160;prefetcher, which&#160;fetches&#160;the next&#160;</p>
<p style="position:absolute;top:843px;left:448px;white-space:nowrap" class="ft02">cache line into&#160;L1 data cache.</p>
<p style="position:absolute;top:867px;left:185px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:867px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:867px;left:448px;white-space:nowrap" class="ft04">DCU&#160;IP&#160;Prefetcher&#160;Disable&#160;(R/W)&#160;<br/>If 1, disables the L1 data cache IP prefetcher, which uses&#160;</p>
<p style="position:absolute;top:904px;left:448px;white-space:nowrap" class="ft02">sequential load&#160;history (based&#160;on&#160;instruction&#160;Pointer of&#160;previous&#160;</p>
<p style="position:absolute;top:921px;left:448px;white-space:nowrap" class="ft02">loads) to&#160;determine whether to&#160;prefetch&#160;additional lines.</p>
<p style="position:absolute;top:944px;left:185px;white-space:nowrap" class="ft02">63:4</p>
<p style="position:absolute;top:944px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:969px;left:79px;white-space:nowrap" class="ft02">1A6H</p>
<p style="position:absolute;top:969px;left:139px;white-space:nowrap" class="ft02">422</p>
<p style="position:absolute;top:969px;left:185px;white-space:nowrap" class="ft02">MSR_OFFCORE_RSP_0</p>
<p style="position:absolute;top:969px;left:357px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:969px;left:448px;white-space:nowrap" class="ft02">Offcore Response&#160;Event&#160;Select Register (R/W)</p>
<p style="position:absolute;top:993px;left:79px;white-space:nowrap" class="ft02">1AAH</p>
<p style="position:absolute;top:993px;left:139px;white-space:nowrap" class="ft02">426</p>
<p style="position:absolute;top:993px;left:185px;white-space:nowrap" class="ft02">MSR_MISC_PWR_MGMT</p>
<p style="position:absolute;top:993px;left:448px;white-space:nowrap" class="ft02">See http://biosbits.org.</p>
<p style="position:absolute;top:100px;left:126px;white-space:nowrap" class="ft03">Table 35-13. &#160;MSRs in Processors&#160;Based&#160;on&#160;Intel® Microarchitecture Code&#160;Name&#160;Nehalem&#160;(Contd.)</p>
<p style="position:absolute;top:148px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:164px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:164px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:148px;left:378px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:164px;left:594px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:189px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:189px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
