
IOL_Gateway_Test_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c5ec  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800c7cc  0800c7cc  0000d7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca48  0800ca48  0000e234  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca48  0800ca48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca50  0800ca50  0000e234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca50  0800ca50  0000da50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca54  0800ca54  0000da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  0800ca58  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d00  20000234  0800cc8c  0000e234  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f34  0800cc8c  0000ef34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e234  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fdac  00000000  00000000  0000e264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004dc0  00000000  00000000  0002e010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e0  00000000  00000000  00032dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c4  00000000  00000000  000347b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006ffb  00000000  00000000  00035b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022860  00000000  00000000  0003cb6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdd9d  00000000  00000000  0005f3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012d16c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007294  00000000  00000000  0012d1b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00134444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000234 	.word	0x20000234
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c7b4 	.word	0x0800c7b4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000238 	.word	0x20000238
 800021c:	0800c7b4 	.word	0x0800c7b4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80005b6:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <MX_DMA_Init+0x50>)
 80005b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005ba:	4a11      	ldr	r2, [pc, #68]	@ (8000600 <MX_DMA_Init+0x50>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <MX_DMA_Init+0x50>)
 80005c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <MX_DMA_Init+0x50>)
 80005d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000600 <MX_DMA_Init+0x50>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <MX_DMA_Init+0x50>)
 80005dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2100      	movs	r1, #0
 80005ea:	200b      	movs	r0, #11
 80005ec:	f001 fba5 	bl	8001d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005f0:	200b      	movs	r0, #11
 80005f2:	f001 fbbc 	bl	8001d6e <HAL_NVIC_EnableIRQ>

}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40021000 	.word	0x40021000

08000604 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
 8000612:	605a      	str	r2, [r3, #4]
 8000614:	609a      	str	r2, [r3, #8]
 8000616:	60da      	str	r2, [r3, #12]
 8000618:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	4b43      	ldr	r3, [pc, #268]	@ (8000728 <MX_GPIO_Init+0x124>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	4a42      	ldr	r2, [pc, #264]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000626:	4b40      	ldr	r3, [pc, #256]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	f003 0304 	and.w	r3, r3, #4
 800062e:	613b      	str	r3, [r7, #16]
 8000630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000632:	4b3d      	ldr	r3, [pc, #244]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	4a3c      	ldr	r2, [pc, #240]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000638:	f043 0320 	orr.w	r3, r3, #32
 800063c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063e:	4b3a      	ldr	r3, [pc, #232]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	f003 0320 	and.w	r3, r3, #32
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b37      	ldr	r3, [pc, #220]	@ (8000728 <MX_GPIO_Init+0x124>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	4a36      	ldr	r2, [pc, #216]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000650:	f043 0301 	orr.w	r3, r3, #1
 8000654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000656:	4b34      	ldr	r3, [pc, #208]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	f003 0301 	and.w	r3, r3, #1
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000662:	4b31      	ldr	r3, [pc, #196]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	4a30      	ldr	r2, [pc, #192]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000668:	f043 0302 	orr.w	r3, r3, #2
 800066c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066e:	4b2e      	ldr	r3, [pc, #184]	@ (8000728 <MX_GPIO_Init+0x124>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	f003 0302 	and.w	r3, r3, #2
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000680:	482a      	ldr	r0, [pc, #168]	@ (800072c <MX_GPIO_Init+0x128>)
 8000682:	f002 f843 	bl	800270c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	2140      	movs	r1, #64	@ 0x40
 800068a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800068e:	f002 f83d 	bl	800270c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000692:	2200      	movs	r2, #0
 8000694:	2101      	movs	r1, #1
 8000696:	4826      	ldr	r0, [pc, #152]	@ (8000730 <MX_GPIO_Init+0x12c>)
 8000698:	f002 f838 	bl	800270c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800069c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80006a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a2:	2301      	movs	r3, #1
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006aa:	2300      	movs	r3, #0
 80006ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	481d      	ldr	r0, [pc, #116]	@ (800072c <MX_GPIO_Init+0x128>)
 80006b6:	f001 fea7 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80006ba:	23a0      	movs	r3, #160	@ 0xa0
 80006bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	4619      	mov	r1, r3
 80006ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d2:	f001 fe99 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80006d6:	2340      	movs	r3, #64	@ 0x40
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	2301      	movs	r3, #1
 80006dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	2300      	movs	r3, #0
 80006e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f001 fe8a 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006f4:	2301      	movs	r3, #1
 80006f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000700:	2300      	movs	r3, #0
 8000702:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	4809      	ldr	r0, [pc, #36]	@ (8000730 <MX_GPIO_Init+0x12c>)
 800070c:	f001 fe7c 	bl	8002408 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000710:	2200      	movs	r2, #0
 8000712:	2100      	movs	r1, #0
 8000714:	2017      	movs	r0, #23
 8000716:	f001 fb10 	bl	8001d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800071a:	2017      	movs	r0, #23
 800071c:	f001 fb27 	bl	8001d6e <HAL_NVIC_EnableIRQ>

}
 8000720:	bf00      	nop
 8000722:	3728      	adds	r7, #40	@ 0x28
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40021000 	.word	0x40021000
 800072c:	48000800 	.word	0x48000800
 8000730:	48000400 	.word	0x48000400

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000738:	f001 f991 	bl	8001a5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073c:	f000 f838 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000740:	f7ff ff60 	bl	8000604 <MX_GPIO_Init>
  MX_DMA_Init();
 8000744:	f7ff ff34 	bl	80005b0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000748:	f000 fc2c 	bl	8000fa4 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 800074c:	f00a fb74 	bl	800ae38 <MX_USB_Device_Init>
  MX_TIM1_Init();
 8000750:	f000 fbae 	bl	8000eb0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Q_Init(&USB_TX_Q, (uint8_t *) USB_TX_Data, quedata_arraylength);
 8000754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000758:	490f      	ldr	r1, [pc, #60]	@ (8000798 <main+0x64>)
 800075a:	4810      	ldr	r0, [pc, #64]	@ (800079c <main+0x68>)
 800075c:	f000 f879 	bl	8000852 <Q_Init>

  HAL_Delay(3000);
 8000760:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000764:	f001 f9ec 	bl	8001b40 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim1);
 8000768:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <main+0x6c>)
 800076a:	f004 fd4f 	bl	800520c <HAL_TIM_Base_Start_IT>
  GetClockSourcePrint();
 800076e:	f000 fd4f 	bl	8001210 <GetClockSourcePrint>
  BootMessagePrint();
 8000772:	f000 fd1d 	bl	80011b0 <BootMessagePrint>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)uart1_rx_IDLE_buf, UART_RX_IDLE_BUFSIZE);
 8000776:	2264      	movs	r2, #100	@ 0x64
 8000778:	490a      	ldr	r1, [pc, #40]	@ (80007a4 <main+0x70>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <main+0x74>)
 800077c:	f006 ffe0 	bl	8007740 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8000780:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <main+0x78>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <main+0x78>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f022 0204 	bic.w	r2, r2, #4
 800078e:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    User_Toggle_Led();
 8000790:	f000 fcf8 	bl	8001184 <User_Toggle_Led>
 8000794:	e7fc      	b.n	8000790 <main+0x5c>
 8000796:	bf00      	nop
 8000798:	2000079c 	.word	0x2000079c
 800079c:	200003a4 	.word	0x200003a4
 80007a0:	20000258 	.word	0x20000258
 80007a4:	20000b88 	.word	0x20000b88
 80007a8:	200002a4 	.word	0x200002a4
 80007ac:	20000338 	.word	0x20000338

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b094      	sub	sp, #80	@ 0x50
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 0318 	add.w	r3, r7, #24
 80007ba:	2238      	movs	r2, #56	@ 0x38
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f00b fa66 	bl	800bc90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
 80007d0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f003 fcf0 	bl	80041b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80007d8:	2321      	movs	r3, #33	@ 0x21
 80007da:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007e0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007e2:	2301      	movs	r3, #1
 80007e4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ea:	2303      	movs	r3, #3
 80007ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80007ee:	2306      	movs	r3, #6
 80007f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007f2:	2355      	movs	r3, #85	@ 0x55
 80007f4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f6:	2302      	movs	r3, #2
 80007f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80007fa:	2304      	movs	r3, #4
 80007fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007fe:	2302      	movs	r3, #2
 8000800:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000802:	f107 0318 	add.w	r3, r7, #24
 8000806:	4618      	mov	r0, r3
 8000808:	f003 fd8a 	bl	8004320 <HAL_RCC_OscConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000812:	f000 f818 	bl	8000846 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000816:	230f      	movs	r3, #15
 8000818:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081a:	2303      	movs	r3, #3
 800081c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	2104      	movs	r1, #4
 800082e:	4618      	mov	r0, r3
 8000830:	f004 f888 	bl	8004944 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800083a:	f000 f804 	bl	8000846 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084a:	b672      	cpsid	i
}
 800084c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800084e:	bf00      	nop
 8000850:	e7fd      	b.n	800084e <Error_Handler+0x8>

08000852 <Q_Init>:
#include "queue.h"

void Q_Init(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000852:	b480      	push	{r7}
 8000854:	b085      	sub	sp, #20
 8000856:	af00      	add	r7, sp, #0
 8000858:	60f8      	str	r0, [r7, #12]
 800085a:	60b9      	str	r1, [r7, #8]
 800085c:	4613      	mov	r3, r2
 800085e:	80fb      	strh	r3, [r7, #6]
    queue->idx_read = 0;
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2200      	movs	r2, #0
 8000864:	809a      	strh	r2, [r3, #4]
    queue->idx_write = 0;
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	2200      	movs	r2, #0
 800086a:	805a      	strh	r2, [r3, #2]
    queue->count_full = 0;
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2200      	movs	r2, #0
 8000870:	80da      	strh	r2, [r3, #6]
    queue->count_empty = 0;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	2200      	movs	r2, #0
 8000876:	811a      	strh	r2, [r3, #8]
    queue->size = len;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	88fa      	ldrh	r2, [r7, #6]
 800087c:	801a      	strh	r2, [r3, #0]
    queue->data = data;
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	68ba      	ldr	r2, [r7, #8]
 8000882:	60da      	str	r2, [r3, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <Q_Write>:

void Q_Clear(Q_queue_t *queue){
    queue->idx_write = queue->idx_read;
}

bool Q_Write(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	4613      	mov	r3, r2
 800089c:	80fb      	strh	r3, [r7, #6]
    int empty_bytes;
    uint16_t next_idx;
    uint16_t num_first;
    bool ret = false;
 800089e:	2300      	movs	r3, #0
 80008a0:	77fb      	strb	r3, [r7, #31]
    
    empty_bytes = Q_NumEmptyBytes(queue);  
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f8ea 	bl	8000a7c <Q_NumEmptyBytes>
 80008a8:	4603      	mov	r3, r0
 80008aa:	61bb      	str	r3, [r7, #24]
    if(empty_bytes >= len){
 80008ac:	88fb      	ldrh	r3, [r7, #6]
 80008ae:	69ba      	ldr	r2, [r7, #24]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	db44      	blt.n	800093e <Q_Write+0xae>
        next_idx = queue->idx_write + len;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	4413      	add	r3, r2
 80008c0:	82fb      	strh	r3, [r7, #22]
        if(next_idx < queue->size){
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	8afa      	ldrh	r2, [r7, #22]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d20b      	bcs.n	80008e4 <Q_Write+0x54>
            memcpy(&(queue->data[queue->idx_write]),data,len);  //memcpy(dest,source,num)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80008d6:	4413      	add	r3, r2
 80008d8:	88fa      	ldrh	r2, [r7, #6]
 80008da:	68b9      	ldr	r1, [r7, #8]
 80008dc:	4618      	mov	r0, r3
 80008de:	f00b fa52 	bl	800bd86 <memcpy>
 80008e2:	e01d      	b.n	8000920 <Q_Write+0x90>
        }
        else{
            num_first = queue->size-queue->idx_write;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	881a      	ldrh	r2, [r3, #0]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	82bb      	strh	r3, [r7, #20]
            memcpy(&(queue->data[queue->idx_write]),data,num_first);
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	68fa      	ldr	r2, [r7, #12]
 80008fa:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80008fe:	4413      	add	r3, r2
 8000900:	8aba      	ldrh	r2, [r7, #20]
 8000902:	68b9      	ldr	r1, [r7, #8]
 8000904:	4618      	mov	r0, r3
 8000906:	f00b fa3e 	bl	800bd86 <memcpy>
            memcpy(&(queue->data[0]),&(data[num_first]),len-num_first);
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	68d8      	ldr	r0, [r3, #12]
 800090e:	8abb      	ldrh	r3, [r7, #20]
 8000910:	68ba      	ldr	r2, [r7, #8]
 8000912:	18d1      	adds	r1, r2, r3
 8000914:	88fa      	ldrh	r2, [r7, #6]
 8000916:	8abb      	ldrh	r3, [r7, #20]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	461a      	mov	r2, r3
 800091c:	f00b fa33 	bl	800bd86 <memcpy>
        }        
        queue->idx_write = next_idx % queue->size;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	881a      	ldrh	r2, [r3, #0]
 8000924:	8afb      	ldrh	r3, [r7, #22]
 8000926:	fbb3 f1f2 	udiv	r1, r3, r2
 800092a:	fb01 f202 	mul.w	r2, r1, r2
 800092e:	1a9b      	subs	r3, r3, r2
 8000930:	b29b      	uxth	r3, r3
 8000932:	b21a      	sxth	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	805a      	strh	r2, [r3, #2]
        ret = true;        
 8000938:	2301      	movs	r3, #1
 800093a:	77fb      	strb	r3, [r7, #31]
 800093c:	e00e      	b.n	800095c <Q_Write+0xcc>
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);      
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	88db      	ldrh	r3, [r3, #6]
 8000942:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000946:	4293      	cmp	r3, r2
 8000948:	d004      	beq.n	8000954 <Q_Write+0xc4>
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	88db      	ldrh	r3, [r3, #6]
 800094e:	3301      	adds	r3, #1
 8000950:	b29a      	uxth	r2, r3
 8000952:	e001      	b.n	8000958 <Q_Write+0xc8>
 8000954:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	80da      	strh	r2, [r3, #6]
    return ret;    
 800095c:	7ffb      	ldrb	r3, [r7, #31]
}
 800095e:	4618      	mov	r0, r3
 8000960:	3720      	adds	r7, #32
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <Q_Read>:
    }
    else    queue->count_full = _upperlimit(queue->count_full+1,0xFFFF);
    return ret;    
}

bool Q_Read(Q_queue_t *queue, uint8_t *data, uint16_t len){
 8000966:	b580      	push	{r7, lr}
 8000968:	b086      	sub	sp, #24
 800096a:	af00      	add	r7, sp, #0
 800096c:	60f8      	str	r0, [r7, #12]
 800096e:	60b9      	str	r1, [r7, #8]
 8000970:	4613      	mov	r3, r2
 8000972:	80fb      	strh	r3, [r7, #6]
    bool ret;
    uint16_t next_idx;
    uint16_t num_first;

    if(Q_NumContents(queue) >= len){
 8000974:	68f8      	ldr	r0, [r7, #12]
 8000976:	f000 f864 	bl	8000a42 <Q_NumContents>
 800097a:	4603      	mov	r3, r0
 800097c:	461a      	mov	r2, r3
 800097e:	88fb      	ldrh	r3, [r7, #6]
 8000980:	4293      	cmp	r3, r2
 8000982:	d848      	bhi.n	8000a16 <Q_Read+0xb0>
        next_idx = queue->idx_read + len;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800098a:	b29a      	uxth	r2, r3
 800098c:	88fb      	ldrh	r3, [r7, #6]
 800098e:	4413      	add	r3, r2
 8000990:	82bb      	strh	r3, [r7, #20]
        if(next_idx < queue->size){
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	881b      	ldrh	r3, [r3, #0]
 8000996:	8aba      	ldrh	r2, [r7, #20]
 8000998:	429a      	cmp	r2, r3
 800099a:	d20b      	bcs.n	80009b4 <Q_Read+0x4e>
            memcpy(data,&(queue->data[queue->idx_read]),len);  //memcpy(dest,source,num)
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	68fa      	ldr	r2, [r7, #12]
 80009a2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009a6:	4413      	add	r3, r2
 80009a8:	88fa      	ldrh	r2, [r7, #6]
 80009aa:	4619      	mov	r1, r3
 80009ac:	68b8      	ldr	r0, [r7, #8]
 80009ae:	f00b f9ea 	bl	800bd86 <memcpy>
 80009b2:	e01d      	b.n	80009f0 <Q_Read+0x8a>
        }
        else{
            num_first = queue->size-queue->idx_read;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	881a      	ldrh	r2, [r3, #0]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009be:	b29b      	uxth	r3, r3
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	827b      	strh	r3, [r7, #18]
            memcpy(data,&(queue->data[queue->idx_read]),num_first);  //memcpy(dest,source,num)
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	68fa      	ldr	r2, [r7, #12]
 80009ca:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	8a7a      	ldrh	r2, [r7, #18]
 80009d2:	4619      	mov	r1, r3
 80009d4:	68b8      	ldr	r0, [r7, #8]
 80009d6:	f00b f9d6 	bl	800bd86 <memcpy>
            memcpy(&(data[num_first]),&(queue->data[0]),len-num_first);
 80009da:	8a7b      	ldrh	r3, [r7, #18]
 80009dc:	68ba      	ldr	r2, [r7, #8]
 80009de:	18d0      	adds	r0, r2, r3
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	68d9      	ldr	r1, [r3, #12]
 80009e4:	88fa      	ldrh	r2, [r7, #6]
 80009e6:	8a7b      	ldrh	r3, [r7, #18]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	461a      	mov	r2, r3
 80009ec:	f00b f9cb 	bl	800bd86 <memcpy>
        }        
        queue->idx_read = (queue->idx_read+len)%queue->size;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009f6:	461a      	mov	r2, r3
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	4413      	add	r3, r2
 80009fc:	68fa      	ldr	r2, [r7, #12]
 80009fe:	8812      	ldrh	r2, [r2, #0]
 8000a00:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a04:	fb01 f202 	mul.w	r2, r1, r2
 8000a08:	1a9b      	subs	r3, r3, r2
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	809a      	strh	r2, [r3, #4]
        ret = true;
 8000a10:	2301      	movs	r3, #1
 8000a12:	75fb      	strb	r3, [r7, #23]
 8000a14:	e010      	b.n	8000a38 <Q_Read+0xd2>
    }
    else{
        queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	891b      	ldrh	r3, [r3, #8]
 8000a1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d004      	beq.n	8000a2c <Q_Read+0xc6>
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	891b      	ldrh	r3, [r3, #8]
 8000a26:	3301      	adds	r3, #1
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	e001      	b.n	8000a30 <Q_Read+0xca>
 8000a2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	811a      	strh	r2, [r3, #8]
        ret = false;
 8000a34:	2300      	movs	r3, #0
 8000a36:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8000a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <Q_NumContents>:
    else    queue->count_empty = _upperlimit(queue->count_empty+1,0xFFFF);
    return ret;
}


uint16_t Q_NumContents(Q_queue_t *queue){
 8000a42:	b480      	push	{r7}
 8000a44:	b083      	sub	sp, #12
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
    return (uint16_t)((queue->size + queue->idx_write - queue->idx_read)%(queue->size));    
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	461a      	mov	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a56:	4413      	add	r3, r2
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8000a5e:	1a9b      	subs	r3, r3, r2
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	8812      	ldrh	r2, [r2, #0]
 8000a64:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a68:	fb01 f202 	mul.w	r2, r1, r2
 8000a6c:	1a9b      	subs	r3, r3, r2
 8000a6e:	b29b      	uxth	r3, r3
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <Q_NumEmptyBytes>:

uint16_t Q_NumEmptyBytes(Q_queue_t *queue){
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
    return queue->size - (int)Q_NumContents(queue) - 1;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	881c      	ldrh	r4, [r3, #0]
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff ffda 	bl	8000a42 <Q_NumContents>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	1ae3      	subs	r3, r4, r3
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	3b01      	subs	r3, #1
 8000a96:	b29b      	uxth	r3, r3
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd90      	pop	{r4, r7, pc}

08000aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abe:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac2:	4a08      	ldr	r2, [pc, #32]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aca:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <HAL_MspInit+0x44>)
 8000acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ad6:	f003 fc13 	bl	8004300 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40021000 	.word	0x40021000

08000ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <NMI_Handler+0x4>

08000af0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <HardFault_Handler+0x4>

08000af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <MemManage_Handler+0x4>

08000b00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <BusFault_Handler+0x4>

08000b08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <UsageFault_Handler+0x4>

08000b10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b3e:	f000 ffe1 	bl	8001b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
	...

08000b48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000b4c:	4802      	ldr	r0, [pc, #8]	@ (8000b58 <DMA1_Channel1_IRQHandler+0x10>)
 8000b4e:	f001 fb0c 	bl	800216a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	20000338 	.word	0x20000338

08000b5c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000b60:	4802      	ldr	r0, [pc, #8]	@ (8000b6c <USB_LP_IRQHandler+0x10>)
 8000b62:	f001 ff18 	bl	8002996 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200018ec 	.word	0x200018ec

08000b70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000b74:	2020      	movs	r0, #32
 8000b76:	f001 fdfb 	bl	8002770 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000b7a:	2080      	movs	r0, #128	@ 0x80
 8000b7c:	f001 fdf8 	bl	8002770 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b88:	4802      	ldr	r0, [pc, #8]	@ (8000b94 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000b8a:	f004 fba9 	bl	80052e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000258 	.word	0x20000258

08000b98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if ((__HAL_UART_GET_FLAG(&huart1, UART_FLAG_FE)) || (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_ORE)))
 8000b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd4 <USART1_IRQHandler+0x3c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	69db      	ldr	r3, [r3, #28]
 8000ba2:	f003 0302 	and.w	r3, r3, #2
 8000ba6:	2b02      	cmp	r3, #2
 8000ba8:	d006      	beq.n	8000bb8 <USART1_IRQHandler+0x20>
 8000baa:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd4 <USART1_IRQHandler+0x3c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	69db      	ldr	r3, [r3, #28]
 8000bb0:	f003 0308 	and.w	r3, r3, #8
 8000bb4:	2b08      	cmp	r3, #8
 8000bb6:	d107      	bne.n	8000bc8 <USART1_IRQHandler+0x30>
  {
    __HAL_UART_CLEAR_OREFLAG(&huart1);
 8000bb8:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <USART1_IRQHandler+0x3c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2208      	movs	r2, #8
 8000bbe:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart1);
 8000bc0:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <USART1_IRQHandler+0x3c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	621a      	str	r2, [r3, #32]
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bc8:	4802      	ldr	r0, [pc, #8]	@ (8000bd4 <USART1_IRQHandler+0x3c>)
 8000bca:	f005 f8df 	bl	8005d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200002a4 	.word	0x200002a4

08000bd8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint16_t num = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	81fb      	strh	r3, [r7, #14]

  if ( (num = Q_NumContents(&USB_TX_Q)) > 0 )
 8000be4:	4818      	ldr	r0, [pc, #96]	@ (8000c48 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000be6:	f7ff ff2c 	bl	8000a42 <Q_NumContents>
 8000bea:	4603      	mov	r3, r0
 8000bec:	81fb      	strh	r3, [r7, #14]
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d016      	beq.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
    if (CDC_Transmit_Is_Busy() != USBD_BUSY)
 8000bf4:	f00a fa16 	bl	800b024 <CDC_Transmit_Is_Busy>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d011      	beq.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
      queDataNum += num;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c00:	881a      	ldrh	r2, [r3, #0]
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	4413      	add	r3, r2
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000c0a:	801a      	strh	r2, [r3, #0]

      Q_Read(&USB_TX_Q, (uint8_t *)queData, num);
 8000c0c:	89fb      	ldrh	r3, [r7, #14]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	490f      	ldr	r1, [pc, #60]	@ (8000c50 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c12:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000c14:	f7ff fea7 	bl	8000966 <Q_Read>

      CDC_Transmit_FS(queData, num);
 8000c18:	89fb      	ldrh	r3, [r7, #14]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000c1e:	f00a f9c9 	bl	800afb4 <CDC_Transmit_FS>
    }
  }

  if (htim->Instance == TIM1)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a0b      	ldr	r2, [pc, #44]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d109      	bne.n	8000c40 <HAL_TIM_PeriodElapsedCallback+0x68>
  {
    TIM1_CNT_1++;
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	4a09      	ldr	r2, [pc, #36]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000c34:	6013      	str	r3, [r2, #0]
    TIM1_CNT_2++;
 8000c36:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	4a07      	ldr	r2, [pc, #28]	@ (8000c5c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c3e:	6013      	str	r3, [r2, #0]
  }
}
 8000c40:	bf00      	nop
 8000c42:	3710      	adds	r7, #16
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	200003a4 	.word	0x200003a4
 8000c4c:	200003a0 	.word	0x200003a0
 8000c50:	200003b4 	.word	0x200003b4
 8000c54:	40012c00 	.word	0x40012c00
 8000c58:	20000398 	.word	0x20000398
 8000c5c:	2000039c 	.word	0x2000039c

08000c60 <HAL_UARTEx_RxEventCallback>:

uint8_t IOL_Rx_IDLEFlag = 0;
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	460b      	mov	r3, r1
 8000c6a:	807b      	strh	r3, [r7, #2]
  uart_rx_IDLE_TotalCnt += Size;
 8000c6c:	887a      	ldrh	r2, [r7, #2]
 8000c6e:	4b31      	ldr	r3, [pc, #196]	@ (8000d34 <HAL_UARTEx_RxEventCallback+0xd4>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	4a2f      	ldr	r2, [pc, #188]	@ (8000d34 <HAL_UARTEx_RxEventCallback+0xd4>)
 8000c76:	6013      	str	r3, [r2, #0]
  
  if (huart->Instance == USART1)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a2e      	ldr	r2, [pc, #184]	@ (8000d38 <HAL_UARTEx_RxEventCallback+0xd8>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d153      	bne.n	8000d2a <HAL_UARTEx_RxEventCallback+0xca>
    // {
    //   IOL_RX_CONTINUE_FLAG = 0;
    //   return;
    // }

    if (uart_rx_IDLE_TotalCnt >= 3)
 8000c82:	4b2c      	ldr	r3, [pc, #176]	@ (8000d34 <HAL_UARTEx_RxEventCallback+0xd4>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d912      	bls.n	8000cb0 <HAL_UARTEx_RxEventCallback+0x50>
    {
      DEBUG_GPIO_TOGGLE;
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	482b      	ldr	r0, [pc, #172]	@ (8000d3c <HAL_UARTEx_RxEventCallback+0xdc>)
 8000c8e:	f001 fd55 	bl	800273c <HAL_GPIO_TogglePin>
      if (IOL_Rx_IDLEFlag == 1)
 8000c92:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <HAL_UARTEx_RxEventCallback+0xe0>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d103      	bne.n	8000ca2 <HAL_UARTEx_RxEventCallback+0x42>
      {
        IOL_Rx_IDLEFlag = 0;
 8000c9a:	4b29      	ldr	r3, [pc, #164]	@ (8000d40 <HAL_UARTEx_RxEventCallback+0xe0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	701a      	strb	r2, [r3, #0]
 8000ca0:	e006      	b.n	8000cb0 <HAL_UARTEx_RxEventCallback+0x50>
      }
      else
      {
        IOL_Rx_IDLEFlag = 1;
 8000ca2:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <HAL_UARTEx_RxEventCallback+0xe0>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	701a      	strb	r2, [r3, #0]
        // IOL_PageTest(Size);
        IOL_StartUp_Seq_Page(Size);
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 fdd8 	bl	8001860 <IOL_StartUp_Seq_Page>
      }

    }

    __HAL_DMA_DISABLE(&hdma_usart1_rx);
 8000cb0:	4b24      	ldr	r3, [pc, #144]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	4b23      	ldr	r3, [pc, #140]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f022 0201 	bic.w	r2, r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Instance->CNDTR = UART_RX_IDLE_BUFSIZE;
 8000cc0:	4b20      	ldr	r3, [pc, #128]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2264      	movs	r2, #100	@ 0x64
 8000cc6:	605a      	str	r2, [r3, #4]
    __HAL_DMA_ENABLE(&hdma_usart1_rx);
 8000cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	4b1d      	ldr	r3, [pc, #116]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f042 0201 	orr.w	r2, r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]

    __HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	69db      	ldr	r3, [r3, #28]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	e853 3f00 	ldrex	r3, [r3]
 8000cea:	60bb      	str	r3, [r7, #8]
   return(result);
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	f043 0310 	orr.w	r3, r3, #16
 8000cf2:	61fb      	str	r3, [r7, #28]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	61bb      	str	r3, [r7, #24]
 8000cfe:	617a      	str	r2, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000d00:	6979      	ldr	r1, [r7, #20]
 8000d02:	69ba      	ldr	r2, [r7, #24]
 8000d04:	e841 2300 	strex	r3, r2, [r1]
 8000d08:	613b      	str	r3, [r7, #16]
   return(result);
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1e6      	bne.n	8000cde <HAL_UARTEx_RxEventCallback+0x7e>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *) uart1_rx_IDLE_buf, UART_RX_IDLE_BUFSIZE);
 8000d10:	2264      	movs	r2, #100	@ 0x64
 8000d12:	490d      	ldr	r1, [pc, #52]	@ (8000d48 <HAL_UARTEx_RxEventCallback+0xe8>)
 8000d14:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <HAL_UARTEx_RxEventCallback+0xec>)
 8000d16:	f006 fd13 	bl	8007740 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <HAL_UARTEx_RxEventCallback+0xe4>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f022 0204 	bic.w	r2, r2, #4
 8000d28:	601a      	str	r2, [r3, #0]

    // HAL_NVIC_EnableIRQ(USART1_IRQn);
    // HAL_UART_DMAResume(&huart1);

  }
}
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000b84 	.word	0x20000b84
 8000d38:	40013800 	.word	0x40013800
 8000d3c:	48000400 	.word	0x48000400
 8000d40:	20000250 	.word	0x20000250
 8000d44:	20000338 	.word	0x20000338
 8000d48:	20000b88 	.word	0x20000b88
 8000d4c:	200002a4 	.word	0x200002a4

08000d50 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a06      	ldr	r2, [pc, #24]	@ (8000d78 <HAL_UART_TxCpltCallback+0x28>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d105      	bne.n	8000d6e <HAL_UART_TxCpltCallback+0x1e>
  {
    IOL_DISABLE;
 8000d62:	2200      	movs	r2, #0
 8000d64:	2140      	movs	r1, #64	@ 0x40
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6a:	f001 fccf 	bl	800270c <HAL_GPIO_WritePin>
    // __HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE);
    // ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
    // HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *) uart1_rx_IDLE_buf, UART_RX_IDLE_BUFSIZE);
    // __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
  }
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40013800 	.word	0x40013800

08000d7c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]
 8000d8c:	e00a      	b.n	8000da4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d8e:	f3af 8000 	nop.w
 8000d92:	4601      	mov	r1, r0
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	1c5a      	adds	r2, r3, #1
 8000d98:	60ba      	str	r2, [r7, #8]
 8000d9a:	b2ca      	uxtb	r2, r1
 8000d9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	3301      	adds	r3, #1
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	697a      	ldr	r2, [r7, #20]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	dbf0      	blt.n	8000d8e <_read+0x12>
  }

  return len;
 8000dac:	687b      	ldr	r3, [r7, #4]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3718      	adds	r7, #24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr

08000dce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	b083      	sub	sp, #12
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dde:	605a      	str	r2, [r3, #4]
  return 0;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr

08000dee <_isatty>:

int _isatty(int file)
{
 8000dee:	b480      	push	{r7}
 8000df0:	b083      	sub	sp, #12
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
	...

08000e20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e28:	4a14      	ldr	r2, [pc, #80]	@ (8000e7c <_sbrk+0x5c>)
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <_sbrk+0x60>)
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e34:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <_sbrk+0x64>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d102      	bne.n	8000e42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <_sbrk+0x64>)
 8000e3e:	4a12      	ldr	r2, [pc, #72]	@ (8000e88 <_sbrk+0x68>)
 8000e40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d207      	bcs.n	8000e60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e50:	f00a ff6c 	bl	800bd2c <__errno>
 8000e54:	4603      	mov	r3, r0
 8000e56:	220c      	movs	r2, #12
 8000e58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e5e:	e009      	b.n	8000e74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e60:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <_sbrk+0x64>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e66:	4b07      	ldr	r3, [pc, #28]	@ (8000e84 <_sbrk+0x64>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	4a05      	ldr	r2, [pc, #20]	@ (8000e84 <_sbrk+0x64>)
 8000e70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e72:	68fb      	ldr	r3, [r7, #12]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3718      	adds	r7, #24
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20008000 	.word	0x20008000
 8000e80:	00000400 	.word	0x00000400
 8000e84:	20000254 	.word	0x20000254
 8000e88:	20001f38 	.word	0x20001f38

08000e8c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <SystemInit+0x20>)
 8000e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e96:	4a05      	ldr	r2, [pc, #20]	@ (8000eac <SystemInit+0x20>)
 8000e98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b088      	sub	sp, #32
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eb6:	f107 0310 	add.w	r3, r7, #16
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
 8000ec2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ece:	4b20      	ldr	r3, [pc, #128]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ed0:	4a20      	ldr	r2, [pc, #128]	@ (8000f54 <MX_TIM1_Init+0xa4>)
 8000ed2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 8000ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ed6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000eda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000edc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 169;
 8000ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ee4:	22a9      	movs	r2, #169	@ 0xa9
 8000ee6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000eee:	4b18      	ldr	r3, [pc, #96]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef4:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000efa:	4815      	ldr	r0, [pc, #84]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000efc:	f004 f92e 	bl	800515c <HAL_TIM_Base_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000f06:	f7ff fc9e 	bl	8000846 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f10:	f107 0310 	add.w	r3, r7, #16
 8000f14:	4619      	mov	r1, r3
 8000f16:	480e      	ldr	r0, [pc, #56]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000f18:	f004 fb32 	bl	8005580 <HAL_TIM_ConfigClockSource>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000f22:	f7ff fc90 	bl	8000846 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	4619      	mov	r1, r3
 8000f36:	4806      	ldr	r0, [pc, #24]	@ (8000f50 <MX_TIM1_Init+0xa0>)
 8000f38:	f004 fd7c 	bl	8005a34 <HAL_TIMEx_MasterConfigSynchronization>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000f42:	f7ff fc80 	bl	8000846 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	3720      	adds	r7, #32
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000258 	.word	0x20000258
 8000f54:	40012c00 	.word	0x40012c00

08000f58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0d      	ldr	r2, [pc, #52]	@ (8000f9c <HAL_TIM_Base_MspInit+0x44>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d113      	bne.n	8000f92 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x48>)
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x48>)
 8000f70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f76:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x48>)
 8000f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2019      	movs	r0, #25
 8000f88:	f000 fed7 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000f8c:	2019      	movs	r0, #25
 8000f8e:	f000 feee 	bl	8001d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40012c00 	.word	0x40012c00
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000fa8:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000faa:	4a24      	ldr	r2, [pc, #144]	@ (800103c <MX_USART1_UART_Init+0x98>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 8000fae:	4b22      	ldr	r3, [pc, #136]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fb0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8000fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fbc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fce:	220c      	movs	r2, #12
 8000fd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd2:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ff0:	4811      	ldr	r0, [pc, #68]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8000ff2:	f004 fde7 	bl	8005bc4 <HAL_UART_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8000ffc:	f7ff fc23 	bl	8000846 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001000:	2100      	movs	r1, #0
 8001002:	480d      	ldr	r0, [pc, #52]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8001004:	f006 fb20 	bl	8007648 <HAL_UARTEx_SetTxFifoThreshold>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 800100e:	f7ff fc1a 	bl	8000846 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001012:	2100      	movs	r1, #0
 8001014:	4808      	ldr	r0, [pc, #32]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8001016:	f006 fb55 	bl	80076c4 <HAL_UARTEx_SetRxFifoThreshold>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8001020:	f7ff fc11 	bl	8000846 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001024:	4804      	ldr	r0, [pc, #16]	@ (8001038 <MX_USART1_UART_Init+0x94>)
 8001026:	f006 fad6 	bl	80075d6 <HAL_UARTEx_DisableFifoMode>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8001030:	f7ff fc09 	bl	8000846 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200002a4 	.word	0x200002a4
 800103c:	40013800 	.word	0x40013800

08001040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b09a      	sub	sp, #104	@ 0x68
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	2244      	movs	r2, #68	@ 0x44
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f00a fe15 	bl	800bc90 <memset>
  if(uartHandle->Instance==USART1)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a38      	ldr	r2, [pc, #224]	@ (800114c <HAL_UART_MspInit+0x10c>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d169      	bne.n	8001144 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001070:	2301      	movs	r3, #1
 8001072:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	4618      	mov	r0, r3
 800107e:	f003 fe7d 	bl	8004d7c <HAL_RCCEx_PeriphCLKConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001088:	f7ff fbdd 	bl	8000846 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800108c:	4b30      	ldr	r3, [pc, #192]	@ (8001150 <HAL_UART_MspInit+0x110>)
 800108e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001090:	4a2f      	ldr	r2, [pc, #188]	@ (8001150 <HAL_UART_MspInit+0x110>)
 8001092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001096:	6613      	str	r3, [r2, #96]	@ 0x60
 8001098:	4b2d      	ldr	r3, [pc, #180]	@ (8001150 <HAL_UART_MspInit+0x110>)
 800109a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800109c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001150 <HAL_UART_MspInit+0x110>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a8:	4a29      	ldr	r2, [pc, #164]	@ (8001150 <HAL_UART_MspInit+0x110>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <HAL_UART_MspInit+0x110>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010bc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c2:	2302      	movs	r3, #2
 80010c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010ce:	2307      	movs	r3, #7
 80010d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010d6:	4619      	mov	r1, r3
 80010d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010dc:	f001 f994 	bl	8002408 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_UART_MspInit+0x114>)
 80010e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001158 <HAL_UART_MspInit+0x118>)
 80010e4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <HAL_UART_MspInit+0x114>)
 80010e8:	2218      	movs	r2, #24
 80010ea:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_UART_MspInit+0x114>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_UART_MspInit+0x114>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010f8:	4b16      	ldr	r3, [pc, #88]	@ (8001154 <HAL_UART_MspInit+0x114>)
 80010fa:	2280      	movs	r2, #128	@ 0x80
 80010fc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010fe:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <HAL_UART_MspInit+0x114>)
 8001100:	2200      	movs	r2, #0
 8001102:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001104:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <HAL_UART_MspInit+0x114>)
 8001106:	2200      	movs	r2, #0
 8001108:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800110a:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_UART_MspInit+0x114>)
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001110:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <HAL_UART_MspInit+0x114>)
 8001112:	2200      	movs	r2, #0
 8001114:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001116:	480f      	ldr	r0, [pc, #60]	@ (8001154 <HAL_UART_MspInit+0x114>)
 8001118:	f000 fe44 	bl	8001da4 <HAL_DMA_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001122:	f7ff fb90 	bl	8000846 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_UART_MspInit+0x114>)
 800112a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800112e:	4a09      	ldr	r2, [pc, #36]	@ (8001154 <HAL_UART_MspInit+0x114>)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2100      	movs	r1, #0
 8001138:	2025      	movs	r0, #37	@ 0x25
 800113a:	f000 fdfe 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800113e:	2025      	movs	r0, #37	@ 0x25
 8001140:	f000 fe15 	bl	8001d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001144:	bf00      	nop
 8001146:	3768      	adds	r7, #104	@ 0x68
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40013800 	.word	0x40013800
 8001150:	40021000 	.word	0x40021000
 8001154:	20000338 	.word	0x20000338
 8001158:	40020008 	.word	0x40020008

0800115c <_write>:
uint8_t TestValue[10] = {0x70, 0x5D, 0x93, 0x15, 0x86, 0x00, 0x00, 0x00, 0x00, 0x00};             //checksum Test.

uint8_t UserButton_Flag = 0;

int _write(int file, char *ptr, int len)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
    // CDC_Transmit_FS(ptr, len);
    Q_Write(&USB_TX_Q, ptr, len);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	b29b      	uxth	r3, r3
 800116c:	461a      	mov	r2, r3
 800116e:	68b9      	ldr	r1, [r7, #8]
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <_write+0x24>)
 8001172:	f7ff fb8d 	bl	8000890 <Q_Write>
    // User_CDC_Transmit_FS(ptr, len);
    return (len);
 8001176:	687b      	ldr	r3, [r7, #4]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200003a4 	.word	0x200003a4

08001184 <User_Toggle_Led>:

void User_Toggle_Led (void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    if (TIM1_CNT_1 >= 1000)
 8001188:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <User_Toggle_Led+0x24>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001190:	d307      	bcc.n	80011a2 <User_Toggle_Led+0x1e>
    {
        TIM1_CNT_1 = 0;
 8001192:	4b05      	ldr	r3, [pc, #20]	@ (80011a8 <User_Toggle_Led+0x24>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]

        // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_14);
        LED_ALL_TOGGLE;
 8001198:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800119c:	4803      	ldr	r0, [pc, #12]	@ (80011ac <User_Toggle_Led+0x28>)
 800119e:	f001 facd 	bl	800273c <HAL_GPIO_TogglePin>
    }
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000398 	.word	0x20000398
 80011ac:	48000800 	.word	0x48000800

080011b0 <BootMessagePrint>:
    User_CDC_Transmit_FS((uint8_t *) USB_CdcTxBuffer_FS, strlen(USB_CdcTxBuffer_FS));
}
#else
/* Display Boot Message */
void BootMessagePrint (void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
    printf("-------------------------------------------------------------------\r\n");
 80011b4:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <BootMessagePrint+0x38>)
 80011b6:	f00a fc8b 	bl	800bad0 <puts>
    
    printf(" Project Name        : %s\r\n", PROJECT_NAME );
 80011ba:	490c      	ldr	r1, [pc, #48]	@ (80011ec <BootMessagePrint+0x3c>)
 80011bc:	480c      	ldr	r0, [pc, #48]	@ (80011f0 <BootMessagePrint+0x40>)
 80011be:	f00a fc1f 	bl	800ba00 <iprintf>
    
    printf(" - HW VERSION        : %s\r\n", STR_HW_VER );
 80011c2:	490c      	ldr	r1, [pc, #48]	@ (80011f4 <BootMessagePrint+0x44>)
 80011c4:	480c      	ldr	r0, [pc, #48]	@ (80011f8 <BootMessagePrint+0x48>)
 80011c6:	f00a fc1b 	bl	800ba00 <iprintf>
    
    printf(" - FW VERSION        : %s\r\n", STR_FW_VER );
 80011ca:	490c      	ldr	r1, [pc, #48]	@ (80011fc <BootMessagePrint+0x4c>)
 80011cc:	480c      	ldr	r0, [pc, #48]	@ (8001200 <BootMessagePrint+0x50>)
 80011ce:	f00a fc17 	bl	800ba00 <iprintf>
    
    printf(" - BUILD TIME        : %s, %s\r\n", __DATE__, __TIME__ );
 80011d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001204 <BootMessagePrint+0x54>)
 80011d4:	490c      	ldr	r1, [pc, #48]	@ (8001208 <BootMessagePrint+0x58>)
 80011d6:	480d      	ldr	r0, [pc, #52]	@ (800120c <BootMessagePrint+0x5c>)
 80011d8:	f00a fc12 	bl	800ba00 <iprintf>
    
    printf("-------------------------------------------------------------------\r\n" );
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <BootMessagePrint+0x38>)
 80011de:	f00a fc77 	bl	800bad0 <puts>
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	0800c7cc 	.word	0x0800c7cc
 80011ec:	0800c814 	.word	0x0800c814
 80011f0:	0800c824 	.word	0x0800c824
 80011f4:	0800c840 	.word	0x0800c840
 80011f8:	0800c848 	.word	0x0800c848
 80011fc:	0800c864 	.word	0x0800c864
 8001200:	0800c878 	.word	0x0800c878
 8001204:	0800c894 	.word	0x0800c894
 8001208:	0800c8a0 	.word	0x0800c8a0
 800120c:	0800c8ac 	.word	0x0800c8ac

08001210 <GetClockSourcePrint>:

/* Display Clcok Source Message */
void GetClockSourcePrint (void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
    printf("-------------------------------------------------------------------\r\n");
 8001214:	4819      	ldr	r0, [pc, #100]	@ (800127c <GetClockSourcePrint+0x6c>)
 8001216:	f00a fc5b 	bl	800bad0 <puts>
    
    printf(" - SYSTEM Clock Frequency        : %lu MHz\r\n", (HAL_RCC_GetSysClockFreq() /1000000));
 800121a:	f003 fccf 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 800121e:	4603      	mov	r3, r0
 8001220:	4a17      	ldr	r2, [pc, #92]	@ (8001280 <GetClockSourcePrint+0x70>)
 8001222:	fba2 2303 	umull	r2, r3, r2, r3
 8001226:	0c9b      	lsrs	r3, r3, #18
 8001228:	4619      	mov	r1, r3
 800122a:	4816      	ldr	r0, [pc, #88]	@ (8001284 <GetClockSourcePrint+0x74>)
 800122c:	f00a fbe8 	bl	800ba00 <iprintf>
    
    printf(" - HCLK Clock   Frequency        : %lu MHz\r\n", (HAL_RCC_GetHCLKFreq() / 1000000));
 8001230:	f003 fd26 	bl	8004c80 <HAL_RCC_GetHCLKFreq>
 8001234:	4603      	mov	r3, r0
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <GetClockSourcePrint+0x70>)
 8001238:	fba2 2303 	umull	r2, r3, r2, r3
 800123c:	0c9b      	lsrs	r3, r3, #18
 800123e:	4619      	mov	r1, r3
 8001240:	4811      	ldr	r0, [pc, #68]	@ (8001288 <GetClockSourcePrint+0x78>)
 8001242:	f00a fbdd 	bl	800ba00 <iprintf>
    
    printf(" - PCLK1 Clock  Frequency        : %lu MHz\r\n", (HAL_RCC_GetPCLK1Freq() / 1000000));
 8001246:	f003 fd27 	bl	8004c98 <HAL_RCC_GetPCLK1Freq>
 800124a:	4603      	mov	r3, r0
 800124c:	4a0c      	ldr	r2, [pc, #48]	@ (8001280 <GetClockSourcePrint+0x70>)
 800124e:	fba2 2303 	umull	r2, r3, r2, r3
 8001252:	0c9b      	lsrs	r3, r3, #18
 8001254:	4619      	mov	r1, r3
 8001256:	480d      	ldr	r0, [pc, #52]	@ (800128c <GetClockSourcePrint+0x7c>)
 8001258:	f00a fbd2 	bl	800ba00 <iprintf>
    
    printf(" - PCLK2 Clock  Frequency        : %lu MHz\r\n", (HAL_RCC_GetPCLK2Freq() / 1000000));
 800125c:	f003 fd32 	bl	8004cc4 <HAL_RCC_GetPCLK2Freq>
 8001260:	4603      	mov	r3, r0
 8001262:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <GetClockSourcePrint+0x70>)
 8001264:	fba2 2303 	umull	r2, r3, r2, r3
 8001268:	0c9b      	lsrs	r3, r3, #18
 800126a:	4619      	mov	r1, r3
 800126c:	4808      	ldr	r0, [pc, #32]	@ (8001290 <GetClockSourcePrint+0x80>)
 800126e:	f00a fbc7 	bl	800ba00 <iprintf>
    
    printf("-------------------------------------------------------------------\r\n" );
 8001272:	4802      	ldr	r0, [pc, #8]	@ (800127c <GetClockSourcePrint+0x6c>)
 8001274:	f00a fc2c 	bl	800bad0 <puts>
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	0800c7cc 	.word	0x0800c7cc
 8001280:	431bde83 	.word	0x431bde83
 8001284:	0800c8cc 	.word	0x0800c8cc
 8001288:	0800c8fc 	.word	0x0800c8fc
 800128c:	0800c92c 	.word	0x0800c92c
 8001290:	0800c95c 	.word	0x0800c95c

08001294 <Decode_CKS_GetChecksum>:
    //     return 0;
    // }
}

static uint8_t Decode_CKS_GetChecksum (const uint8_t * pData, uint8_t length)
{
 8001294:	b480      	push	{r7}
 8001296:	b087      	sub	sp, #28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
    uint8_t ck8 = 0x52;
 80012a0:	2352      	movs	r3, #82	@ 0x52
 80012a2:	75fb      	strb	r3, [r7, #23]
    uint8_t checksumsize = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	757b      	strb	r3, [r7, #21]

    checksumsize = length;
 80012a8:	78fb      	ldrb	r3, [r7, #3]
 80012aa:	757b      	strb	r3, [r7, #21]

    // ck8 ^= *pData++; // MC Check 

    // ck8 ^= *pData++ & 0xC0; // CKT 6b clear. CKT Check
    // for (uint8_t i = 0; i < checksumsize; i++)
    for (uint8_t i = 0; i < checksumsize; i++)
 80012ac:	2300      	movs	r3, #0
 80012ae:	75bb      	strb	r3, [r7, #22]
 80012b0:	e009      	b.n	80012c6 <Decode_CKS_GetChecksum+0x32>
    {
        ck8 ^= *pData++;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	781a      	ldrb	r2, [r3, #0]
 80012ba:	7dfb      	ldrb	r3, [r7, #23]
 80012bc:	4053      	eors	r3, r2
 80012be:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < checksumsize; i++)
 80012c0:	7dbb      	ldrb	r3, [r7, #22]
 80012c2:	3301      	adds	r3, #1
 80012c4:	75bb      	strb	r3, [r7, #22]
 80012c6:	7dba      	ldrb	r2, [r7, #22]
 80012c8:	7d7b      	ldrb	r3, [r7, #21]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d3f1      	bcc.n	80012b2 <Decode_CKS_GetChecksum+0x1e>
    // {
    //         ck8 ^= *pData++;
    // }

    //Section A.1.6
    uint8_t bit5 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 5) & 1U) ^ ((ck8 >> 3) & 1U) ^ ((ck8 >> 1) & 1U);
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
 80012d0:	09db      	lsrs	r3, r3, #7
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	7dfb      	ldrb	r3, [r7, #23]
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4053      	eors	r3, r2
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	7dfb      	ldrb	r3, [r7, #23]
 80012e0:	08db      	lsrs	r3, r3, #3
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	4053      	eors	r3, r2
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	085b      	lsrs	r3, r3, #1
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	4053      	eors	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	753b      	strb	r3, [r7, #20]
    uint8_t bit4 = ((ck8 >> 6) & 1U) ^ ((ck8 >> 4) & 1U) ^ ((ck8 >> 2) & 1U) ^ (ck8 & 1U);
 80012f8:	7dfb      	ldrb	r3, [r7, #23]
 80012fa:	099b      	lsrs	r3, r3, #6
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	7dfb      	ldrb	r3, [r7, #23]
 8001300:	091b      	lsrs	r3, r3, #4
 8001302:	b2db      	uxtb	r3, r3
 8001304:	4053      	eors	r3, r2
 8001306:	b2da      	uxtb	r2, r3
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	089b      	lsrs	r3, r3, #2
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4053      	eors	r3, r2
 8001310:	b2da      	uxtb	r2, r3
 8001312:	7dfb      	ldrb	r3, [r7, #23]
 8001314:	4053      	eors	r3, r2
 8001316:	b2db      	uxtb	r3, r3
 8001318:	f003 0301 	and.w	r3, r3, #1
 800131c:	74fb      	strb	r3, [r7, #19]
    uint8_t bit3 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 6) & 1U);
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	09db      	lsrs	r3, r3, #7
 8001322:	b2da      	uxtb	r2, r3
 8001324:	7dfb      	ldrb	r3, [r7, #23]
 8001326:	099b      	lsrs	r3, r3, #6
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4053      	eors	r3, r2
 800132c:	b2db      	uxtb	r3, r3
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	74bb      	strb	r3, [r7, #18]
    uint8_t bit2 = ((ck8 >> 5) & 1U) ^ ((ck8 >> 4) & 1U);
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	b2da      	uxtb	r2, r3
 800133a:	7dfb      	ldrb	r3, [r7, #23]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	b2db      	uxtb	r3, r3
 8001340:	4053      	eors	r3, r2
 8001342:	b2db      	uxtb	r3, r3
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	747b      	strb	r3, [r7, #17]
    uint8_t bit1 = ((ck8 >> 3) & 1U) ^ ((ck8 >> 2) & 1U);
 800134a:	7dfb      	ldrb	r3, [r7, #23]
 800134c:	08db      	lsrs	r3, r3, #3
 800134e:	b2da      	uxtb	r2, r3
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4053      	eors	r3, r2
 8001358:	b2db      	uxtb	r3, r3
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	743b      	strb	r3, [r7, #16]
    uint8_t bit0 = ((ck8 >> 1) & 1U) ^ ((ck8 & 1U));
 8001360:	7dfb      	ldrb	r3, [r7, #23]
 8001362:	085b      	lsrs	r3, r3, #1
 8001364:	b2da      	uxtb	r2, r3
 8001366:	7dfb      	ldrb	r3, [r7, #23]
 8001368:	4053      	eors	r3, r2
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	73fb      	strb	r3, [r7, #15]
    uint8_t ck6 =   bit5 << 5 |
 8001372:	7d3b      	ldrb	r3, [r7, #20]
 8001374:	015b      	lsls	r3, r3, #5
 8001376:	b25a      	sxtb	r2, r3
                    bit4 << 4 |
 8001378:	7cfb      	ldrb	r3, [r7, #19]
 800137a:	011b      	lsls	r3, r3, #4
    uint8_t ck6 =   bit5 << 5 |
 800137c:	b25b      	sxtb	r3, r3
 800137e:	4313      	orrs	r3, r2
 8001380:	b25a      	sxtb	r2, r3
                    bit3 << 3 |
 8001382:	7cbb      	ldrb	r3, [r7, #18]
 8001384:	00db      	lsls	r3, r3, #3
                    bit4 << 4 |
 8001386:	b25b      	sxtb	r3, r3
 8001388:	4313      	orrs	r3, r2
 800138a:	b25a      	sxtb	r2, r3
                    bit2 << 2 |
 800138c:	7c7b      	ldrb	r3, [r7, #17]
 800138e:	009b      	lsls	r3, r3, #2
                    bit3 << 3 |
 8001390:	b25b      	sxtb	r3, r3
 8001392:	4313      	orrs	r3, r2
 8001394:	b25a      	sxtb	r2, r3
                    bit1 << 1 |
 8001396:	7c3b      	ldrb	r3, [r7, #16]
 8001398:	005b      	lsls	r3, r3, #1
                    bit2 << 2 |
 800139a:	b25b      	sxtb	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b25a      	sxtb	r2, r3
                    bit1 << 1 |
 80013a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b25b      	sxtb	r3, r3
    uint8_t ck6 =   bit5 << 5 |
 80013a8:	73bb      	strb	r3, [r7, #14]
                    bit0;
    return ck6;
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	371c      	adds	r7, #28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <IOL_PreOP_ReadWriteCheck>:
    // printf(" Checksum Pass : %d\r\n", ChecksumTorF);
}

// PreOP Mode R/W 체크
static uint8_t IOL_PreOP_ReadWriteCheck (void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
    // R/W   Read 체크
    if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Read)
 80013bc:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <IOL_PreOP_ReadWriteCheck+0x30>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 fad9 	bl	8001978 <Decode_MC_ReadWrite>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d101      	bne.n	80013d0 <IOL_PreOP_ReadWriteCheck+0x18>
    {
        return IOL_RW_Read;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e009      	b.n	80013e4 <IOL_PreOP_ReadWriteCheck+0x2c>
    }
    // R/W   Write 체크
    else if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Write)
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <IOL_PreOP_ReadWriteCheck+0x30>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f000 facf 	bl	8001978 <Decode_MC_ReadWrite>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <IOL_PreOP_ReadWriteCheck+0x2c>
    {
        return IOL_RW_Write;
 80013e0:	2300      	movs	r3, #0
 80013e2:	e7ff      	b.n	80013e4 <IOL_PreOP_ReadWriteCheck+0x2c>
    }
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000b88 	.word	0x20000b88

080013ec <PreOP_CKS_GetChecksum>:

//preOP 모드 Event 비트 포함 CKS 생성
static uint8_t PreOP_CKS_GetChecksum (const uint8_t * pData, uint8_t length, uint8_t eventflag)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b089      	sub	sp, #36	@ 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	70fb      	strb	r3, [r7, #3]
 80013f8:	4613      	mov	r3, r2
 80013fa:	70bb      	strb	r3, [r7, #2]
    uint8_t ck8 = 0x52;
 80013fc:	2352      	movs	r3, #82	@ 0x52
 80013fe:	77fb      	strb	r3, [r7, #31]
    uint8_t checksumsize = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	773b      	strb	r3, [r7, #28]
    uint8_t eventbitset = 0x80;
 8001404:	2380      	movs	r3, #128	@ 0x80
 8001406:	76fb      	strb	r3, [r7, #27]

    checksumsize = length;
 8001408:	78fb      	ldrb	r3, [r7, #3]
 800140a:	773b      	strb	r3, [r7, #28]

    if (eventflag == 0)
 800140c:	78bb      	ldrb	r3, [r7, #2]
 800140e:	2b00      	cmp	r3, #0
 8001410:	f040 8081 	bne.w	8001516 <PreOP_CKS_GetChecksum+0x12a>
    {
        for (uint8_t i = 0; i < checksumsize; i++)
 8001414:	2300      	movs	r3, #0
 8001416:	77bb      	strb	r3, [r7, #30]
 8001418:	e009      	b.n	800142e <PreOP_CKS_GetChecksum+0x42>
        {
            ck8 ^= *pData++;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	607a      	str	r2, [r7, #4]
 8001420:	781a      	ldrb	r2, [r3, #0]
 8001422:	7ffb      	ldrb	r3, [r7, #31]
 8001424:	4053      	eors	r3, r2
 8001426:	77fb      	strb	r3, [r7, #31]
        for (uint8_t i = 0; i < checksumsize; i++)
 8001428:	7fbb      	ldrb	r3, [r7, #30]
 800142a:	3301      	adds	r3, #1
 800142c:	77bb      	strb	r3, [r7, #30]
 800142e:	7fba      	ldrb	r2, [r7, #30]
 8001430:	7f3b      	ldrb	r3, [r7, #28]
 8001432:	429a      	cmp	r2, r3
 8001434:	d3f1      	bcc.n	800141a <PreOP_CKS_GetChecksum+0x2e>
        }
        //Section A.1.6
        uint8_t bit5 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 5) & 1U) ^ ((ck8 >> 3) & 1U) ^ ((ck8 >> 1) & 1U);
 8001436:	7ffb      	ldrb	r3, [r7, #31]
 8001438:	09db      	lsrs	r3, r3, #7
 800143a:	b2da      	uxtb	r2, r3
 800143c:	7ffb      	ldrb	r3, [r7, #31]
 800143e:	095b      	lsrs	r3, r3, #5
 8001440:	b2db      	uxtb	r3, r3
 8001442:	4053      	eors	r3, r2
 8001444:	b2da      	uxtb	r2, r3
 8001446:	7ffb      	ldrb	r3, [r7, #31]
 8001448:	08db      	lsrs	r3, r3, #3
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4053      	eors	r3, r2
 800144e:	b2da      	uxtb	r2, r3
 8001450:	7ffb      	ldrb	r3, [r7, #31]
 8001452:	085b      	lsrs	r3, r3, #1
 8001454:	b2db      	uxtb	r3, r3
 8001456:	4053      	eors	r3, r2
 8001458:	b2db      	uxtb	r3, r3
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	74fb      	strb	r3, [r7, #19]
        uint8_t bit4 = ((ck8 >> 6) & 1U) ^ ((ck8 >> 4) & 1U) ^ ((ck8 >> 2) & 1U) ^ (ck8 & 1U);
 8001460:	7ffb      	ldrb	r3, [r7, #31]
 8001462:	099b      	lsrs	r3, r3, #6
 8001464:	b2da      	uxtb	r2, r3
 8001466:	7ffb      	ldrb	r3, [r7, #31]
 8001468:	091b      	lsrs	r3, r3, #4
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4053      	eors	r3, r2
 800146e:	b2da      	uxtb	r2, r3
 8001470:	7ffb      	ldrb	r3, [r7, #31]
 8001472:	089b      	lsrs	r3, r3, #2
 8001474:	b2db      	uxtb	r3, r3
 8001476:	4053      	eors	r3, r2
 8001478:	b2da      	uxtb	r2, r3
 800147a:	7ffb      	ldrb	r3, [r7, #31]
 800147c:	4053      	eors	r3, r2
 800147e:	b2db      	uxtb	r3, r3
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	74bb      	strb	r3, [r7, #18]
        uint8_t bit3 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 6) & 1U);
 8001486:	7ffb      	ldrb	r3, [r7, #31]
 8001488:	09db      	lsrs	r3, r3, #7
 800148a:	b2da      	uxtb	r2, r3
 800148c:	7ffb      	ldrb	r3, [r7, #31]
 800148e:	099b      	lsrs	r3, r3, #6
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4053      	eors	r3, r2
 8001494:	b2db      	uxtb	r3, r3
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	747b      	strb	r3, [r7, #17]
        uint8_t bit2 = ((ck8 >> 5) & 1U) ^ ((ck8 >> 4) & 1U);
 800149c:	7ffb      	ldrb	r3, [r7, #31]
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	7ffb      	ldrb	r3, [r7, #31]
 80014a4:	091b      	lsrs	r3, r3, #4
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	4053      	eors	r3, r2
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	743b      	strb	r3, [r7, #16]
        uint8_t bit1 = ((ck8 >> 3) & 1U) ^ ((ck8 >> 2) & 1U);
 80014b2:	7ffb      	ldrb	r3, [r7, #31]
 80014b4:	08db      	lsrs	r3, r3, #3
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	7ffb      	ldrb	r3, [r7, #31]
 80014ba:	089b      	lsrs	r3, r3, #2
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	4053      	eors	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
        uint8_t bit0 = ((ck8 >> 1) & 1U) ^ ((ck8 & 1U));
 80014c8:	7ffb      	ldrb	r3, [r7, #31]
 80014ca:	085b      	lsrs	r3, r3, #1
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	7ffb      	ldrb	r3, [r7, #31]
 80014d0:	4053      	eors	r3, r2
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	73bb      	strb	r3, [r7, #14]
        uint8_t ck6 =   bit5 << 5 |
 80014da:	7cfb      	ldrb	r3, [r7, #19]
 80014dc:	015b      	lsls	r3, r3, #5
 80014de:	b25a      	sxtb	r2, r3
                        bit4 << 4 |
 80014e0:	7cbb      	ldrb	r3, [r7, #18]
 80014e2:	011b      	lsls	r3, r3, #4
        uint8_t ck6 =   bit5 << 5 |
 80014e4:	b25b      	sxtb	r3, r3
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b25a      	sxtb	r2, r3
                        bit3 << 3 |
 80014ea:	7c7b      	ldrb	r3, [r7, #17]
 80014ec:	00db      	lsls	r3, r3, #3
                        bit4 << 4 |
 80014ee:	b25b      	sxtb	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	b25a      	sxtb	r2, r3
                        bit2 << 2 |
 80014f4:	7c3b      	ldrb	r3, [r7, #16]
 80014f6:	009b      	lsls	r3, r3, #2
                        bit3 << 3 |
 80014f8:	b25b      	sxtb	r3, r3
 80014fa:	4313      	orrs	r3, r2
 80014fc:	b25a      	sxtb	r2, r3
                        bit1 << 1 |
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	005b      	lsls	r3, r3, #1
                        bit2 << 2 |
 8001502:	b25b      	sxtb	r3, r3
 8001504:	4313      	orrs	r3, r2
 8001506:	b25a      	sxtb	r2, r3
                        bit1 << 1 |
 8001508:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800150c:	4313      	orrs	r3, r2
 800150e:	b25b      	sxtb	r3, r3
        uint8_t ck6 =   bit5 << 5 |
 8001510:	737b      	strb	r3, [r7, #13]
                        bit0;
        
        return ck6;
 8001512:	7b7b      	ldrb	r3, [r7, #13]
 8001514:	e08b      	b.n	800162e <PreOP_CKS_GetChecksum+0x242>
    }
    else if (eventflag == 1)
 8001516:	78bb      	ldrb	r3, [r7, #2]
 8001518:	2b01      	cmp	r3, #1
 800151a:	f040 8088 	bne.w	800162e <PreOP_CKS_GetChecksum+0x242>
    {
        for (uint8_t i = 0; i < checksumsize; i++)
 800151e:	2300      	movs	r3, #0
 8001520:	777b      	strb	r3, [r7, #29]
 8001522:	e009      	b.n	8001538 <PreOP_CKS_GetChecksum+0x14c>
        {
            ck8 ^= *pData++;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	781a      	ldrb	r2, [r3, #0]
 800152c:	7ffb      	ldrb	r3, [r7, #31]
 800152e:	4053      	eors	r3, r2
 8001530:	77fb      	strb	r3, [r7, #31]
        for (uint8_t i = 0; i < checksumsize; i++)
 8001532:	7f7b      	ldrb	r3, [r7, #29]
 8001534:	3301      	adds	r3, #1
 8001536:	777b      	strb	r3, [r7, #29]
 8001538:	7f7a      	ldrb	r2, [r7, #29]
 800153a:	7f3b      	ldrb	r3, [r7, #28]
 800153c:	429a      	cmp	r2, r3
 800153e:	d3f1      	bcc.n	8001524 <PreOP_CKS_GetChecksum+0x138>
        }

        ck8 ^= eventbitset;
 8001540:	7ffa      	ldrb	r2, [r7, #31]
 8001542:	7efb      	ldrb	r3, [r7, #27]
 8001544:	4053      	eors	r3, r2
 8001546:	77fb      	strb	r3, [r7, #31]

        //Section A.1.6
        uint8_t bit5 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 5) & 1U) ^ ((ck8 >> 3) & 1U) ^ ((ck8 >> 1) & 1U);
 8001548:	7ffb      	ldrb	r3, [r7, #31]
 800154a:	09db      	lsrs	r3, r3, #7
 800154c:	b2da      	uxtb	r2, r3
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	095b      	lsrs	r3, r3, #5
 8001552:	b2db      	uxtb	r3, r3
 8001554:	4053      	eors	r3, r2
 8001556:	b2da      	uxtb	r2, r3
 8001558:	7ffb      	ldrb	r3, [r7, #31]
 800155a:	08db      	lsrs	r3, r3, #3
 800155c:	b2db      	uxtb	r3, r3
 800155e:	4053      	eors	r3, r2
 8001560:	b2da      	uxtb	r2, r3
 8001562:	7ffb      	ldrb	r3, [r7, #31]
 8001564:	085b      	lsrs	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	4053      	eors	r3, r2
 800156a:	b2db      	uxtb	r3, r3
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	76bb      	strb	r3, [r7, #26]
        uint8_t bit4 = ((ck8 >> 6) & 1U) ^ ((ck8 >> 4) & 1U) ^ ((ck8 >> 2) & 1U) ^ (ck8 & 1U);
 8001572:	7ffb      	ldrb	r3, [r7, #31]
 8001574:	099b      	lsrs	r3, r3, #6
 8001576:	b2da      	uxtb	r2, r3
 8001578:	7ffb      	ldrb	r3, [r7, #31]
 800157a:	091b      	lsrs	r3, r3, #4
 800157c:	b2db      	uxtb	r3, r3
 800157e:	4053      	eors	r3, r2
 8001580:	b2da      	uxtb	r2, r3
 8001582:	7ffb      	ldrb	r3, [r7, #31]
 8001584:	089b      	lsrs	r3, r3, #2
 8001586:	b2db      	uxtb	r3, r3
 8001588:	4053      	eors	r3, r2
 800158a:	b2da      	uxtb	r2, r3
 800158c:	7ffb      	ldrb	r3, [r7, #31]
 800158e:	4053      	eors	r3, r2
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	767b      	strb	r3, [r7, #25]
        uint8_t bit3 = ((ck8 >> 7) & 1U) ^ ((ck8 >> 6) & 1U);
 8001598:	7ffb      	ldrb	r3, [r7, #31]
 800159a:	09db      	lsrs	r3, r3, #7
 800159c:	b2da      	uxtb	r2, r3
 800159e:	7ffb      	ldrb	r3, [r7, #31]
 80015a0:	099b      	lsrs	r3, r3, #6
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4053      	eors	r3, r2
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	763b      	strb	r3, [r7, #24]
        uint8_t bit2 = ((ck8 >> 5) & 1U) ^ ((ck8 >> 4) & 1U);
 80015ae:	7ffb      	ldrb	r3, [r7, #31]
 80015b0:	095b      	lsrs	r3, r3, #5
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	7ffb      	ldrb	r3, [r7, #31]
 80015b6:	091b      	lsrs	r3, r3, #4
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	4053      	eors	r3, r2
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	75fb      	strb	r3, [r7, #23]
        uint8_t bit1 = ((ck8 >> 3) & 1U) ^ ((ck8 >> 2) & 1U);
 80015c4:	7ffb      	ldrb	r3, [r7, #31]
 80015c6:	08db      	lsrs	r3, r3, #3
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	7ffb      	ldrb	r3, [r7, #31]
 80015cc:	089b      	lsrs	r3, r3, #2
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	4053      	eors	r3, r2
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	75bb      	strb	r3, [r7, #22]
        uint8_t bit0 = ((ck8 >> 1) & 1U) ^ ((ck8 & 1U));
 80015da:	7ffb      	ldrb	r3, [r7, #31]
 80015dc:	085b      	lsrs	r3, r3, #1
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	7ffb      	ldrb	r3, [r7, #31]
 80015e2:	4053      	eors	r3, r2
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	757b      	strb	r3, [r7, #21]
        uint8_t ck6 =   bit5 << 5 |
 80015ec:	7ebb      	ldrb	r3, [r7, #26]
 80015ee:	015b      	lsls	r3, r3, #5
 80015f0:	b25a      	sxtb	r2, r3
                        bit4 << 4 |
 80015f2:	7e7b      	ldrb	r3, [r7, #25]
 80015f4:	011b      	lsls	r3, r3, #4
        uint8_t ck6 =   bit5 << 5 |
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b25a      	sxtb	r2, r3
                        bit3 << 3 |
 80015fc:	7e3b      	ldrb	r3, [r7, #24]
 80015fe:	00db      	lsls	r3, r3, #3
                        bit4 << 4 |
 8001600:	b25b      	sxtb	r3, r3
 8001602:	4313      	orrs	r3, r2
 8001604:	b25a      	sxtb	r2, r3
                        bit2 << 2 |
 8001606:	7dfb      	ldrb	r3, [r7, #23]
 8001608:	009b      	lsls	r3, r3, #2
                        bit3 << 3 |
 800160a:	b25b      	sxtb	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	b25a      	sxtb	r2, r3
                        bit1 << 1 |
 8001610:	7dbb      	ldrb	r3, [r7, #22]
 8001612:	005b      	lsls	r3, r3, #1
                        bit2 << 2 |
 8001614:	b25b      	sxtb	r3, r3
 8001616:	4313      	orrs	r3, r2
 8001618:	b25a      	sxtb	r2, r3
                        bit1 << 1 |
 800161a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800161e:	4313      	orrs	r3, r2
 8001620:	b25b      	sxtb	r3, r3
        uint8_t ck6 =   bit5 << 5 |
 8001622:	753b      	strb	r3, [r7, #20]
                        bit0;
        
        return eventbitset | ck6;
 8001624:	7efa      	ldrb	r2, [r7, #27]
 8001626:	7d3b      	ldrb	r3, [r7, #20]
 8001628:	4313      	orrs	r3, r2
 800162a:	b2db      	uxtb	r3, r3
 800162c:	e7ff      	b.n	800162e <PreOP_CKS_GetChecksum+0x242>
    }
}
 800162e:	4618      	mov	r0, r3
 8001630:	3724      	adds	r7, #36	@ 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <IOL_State_OP>:
    return ;
}

// if (stateIOLseq == IOL_OP)
void IOL_State_OP (void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
    uint8_t i, j = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	71fb      	strb	r3, [r7, #7]
    uint8_t IOL_Commchannel_value = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	71bb      	strb	r3, [r7, #6]
    static uint8_t device_ProcessDataOut_arr[OP_ISDU_OUT_PROCESSDATALENGTH];

    // static uint8_t preop_data_arr[PREOP_DATA_LENGTH + 1] = {0}; // + 1   CKS 
    // uint8_t Page_Write_ChecksumValue[0] = {0};

    IOL_Commchannel_value = Print_MC_CommunicationChannel(uart1_rx_IDLE_buf[0]);
 800164a:	4b2b      	ldr	r3, [pc, #172]	@ (80016f8 <IOL_State_OP+0xbc>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f9b0 	bl	80019b4 <Print_MC_CommunicationChannel>
 8001654:	4603      	mov	r3, r0
 8001656:	71bb      	strb	r3, [r7, #6]
    // uint8_t Page_Write_ChecksumValue[1] = {0};

    if (IOL_PreOP_ReadWriteCheck() == IOL_RW_Read)
 8001658:	f7ff feae 	bl	80013b8 <IOL_PreOP_ReadWriteCheck>
 800165c:	4603      	mov	r3, r0
 800165e:	2b01      	cmp	r3, #1
 8001660:	d124      	bne.n	80016ac <IOL_State_OP+0x70>
    {
        if (IOL_Commchannel_value == IOL_Channel_ISDU)
 8001662:	79bb      	ldrb	r3, [r7, #6]
 8001664:	2b03      	cmp	r3, #3
 8001666:	d110      	bne.n	800168a <IOL_State_OP+0x4e>
        {
            device_ProcessDataIn_arr[OP_ISDU_IN_PROCESSDATALENGTH - 2] = ProcessDataIn_cnt++; // Test cnt Value 
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <IOL_State_OP+0xc0>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	1c5a      	adds	r2, r3, #1
 800166e:	b2d1      	uxtb	r1, r2
 8001670:	4a22      	ldr	r2, [pc, #136]	@ (80016fc <IOL_State_OP+0xc0>)
 8001672:	7011      	strb	r1, [r2, #0]
 8001674:	4a22      	ldr	r2, [pc, #136]	@ (8001700 <IOL_State_OP+0xc4>)
 8001676:	7153      	strb	r3, [r2, #5]
            device_ProcessDataIn_arr[OP_ISDU_IN_PROCESSDATALENGTH - 1] = PreOP_CKS_GetChecksum(&device_ProcessDataIn_arr[0], (OP_ISDU_IN_PROCESSDATALENGTH - 1), 0);
 8001678:	2200      	movs	r2, #0
 800167a:	2106      	movs	r1, #6
 800167c:	4820      	ldr	r0, [pc, #128]	@ (8001700 <IOL_State_OP+0xc4>)
 800167e:	f7ff feb5 	bl	80013ec <PreOP_CKS_GetChecksum>
 8001682:	4603      	mov	r3, r0
 8001684:	461a      	mov	r2, r3
 8001686:	4b1e      	ldr	r3, [pc, #120]	@ (8001700 <IOL_State_OP+0xc4>)
 8001688:	719a      	strb	r2, [r3, #6]
        }

        IOL_ENABLE;
 800168a:	2201      	movs	r2, #1
 800168c:	2140      	movs	r1, #64	@ 0x40
 800168e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001692:	f001 f83b 	bl	800270c <HAL_GPIO_WritePin>
        if (HAL_UART_Transmit_IT(&huart1, device_ProcessDataIn_arr, OP_ISDU_IN_PROCESSDATALENGTH) != HAL_OK)
 8001696:	2207      	movs	r2, #7
 8001698:	4919      	ldr	r1, [pc, #100]	@ (8001700 <IOL_State_OP+0xc4>)
 800169a:	481a      	ldr	r0, [pc, #104]	@ (8001704 <IOL_State_OP+0xc8>)
 800169c:	f004 fae2 	bl	8005c64 <HAL_UART_Transmit_IT>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d023      	beq.n	80016ee <IOL_State_OP+0xb2>
        {
            Error_Handler();
 80016a6:	f7ff f8ce 	bl	8000846 <Error_Handler>
        if (HAL_UART_Transmit_IT(&huart1, device_ProcessDataOut_arr, OP_ISDU_OUT_PROCESSDATALENGTH) != HAL_OK)
        {
            Error_Handler();
        }
    }
}
 80016aa:	e020      	b.n	80016ee <IOL_State_OP+0xb2>
    else if (IOL_PreOP_ReadWriteCheck() == IOL_RW_Write)
 80016ac:	f7ff fe84 	bl	80013b8 <IOL_PreOP_ReadWriteCheck>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d11b      	bne.n	80016ee <IOL_State_OP+0xb2>
        if (IOL_Commchannel_value == IOL_Channel_ISDU)
 80016b6:	79bb      	ldrb	r3, [r7, #6]
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	d108      	bne.n	80016ce <IOL_State_OP+0x92>
            device_ProcessDataOut_arr[OP_ISDU_OUT_PROCESSDATALENGTH - 1] = PreOP_CKS_GetChecksum(&device_ProcessDataOut_arr[0], OP_ISDU_OUT_PROCESSDATALENGTH - 1, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2104      	movs	r1, #4
 80016c0:	4811      	ldr	r0, [pc, #68]	@ (8001708 <IOL_State_OP+0xcc>)
 80016c2:	f7ff fe93 	bl	80013ec <PreOP_CKS_GetChecksum>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <IOL_State_OP+0xcc>)
 80016cc:	711a      	strb	r2, [r3, #4]
        IOL_ENABLE;
 80016ce:	2201      	movs	r2, #1
 80016d0:	2140      	movs	r1, #64	@ 0x40
 80016d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016d6:	f001 f819 	bl	800270c <HAL_GPIO_WritePin>
        if (HAL_UART_Transmit_IT(&huart1, device_ProcessDataOut_arr, OP_ISDU_OUT_PROCESSDATALENGTH) != HAL_OK)
 80016da:	2205      	movs	r2, #5
 80016dc:	490a      	ldr	r1, [pc, #40]	@ (8001708 <IOL_State_OP+0xcc>)
 80016de:	4809      	ldr	r0, [pc, #36]	@ (8001704 <IOL_State_OP+0xc8>)
 80016e0:	f004 fac0 	bl	8005c64 <HAL_UART_Transmit_IT>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <IOL_State_OP+0xb2>
            Error_Handler();
 80016ea:	f7ff f8ac 	bl	8000846 <Error_Handler>
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000b88 	.word	0x20000b88
 80016fc:	20000bec 	.word	0x20000bec
 8001700:	20000bf8 	.word	0x20000bf8
 8001704:	200002a4 	.word	0x200002a4
 8001708:	20000c00 	.word	0x20000c00

0800170c <IOL_State_PreOP>:

// if (stateIOLseq == IOL_PreOP)
void IOL_State_PreOP (void)
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
    uint8_t i, j = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	71bb      	strb	r3, [r7, #6]
    uint8_t IOL_Commchannel_value = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	717b      	strb	r3, [r7, #5]
    static uint8_t preop_data_arr[PREOP_DATA_LENGTH + 1] = {0}; // + 1   CKS 
    // uint8_t Page_Write_ChecksumValue[0] = {0};

    IOL_Commchannel_value = Print_MC_CommunicationChannel(uart1_rx_IDLE_buf[0]);
 800171a:	4b4b      	ldr	r3, [pc, #300]	@ (8001848 <IOL_State_PreOP+0x13c>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f948 	bl	80019b4 <Print_MC_CommunicationChannel>
 8001724:	4603      	mov	r3, r0
 8001726:	717b      	strb	r3, [r7, #5]
    // uint8_t Page_Write_ChecksumValue[1] = {0};

    if (IOL_PreOP_ReadWriteCheck() == IOL_RW_Read)
 8001728:	f7ff fe46 	bl	80013b8 <IOL_PreOP_ReadWriteCheck>
 800172c:	4603      	mov	r3, r0
 800172e:	2b01      	cmp	r3, #1
 8001730:	d151      	bne.n	80017d6 <IOL_State_PreOP+0xca>
    {
        for (i=0; i < PREOP_DATA_LENGTH; i++)
 8001732:	2300      	movs	r3, #0
 8001734:	71fb      	strb	r3, [r7, #7]
 8001736:	e00e      	b.n	8001756 <IOL_State_PreOP+0x4a>
        {
            preop_data_arr[i]= IOL_PreOP_Packet[PreOP_seq_cnt][i];
 8001738:	4b44      	ldr	r3, [pc, #272]	@ (800184c <IOL_State_PreOP+0x140>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	79fa      	ldrb	r2, [r7, #7]
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	4843      	ldr	r0, [pc, #268]	@ (8001850 <IOL_State_PreOP+0x144>)
 8001744:	00c9      	lsls	r1, r1, #3
 8001746:	4401      	add	r1, r0
 8001748:	440a      	add	r2, r1
 800174a:	7811      	ldrb	r1, [r2, #0]
 800174c:	4a41      	ldr	r2, [pc, #260]	@ (8001854 <IOL_State_PreOP+0x148>)
 800174e:	54d1      	strb	r1, [r2, r3]
        for (i=0; i < PREOP_DATA_LENGTH; i++)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	3301      	adds	r3, #1
 8001754:	71fb      	strb	r3, [r7, #7]
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	2b07      	cmp	r3, #7
 800175a:	d9ed      	bls.n	8001738 <IOL_State_PreOP+0x2c>
        }

        // PreOP Mode에서 Diagnosis 는 Event flag 있음 PreOP_CKS_GetChecksum 함수의 3번째 인자 1 = event set, 0 = event reset.
        if (IOL_Commchannel_value == IOL_Channel_Diagnosis)
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	2b02      	cmp	r3, #2
 8001760:	d10a      	bne.n	8001778 <IOL_State_PreOP+0x6c>
        {
            preop_data_arr[i] = PreOP_CKS_GetChecksum(&preop_data_arr[0], PREOP_DATA_LENGTH, 1);
 8001762:	79fc      	ldrb	r4, [r7, #7]
 8001764:	2201      	movs	r2, #1
 8001766:	2108      	movs	r1, #8
 8001768:	483a      	ldr	r0, [pc, #232]	@ (8001854 <IOL_State_PreOP+0x148>)
 800176a:	f7ff fe3f 	bl	80013ec <PreOP_CKS_GetChecksum>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	4b38      	ldr	r3, [pc, #224]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001774:	551a      	strb	r2, [r3, r4]
 8001776:	e017      	b.n	80017a8 <IOL_State_PreOP+0x9c>
        }
        else if (IOL_Commchannel_value == IOL_Channel_ISDU)
 8001778:	797b      	ldrb	r3, [r7, #5]
 800177a:	2b03      	cmp	r3, #3
 800177c:	d10a      	bne.n	8001794 <IOL_State_PreOP+0x88>
        {
            preop_data_arr[i] = PreOP_CKS_GetChecksum(&preop_data_arr[0], PREOP_DATA_LENGTH, 0);
 800177e:	79fc      	ldrb	r4, [r7, #7]
 8001780:	2200      	movs	r2, #0
 8001782:	2108      	movs	r1, #8
 8001784:	4833      	ldr	r0, [pc, #204]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001786:	f7ff fe31 	bl	80013ec <PreOP_CKS_GetChecksum>
 800178a:	4603      	mov	r3, r0
 800178c:	461a      	mov	r2, r3
 800178e:	4b31      	ldr	r3, [pc, #196]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001790:	551a      	strb	r2, [r3, r4]
 8001792:	e009      	b.n	80017a8 <IOL_State_PreOP+0x9c>
        }
        else
        {
            preop_data_arr[i] = PreOP_CKS_GetChecksum(&preop_data_arr[0], PREOP_DATA_LENGTH, 0);
 8001794:	79fc      	ldrb	r4, [r7, #7]
 8001796:	2200      	movs	r2, #0
 8001798:	2108      	movs	r1, #8
 800179a:	482e      	ldr	r0, [pc, #184]	@ (8001854 <IOL_State_PreOP+0x148>)
 800179c:	f7ff fe26 	bl	80013ec <PreOP_CKS_GetChecksum>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <IOL_State_PreOP+0x148>)
 80017a6:	551a      	strb	r2, [r3, r4]
        }
        
        PreOP_seq_cnt++;
 80017a8:	4b28      	ldr	r3, [pc, #160]	@ (800184c <IOL_State_PreOP+0x140>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	3301      	adds	r3, #1
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	4b26      	ldr	r3, [pc, #152]	@ (800184c <IOL_State_PreOP+0x140>)
 80017b2:	701a      	strb	r2, [r3, #0]

        IOL_ENABLE;
 80017b4:	2201      	movs	r2, #1
 80017b6:	2140      	movs	r1, #64	@ 0x40
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017bc:	f000 ffa6 	bl	800270c <HAL_GPIO_WritePin>
        if (HAL_UART_Transmit_IT(&huart1, preop_data_arr, 9) != HAL_OK)
 80017c0:	2209      	movs	r2, #9
 80017c2:	4924      	ldr	r1, [pc, #144]	@ (8001854 <IOL_State_PreOP+0x148>)
 80017c4:	4824      	ldr	r0, [pc, #144]	@ (8001858 <IOL_State_PreOP+0x14c>)
 80017c6:	f004 fa4d 	bl	8005c64 <HAL_UART_Transmit_IT>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d037      	beq.n	8001840 <IOL_State_PreOP+0x134>
        {
            Error_Handler();
 80017d0:	f7ff f839 	bl	8000846 <Error_Handler>
        if (HAL_UART_Transmit_IT(&huart1, (uint8_t *) preop_data_arr, 1) != HAL_OK)
        {
            Error_Handler();
        }
    }
}
 80017d4:	e034      	b.n	8001840 <IOL_State_PreOP+0x134>
    else if (IOL_PreOP_ReadWriteCheck() == IOL_RW_Write)
 80017d6:	f7ff fdef 	bl	80013b8 <IOL_PreOP_ReadWriteCheck>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d12f      	bne.n	8001840 <IOL_State_PreOP+0x134>
        if ((IOL_Commchannel_value == IOL_Channel_Diagnosis) || (IOL_Commchannel_value == IOL_Channel_ISDU))
 80017e0:	797b      	ldrb	r3, [r7, #5]
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d002      	beq.n	80017ec <IOL_State_PreOP+0xe0>
 80017e6:	797b      	ldrb	r3, [r7, #5]
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	d109      	bne.n	8001800 <IOL_State_PreOP+0xf4>
            preop_data_arr[0] = PreOP_CKS_GetChecksum(&preop_data_arr[0], 0, 1);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2100      	movs	r1, #0
 80017f0:	4818      	ldr	r0, [pc, #96]	@ (8001854 <IOL_State_PreOP+0x148>)
 80017f2:	f7ff fdfb 	bl	80013ec <PreOP_CKS_GetChecksum>
 80017f6:	4603      	mov	r3, r0
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <IOL_State_PreOP+0x148>)
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	e00f      	b.n	8001820 <IOL_State_PreOP+0x114>
            preop_data_arr[0] = PreOP_CKS_GetChecksum(&preop_data_arr[0], 0, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	2100      	movs	r1, #0
 8001804:	4813      	ldr	r0, [pc, #76]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001806:	f7ff fdf1 	bl	80013ec <PreOP_CKS_GetChecksum>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001810:	701a      	strb	r2, [r3, #0]
            if(uart1_rx_IDLE_buf[2] == 0x99)
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <IOL_State_PreOP+0x13c>)
 8001814:	789b      	ldrb	r3, [r3, #2]
 8001816:	2b99      	cmp	r3, #153	@ 0x99
 8001818:	d102      	bne.n	8001820 <IOL_State_PreOP+0x114>
                stateIOLseq = IOL_OP;
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <IOL_State_PreOP+0x150>)
 800181c:	2202      	movs	r2, #2
 800181e:	701a      	strb	r2, [r3, #0]
        IOL_ENABLE;
 8001820:	2201      	movs	r2, #1
 8001822:	2140      	movs	r1, #64	@ 0x40
 8001824:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001828:	f000 ff70 	bl	800270c <HAL_GPIO_WritePin>
        if (HAL_UART_Transmit_IT(&huart1, (uint8_t *) preop_data_arr, 1) != HAL_OK)
 800182c:	2201      	movs	r2, #1
 800182e:	4909      	ldr	r1, [pc, #36]	@ (8001854 <IOL_State_PreOP+0x148>)
 8001830:	4809      	ldr	r0, [pc, #36]	@ (8001858 <IOL_State_PreOP+0x14c>)
 8001832:	f004 fa17 	bl	8005c64 <HAL_UART_Transmit_IT>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <IOL_State_PreOP+0x134>
            Error_Handler();
 800183c:	f7ff f803 	bl	8000846 <Error_Handler>
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	bd90      	pop	{r4, r7, pc}
 8001848:	20000b88 	.word	0x20000b88
 800184c:	20000bf3 	.word	0x20000bf3
 8001850:	20000014 	.word	0x20000014
 8001854:	20000c08 	.word	0x20000c08
 8001858:	200002a4 	.word	0x200002a4
 800185c:	20000bf4 	.word	0x20000bf4

08001860 <IOL_StartUp_Seq_Page>:
        
    }
}

void IOL_StartUp_Seq_Page (uint16_t size)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
    uint8_t rxdataSize = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	73fb      	strb	r3, [r7, #15]
    uint8_t eventdebug = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	73bb      	strb	r3, [r7, #14]
    uint8_t Page_Write_ChecksumValue[0] = {0};
    
    rxdataSize = (uint8_t)size;
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	73fb      	strb	r3, [r7, #15]

    // State = StartUP ,   Channel = Page인지 구분
    if ((stateIOLseq == IOL_StartUp) && (Print_MC_CommunicationChannel(uart1_rx_IDLE_buf[0]) == IOL_Channel_Page))
 8001876:	4b39      	ldr	r3, [pc, #228]	@ (800195c <IOL_StartUp_Seq_Page+0xfc>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d15b      	bne.n	8001936 <IOL_StartUp_Seq_Page+0xd6>
 800187e:	4b38      	ldr	r3, [pc, #224]	@ (8001960 <IOL_StartUp_Seq_Page+0x100>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f000 f896 	bl	80019b4 <Print_MC_CommunicationChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b01      	cmp	r3, #1
 800188c:	d153      	bne.n	8001936 <IOL_StartUp_Seq_Page+0xd6>
    {
        // R/W   Read 체크
        if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Read)
 800188e:	4b34      	ldr	r3, [pc, #208]	@ (8001960 <IOL_StartUp_Seq_Page+0x100>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f870 	bl	8001978 <Decode_MC_ReadWrite>
 8001898:	4603      	mov	r3, r0
 800189a:	2b01      	cmp	r3, #1
 800189c:	d123      	bne.n	80018e6 <IOL_StartUp_Seq_Page+0x86>
        {
            
            IOL_Page1_Packet[0] = IOL_Page1_SeqValue[Page1_seq++];
 800189e:	4b31      	ldr	r3, [pc, #196]	@ (8001964 <IOL_StartUp_Seq_Page+0x104>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	b2d1      	uxtb	r1, r2
 80018a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001964 <IOL_StartUp_Seq_Page+0x104>)
 80018a8:	7011      	strb	r1, [r2, #0]
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <IOL_StartUp_Seq_Page+0x108>)
 80018ae:	5c9a      	ldrb	r2, [r3, r2]
 80018b0:	4b2e      	ldr	r3, [pc, #184]	@ (800196c <IOL_StartUp_Seq_Page+0x10c>)
 80018b2:	701a      	strb	r2, [r3, #0]

            // IOL_Page1_Packet[1] = Decode_CKS_GetChecksum(IOL_Page1_Packet[0], 1);
            IOL_Page1_Packet[1] = Decode_CKS_GetChecksum(&IOL_Page1_Packet[0], 1);
 80018b4:	2101      	movs	r1, #1
 80018b6:	482d      	ldr	r0, [pc, #180]	@ (800196c <IOL_StartUp_Seq_Page+0x10c>)
 80018b8:	f7ff fcec 	bl	8001294 <Decode_CKS_GetChecksum>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <IOL_StartUp_Seq_Page+0x10c>)
 80018c2:	705a      	strb	r2, [r3, #1]

            IOL_ENABLE;
 80018c4:	2201      	movs	r2, #1
 80018c6:	2140      	movs	r1, #64	@ 0x40
 80018c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018cc:	f000 ff1e 	bl	800270c <HAL_GPIO_WritePin>
            if (HAL_UART_Transmit_IT(&huart1, (uint8_t *) IOL_Page1_Packet, 2) != HAL_OK)
 80018d0:	2202      	movs	r2, #2
 80018d2:	4926      	ldr	r1, [pc, #152]	@ (800196c <IOL_StartUp_Seq_Page+0x10c>)
 80018d4:	4826      	ldr	r0, [pc, #152]	@ (8001970 <IOL_StartUp_Seq_Page+0x110>)
 80018d6:	f004 f9c5 	bl	8005c64 <HAL_UART_Transmit_IT>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d038      	beq.n	8001952 <IOL_StartUp_Seq_Page+0xf2>
            {
                Error_Handler();
 80018e0:	f7fe ffb1 	bl	8000846 <Error_Handler>
        if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Read)
 80018e4:	e035      	b.n	8001952 <IOL_StartUp_Seq_Page+0xf2>
            }
            // HAL_UART_Transmit(&huart1,(uint8_t *) IOL_Page1_Packet, 2, 10);
            // IOL_DISABLE;
        }
        // R/W   Write 체크
        else if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Write)
 80018e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001960 <IOL_StartUp_Seq_Page+0x100>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f844 	bl	8001978 <Decode_MC_ReadWrite>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d12d      	bne.n	8001952 <IOL_StartUp_Seq_Page+0xf2>
        {
            Page_Write_ChecksumValue[0] = Decode_CKS_GetChecksum(&IOL_Checksum_SeedValue, 0);
 80018f6:	2100      	movs	r1, #0
 80018f8:	481e      	ldr	r0, [pc, #120]	@ (8001974 <IOL_StartUp_Seq_Page+0x114>)
 80018fa:	f7ff fccb 	bl	8001294 <Decode_CKS_GetChecksum>
 80018fe:	4603      	mov	r3, r0
 8001900:	733b      	strb	r3, [r7, #12]
            // if (HAL_UART_Transmit_IT(&huart1, (uint8_t *) Decode_CKS_GetChecksum(0x52, 0), 1) != HAL_OK)
            IOL_ENABLE;
 8001902:	2201      	movs	r2, #1
 8001904:	2140      	movs	r1, #64	@ 0x40
 8001906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800190a:	f000 feff 	bl	800270c <HAL_GPIO_WritePin>
            if (HAL_UART_Transmit_IT(&huart1, (uint8_t *) Page_Write_ChecksumValue, 1) != HAL_OK)
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	2201      	movs	r2, #1
 8001914:	4619      	mov	r1, r3
 8001916:	4816      	ldr	r0, [pc, #88]	@ (8001970 <IOL_StartUp_Seq_Page+0x110>)
 8001918:	f004 f9a4 	bl	8005c64 <HAL_UART_Transmit_IT>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <IOL_StartUp_Seq_Page+0xc6>
            {
                Error_Handler();
 8001922:	f7fe ff90 	bl	8000846 <Error_Handler>
            }

            //Master Command to PreOP.
            if (uart1_rx_IDLE_buf[2] == 0x9A)
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <IOL_StartUp_Seq_Page+0x100>)
 8001928:	789b      	ldrb	r3, [r3, #2]
 800192a:	2b9a      	cmp	r3, #154	@ 0x9a
 800192c:	d111      	bne.n	8001952 <IOL_StartUp_Seq_Page+0xf2>
            {
                stateIOLseq = IOL_PreOP;
 800192e:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <IOL_StartUp_Seq_Page+0xfc>)
 8001930:	2201      	movs	r2, #1
 8001932:	701a      	strb	r2, [r3, #0]
        if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Read)
 8001934:	e00d      	b.n	8001952 <IOL_StartUp_Seq_Page+0xf2>
            }
            
        }
    }
    // PreOperate Mode
    else if (stateIOLseq == IOL_PreOP)
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <IOL_StartUp_Seq_Page+0xfc>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d102      	bne.n	8001944 <IOL_StartUp_Seq_Page+0xe4>
    {
        IOL_State_PreOP();
 800193e:	f7ff fee5 	bl	800170c <IOL_State_PreOP>
    // Operate Mode
    else if (stateIOLseq == IOL_OP)
    {
        IOL_State_OP();
    }
}
 8001942:	e007      	b.n	8001954 <IOL_StartUp_Seq_Page+0xf4>
    else if (stateIOLseq == IOL_OP)
 8001944:	4b05      	ldr	r3, [pc, #20]	@ (800195c <IOL_StartUp_Seq_Page+0xfc>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d103      	bne.n	8001954 <IOL_StartUp_Seq_Page+0xf4>
        IOL_State_OP();
 800194c:	f7ff fe76 	bl	800163c <IOL_State_OP>
}
 8001950:	e000      	b.n	8001954 <IOL_StartUp_Seq_Page+0xf4>
        if (Decode_MC_ReadWrite(uart1_rx_IDLE_buf[0]) == IOL_RW_Read)
 8001952:	bf00      	nop
}
 8001954:	bf00      	nop
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000bf4 	.word	0x20000bf4
 8001960:	20000b88 	.word	0x20000b88
 8001964:	20000bf2 	.word	0x20000bf2
 8001968:	20000004 	.word	0x20000004
 800196c:	20000bf0 	.word	0x20000bf0
 8001970:	200002a4 	.word	0x200002a4
 8001974:	20000054 	.word	0x20000054

08001978 <Decode_MC_ReadWrite>:
    #endif
  }
}

static uint8_t Decode_MC_ReadWrite (uint8_t Data)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
    uint8_t MCdata = 0;
 8001982:	2300      	movs	r3, #0
 8001984:	73fb      	strb	r3, [r7, #15]

    MCdata = Data;
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	73fb      	strb	r3, [r7, #15]
    MCdata = (MCdata >> 7) & 0x01;
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	09db      	lsrs	r3, r3, #7
 800198e:	73fb      	strb	r3, [r7, #15]

    switch (MCdata)
 8001990:	7bfb      	ldrb	r3, [r7, #15]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <Decode_MC_ReadWrite+0x24>
 8001996:	2b01      	cmp	r3, #1
 8001998:	d002      	beq.n	80019a0 <Decode_MC_ReadWrite+0x28>
 800199a:	e003      	b.n	80019a4 <Decode_MC_ReadWrite+0x2c>
    {
        case 0 :
            return IOL_RW_Write;
 800199c:	2300      	movs	r3, #0
 800199e:	e002      	b.n	80019a6 <Decode_MC_ReadWrite+0x2e>
        case 1 :
            return IOL_RW_Read;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <Decode_MC_ReadWrite+0x2e>
        default :
            // printf("Unexpected value\n");
            return 'X';
 80019a4:	2358      	movs	r3, #88	@ 0x58
    }
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
	...

080019b4 <Print_MC_CommunicationChannel>:

//     return MCdata & 0x03;
// }

static uint8_t Print_MC_CommunicationChannel (uint8_t Data)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
    uint8_t MCdata = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	73fb      	strb	r3, [r7, #15]

    MCdata = Data;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	73fb      	strb	r3, [r7, #15]
    MCdata = (MCdata >> 5) & 0x03;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	095b      	lsrs	r3, r3, #5
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	73fb      	strb	r3, [r7, #15]
    
    switch (MCdata)
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d813      	bhi.n	8001a00 <Print_MC_CommunicationChannel+0x4c>
 80019d8:	a201      	add	r2, pc, #4	@ (adr r2, 80019e0 <Print_MC_CommunicationChannel+0x2c>)
 80019da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019de:	bf00      	nop
 80019e0:	080019f1 	.word	0x080019f1
 80019e4:	080019f5 	.word	0x080019f5
 80019e8:	080019f9 	.word	0x080019f9
 80019ec:	080019fd 	.word	0x080019fd
    {
        case 0 :
            // printf("%s,", CommunicationChannel.MC_Com_Ch_0);
            return IOL_Channel_Process;
 80019f0:	2300      	movs	r3, #0
 80019f2:	e005      	b.n	8001a00 <Print_MC_CommunicationChannel+0x4c>
        case 1 :
            // printf("%s,", CommunicationChannel.MC_Com_Ch_1);
            return IOL_Channel_Page;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e003      	b.n	8001a00 <Print_MC_CommunicationChannel+0x4c>
        case 2 :
            // printf("%s,", CommunicationChannel.MC_Com_Ch_2);
            return IOL_Channel_Diagnosis;
 80019f8:	2302      	movs	r3, #2
 80019fa:	e001      	b.n	8001a00 <Print_MC_CommunicationChannel+0x4c>
        case 3 :
            // printf("%s,", CommunicationChannel.MC_Com_Ch_3);
            return IOL_Channel_ISDU;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e7ff      	b.n	8001a00 <Print_MC_CommunicationChannel+0x4c>
    }
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a0c:	480d      	ldr	r0, [pc, #52]	@ (8001a44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a0e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a10:	f7ff fa3c 	bl	8000e8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a14:	480c      	ldr	r0, [pc, #48]	@ (8001a48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a16:	490d      	ldr	r1, [pc, #52]	@ (8001a4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a18:	4a0d      	ldr	r2, [pc, #52]	@ (8001a50 <LoopForever+0xe>)
  movs r3, #0
 8001a1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a1c:	e002      	b.n	8001a24 <LoopCopyDataInit>

08001a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a22:	3304      	adds	r3, #4

08001a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a28:	d3f9      	bcc.n	8001a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a58 <LoopForever+0x16>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a30:	e001      	b.n	8001a36 <LoopFillZerobss>

08001a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a34:	3204      	adds	r2, #4

08001a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a38:	d3fb      	bcc.n	8001a32 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001a3a:	f00a f97d 	bl	800bd38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a3e:	f7fe fe79 	bl	8000734 <main>

08001a42 <LoopForever>:

LoopForever:
    b LoopForever
 8001a42:	e7fe      	b.n	8001a42 <LoopForever>
  ldr   r0, =_estack
 8001a44:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a4c:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8001a50:	0800ca58 	.word	0x0800ca58
  ldr r2, =_sbss
 8001a54:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8001a58:	20001f34 	.word	0x20001f34

08001a5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a5c:	e7fe      	b.n	8001a5c <ADC1_2_IRQHandler>

08001a5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a64:	2300      	movs	r3, #0
 8001a66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a68:	2003      	movs	r0, #3
 8001a6a:	f000 f95b 	bl	8001d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a6e:	200f      	movs	r0, #15
 8001a70:	f000 f80e 	bl	8001a90 <HAL_InitTick>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	71fb      	strb	r3, [r7, #7]
 8001a7e:	e001      	b.n	8001a84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a80:	f7ff f80e 	bl	8000aa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a84:	79fb      	ldrb	r3, [r7, #7]

}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a9c:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <HAL_InitTick+0x68>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d022      	beq.n	8001aea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001aa4:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_InitTick+0x6c>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <HAL_InitTick+0x68>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 f966 	bl	8001d8a <HAL_SYSTICK_Config>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10f      	bne.n	8001ae4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b0f      	cmp	r3, #15
 8001ac8:	d809      	bhi.n	8001ade <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aca:	2200      	movs	r2, #0
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad2:	f000 f932 	bl	8001d3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b00 <HAL_InitTick+0x70>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	e007      	b.n	8001aee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	73fb      	strb	r3, [r7, #15]
 8001ae2:	e004      	b.n	8001aee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e001      	b.n	8001aee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	2000005c 	.word	0x2000005c
 8001afc:	20000000 	.word	0x20000000
 8001b00:	20000058 	.word	0x20000058

08001b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b08:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <HAL_IncTick+0x1c>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <HAL_IncTick+0x20>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a03      	ldr	r2, [pc, #12]	@ (8001b20 <HAL_IncTick+0x1c>)
 8001b14:	6013      	str	r3, [r2, #0]
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	20000c14 	.word	0x20000c14
 8001b24:	2000005c 	.word	0x2000005c

08001b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <HAL_GetTick+0x14>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	20000c14 	.word	0x20000c14

08001b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b48:	f7ff ffee 	bl	8001b28 <HAL_GetTick>
 8001b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b58:	d004      	beq.n	8001b64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b5a:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <HAL_Delay+0x40>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b64:	bf00      	nop
 8001b66:	f7ff ffdf 	bl	8001b28 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d8f7      	bhi.n	8001b66 <HAL_Delay+0x26>
  {
  }
}
 8001b76:	bf00      	nop
 8001b78:	bf00      	nop
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	2000005c 	.word	0x2000005c

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	db0b      	blt.n	8001c12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 021f 	and.w	r2, r3, #31
 8001c00:	4907      	ldr	r1, [pc, #28]	@ (8001c20 <__NVIC_EnableIRQ+0x38>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	2001      	movs	r0, #1
 8001c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100

08001c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	db0a      	blt.n	8001c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	490c      	ldr	r1, [pc, #48]	@ (8001c70 <__NVIC_SetPriority+0x4c>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	440b      	add	r3, r1
 8001c48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c4c:	e00a      	b.n	8001c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4908      	ldr	r1, [pc, #32]	@ (8001c74 <__NVIC_SetPriority+0x50>)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	f003 030f 	and.w	r3, r3, #15
 8001c5a:	3b04      	subs	r3, #4
 8001c5c:	0112      	lsls	r2, r2, #4
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	761a      	strb	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000e100 	.word	0xe000e100
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	@ 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f1c3 0307 	rsb	r3, r3, #7
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	bf28      	it	cs
 8001c96:	2304      	movcs	r3, #4
 8001c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d902      	bls.n	8001ca8 <NVIC_EncodePriority+0x30>
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	e000      	b.n	8001caa <NVIC_EncodePriority+0x32>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	401a      	ands	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cca:	43d9      	mvns	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	4313      	orrs	r3, r2
         );
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	@ 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cf0:	d301      	bcc.n	8001cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00f      	b.n	8001d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <SysTick_Config+0x40>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfe:	210f      	movs	r1, #15
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f7ff ff8e 	bl	8001c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <SysTick_Config+0x40>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <SysTick_Config+0x40>)
 8001d10:	2207      	movs	r2, #7
 8001d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	e000e010 	.word	0xe000e010

08001d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ff29 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b086      	sub	sp, #24
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	4603      	mov	r3, r0
 8001d42:	60b9      	str	r1, [r7, #8]
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d48:	f7ff ff40 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	68b9      	ldr	r1, [r7, #8]
 8001d52:	6978      	ldr	r0, [r7, #20]
 8001d54:	f7ff ff90 	bl	8001c78 <NVIC_EncodePriority>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff5f 	bl	8001c24 <__NVIC_SetPriority>
}
 8001d66:	bf00      	nop
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	4603      	mov	r3, r0
 8001d76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff33 	bl	8001be8 <__NVIC_EnableIRQ>
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffa4 	bl	8001ce0 <SysTick_Config>
 8001d98:	4603      	mov	r3, r0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e08d      	b.n	8001ed2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	461a      	mov	r2, r3
 8001dbc:	4b47      	ldr	r3, [pc, #284]	@ (8001edc <HAL_DMA_Init+0x138>)
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d80f      	bhi.n	8001de2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b45      	ldr	r3, [pc, #276]	@ (8001ee0 <HAL_DMA_Init+0x13c>)
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a45      	ldr	r2, [pc, #276]	@ (8001ee4 <HAL_DMA_Init+0x140>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	009a      	lsls	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a42      	ldr	r2, [pc, #264]	@ (8001ee8 <HAL_DMA_Init+0x144>)
 8001dde:	641a      	str	r2, [r3, #64]	@ 0x40
 8001de0:	e00e      	b.n	8001e00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	4b40      	ldr	r3, [pc, #256]	@ (8001eec <HAL_DMA_Init+0x148>)
 8001dea:	4413      	add	r3, r2
 8001dec:	4a3d      	ldr	r2, [pc, #244]	@ (8001ee4 <HAL_DMA_Init+0x140>)
 8001dee:	fba2 2303 	umull	r2, r3, r2, r3
 8001df2:	091b      	lsrs	r3, r3, #4
 8001df4:	009a      	lsls	r2, r3, #2
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a3c      	ldr	r2, [pc, #240]	@ (8001ef0 <HAL_DMA_Init+0x14c>)
 8001dfe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2202      	movs	r2, #2
 8001e04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 fa76 	bl	8002344 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e60:	d102      	bne.n	8001e68 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e7c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d010      	beq.n	8001ea8 <HAL_DMA_Init+0x104>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d80c      	bhi.n	8001ea8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 fa96 	bl	80023c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	e008      	b.n	8001eba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40020407 	.word	0x40020407
 8001ee0:	bffdfff8 	.word	0xbffdfff8
 8001ee4:	cccccccd 	.word	0xcccccccd
 8001ee8:	40020000 	.word	0x40020000
 8001eec:	bffdfbf8 	.word	0xbffdfbf8
 8001ef0:	40020400 	.word	0x40020400

08001ef4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_DMA_Start_IT+0x20>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e066      	b.n	8001fe2 <HAL_DMA_Start_IT+0xee>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d155      	bne.n	8001fd4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2200      	movs	r2, #0
 8001f34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 0201 	bic.w	r2, r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f9bb 	bl	80022c8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d008      	beq.n	8001f6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 020e 	orr.w	r2, r2, #14
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	e00f      	b.n	8001f8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0204 	bic.w	r2, r2, #4
 8001f7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 020a 	orr.w	r2, r2, #10
 8001f8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d007      	beq.n	8001faa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fa8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f042 0201 	orr.w	r2, r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	e005      	b.n	8001fe0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b085      	sub	sp, #20
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d005      	beq.n	800200e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2204      	movs	r2, #4
 8002006:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	e037      	b.n	800207e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 020e 	bic.w	r2, r2, #14
 800201c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002028:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800202c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	f003 021f 	and.w	r2, r3, #31
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	2101      	movs	r1, #1
 800204c:	fa01 f202 	lsl.w	r2, r1, r2
 8002050:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800205a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002060:	2b00      	cmp	r3, #0
 8002062:	d00c      	beq.n	800207e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800206e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002072:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800207c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2201      	movs	r2, #1
 8002082:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d00d      	beq.n	80020d0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2204      	movs	r2, #4
 80020b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	73fb      	strb	r3, [r7, #15]
 80020ce:	e047      	b.n	8002160 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 020e 	bic.w	r2, r2, #14
 80020de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f022 0201 	bic.w	r2, r2, #1
 80020ee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210c:	2101      	movs	r1, #1
 800210e:	fa01 f202 	lsl.w	r2, r1, r2
 8002112:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800211c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00c      	beq.n	8002140 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002130:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002134:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800213e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	4798      	blx	r3
    }
  }
  return status;
 8002160:	7bfb      	ldrb	r3, [r7, #15]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b084      	sub	sp, #16
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	2204      	movs	r2, #4
 800218c:	409a      	lsls	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4013      	ands	r3, r2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d026      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x7a>
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	f003 0304 	and.w	r3, r3, #4
 800219c:	2b00      	cmp	r3, #0
 800219e:	d021      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d107      	bne.n	80021be <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0204 	bic.w	r2, r2, #4
 80021bc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c2:	f003 021f 	and.w	r2, r3, #31
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	2104      	movs	r1, #4
 80021cc:	fa01 f202 	lsl.w	r2, r1, r2
 80021d0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d071      	beq.n	80022be <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80021e2:	e06c      	b.n	80022be <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e8:	f003 031f 	and.w	r3, r3, #31
 80021ec:	2202      	movs	r2, #2
 80021ee:	409a      	lsls	r2, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4013      	ands	r3, r2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d02e      	beq.n	8002256 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d029      	beq.n	8002256 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0320 	and.w	r3, r3, #32
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10b      	bne.n	8002228 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 020a 	bic.w	r2, r2, #10
 800221e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222c:	f003 021f 	and.w	r2, r3, #31
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002234:	2102      	movs	r1, #2
 8002236:	fa01 f202 	lsl.w	r2, r1, r2
 800223a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002248:	2b00      	cmp	r3, #0
 800224a:	d038      	beq.n	80022be <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002254:	e033      	b.n	80022be <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	2208      	movs	r2, #8
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d02a      	beq.n	80022c0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f003 0308 	and.w	r3, r3, #8
 8002270:	2b00      	cmp	r3, #0
 8002272:	d025      	beq.n	80022c0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 020e 	bic.w	r2, r2, #14
 8002282:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	2101      	movs	r1, #1
 8002292:	fa01 f202 	lsl.w	r2, r1, r2
 8002296:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d004      	beq.n	80022c0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80022be:	bf00      	nop
 80022c0:	bf00      	nop
}
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022de:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d004      	beq.n	80022f2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022f0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	f003 021f 	and.w	r2, r3, #31
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	2101      	movs	r1, #1
 8002300:	fa01 f202 	lsl.w	r2, r1, r2
 8002304:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	2b10      	cmp	r3, #16
 8002314:	d108      	bne.n	8002328 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002326:	e007      	b.n	8002338 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	60da      	str	r2, [r3, #12]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002344:	b480      	push	{r7}
 8002346:	b087      	sub	sp, #28
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	4b16      	ldr	r3, [pc, #88]	@ (80023ac <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002354:	429a      	cmp	r2, r3
 8002356:	d802      	bhi.n	800235e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002358:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	e001      	b.n	8002362 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800235e:	4b15      	ldr	r3, [pc, #84]	@ (80023b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002360:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	b2db      	uxtb	r3, r3
 800236c:	3b08      	subs	r3, #8
 800236e:	4a12      	ldr	r2, [pc, #72]	@ (80023b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002370:	fba2 2303 	umull	r2, r3, r2, r3
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237c:	089b      	lsrs	r3, r3, #2
 800237e:	009a      	lsls	r2, r3, #2
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	4413      	add	r3, r2
 8002384:	461a      	mov	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a0b      	ldr	r2, [pc, #44]	@ (80023bc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800238e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2201      	movs	r2, #1
 8002398:	409a      	lsls	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800239e:	bf00      	nop
 80023a0:	371c      	adds	r7, #28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40020407 	.word	0x40020407
 80023b0:	40020800 	.word	0x40020800
 80023b4:	40020820 	.word	0x40020820
 80023b8:	cccccccd 	.word	0xcccccccd
 80023bc:	40020880 	.word	0x40020880

080023c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80023d4:	4413      	add	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	461a      	mov	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a08      	ldr	r2, [pc, #32]	@ (8002404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80023e2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	f003 031f 	and.w	r3, r3, #31
 80023ec:	2201      	movs	r2, #1
 80023ee:	409a      	lsls	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80023f4:	bf00      	nop
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	1000823f 	.word	0x1000823f
 8002404:	40020940 	.word	0x40020940

08002408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002408:	b480      	push	{r7}
 800240a:	b087      	sub	sp, #28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002416:	e15a      	b.n	80026ce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2101      	movs	r1, #1
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	4013      	ands	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 814c 	beq.w	80026c8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 0303 	and.w	r3, r3, #3
 8002438:	2b01      	cmp	r3, #1
 800243a:	d005      	beq.n	8002448 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002444:	2b02      	cmp	r3, #2
 8002446:	d130      	bne.n	80024aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	2203      	movs	r2, #3
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800247e:	2201      	movs	r2, #1
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4013      	ands	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	091b      	lsrs	r3, r3, #4
 8002494:	f003 0201 	and.w	r2, r3, #1
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d017      	beq.n	80024e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	2203      	movs	r2, #3
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d123      	bne.n	800253a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	08da      	lsrs	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3208      	adds	r2, #8
 80024fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	220f      	movs	r2, #15
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	08da      	lsrs	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3208      	adds	r2, #8
 8002534:	6939      	ldr	r1, [r7, #16]
 8002536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0203 	and.w	r2, r3, #3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80a6 	beq.w	80026c8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257c:	4b5b      	ldr	r3, [pc, #364]	@ (80026ec <HAL_GPIO_Init+0x2e4>)
 800257e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002580:	4a5a      	ldr	r2, [pc, #360]	@ (80026ec <HAL_GPIO_Init+0x2e4>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6613      	str	r3, [r2, #96]	@ 0x60
 8002588:	4b58      	ldr	r3, [pc, #352]	@ (80026ec <HAL_GPIO_Init+0x2e4>)
 800258a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002594:	4a56      	ldr	r2, [pc, #344]	@ (80026f0 <HAL_GPIO_Init+0x2e8>)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	089b      	lsrs	r3, r3, #2
 800259a:	3302      	adds	r3, #2
 800259c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	220f      	movs	r2, #15
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4013      	ands	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025be:	d01f      	beq.n	8002600 <HAL_GPIO_Init+0x1f8>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a4c      	ldr	r2, [pc, #304]	@ (80026f4 <HAL_GPIO_Init+0x2ec>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d019      	beq.n	80025fc <HAL_GPIO_Init+0x1f4>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a4b      	ldr	r2, [pc, #300]	@ (80026f8 <HAL_GPIO_Init+0x2f0>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d013      	beq.n	80025f8 <HAL_GPIO_Init+0x1f0>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a4a      	ldr	r2, [pc, #296]	@ (80026fc <HAL_GPIO_Init+0x2f4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d00d      	beq.n	80025f4 <HAL_GPIO_Init+0x1ec>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a49      	ldr	r2, [pc, #292]	@ (8002700 <HAL_GPIO_Init+0x2f8>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d007      	beq.n	80025f0 <HAL_GPIO_Init+0x1e8>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a48      	ldr	r2, [pc, #288]	@ (8002704 <HAL_GPIO_Init+0x2fc>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d101      	bne.n	80025ec <HAL_GPIO_Init+0x1e4>
 80025e8:	2305      	movs	r3, #5
 80025ea:	e00a      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 80025ec:	2306      	movs	r3, #6
 80025ee:	e008      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 80025f0:	2304      	movs	r3, #4
 80025f2:	e006      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 80025f4:	2303      	movs	r3, #3
 80025f6:	e004      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e002      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <HAL_GPIO_Init+0x1fa>
 8002600:	2300      	movs	r3, #0
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	f002 0203 	and.w	r2, r2, #3
 8002608:	0092      	lsls	r2, r2, #2
 800260a:	4093      	lsls	r3, r2
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002612:	4937      	ldr	r1, [pc, #220]	@ (80026f0 <HAL_GPIO_Init+0x2e8>)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	089b      	lsrs	r3, r3, #2
 8002618:	3302      	adds	r3, #2
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002620:	4b39      	ldr	r3, [pc, #228]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	43db      	mvns	r3, r3
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4013      	ands	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d003      	beq.n	8002644 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	4313      	orrs	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002644:	4a30      	ldr	r2, [pc, #192]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800264a:	4b2f      	ldr	r3, [pc, #188]	@ (8002708 <HAL_GPIO_Init+0x300>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	43db      	mvns	r3, r3
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4013      	ands	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4313      	orrs	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800266e:	4a26      	ldr	r2, [pc, #152]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002674:	4b24      	ldr	r3, [pc, #144]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	43db      	mvns	r3, r3
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4013      	ands	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4313      	orrs	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002698:	4a1b      	ldr	r2, [pc, #108]	@ (8002708 <HAL_GPIO_Init+0x300>)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800269e:	4b1a      	ldr	r3, [pc, #104]	@ (8002708 <HAL_GPIO_Init+0x300>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4013      	ands	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026c2:	4a11      	ldr	r2, [pc, #68]	@ (8002708 <HAL_GPIO_Init+0x300>)
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	3301      	adds	r3, #1
 80026cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	fa22 f303 	lsr.w	r3, r2, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f47f ae9d 	bne.w	8002418 <HAL_GPIO_Init+0x10>
  }
}
 80026de:	bf00      	nop
 80026e0:	bf00      	nop
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40021000 	.word	0x40021000
 80026f0:	40010000 	.word	0x40010000
 80026f4:	48000400 	.word	0x48000400
 80026f8:	48000800 	.word	0x48000800
 80026fc:	48000c00 	.word	0x48000c00
 8002700:	48001000 	.word	0x48001000
 8002704:	48001400 	.word	0x48001400
 8002708:	40010400 	.word	0x40010400

0800270c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	460b      	mov	r3, r1
 8002716:	807b      	strh	r3, [r7, #2]
 8002718:	4613      	mov	r3, r2
 800271a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800271c:	787b      	ldrb	r3, [r7, #1]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002722:	887a      	ldrh	r2, [r7, #2]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002728:	e002      	b.n	8002730 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800272a:	887a      	ldrh	r2, [r7, #2]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4013      	ands	r3, r2
 8002754:	041a      	lsls	r2, r3, #16
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	43d9      	mvns	r1, r3
 800275a:	887b      	ldrh	r3, [r7, #2]
 800275c:	400b      	ands	r3, r1
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	619a      	str	r2, [r3, #24]
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800277a:	4b08      	ldr	r3, [pc, #32]	@ (800279c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800277c:	695a      	ldr	r2, [r3, #20]
 800277e:	88fb      	ldrh	r3, [r7, #6]
 8002780:	4013      	ands	r3, r2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d006      	beq.n	8002794 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002786:	4a05      	ldr	r2, [pc, #20]	@ (800279c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002788:	88fb      	ldrh	r3, [r7, #6]
 800278a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800278c:	88fb      	ldrh	r3, [r7, #6]
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f806 	bl	80027a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40010400 	.word	0x40010400

080027a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	4603      	mov	r3, r0
 80027a8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b084      	sub	sp, #16
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e0c0      	b.n	800294a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d106      	bne.n	80027e2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f008 fd49 	bl	800b274 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2203      	movs	r2, #3
 80027e6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f005 f85f 	bl	80078b2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027f4:	2300      	movs	r3, #0
 80027f6:	73fb      	strb	r3, [r7, #15]
 80027f8:	e03e      	b.n	8002878 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027fa:	7bfa      	ldrb	r2, [r7, #15]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	4413      	add	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	440b      	add	r3, r1
 8002808:	3311      	adds	r3, #17
 800280a:	2201      	movs	r2, #1
 800280c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800280e:	7bfa      	ldrb	r2, [r7, #15]
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	4613      	mov	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	440b      	add	r3, r1
 800281c:	3310      	adds	r3, #16
 800281e:	7bfa      	ldrb	r2, [r7, #15]
 8002820:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002822:	7bfa      	ldrb	r2, [r7, #15]
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	4613      	mov	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	440b      	add	r3, r1
 8002830:	3313      	adds	r3, #19
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002836:	7bfa      	ldrb	r2, [r7, #15]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	440b      	add	r3, r1
 8002844:	3320      	adds	r3, #32
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800284a:	7bfa      	ldrb	r2, [r7, #15]
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	00db      	lsls	r3, r3, #3
 8002856:	440b      	add	r3, r1
 8002858:	3324      	adds	r3, #36	@ 0x24
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	6879      	ldr	r1, [r7, #4]
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	440b      	add	r3, r1
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002872:	7bfb      	ldrb	r3, [r7, #15]
 8002874:	3301      	adds	r3, #1
 8002876:	73fb      	strb	r3, [r7, #15]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	791b      	ldrb	r3, [r3, #4]
 800287c:	7bfa      	ldrb	r2, [r7, #15]
 800287e:	429a      	cmp	r2, r3
 8002880:	d3bb      	bcc.n	80027fa <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e044      	b.n	8002912 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	440b      	add	r3, r1
 8002896:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800289e:	7bfa      	ldrb	r2, [r7, #15]
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	440b      	add	r3, r1
 80028ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80028b0:	7bfa      	ldrb	r2, [r7, #15]
 80028b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	440b      	add	r3, r1
 80028c2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028ca:	7bfa      	ldrb	r2, [r7, #15]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	440b      	add	r3, r1
 80028d8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028e0:	7bfa      	ldrb	r2, [r7, #15]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	440b      	add	r3, r1
 80028ee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028f6:	7bfa      	ldrb	r2, [r7, #15]
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	4613      	mov	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	4413      	add	r3, r2
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	440b      	add	r3, r1
 8002904:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	3301      	adds	r3, #1
 8002910:	73fb      	strb	r3, [r7, #15]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	791b      	ldrb	r3, [r3, #4]
 8002916:	7bfa      	ldrb	r2, [r7, #15]
 8002918:	429a      	cmp	r2, r3
 800291a:	d3b5      	bcc.n	8002888 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3304      	adds	r3, #4
 8002924:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002928:	f004 ffde 	bl	80078e8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7a9b      	ldrb	r3, [r3, #10]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d102      	bne.n	8002948 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f001 fc0e 	bl	8004164 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <HAL_PCD_Start+0x16>
 8002964:	2302      	movs	r3, #2
 8002966:	e012      	b.n	800298e <HAL_PCD_Start+0x3c>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f004 ff85 	bl	8007884 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f006 fd62 	bl	8009448 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b084      	sub	sp, #16
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f006 fd67 	bl	8009476 <USB_ReadInterrupts>
 80029a8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 fb06 	bl	8002fc6 <PCD_EP_ISR_Handler>

    return;
 80029ba:	e110      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d013      	beq.n	80029ee <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029d8:	b292      	uxth	r2, r2
 80029da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f008 fcd9 	bl	800b396 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80029e4:	2100      	movs	r1, #0
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f8fc 	bl	8002be4 <HAL_PCD_SetAddress>

    return;
 80029ec:	e0f7      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00c      	beq.n	8002a12 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a0a:	b292      	uxth	r2, r2
 8002a0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002a10:	e0e5      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00c      	beq.n	8002a36 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a2e:	b292      	uxth	r2, r2
 8002a30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002a34:	e0d3      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d034      	beq.n	8002aaa <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0204 	bic.w	r2, r2, #4
 8002a52:	b292      	uxth	r2, r2
 8002a54:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0208 	bic.w	r2, r2, #8
 8002a6a:	b292      	uxth	r2, r2
 8002a6c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d107      	bne.n	8002a8a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a82:	2100      	movs	r1, #0
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f008 fe79 	bl	800b77c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f008 fcbc 	bl	800b408 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002aa2:	b292      	uxth	r2, r2
 8002aa4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002aa8:	e099      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d027      	beq.n	8002b04 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0208 	orr.w	r2, r2, #8
 8002ac6:	b292      	uxth	r2, r2
 8002ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ade:	b292      	uxth	r2, r2
 8002ae0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f042 0204 	orr.w	r2, r2, #4
 8002af6:	b292      	uxth	r2, r2
 8002af8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f008 fc69 	bl	800b3d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002b02:	e06c      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d040      	beq.n	8002b90 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b20:	b292      	uxth	r2, r2
 8002b22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d12b      	bne.n	8002b88 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0204 	orr.w	r2, r2, #4
 8002b42:	b292      	uxth	r2, r2
 8002b44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0208 	orr.w	r2, r2, #8
 8002b5a:	b292      	uxth	r2, r2
 8002b5c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	089b      	lsrs	r3, r3, #2
 8002b74:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002b7e:	2101      	movs	r1, #1
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f008 fdfb 	bl	800b77c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002b86:	e02a      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f008 fc23 	bl	800b3d4 <HAL_PCD_SuspendCallback>
    return;
 8002b8e:	e026      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00f      	beq.n	8002bba <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002bac:	b292      	uxth	r2, r2
 8002bae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f008 fbe1 	bl	800b37a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002bb8:	e011      	b.n	8002bde <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00c      	beq.n	8002bde <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bd6:	b292      	uxth	r2, r2
 8002bd8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002bdc:	bf00      	nop
  }
}
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_PCD_SetAddress+0x1a>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e012      	b.n	8002c24 <HAL_PCD_SetAddress+0x40>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	78fa      	ldrb	r2, [r7, #3]
 8002c0a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f006 fc03 	bl	8009420 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	70fb      	strb	r3, [r7, #3]
 8002c3e:	460b      	mov	r3, r1
 8002c40:	803b      	strh	r3, [r7, #0]
 8002c42:	4613      	mov	r3, r2
 8002c44:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c46:	2300      	movs	r3, #0
 8002c48:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	da0e      	bge.n	8002c70 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	f003 0207 	and.w	r2, r3, #7
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	3310      	adds	r3, #16
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	4413      	add	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	705a      	strb	r2, [r3, #1]
 8002c6e:	e00e      	b.n	8002c8e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	f003 0207 	and.w	r2, r3, #7
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	00db      	lsls	r3, r3, #3
 8002c7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	4413      	add	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002c9a:	883b      	ldrh	r3, [r7, #0]
 8002c9c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	78ba      	ldrb	r2, [r7, #2]
 8002ca8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002caa:	78bb      	ldrb	r3, [r7, #2]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d102      	bne.n	8002cb6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d101      	bne.n	8002cc4 <HAL_PCD_EP_Open+0x98>
 8002cc0:	2302      	movs	r3, #2
 8002cc2:	e00e      	b.n	8002ce2 <HAL_PCD_EP_Open+0xb6>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68f9      	ldr	r1, [r7, #12]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f004 fe26 	bl	8007924 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002ce0:	7afb      	ldrb	r3, [r7, #11]
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002cf6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	da0e      	bge.n	8002d1c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cfe:	78fb      	ldrb	r3, [r7, #3]
 8002d00:	f003 0207 	and.w	r2, r3, #7
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	3310      	adds	r3, #16
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	4413      	add	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2201      	movs	r2, #1
 8002d18:	705a      	strb	r2, [r3, #1]
 8002d1a:	e00e      	b.n	8002d3a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d1c:	78fb      	ldrb	r3, [r7, #3]
 8002d1e:	f003 0207 	and.w	r2, r3, #7
 8002d22:	4613      	mov	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	4413      	add	r3, r2
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	4413      	add	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2200      	movs	r2, #0
 8002d38:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_PCD_EP_Close+0x6a>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e00e      	b.n	8002d72 <HAL_PCD_EP_Close+0x88>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68f9      	ldr	r1, [r7, #12]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f005 fac6 	bl	80082f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002d70:	2300      	movs	r3, #0
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b086      	sub	sp, #24
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
 8002d86:	460b      	mov	r3, r1
 8002d88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d8a:	7afb      	ldrb	r3, [r7, #11]
 8002d8c:	f003 0207 	and.w	r2, r3, #7
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4413      	add	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2200      	movs	r2, #0
 8002db2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2200      	movs	r2, #0
 8002db8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dba:	7afb      	ldrb	r3, [r7, #11]
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6979      	ldr	r1, [r7, #20]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f005 fc7e 	bl	80086ce <USB_EPStartXfer>

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	f003 0207 	and.w	r2, r3, #7
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	440b      	add	r3, r1
 8002dfa:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e1c:	7afb      	ldrb	r3, [r7, #11]
 8002e1e:	f003 0207 	and.w	r2, r3, #7
 8002e22:	4613      	mov	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	3310      	adds	r3, #16
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4413      	add	r3, r2
 8002e30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2201      	movs	r2, #1
 8002e56:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e58:	7afb      	ldrb	r3, [r7, #11]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6979      	ldr	r1, [r7, #20]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f005 fc2f 	bl	80086ce <USB_EPStartXfer>

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002e86:	78fb      	ldrb	r3, [r7, #3]
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	7912      	ldrb	r2, [r2, #4]
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e03e      	b.n	8002f16 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	da0e      	bge.n	8002ebe <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	f003 0207 	and.w	r2, r3, #7
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	3310      	adds	r3, #16
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	705a      	strb	r2, [r3, #1]
 8002ebc:	e00c      	b.n	8002ed8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4413      	add	r3, r2
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	4413      	add	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2201      	movs	r2, #1
 8002edc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_PCD_EP_SetStall+0x7e>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e00e      	b.n	8002f16 <HAL_PCD_EP_SetStall+0x9c>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68f9      	ldr	r1, [r7, #12]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f006 f990 	bl	800922c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b084      	sub	sp, #16
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002f2a:	78fb      	ldrb	r3, [r7, #3]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	7912      	ldrb	r2, [r2, #4]
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d901      	bls.n	8002f3c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e040      	b.n	8002fbe <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002f3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	da0e      	bge.n	8002f62 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	f003 0207 	and.w	r2, r3, #7
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4413      	add	r3, r2
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	3310      	adds	r3, #16
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	4413      	add	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	705a      	strb	r2, [r3, #1]
 8002f60:	e00e      	b.n	8002f80 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f62:	78fb      	ldrb	r3, [r7, #3]
 8002f64:	f003 0207 	and.w	r2, r3, #7
 8002f68:	4613      	mov	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	4413      	add	r3, r2
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f86:	78fb      	ldrb	r3, [r7, #3]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d101      	bne.n	8002fa0 <HAL_PCD_EP_ClrStall+0x82>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	e00e      	b.n	8002fbe <HAL_PCD_EP_ClrStall+0xa0>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68f9      	ldr	r1, [r7, #12]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f006 f98d 	bl	80092ce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b092      	sub	sp, #72	@ 0x48
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002fce:	e333      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fd8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002fda:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002fe6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f040 8108 	bne.w	8003200 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002ff0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d14c      	bne.n	8003094 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	b29b      	uxth	r3, r3
 8003002:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800300a:	813b      	strh	r3, [r7, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	893b      	ldrh	r3, [r7, #8]
 8003012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800301a:	b29b      	uxth	r3, r3
 800301c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3310      	adds	r3, #16
 8003022:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800302c:	b29b      	uxth	r3, r3
 800302e:	461a      	mov	r2, r3
 8003030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4413      	add	r3, r2
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	4413      	add	r3, r2
 800303e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003048:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800304a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800304c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800304e:	695a      	ldr	r2, [r3, #20]
 8003050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	441a      	add	r2, r3
 8003056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003058:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800305a:	2100      	movs	r1, #0
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f008 f972 	bl	800b346 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	7b1b      	ldrb	r3, [r3, #12]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 82e5 	beq.w	8003638 <PCD_EP_ISR_Handler+0x672>
 800306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	2b00      	cmp	r3, #0
 8003074:	f040 82e0 	bne.w	8003638 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	7b1b      	ldrb	r3, [r3, #12]
 800307c:	b2db      	uxtb	r3, r3
 800307e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003082:	b2da      	uxtb	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	731a      	strb	r2, [r3, #12]
 8003092:	e2d1      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800309a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	881b      	ldrh	r3, [r3, #0]
 80030a2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80030a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80030a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d032      	beq.n	8003114 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	461a      	mov	r2, r3
 80030ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4413      	add	r3, r2
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	4413      	add	r3, r2
 80030c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030d4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80030e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030e2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80030e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030e6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	f006 fa16 	bl	800951a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80030fa:	4013      	ands	r3, r2
 80030fc:	817b      	strh	r3, [r7, #10]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	897a      	ldrh	r2, [r7, #10]
 8003104:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003108:	b292      	uxth	r2, r2
 800310a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f008 f8ed 	bl	800b2ec <HAL_PCD_SetupStageCallback>
 8003112:	e291      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003114:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003118:	2b00      	cmp	r3, #0
 800311a:	f280 828d 	bge.w	8003638 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	b29a      	uxth	r2, r3
 8003126:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800312a:	4013      	ands	r3, r2
 800312c:	81fb      	strh	r3, [r7, #14]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	89fa      	ldrh	r2, [r7, #14]
 8003134:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003138:	b292      	uxth	r2, r2
 800313a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003144:	b29b      	uxth	r3, r3
 8003146:	461a      	mov	r2, r3
 8003148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6812      	ldr	r2, [r2, #0]
 8003154:	4413      	add	r3, r2
 8003156:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003162:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003164:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003166:	69db      	ldr	r3, [r3, #28]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d019      	beq.n	80031a0 <PCD_EP_ISR_Handler+0x1da>
 800316c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d015      	beq.n	80031a0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6818      	ldr	r0, [r3, #0]
 8003178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800317a:	6959      	ldr	r1, [r3, #20]
 800317c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800317e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003182:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003184:	b29b      	uxth	r3, r3
 8003186:	f006 f9c8 	bl	800951a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800318a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800318c:	695a      	ldr	r2, [r3, #20]
 800318e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	441a      	add	r2, r3
 8003194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003196:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003198:	2100      	movs	r1, #0
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f008 f8b8 	bl	800b310 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80031a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80031aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f040 8242 	bne.w	8003638 <PCD_EP_ISR_Handler+0x672>
 80031b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80031b6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80031ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80031be:	f000 823b 	beq.w	8003638 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031d2:	81bb      	strh	r3, [r7, #12]
 80031d4:	89bb      	ldrh	r3, [r7, #12]
 80031d6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80031da:	81bb      	strh	r3, [r7, #12]
 80031dc:	89bb      	ldrh	r3, [r7, #12]
 80031de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80031e2:	81bb      	strh	r3, [r7, #12]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	89bb      	ldrh	r3, [r7, #12]
 80031ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	8013      	strh	r3, [r2, #0]
 80031fe:	e21b      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	461a      	mov	r2, r3
 8003206:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003212:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003216:	2b00      	cmp	r3, #0
 8003218:	f280 80f1 	bge.w	80033fe <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	b29a      	uxth	r2, r3
 800322e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003232:	4013      	ands	r3, r2
 8003234:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	461a      	mov	r2, r3
 800323c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003246:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800324a:	b292      	uxth	r2, r2
 800324c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800324e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	4413      	add	r3, r2
 8003262:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003266:	7b1b      	ldrb	r3, [r3, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d123      	bne.n	80032b4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003274:	b29b      	uxth	r3, r3
 8003276:	461a      	mov	r2, r3
 8003278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4413      	add	r3, r2
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	4413      	add	r3, r2
 8003286:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800328a:	881b      	ldrh	r3, [r3, #0]
 800328c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003290:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003294:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 808b 	beq.w	80033b4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6818      	ldr	r0, [r3, #0]
 80032a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032a4:	6959      	ldr	r1, [r3, #20]
 80032a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032a8:	88da      	ldrh	r2, [r3, #6]
 80032aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80032ae:	f006 f934 	bl	800951a <USB_ReadPMA>
 80032b2:	e07f      	b.n	80033b4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80032b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b6:	78db      	ldrb	r3, [r3, #3]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d109      	bne.n	80032d0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80032bc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80032be:	461a      	mov	r2, r3
 80032c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f9c6 	bl	8003654 <HAL_PCD_EP_DB_Receive>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80032ce:	e071      	b.n	80033b4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	461a      	mov	r2, r3
 80032d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ea:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	441a      	add	r2, r3
 80032fa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80032fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003300:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003304:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003308:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800330c:	b29b      	uxth	r3, r3
 800330e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4413      	add	r3, r2
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	b29b      	uxth	r3, r3
 8003322:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d022      	beq.n	8003370 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003332:	b29b      	uxth	r3, r3
 8003334:	461a      	mov	r2, r3
 8003336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	4413      	add	r3, r2
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	6812      	ldr	r2, [r2, #0]
 8003342:	4413      	add	r3, r2
 8003344:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800334e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003352:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003356:	2b00      	cmp	r3, #0
 8003358:	d02c      	beq.n	80033b4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003360:	6959      	ldr	r1, [r3, #20]
 8003362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003364:	891a      	ldrh	r2, [r3, #8]
 8003366:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800336a:	f006 f8d6 	bl	800951a <USB_ReadPMA>
 800336e:	e021      	b.n	80033b4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003378:	b29b      	uxth	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	4413      	add	r3, r2
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	6812      	ldr	r2, [r2, #0]
 8003388:	4413      	add	r3, r2
 800338a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003394:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003398:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800339c:	2b00      	cmp	r3, #0
 800339e:	d009      	beq.n	80033b4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033a6:	6959      	ldr	r1, [r3, #20]
 80033a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033aa:	895a      	ldrh	r2, [r3, #10]
 80033ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80033b0:	f006 f8b3 	bl	800951a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80033b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033b6:	69da      	ldr	r2, [r3, #28]
 80033b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80033bc:	441a      	add	r2, r3
 80033be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033c0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80033c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80033ca:	441a      	add	r2, r3
 80033cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ce:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80033d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <PCD_EP_ISR_Handler+0x41e>
 80033d8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80033dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d206      	bcs.n	80033f2 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80033e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	4619      	mov	r1, r3
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f007 ff90 	bl	800b310 <HAL_PCD_DataOutStageCallback>
 80033f0:	e005      	b.n	80033fe <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80033f8:	4618      	mov	r0, r3
 80033fa:	f005 f968 	bl	80086ce <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80033fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 8117 	beq.w	8003638 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800340a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800340e:	4613      	mov	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	3310      	adds	r3, #16
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	4413      	add	r3, r2
 800341c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	461a      	mov	r2, r3
 8003424:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4413      	add	r3, r2
 800342c:	881b      	ldrh	r3, [r3, #0]
 800342e:	b29b      	uxth	r3, r3
 8003430:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003438:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	441a      	add	r2, r3
 8003448:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800344a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800344e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003452:	b29b      	uxth	r3, r3
 8003454:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003458:	78db      	ldrb	r3, [r3, #3]
 800345a:	2b01      	cmp	r3, #1
 800345c:	f040 80a1 	bne.w	80035a2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003460:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003462:	2200      	movs	r2, #0
 8003464:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003468:	7b1b      	ldrb	r3, [r3, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 8092 	beq.w	8003594 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003470:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003476:	2b00      	cmp	r3, #0
 8003478:	d046      	beq.n	8003508 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800347a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800347c:	785b      	ldrb	r3, [r3, #1]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d126      	bne.n	80034d0 <PCD_EP_ISR_Handler+0x50a>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003490:	b29b      	uxth	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	4413      	add	r3, r2
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	00da      	lsls	r2, r3, #3
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	4413      	add	r3, r2
 80034a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80034a8:	613b      	str	r3, [r7, #16]
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	801a      	strh	r2, [r3, #0]
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	801a      	strh	r2, [r3, #0]
 80034ce:	e061      	b.n	8003594 <PCD_EP_ISR_Handler+0x5ce>
 80034d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034d2:	785b      	ldrb	r3, [r3, #1]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d15d      	bne.n	8003594 <PCD_EP_ISR_Handler+0x5ce>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	61fb      	str	r3, [r7, #28]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	4413      	add	r3, r2
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	00da      	lsls	r2, r3, #3
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	4413      	add	r3, r2
 80034fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80034fe:	61bb      	str	r3, [r7, #24]
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2200      	movs	r2, #0
 8003504:	801a      	strh	r2, [r3, #0]
 8003506:	e045      	b.n	8003594 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800350e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003510:	785b      	ldrb	r3, [r3, #1]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d126      	bne.n	8003564 <PCD_EP_ISR_Handler+0x59e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003524:	b29b      	uxth	r3, r3
 8003526:	461a      	mov	r2, r3
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	4413      	add	r3, r2
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
 800352e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	00da      	lsls	r2, r3, #3
 8003534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003536:	4413      	add	r3, r2
 8003538:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800353c:	623b      	str	r3, [r7, #32]
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29b      	uxth	r3, r3
 8003544:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003548:	b29a      	uxth	r2, r3
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	801a      	strh	r2, [r3, #0]
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	b29b      	uxth	r3, r3
 8003554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800355c:	b29a      	uxth	r2, r3
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	801a      	strh	r2, [r3, #0]
 8003562:	e017      	b.n	8003594 <PCD_EP_ISR_Handler+0x5ce>
 8003564:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003566:	785b      	ldrb	r3, [r3, #1]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d113      	bne.n	8003594 <PCD_EP_ISR_Handler+0x5ce>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003574:	b29b      	uxth	r3, r3
 8003576:	461a      	mov	r2, r3
 8003578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357a:	4413      	add	r3, r2
 800357c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800357e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	00da      	lsls	r2, r3, #3
 8003584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003586:	4413      	add	r3, r2
 8003588:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800358c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800358e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003590:	2200      	movs	r2, #0
 8003592:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4619      	mov	r1, r3
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f007 fed3 	bl	800b346 <HAL_PCD_DataInStageCallback>
 80035a0:	e04a      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80035a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d13f      	bne.n	800362c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	4413      	add	r3, r2
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	4413      	add	r3, r2
 80035c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035d0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80035d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d4:	699a      	ldr	r2, [r3, #24]
 80035d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80035d8:	429a      	cmp	r2, r3
 80035da:	d906      	bls.n	80035ea <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80035dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80035e2:	1ad2      	subs	r2, r2, r3
 80035e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e6:	619a      	str	r2, [r3, #24]
 80035e8:	e002      	b.n	80035f0 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80035ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ec:	2200      	movs	r2, #0
 80035ee:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80035f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d106      	bne.n	8003606 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80035f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	4619      	mov	r1, r3
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f007 fea1 	bl	800b346 <HAL_PCD_DataInStageCallback>
 8003604:	e018      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003608:	695a      	ldr	r2, [r3, #20]
 800360a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800360c:	441a      	add	r2, r3
 800360e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003610:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003614:	69da      	ldr	r2, [r3, #28]
 8003616:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003618:	441a      	add	r2, r3
 800361a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800361c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003624:	4618      	mov	r0, r3
 8003626:	f005 f852 	bl	80086ce <USB_EPStartXfer>
 800362a:	e005      	b.n	8003638 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800362c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800362e:	461a      	mov	r2, r3
 8003630:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f917 	bl	8003866 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003640:	b29b      	uxth	r3, r3
 8003642:	b21b      	sxth	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	f6ff acc3 	blt.w	8002fd0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3748      	adds	r7, #72	@ 0x48
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	4613      	mov	r3, r2
 8003660:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d07c      	beq.n	8003766 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003674:	b29b      	uxth	r3, r3
 8003676:	461a      	mov	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	4413      	add	r3, r2
 8003680:	68fa      	ldr	r2, [r7, #12]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	4413      	add	r3, r2
 8003686:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003690:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	699a      	ldr	r2, [r3, #24]
 8003696:	8b7b      	ldrh	r3, [r7, #26]
 8003698:	429a      	cmp	r2, r3
 800369a:	d306      	bcc.n	80036aa <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	699a      	ldr	r2, [r3, #24]
 80036a0:	8b7b      	ldrh	r3, [r7, #26]
 80036a2:	1ad2      	subs	r2, r2, r3
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	619a      	str	r2, [r3, #24]
 80036a8:	e002      	b.n	80036b0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2200      	movs	r2, #0
 80036ae:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d123      	bne.n	8003700 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	461a      	mov	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036d2:	833b      	strh	r3, [r7, #24]
 80036d4:	8b3b      	ldrh	r3, [r7, #24]
 80036d6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80036da:	833b      	strh	r3, [r7, #24]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	461a      	mov	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	441a      	add	r2, r3
 80036ea:	8b3b      	ldrh	r3, [r7, #24]
 80036ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80036f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80036f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003706:	2b00      	cmp	r3, #0
 8003708:	d01f      	beq.n	800374a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	b29b      	uxth	r3, r3
 800371c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003720:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003724:	82fb      	strh	r3, [r7, #22]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	441a      	add	r2, r3
 8003734:	8afb      	ldrh	r3, [r7, #22]
 8003736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800373a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800373e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003742:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003746:	b29b      	uxth	r3, r3
 8003748:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800374a:	8b7b      	ldrh	r3, [r7, #26]
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8085 	beq.w	800385c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6818      	ldr	r0, [r3, #0]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	6959      	ldr	r1, [r3, #20]
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	891a      	ldrh	r2, [r3, #8]
 800375e:	8b7b      	ldrh	r3, [r7, #26]
 8003760:	f005 fedb 	bl	800951a <USB_ReadPMA>
 8003764:	e07a      	b.n	800385c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800376e:	b29b      	uxth	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	4413      	add	r3, r2
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	4413      	add	r3, r2
 8003780:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800378a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	699a      	ldr	r2, [r3, #24]
 8003790:	8b7b      	ldrh	r3, [r7, #26]
 8003792:	429a      	cmp	r2, r3
 8003794:	d306      	bcc.n	80037a4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	699a      	ldr	r2, [r3, #24]
 800379a:	8b7b      	ldrh	r3, [r7, #26]
 800379c:	1ad2      	subs	r2, r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	619a      	str	r2, [r3, #24]
 80037a2:	e002      	b.n	80037aa <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2200      	movs	r2, #0
 80037a8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d123      	bne.n	80037fa <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	461a      	mov	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	4413      	add	r3, r2
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037cc:	83fb      	strh	r3, [r7, #30]
 80037ce:	8bfb      	ldrh	r3, [r7, #30]
 80037d0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80037d4:	83fb      	strh	r3, [r7, #30]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	461a      	mov	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	441a      	add	r2, r3
 80037e4:	8bfb      	ldrh	r3, [r7, #30]
 80037e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80037ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003800:	2b00      	cmp	r3, #0
 8003802:	d11f      	bne.n	8003844 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	4413      	add	r3, r2
 8003812:	881b      	ldrh	r3, [r3, #0]
 8003814:	b29b      	uxth	r3, r3
 8003816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800381a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381e:	83bb      	strh	r3, [r7, #28]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	461a      	mov	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	441a      	add	r2, r3
 800382e:	8bbb      	ldrh	r3, [r7, #28]
 8003830:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003834:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003838:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800383c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003840:	b29b      	uxth	r3, r3
 8003842:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003844:	8b7b      	ldrh	r3, [r7, #26]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d008      	beq.n	800385c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	6959      	ldr	r1, [r3, #20]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	895a      	ldrh	r2, [r3, #10]
 8003856:	8b7b      	ldrh	r3, [r7, #26]
 8003858:	f005 fe5f 	bl	800951a <USB_ReadPMA>
    }
  }

  return count;
 800385c:	8b7b      	ldrh	r3, [r7, #26]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3720      	adds	r7, #32
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b0a6      	sub	sp, #152	@ 0x98
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	4613      	mov	r3, r2
 8003872:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 81f7 	beq.w	8003c6e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003888:	b29b      	uxth	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4413      	add	r3, r2
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	4413      	add	r3, r2
 800389a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800389e:	881b      	ldrh	r3, [r3, #0]
 80038a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038a4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	699a      	ldr	r2, [r3, #24]
 80038ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d907      	bls.n	80038c4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80038bc:	1ad2      	subs	r2, r2, r3
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	619a      	str	r2, [r3, #24]
 80038c2:	e002      	b.n	80038ca <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2200      	movs	r2, #0
 80038c8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f040 80e1 	bne.w	8003a96 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	785b      	ldrb	r3, [r3, #1]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d126      	bne.n	800392a <HAL_PCD_EP_DB_Transmit+0xc4>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	461a      	mov	r2, r3
 80038ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f0:	4413      	add	r3, r2
 80038f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	00da      	lsls	r2, r3, #3
 80038fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fc:	4413      	add	r3, r2
 80038fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	b29b      	uxth	r3, r3
 800390a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800390e:	b29a      	uxth	r2, r3
 8003910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003912:	801a      	strh	r2, [r3, #0]
 8003914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003916:	881b      	ldrh	r3, [r3, #0]
 8003918:	b29b      	uxth	r3, r3
 800391a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800391e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003922:	b29a      	uxth	r2, r3
 8003924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003926:	801a      	strh	r2, [r3, #0]
 8003928:	e01a      	b.n	8003960 <HAL_PCD_EP_DB_Transmit+0xfa>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	785b      	ldrb	r3, [r3, #1]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d116      	bne.n	8003960 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003940:	b29b      	uxth	r3, r3
 8003942:	461a      	mov	r2, r3
 8003944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003946:	4413      	add	r3, r2
 8003948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	00da      	lsls	r2, r3, #3
 8003950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003952:	4413      	add	r3, r2
 8003954:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003958:	637b      	str	r3, [r7, #52]	@ 0x34
 800395a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800395c:	2200      	movs	r2, #0
 800395e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	785b      	ldrb	r3, [r3, #1]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d126      	bne.n	80039bc <HAL_PCD_EP_DB_Transmit+0x156>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	623b      	str	r3, [r7, #32]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800397c:	b29b      	uxth	r3, r3
 800397e:	461a      	mov	r2, r3
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	4413      	add	r3, r2
 8003984:	623b      	str	r3, [r7, #32]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	00da      	lsls	r2, r3, #3
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	4413      	add	r3, r2
 8003990:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003994:	61fb      	str	r3, [r7, #28]
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	b29b      	uxth	r3, r3
 800399c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	801a      	strh	r2, [r3, #0]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	801a      	strh	r2, [r3, #0]
 80039ba:	e017      	b.n	80039ec <HAL_PCD_EP_DB_Transmit+0x186>
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	785b      	ldrb	r3, [r3, #1]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d113      	bne.n	80039ec <HAL_PCD_EP_DB_Transmit+0x186>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d2:	4413      	add	r3, r2
 80039d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	00da      	lsls	r2, r3, #3
 80039dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039de:	4413      	add	r3, r2
 80039e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80039e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e8:	2200      	movs	r2, #0
 80039ea:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	78db      	ldrb	r3, [r3, #3]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d123      	bne.n	8003a3c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a0e:	837b      	strh	r3, [r7, #26]
 8003a10:	8b7b      	ldrh	r3, [r7, #26]
 8003a12:	f083 0320 	eor.w	r3, r3, #32
 8003a16:	837b      	strh	r3, [r7, #26]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	441a      	add	r2, r3
 8003a26:	8b7b      	ldrh	r3, [r7, #26]
 8003a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	4619      	mov	r1, r3
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f007 fc7f 	bl	800b346 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01f      	beq.n	8003a92 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	881b      	ldrh	r3, [r3, #0]
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a6c:	833b      	strh	r3, [r7, #24]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	441a      	add	r2, r3
 8003a7c:	8b3b      	ldrh	r3, [r7, #24]
 8003a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003a92:	2300      	movs	r3, #0
 8003a94:	e31f      	b.n	80040d6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a96:	88fb      	ldrh	r3, [r7, #6]
 8003a98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d021      	beq.n	8003ae4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	881b      	ldrh	r3, [r3, #0]
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aba:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	441a      	add	r2, r3
 8003acc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ad0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ad4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ad8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	f040 82ca 	bne.w	8004084 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003af8:	441a      	add	r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	69da      	ldr	r2, [r3, #28]
 8003b02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003b06:	441a      	add	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	6a1a      	ldr	r2, [r3, #32]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d309      	bcc.n	8003b2c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	6a1a      	ldr	r2, [r3, #32]
 8003b22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b24:	1ad2      	subs	r2, r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	621a      	str	r2, [r3, #32]
 8003b2a:	e015      	b.n	8003b58 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d107      	bne.n	8003b44 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003b34:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003b38:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003b42:	e009      	b.n	8003b58 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2200      	movs	r2, #0
 8003b56:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	785b      	ldrb	r3, [r3, #1]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d15f      	bne.n	8003c20 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b74:	4413      	add	r3, r2
 8003b76:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	00da      	lsls	r2, r3, #3
 8003b7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b80:	4413      	add	r3, r2
 8003b82:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b8a:	881b      	ldrh	r3, [r3, #0]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b96:	801a      	strh	r2, [r3, #0]
 8003b98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10a      	bne.n	8003bb4 <HAL_PCD_EP_DB_Transmit+0x34e>
 8003b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ba0:	881b      	ldrh	r3, [r3, #0]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ba8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb0:	801a      	strh	r2, [r3, #0]
 8003bb2:	e051      	b.n	8003c58 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003bb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bb6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003bb8:	d816      	bhi.n	8003be8 <HAL_PCD_EP_DB_Transmit+0x382>
 8003bba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bbc:	085b      	lsrs	r3, r3, #1
 8003bbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003bca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bcc:	3301      	adds	r3, #1
 8003bce:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd2:	881b      	ldrh	r3, [r3, #0]
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	029b      	lsls	r3, r3, #10
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	4313      	orrs	r3, r2
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003be4:	801a      	strh	r2, [r3, #0]
 8003be6:	e037      	b.n	8003c58 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003be8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bea:	095b      	lsrs	r3, r3, #5
 8003bec:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bf0:	f003 031f 	and.w	r3, r3, #31
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d102      	bne.n	8003bfe <HAL_PCD_EP_DB_Transmit+0x398>
 8003bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	029b      	lsls	r3, r3, #10
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1c:	801a      	strh	r2, [r3, #0]
 8003c1e:	e01b      	b.n	8003c58 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	785b      	ldrb	r3, [r3, #1]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d117      	bne.n	8003c58 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	461a      	mov	r2, r3
 8003c3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c3c:	4413      	add	r3, r2
 8003c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	00da      	lsls	r2, r3, #3
 8003c46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c48:	4413      	add	r3, r2
 8003c4a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c56:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	6959      	ldr	r1, [r3, #20]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	891a      	ldrh	r2, [r3, #8]
 8003c64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	f005 fc15 	bl	8009496 <USB_WritePMA>
 8003c6c:	e20a      	b.n	8004084 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	461a      	mov	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	4413      	add	r3, r2
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	4413      	add	r3, r2
 8003c88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c8c:	881b      	ldrh	r3, [r3, #0]
 8003c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c92:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	699a      	ldr	r2, [r3, #24]
 8003c9a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d307      	bcc.n	8003cb2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	699a      	ldr	r2, [r3, #24]
 8003ca6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003caa:	1ad2      	subs	r2, r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	619a      	str	r2, [r3, #24]
 8003cb0:	e002      	b.n	8003cb8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f040 80f6 	bne.w	8003eae <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	785b      	ldrb	r3, [r3, #1]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d126      	bne.n	8003d18 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	677b      	str	r3, [r7, #116]	@ 0x74
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	461a      	mov	r2, r3
 8003cdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cde:	4413      	add	r3, r2
 8003ce0:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	00da      	lsls	r2, r3, #3
 8003ce8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cea:	4413      	add	r3, r2
 8003cec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003cf0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d00:	801a      	strh	r2, [r3, #0]
 8003d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d14:	801a      	strh	r2, [r3, #0]
 8003d16:	e01a      	b.n	8003d4e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	785b      	ldrb	r3, [r3, #1]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d116      	bne.n	8003d4e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	461a      	mov	r2, r3
 8003d32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d34:	4413      	add	r3, r2
 8003d36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	00da      	lsls	r2, r3, #3
 8003d3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d40:	4413      	add	r3, r2
 8003d42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	785b      	ldrb	r3, [r3, #1]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d12f      	bne.n	8003dbe <HAL_PCD_EP_DB_Transmit+0x558>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	461a      	mov	r2, r3
 8003d72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d76:	4413      	add	r3, r2
 8003d78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	00da      	lsls	r2, r3, #3
 8003d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d86:	4413      	add	r3, r2
 8003d88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003da2:	801a      	strh	r2, [r3, #0]
 8003da4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003db0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003dba:	801a      	strh	r2, [r3, #0]
 8003dbc:	e01c      	b.n	8003df8 <HAL_PCD_EP_DB_Transmit+0x592>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	785b      	ldrb	r3, [r3, #1]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d118      	bne.n	8003df8 <HAL_PCD_EP_DB_Transmit+0x592>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	00da      	lsls	r2, r3, #3
 8003de2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003de6:	4413      	add	r3, r2
 8003de8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003dec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003df0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003df4:	2200      	movs	r2, #0
 8003df6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	78db      	ldrb	r3, [r3, #3]
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d127      	bne.n	8003e50 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	461a      	mov	r2, r3
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	4413      	add	r3, r2
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e1a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003e1e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003e22:	f083 0320 	eor.w	r3, r3, #32
 8003e26:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	441a      	add	r2, r3
 8003e38:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	4619      	mov	r1, r3
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f007 fa75 	bl	800b346 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e5c:	88fb      	ldrh	r3, [r7, #6]
 8003e5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d121      	bne.n	8003eaa <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e80:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	441a      	add	r2, r3
 8003e92:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003e96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e9e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e113      	b.n	80040d6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003eae:	88fb      	ldrh	r3, [r7, #6]
 8003eb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d121      	bne.n	8003efc <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	441a      	add	r2, r3
 8003ee4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003ee8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003eec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ef0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ef4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	f040 80be 	bne.w	8004084 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f10:	441a      	add	r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	69da      	ldr	r2, [r3, #28]
 8003f1a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f1e:	441a      	add	r2, r3
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	6a1a      	ldr	r2, [r3, #32]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d309      	bcc.n	8003f44 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	6a1a      	ldr	r2, [r3, #32]
 8003f3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f3c:	1ad2      	subs	r2, r2, r3
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	621a      	str	r2, [r3, #32]
 8003f42:	e015      	b.n	8003f70 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d107      	bne.n	8003f5c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8003f4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f50:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003f5a:	e009      	b.n	8003f70 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2200      	movs	r2, #0
 8003f66:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	785b      	ldrb	r3, [r3, #1]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d15f      	bne.n	800403e <HAL_PCD_EP_DB_Transmit+0x7d8>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	461a      	mov	r2, r3
 8003f90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f92:	4413      	add	r3, r2
 8003f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	00da      	lsls	r2, r3, #3
 8003f9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f9e:	4413      	add	r3, r2
 8003fa0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003fa4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fb4:	801a      	strh	r2, [r3, #0]
 8003fb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10a      	bne.n	8003fd2 <HAL_PCD_EP_DB_Transmit+0x76c>
 8003fbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fce:	801a      	strh	r2, [r3, #0]
 8003fd0:	e04e      	b.n	8004070 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003fd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fd4:	2b3e      	cmp	r3, #62	@ 0x3e
 8003fd6:	d816      	bhi.n	8004006 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003fd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_PCD_EP_DB_Transmit+0x788>
 8003fe8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fea:	3301      	adds	r3, #1
 8003fec:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	029b      	lsls	r3, r3, #10
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004002:	801a      	strh	r2, [r3, #0]
 8004004:	e034      	b.n	8004070 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004006:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004008:	095b      	lsrs	r3, r3, #5
 800400a:	663b      	str	r3, [r7, #96]	@ 0x60
 800400c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800400e:	f003 031f 	and.w	r3, r3, #31
 8004012:	2b00      	cmp	r3, #0
 8004014:	d102      	bne.n	800401c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004016:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004018:	3b01      	subs	r3, #1
 800401a:	663b      	str	r3, [r7, #96]	@ 0x60
 800401c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800401e:	881b      	ldrh	r3, [r3, #0]
 8004020:	b29a      	uxth	r2, r3
 8004022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004024:	b29b      	uxth	r3, r3
 8004026:	029b      	lsls	r3, r3, #10
 8004028:	b29b      	uxth	r3, r3
 800402a:	4313      	orrs	r3, r2
 800402c:	b29b      	uxth	r3, r3
 800402e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004032:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004036:	b29a      	uxth	r2, r3
 8004038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800403a:	801a      	strh	r2, [r3, #0]
 800403c:	e018      	b.n	8004070 <HAL_PCD_EP_DB_Transmit+0x80a>
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	785b      	ldrb	r3, [r3, #1]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d114      	bne.n	8004070 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800404e:	b29b      	uxth	r3, r3
 8004050:	461a      	mov	r2, r3
 8004052:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004054:	4413      	add	r3, r2
 8004056:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	00da      	lsls	r2, r3, #3
 800405e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004060:	4413      	add	r3, r2
 8004062:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004066:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004068:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800406a:	b29a      	uxth	r2, r3
 800406c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800406e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6818      	ldr	r0, [r3, #0]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	6959      	ldr	r1, [r3, #20]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	895a      	ldrh	r2, [r3, #10]
 800407c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800407e:	b29b      	uxth	r3, r3
 8004080:	f005 fa09 	bl	8009496 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	b29b      	uxth	r3, r3
 8004096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800409a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800409e:	82fb      	strh	r3, [r7, #22]
 80040a0:	8afb      	ldrh	r3, [r7, #22]
 80040a2:	f083 0310 	eor.w	r3, r3, #16
 80040a6:	82fb      	strh	r3, [r7, #22]
 80040a8:	8afb      	ldrh	r3, [r7, #22]
 80040aa:	f083 0320 	eor.w	r3, r3, #32
 80040ae:	82fb      	strh	r3, [r7, #22]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	461a      	mov	r2, r3
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	441a      	add	r2, r3
 80040be:	8afb      	ldrh	r3, [r7, #22]
 80040c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3798      	adds	r7, #152	@ 0x98
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80040de:	b480      	push	{r7}
 80040e0:	b087      	sub	sp, #28
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	60f8      	str	r0, [r7, #12]
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	817b      	strh	r3, [r7, #10]
 80040ec:	4613      	mov	r3, r2
 80040ee:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80040f0:	897b      	ldrh	r3, [r7, #10]
 80040f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00b      	beq.n	8004114 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040fc:	897b      	ldrh	r3, [r7, #10]
 80040fe:	f003 0207 	and.w	r2, r3, #7
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	3310      	adds	r3, #16
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4413      	add	r3, r2
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	e009      	b.n	8004128 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004114:	897a      	ldrh	r2, [r7, #10]
 8004116:	4613      	mov	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4413      	add	r3, r2
 8004126:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004128:	893b      	ldrh	r3, [r7, #8]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d107      	bne.n	800413e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2200      	movs	r2, #0
 8004132:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	b29a      	uxth	r2, r3
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	80da      	strh	r2, [r3, #6]
 800413c:	e00b      	b.n	8004156 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2201      	movs	r2, #1
 8004142:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	b29a      	uxth	r2, r3
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	0c1b      	lsrs	r3, r3, #16
 8004150:	b29a      	uxth	r2, r3
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004188:	b29b      	uxth	r3, r3
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	b29a      	uxth	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800419c:	b29b      	uxth	r3, r3
 800419e:	f043 0302 	orr.w	r3, r3, #2
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d141      	bne.n	800424a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041c6:	4b4b      	ldr	r3, [pc, #300]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041d2:	d131      	bne.n	8004238 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041d4:	4b47      	ldr	r3, [pc, #284]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041da:	4a46      	ldr	r2, [pc, #280]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041e4:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041ec:	4a41      	ldr	r2, [pc, #260]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041f4:	4b40      	ldr	r3, [pc, #256]	@ (80042f8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2232      	movs	r2, #50	@ 0x32
 80041fa:	fb02 f303 	mul.w	r3, r2, r3
 80041fe:	4a3f      	ldr	r2, [pc, #252]	@ (80042fc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004200:	fba2 2303 	umull	r2, r3, r2, r3
 8004204:	0c9b      	lsrs	r3, r3, #18
 8004206:	3301      	adds	r3, #1
 8004208:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800420a:	e002      	b.n	8004212 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	3b01      	subs	r3, #1
 8004210:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004212:	4b38      	ldr	r3, [pc, #224]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421e:	d102      	bne.n	8004226 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f2      	bne.n	800420c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004226:	4b33      	ldr	r3, [pc, #204]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004232:	d158      	bne.n	80042e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e057      	b.n	80042e8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004238:	4b2e      	ldr	r3, [pc, #184]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800423a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800423e:	4a2d      	ldr	r2, [pc, #180]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004244:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004248:	e04d      	b.n	80042e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004250:	d141      	bne.n	80042d6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004252:	4b28      	ldr	r3, [pc, #160]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800425a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800425e:	d131      	bne.n	80042c4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004260:	4b24      	ldr	r3, [pc, #144]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004266:	4a23      	ldr	r2, [pc, #140]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800426c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004270:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004278:	4a1e      	ldr	r2, [pc, #120]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800427a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800427e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004280:	4b1d      	ldr	r3, [pc, #116]	@ (80042f8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2232      	movs	r2, #50	@ 0x32
 8004286:	fb02 f303 	mul.w	r3, r2, r3
 800428a:	4a1c      	ldr	r2, [pc, #112]	@ (80042fc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800428c:	fba2 2303 	umull	r2, r3, r2, r3
 8004290:	0c9b      	lsrs	r3, r3, #18
 8004292:	3301      	adds	r3, #1
 8004294:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004296:	e002      	b.n	800429e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	3b01      	subs	r3, #1
 800429c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800429e:	4b15      	ldr	r3, [pc, #84]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d102      	bne.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f2      	bne.n	8004298 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042b2:	4b10      	ldr	r3, [pc, #64]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042be:	d112      	bne.n	80042e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e011      	b.n	80042e8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042c4:	4b0b      	ldr	r3, [pc, #44]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ca:	4a0a      	ldr	r2, [pc, #40]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042d4:	e007      	b.n	80042e6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042d6:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042de:	4a05      	ldr	r2, [pc, #20]	@ (80042f4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042e4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	40007000 	.word	0x40007000
 80042f8:	20000000 	.word	0x20000000
 80042fc:	431bde83 	.word	0x431bde83

08004300 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004304:	4b05      	ldr	r3, [pc, #20]	@ (800431c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	4a04      	ldr	r2, [pc, #16]	@ (800431c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800430a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800430e:	6093      	str	r3, [r2, #8]
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40007000 	.word	0x40007000

08004320 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b088      	sub	sp, #32
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e2fe      	b.n	8004930 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d075      	beq.n	800442a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800433e:	4b97      	ldr	r3, [pc, #604]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 030c 	and.w	r3, r3, #12
 8004346:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004348:	4b94      	ldr	r3, [pc, #592]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	2b0c      	cmp	r3, #12
 8004356:	d102      	bne.n	800435e <HAL_RCC_OscConfig+0x3e>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	2b03      	cmp	r3, #3
 800435c:	d002      	beq.n	8004364 <HAL_RCC_OscConfig+0x44>
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	2b08      	cmp	r3, #8
 8004362:	d10b      	bne.n	800437c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004364:	4b8d      	ldr	r3, [pc, #564]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d05b      	beq.n	8004428 <HAL_RCC_OscConfig+0x108>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d157      	bne.n	8004428 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e2d9      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004384:	d106      	bne.n	8004394 <HAL_RCC_OscConfig+0x74>
 8004386:	4b85      	ldr	r3, [pc, #532]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a84      	ldr	r2, [pc, #528]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	e01d      	b.n	80043d0 <HAL_RCC_OscConfig+0xb0>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800439c:	d10c      	bne.n	80043b8 <HAL_RCC_OscConfig+0x98>
 800439e:	4b7f      	ldr	r3, [pc, #508]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a7e      	ldr	r2, [pc, #504]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	4b7c      	ldr	r3, [pc, #496]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a7b      	ldr	r2, [pc, #492]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b4:	6013      	str	r3, [r2, #0]
 80043b6:	e00b      	b.n	80043d0 <HAL_RCC_OscConfig+0xb0>
 80043b8:	4b78      	ldr	r3, [pc, #480]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a77      	ldr	r2, [pc, #476]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	4b75      	ldr	r3, [pc, #468]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a74      	ldr	r2, [pc, #464]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d013      	beq.n	8004400 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d8:	f7fd fba6 	bl	8001b28 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e0:	f7fd fba2 	bl	8001b28 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	@ 0x64
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e29e      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f2:	4b6a      	ldr	r3, [pc, #424]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0f0      	beq.n	80043e0 <HAL_RCC_OscConfig+0xc0>
 80043fe:	e014      	b.n	800442a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004400:	f7fd fb92 	bl	8001b28 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004408:	f7fd fb8e 	bl	8001b28 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b64      	cmp	r3, #100	@ 0x64
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e28a      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800441a:	4b60      	ldr	r3, [pc, #384]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1f0      	bne.n	8004408 <HAL_RCC_OscConfig+0xe8>
 8004426:	e000      	b.n	800442a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d075      	beq.n	8004522 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004436:	4b59      	ldr	r3, [pc, #356]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 030c 	and.w	r3, r3, #12
 800443e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004440:	4b56      	ldr	r3, [pc, #344]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	f003 0303 	and.w	r3, r3, #3
 8004448:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	2b0c      	cmp	r3, #12
 800444e:	d102      	bne.n	8004456 <HAL_RCC_OscConfig+0x136>
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2b02      	cmp	r3, #2
 8004454:	d002      	beq.n	800445c <HAL_RCC_OscConfig+0x13c>
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	2b04      	cmp	r3, #4
 800445a:	d11f      	bne.n	800449c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800445c:	4b4f      	ldr	r3, [pc, #316]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_RCC_OscConfig+0x154>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d101      	bne.n	8004474 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e25d      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004474:	4b49      	ldr	r3, [pc, #292]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	061b      	lsls	r3, r3, #24
 8004482:	4946      	ldr	r1, [pc, #280]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004484:	4313      	orrs	r3, r2
 8004486:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004488:	4b45      	ldr	r3, [pc, #276]	@ (80045a0 <HAL_RCC_OscConfig+0x280>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4618      	mov	r0, r3
 800448e:	f7fd faff 	bl	8001a90 <HAL_InitTick>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d043      	beq.n	8004520 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e249      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d023      	beq.n	80044ec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044a4:	4b3d      	ldr	r3, [pc, #244]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a3c      	ldr	r2, [pc, #240]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fd fb3a 	bl	8001b28 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b8:	f7fd fb36 	bl	8001b28 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e232      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044ca:	4b34      	ldr	r3, [pc, #208]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044d6:	4b31      	ldr	r3, [pc, #196]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	061b      	lsls	r3, r3, #24
 80044e4:	492d      	ldr	r1, [pc, #180]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]
 80044ea:	e01a      	b.n	8004522 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ec:	4b2b      	ldr	r3, [pc, #172]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a2a      	ldr	r2, [pc, #168]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 80044f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fd fb16 	bl	8001b28 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004500:	f7fd fb12 	bl	8001b28 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e20e      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004512:	4b22      	ldr	r3, [pc, #136]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x1e0>
 800451e:	e000      	b.n	8004522 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004520:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d041      	beq.n	80045b2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d01c      	beq.n	8004570 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004536:	4b19      	ldr	r3, [pc, #100]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004538:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800453c:	4a17      	ldr	r2, [pc, #92]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004546:	f7fd faef 	bl	8001b28 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800454e:	f7fd faeb 	bl	8001b28 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e1e7      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004560:	4b0e      	ldr	r3, [pc, #56]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004562:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0ef      	beq.n	800454e <HAL_RCC_OscConfig+0x22e>
 800456e:	e020      	b.n	80045b2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004570:	4b0a      	ldr	r3, [pc, #40]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004572:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004576:	4a09      	ldr	r2, [pc, #36]	@ (800459c <HAL_RCC_OscConfig+0x27c>)
 8004578:	f023 0301 	bic.w	r3, r3, #1
 800457c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004580:	f7fd fad2 	bl	8001b28 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004586:	e00d      	b.n	80045a4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004588:	f7fd face 	bl	8001b28 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d906      	bls.n	80045a4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e1ca      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000
 80045a0:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045a4:	4b8c      	ldr	r3, [pc, #560]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80045a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1ea      	bne.n	8004588 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0304 	and.w	r3, r3, #4
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	f000 80a6 	beq.w	800470c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045c0:	2300      	movs	r3, #0
 80045c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045c4:	4b84      	ldr	r3, [pc, #528]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_RCC_OscConfig+0x2b4>
 80045d0:	2301      	movs	r3, #1
 80045d2:	e000      	b.n	80045d6 <HAL_RCC_OscConfig+0x2b6>
 80045d4:	2300      	movs	r3, #0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00d      	beq.n	80045f6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045da:	4b7f      	ldr	r3, [pc, #508]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80045dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045de:	4a7e      	ldr	r2, [pc, #504]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80045e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80045e6:	4b7c      	ldr	r3, [pc, #496]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80045e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80045f2:	2301      	movs	r3, #1
 80045f4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f6:	4b79      	ldr	r3, [pc, #484]	@ (80047dc <HAL_RCC_OscConfig+0x4bc>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d118      	bne.n	8004634 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004602:	4b76      	ldr	r3, [pc, #472]	@ (80047dc <HAL_RCC_OscConfig+0x4bc>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a75      	ldr	r2, [pc, #468]	@ (80047dc <HAL_RCC_OscConfig+0x4bc>)
 8004608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fd fa8b 	bl	8001b28 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7fd fa87 	bl	8001b28 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e183      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004628:	4b6c      	ldr	r3, [pc, #432]	@ (80047dc <HAL_RCC_OscConfig+0x4bc>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f0      	beq.n	8004616 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d108      	bne.n	800464e <HAL_RCC_OscConfig+0x32e>
 800463c:	4b66      	ldr	r3, [pc, #408]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	4a65      	ldr	r2, [pc, #404]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800464c:	e024      	b.n	8004698 <HAL_RCC_OscConfig+0x378>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	2b05      	cmp	r3, #5
 8004654:	d110      	bne.n	8004678 <HAL_RCC_OscConfig+0x358>
 8004656:	4b60      	ldr	r3, [pc, #384]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465c:	4a5e      	ldr	r2, [pc, #376]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800465e:	f043 0304 	orr.w	r3, r3, #4
 8004662:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004666:	4b5c      	ldr	r3, [pc, #368]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466c:	4a5a      	ldr	r2, [pc, #360]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800466e:	f043 0301 	orr.w	r3, r3, #1
 8004672:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004676:	e00f      	b.n	8004698 <HAL_RCC_OscConfig+0x378>
 8004678:	4b57      	ldr	r3, [pc, #348]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800467a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467e:	4a56      	ldr	r2, [pc, #344]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004680:	f023 0301 	bic.w	r3, r3, #1
 8004684:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004688:	4b53      	ldr	r3, [pc, #332]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800468a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468e:	4a52      	ldr	r2, [pc, #328]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004690:	f023 0304 	bic.w	r3, r3, #4
 8004694:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d016      	beq.n	80046ce <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a0:	f7fd fa42 	bl	8001b28 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046a6:	e00a      	b.n	80046be <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a8:	f7fd fa3e 	bl	8001b28 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e138      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046be:	4b46      	ldr	r3, [pc, #280]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80046c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0ed      	beq.n	80046a8 <HAL_RCC_OscConfig+0x388>
 80046cc:	e015      	b.n	80046fa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ce:	f7fd fa2b 	bl	8001b28 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d4:	e00a      	b.n	80046ec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046d6:	f7fd fa27 	bl	8001b28 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e121      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046ec:	4b3a      	ldr	r3, [pc, #232]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80046ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1ed      	bne.n	80046d6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046fa:	7ffb      	ldrb	r3, [r7, #31]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d105      	bne.n	800470c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004700:	4b35      	ldr	r3, [pc, #212]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004704:	4a34      	ldr	r2, [pc, #208]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800470a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b00      	cmp	r3, #0
 8004716:	d03c      	beq.n	8004792 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d01c      	beq.n	800475a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004720:	4b2d      	ldr	r3, [pc, #180]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004722:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004726:	4a2c      	ldr	r2, [pc, #176]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004728:	f043 0301 	orr.w	r3, r3, #1
 800472c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004730:	f7fd f9fa 	bl	8001b28 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004738:	f7fd f9f6 	bl	8001b28 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e0f2      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800474a:	4b23      	ldr	r3, [pc, #140]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800474c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d0ef      	beq.n	8004738 <HAL_RCC_OscConfig+0x418>
 8004758:	e01b      	b.n	8004792 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800475a:	4b1f      	ldr	r3, [pc, #124]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800475c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004760:	4a1d      	ldr	r2, [pc, #116]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800476a:	f7fd f9dd 	bl	8001b28 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004772:	f7fd f9d9 	bl	8001b28 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e0d5      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004784:	4b14      	ldr	r3, [pc, #80]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 8004786:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1ef      	bne.n	8004772 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	2b00      	cmp	r3, #0
 8004798:	f000 80c9 	beq.w	800492e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800479c:	4b0e      	ldr	r3, [pc, #56]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 030c 	and.w	r3, r3, #12
 80047a4:	2b0c      	cmp	r3, #12
 80047a6:	f000 8083 	beq.w	80048b0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d15e      	bne.n	8004870 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b2:	4b09      	ldr	r3, [pc, #36]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a08      	ldr	r2, [pc, #32]	@ (80047d8 <HAL_RCC_OscConfig+0x4b8>)
 80047b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047be:	f7fd f9b3 	bl	8001b28 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047c4:	e00c      	b.n	80047e0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c6:	f7fd f9af 	bl	8001b28 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d905      	bls.n	80047e0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e0ab      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
 80047d8:	40021000 	.word	0x40021000
 80047dc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e0:	4b55      	ldr	r3, [pc, #340]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1ec      	bne.n	80047c6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ec:	4b52      	ldr	r3, [pc, #328]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	4b52      	ldr	r3, [pc, #328]	@ (800493c <HAL_RCC_OscConfig+0x61c>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6a11      	ldr	r1, [r2, #32]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0112      	lsls	r2, r2, #4
 8004800:	4311      	orrs	r1, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004806:	0212      	lsls	r2, r2, #8
 8004808:	4311      	orrs	r1, r2
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800480e:	0852      	lsrs	r2, r2, #1
 8004810:	3a01      	subs	r2, #1
 8004812:	0552      	lsls	r2, r2, #21
 8004814:	4311      	orrs	r1, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800481a:	0852      	lsrs	r2, r2, #1
 800481c:	3a01      	subs	r2, #1
 800481e:	0652      	lsls	r2, r2, #25
 8004820:	4311      	orrs	r1, r2
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004826:	06d2      	lsls	r2, r2, #27
 8004828:	430a      	orrs	r2, r1
 800482a:	4943      	ldr	r1, [pc, #268]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 800482c:	4313      	orrs	r3, r2
 800482e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004830:	4b41      	ldr	r3, [pc, #260]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a40      	ldr	r2, [pc, #256]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004836:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800483a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800483c:	4b3e      	ldr	r3, [pc, #248]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	4a3d      	ldr	r2, [pc, #244]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004846:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004848:	f7fd f96e 	bl	8001b28 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004850:	f7fd f96a 	bl	8001b28 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e066      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004862:	4b35      	ldr	r3, [pc, #212]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f0      	beq.n	8004850 <HAL_RCC_OscConfig+0x530>
 800486e:	e05e      	b.n	800492e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004870:	4b31      	ldr	r3, [pc, #196]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a30      	ldr	r2, [pc, #192]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004876:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800487a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487c:	f7fd f954 	bl	8001b28 <HAL_GetTick>
 8004880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004882:	e008      	b.n	8004896 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004884:	f7fd f950 	bl	8001b28 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d901      	bls.n	8004896 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e04c      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004896:	4b28      	ldr	r3, [pc, #160]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1f0      	bne.n	8004884 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80048a2:	4b25      	ldr	r3, [pc, #148]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 80048a4:	68da      	ldr	r2, [r3, #12]
 80048a6:	4924      	ldr	r1, [pc, #144]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 80048a8:	4b25      	ldr	r3, [pc, #148]	@ (8004940 <HAL_RCC_OscConfig+0x620>)
 80048aa:	4013      	ands	r3, r2
 80048ac:	60cb      	str	r3, [r1, #12]
 80048ae:	e03e      	b.n	800492e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e039      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80048bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004938 <HAL_RCC_OscConfig+0x618>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f003 0203 	and.w	r2, r3, #3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d12c      	bne.n	800492a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	3b01      	subs	r3, #1
 80048dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d123      	bne.n	800492a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d11b      	bne.n	800492a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048fe:	429a      	cmp	r2, r3
 8004900:	d113      	bne.n	800492a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490c:	085b      	lsrs	r3, r3, #1
 800490e:	3b01      	subs	r3, #1
 8004910:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d109      	bne.n	800492a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004920:	085b      	lsrs	r3, r3, #1
 8004922:	3b01      	subs	r3, #1
 8004924:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004926:	429a      	cmp	r2, r3
 8004928:	d001      	beq.n	800492e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e000      	b.n	8004930 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3720      	adds	r7, #32
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40021000 	.word	0x40021000
 800493c:	019f800c 	.word	0x019f800c
 8004940:	feeefffc 	.word	0xfeeefffc

08004944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800494e:	2300      	movs	r3, #0
 8004950:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e11e      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800495c:	4b91      	ldr	r3, [pc, #580]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 030f 	and.w	r3, r3, #15
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d910      	bls.n	800498c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496a:	4b8e      	ldr	r3, [pc, #568]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f023 020f 	bic.w	r2, r3, #15
 8004972:	498c      	ldr	r1, [pc, #560]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	4313      	orrs	r3, r2
 8004978:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497a:	4b8a      	ldr	r3, [pc, #552]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d001      	beq.n	800498c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e106      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0301 	and.w	r3, r3, #1
 8004994:	2b00      	cmp	r3, #0
 8004996:	d073      	beq.n	8004a80 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b03      	cmp	r3, #3
 800499e:	d129      	bne.n	80049f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049a0:	4b81      	ldr	r3, [pc, #516]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0f4      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80049b0:	f000 f99e 	bl	8004cf0 <RCC_GetSysClockFreqFromPLLSource>
 80049b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4a7c      	ldr	r2, [pc, #496]	@ (8004bac <HAL_RCC_ClockConfig+0x268>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d93f      	bls.n	8004a3e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80049be:	4b7a      	ldr	r3, [pc, #488]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d009      	beq.n	80049de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d033      	beq.n	8004a3e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d12f      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049de:	4b72      	ldr	r3, [pc, #456]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049e6:	4a70      	ldr	r2, [pc, #448]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 80049e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049ee:	2380      	movs	r3, #128	@ 0x80
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	e024      	b.n	8004a3e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d107      	bne.n	8004a0c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049fc:	4b6a      	ldr	r3, [pc, #424]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d109      	bne.n	8004a1c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e0c6      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a0c:	4b66      	ldr	r3, [pc, #408]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0be      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004a1c:	f000 f8ce 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 8004a20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4a61      	ldr	r2, [pc, #388]	@ (8004bac <HAL_RCC_ClockConfig+0x268>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d909      	bls.n	8004a3e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a2a:	4b5f      	ldr	r3, [pc, #380]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a32:	4a5d      	ldr	r2, [pc, #372]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a38:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004a3a:	2380      	movs	r3, #128	@ 0x80
 8004a3c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a3e:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f023 0203 	bic.w	r2, r3, #3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	4957      	ldr	r1, [pc, #348]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a50:	f7fd f86a 	bl	8001b28 <HAL_GetTick>
 8004a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a56:	e00a      	b.n	8004a6e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a58:	f7fd f866 	bl	8001b28 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e095      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 020c 	and.w	r2, r3, #12
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d1eb      	bne.n	8004a58 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d023      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a98:	4b43      	ldr	r3, [pc, #268]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	4a42      	ldr	r2, [pc, #264]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004a9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004aa2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d007      	beq.n	8004ac0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ab0:	4b3d      	ldr	r3, [pc, #244]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ab8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004aba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004abe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac0:	4b39      	ldr	r3, [pc, #228]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	4936      	ldr	r1, [pc, #216]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	2b80      	cmp	r3, #128	@ 0x80
 8004ad8:	d105      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ada:	4b33      	ldr	r3, [pc, #204]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	4a32      	ldr	r2, [pc, #200]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004ae0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 030f 	and.w	r3, r3, #15
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d21d      	bcs.n	8004b30 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af4:	4b2b      	ldr	r3, [pc, #172]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f023 020f 	bic.w	r2, r3, #15
 8004afc:	4929      	ldr	r1, [pc, #164]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004b04:	f7fd f810 	bl	8001b28 <HAL_GetTick>
 8004b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0a:	e00a      	b.n	8004b22 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b0c:	f7fd f80c 	bl	8001b28 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e03b      	b.n	8004b9a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b22:	4b20      	ldr	r3, [pc, #128]	@ (8004ba4 <HAL_RCC_ClockConfig+0x260>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 030f 	and.w	r3, r3, #15
 8004b2a:	683a      	ldr	r2, [r7, #0]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d1ed      	bne.n	8004b0c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0304 	and.w	r3, r3, #4
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	4917      	ldr	r1, [pc, #92]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d009      	beq.n	8004b6e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b5a:	4b13      	ldr	r3, [pc, #76]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	490f      	ldr	r1, [pc, #60]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b6e:	f000 f825 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 8004b72:	4602      	mov	r2, r0
 8004b74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba8 <HAL_RCC_ClockConfig+0x264>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	091b      	lsrs	r3, r3, #4
 8004b7a:	f003 030f 	and.w	r3, r3, #15
 8004b7e:	490c      	ldr	r1, [pc, #48]	@ (8004bb0 <HAL_RCC_ClockConfig+0x26c>)
 8004b80:	5ccb      	ldrb	r3, [r1, r3]
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004bb4 <HAL_RCC_ClockConfig+0x270>)
 8004b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <HAL_RCC_ClockConfig+0x274>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7fc ff7c 	bl	8001a90 <HAL_InitTick>
 8004b98:	4603      	mov	r3, r0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	40022000 	.word	0x40022000
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	04c4b400 	.word	0x04c4b400
 8004bb0:	0800c9d4 	.word	0x0800c9d4
 8004bb4:	20000000 	.word	0x20000000
 8004bb8:	20000058 	.word	0x20000058

08004bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f003 030c 	and.w	r3, r3, #12
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	d102      	bne.n	8004bd4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bce:	4b2a      	ldr	r3, [pc, #168]	@ (8004c78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	e047      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004bd4:	4b27      	ldr	r3, [pc, #156]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f003 030c 	and.w	r3, r3, #12
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d102      	bne.n	8004be6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004be0:	4b26      	ldr	r3, [pc, #152]	@ (8004c7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004be2:	613b      	str	r3, [r7, #16]
 8004be4:	e03e      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004be6:	4b23      	ldr	r3, [pc, #140]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 030c 	and.w	r3, r3, #12
 8004bee:	2b0c      	cmp	r3, #12
 8004bf0:	d136      	bne.n	8004c60 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bf2:	4b20      	ldr	r3, [pc, #128]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	091b      	lsrs	r3, r3, #4
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	3301      	adds	r3, #1
 8004c08:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2b03      	cmp	r3, #3
 8004c0e:	d10c      	bne.n	8004c2a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c10:	4a1a      	ldr	r2, [pc, #104]	@ (8004c7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c18:	4a16      	ldr	r2, [pc, #88]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c1a:	68d2      	ldr	r2, [r2, #12]
 8004c1c:	0a12      	lsrs	r2, r2, #8
 8004c1e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	617b      	str	r3, [r7, #20]
      break;
 8004c28:	e00c      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c2a:	4a13      	ldr	r2, [pc, #76]	@ (8004c78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c32:	4a10      	ldr	r2, [pc, #64]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c34:	68d2      	ldr	r2, [r2, #12]
 8004c36:	0a12      	lsrs	r2, r2, #8
 8004c38:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c3c:	fb02 f303 	mul.w	r3, r2, r3
 8004c40:	617b      	str	r3, [r7, #20]
      break;
 8004c42:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c44:	4b0b      	ldr	r3, [pc, #44]	@ (8004c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	0e5b      	lsrs	r3, r3, #25
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	3301      	adds	r3, #1
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5c:	613b      	str	r3, [r7, #16]
 8004c5e:	e001      	b.n	8004c64 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c64:	693b      	ldr	r3, [r7, #16]
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	371c      	adds	r7, #28
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	40021000 	.word	0x40021000
 8004c78:	00f42400 	.word	0x00f42400
 8004c7c:	016e3600 	.word	0x016e3600

08004c80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c84:	4b03      	ldr	r3, [pc, #12]	@ (8004c94 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c86:	681b      	ldr	r3, [r3, #0]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	20000000 	.word	0x20000000

08004c98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c9c:	f7ff fff0 	bl	8004c80 <HAL_RCC_GetHCLKFreq>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	0a1b      	lsrs	r3, r3, #8
 8004ca8:	f003 0307 	and.w	r3, r3, #7
 8004cac:	4904      	ldr	r1, [pc, #16]	@ (8004cc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004cae:	5ccb      	ldrb	r3, [r1, r3]
 8004cb0:	f003 031f 	and.w	r3, r3, #31
 8004cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	0800c9e4 	.word	0x0800c9e4

08004cc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004cc8:	f7ff ffda 	bl	8004c80 <HAL_RCC_GetHCLKFreq>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	4b06      	ldr	r3, [pc, #24]	@ (8004ce8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	0adb      	lsrs	r3, r3, #11
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	4904      	ldr	r1, [pc, #16]	@ (8004cec <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cda:	5ccb      	ldrb	r3, [r1, r3]
 8004cdc:	f003 031f 	and.w	r3, r3, #31
 8004ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	0800c9e4 	.word	0x0800c9e4

08004cf0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b087      	sub	sp, #28
 8004cf4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d00:	4b1b      	ldr	r3, [pc, #108]	@ (8004d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	091b      	lsrs	r3, r3, #4
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d10c      	bne.n	8004d2e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d14:	4a17      	ldr	r2, [pc, #92]	@ (8004d74 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1c:	4a14      	ldr	r2, [pc, #80]	@ (8004d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d1e:	68d2      	ldr	r2, [r2, #12]
 8004d20:	0a12      	lsrs	r2, r2, #8
 8004d22:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	617b      	str	r3, [r7, #20]
    break;
 8004d2c:	e00c      	b.n	8004d48 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d2e:	4a12      	ldr	r2, [pc, #72]	@ (8004d78 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d36:	4a0e      	ldr	r2, [pc, #56]	@ (8004d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d38:	68d2      	ldr	r2, [r2, #12]
 8004d3a:	0a12      	lsrs	r2, r2, #8
 8004d3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	617b      	str	r3, [r7, #20]
    break;
 8004d46:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d48:	4b09      	ldr	r3, [pc, #36]	@ (8004d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	0e5b      	lsrs	r3, r3, #25
 8004d4e:	f003 0303 	and.w	r3, r3, #3
 8004d52:	3301      	adds	r3, #1
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d60:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004d62:	687b      	ldr	r3, [r7, #4]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	371c      	adds	r7, #28
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	40021000 	.word	0x40021000
 8004d74:	016e3600 	.word	0x016e3600
 8004d78:	00f42400 	.word	0x00f42400

08004d7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d84:	2300      	movs	r3, #0
 8004d86:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d88:	2300      	movs	r3, #0
 8004d8a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 8098 	beq.w	8004eca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d9e:	4b43      	ldr	r3, [pc, #268]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10d      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004daa:	4b40      	ldr	r3, [pc, #256]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dae:	4a3f      	ldr	r2, [pc, #252]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004db6:	4b3d      	ldr	r3, [pc, #244]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dbe:	60bb      	str	r3, [r7, #8]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a39      	ldr	r2, [pc, #228]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dd0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dd2:	f7fc fea9 	bl	8001b28 <HAL_GetTick>
 8004dd6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dd8:	e009      	b.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dda:	f7fc fea5 	bl	8001b28 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d902      	bls.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	74fb      	strb	r3, [r7, #19]
        break;
 8004dec:	e005      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dee:	4b30      	ldr	r3, [pc, #192]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0ef      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004dfa:	7cfb      	ldrb	r3, [r7, #19]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d159      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e00:	4b2a      	ldr	r3, [pc, #168]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e0a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d01e      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d019      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e1c:	4b23      	ldr	r3, [pc, #140]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e28:	4b20      	ldr	r3, [pc, #128]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e38:	4b1c      	ldr	r3, [pc, #112]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e48:	4a18      	ldr	r2, [pc, #96]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d016      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5a:	f7fc fe65 	bl	8001b28 <HAL_GetTick>
 8004e5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e60:	e00b      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e62:	f7fc fe61 	bl	8001b28 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d902      	bls.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	74fb      	strb	r3, [r7, #19]
            break;
 8004e78:	e006      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0ec      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004e88:	7cfb      	ldrb	r3, [r7, #19]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10b      	bne.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e8e:	4b07      	ldr	r3, [pc, #28]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9c:	4903      	ldr	r1, [pc, #12]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ea6:	7cfb      	ldrb	r3, [r7, #19]
 8004ea8:	74bb      	strb	r3, [r7, #18]
 8004eaa:	e005      	b.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb4:	7cfb      	ldrb	r3, [r7, #19]
 8004eb6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eb8:	7c7b      	ldrb	r3, [r7, #17]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d105      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ebe:	4ba6      	ldr	r3, [pc, #664]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec2:	4aa5      	ldr	r2, [pc, #660]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ec8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ed6:	4ba0      	ldr	r3, [pc, #640]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004edc:	f023 0203 	bic.w	r2, r3, #3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	499c      	ldr	r1, [pc, #624]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ef8:	4b97      	ldr	r3, [pc, #604]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efe:	f023 020c 	bic.w	r2, r3, #12
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	4994      	ldr	r1, [pc, #592]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f1a:	4b8f      	ldr	r3, [pc, #572]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f20:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	498b      	ldr	r1, [pc, #556]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0308 	and.w	r3, r3, #8
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00a      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f3c:	4b86      	ldr	r3, [pc, #536]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	4983      	ldr	r1, [pc, #524]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f5e:	4b7e      	ldr	r3, [pc, #504]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f64:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	497a      	ldr	r1, [pc, #488]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00a      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f80:	4b75      	ldr	r3, [pc, #468]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f86:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	4972      	ldr	r1, [pc, #456]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00a      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fa2:	4b6d      	ldr	r3, [pc, #436]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	4969      	ldr	r1, [pc, #420]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00a      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fc4:	4b64      	ldr	r3, [pc, #400]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	4961      	ldr	r1, [pc, #388]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00a      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fe6:	4b5c      	ldr	r3, [pc, #368]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	4958      	ldr	r1, [pc, #352]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005004:	2b00      	cmp	r3, #0
 8005006:	d015      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005008:	4b53      	ldr	r3, [pc, #332]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800500a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	4950      	ldr	r1, [pc, #320]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005018:	4313      	orrs	r3, r2
 800501a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005022:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005026:	d105      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005028:	4b4b      	ldr	r3, [pc, #300]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	4a4a      	ldr	r2, [pc, #296]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005032:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800503c:	2b00      	cmp	r3, #0
 800503e:	d015      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005040:	4b45      	ldr	r3, [pc, #276]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005046:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504e:	4942      	ldr	r1, [pc, #264]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005050:	4313      	orrs	r3, r2
 8005052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800505e:	d105      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005060:	4b3d      	ldr	r3, [pc, #244]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	4a3c      	ldr	r2, [pc, #240]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800506a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d015      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005078:	4b37      	ldr	r3, [pc, #220]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800507a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005086:	4934      	ldr	r1, [pc, #208]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005088:	4313      	orrs	r3, r2
 800508a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005092:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005096:	d105      	bne.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005098:	4b2f      	ldr	r3, [pc, #188]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	4a2e      	ldr	r2, [pc, #184]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050a2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d015      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050b0:	4b29      	ldr	r3, [pc, #164]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050be:	4926      	ldr	r1, [pc, #152]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ce:	d105      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050d0:	4b21      	ldr	r3, [pc, #132]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	4a20      	ldr	r2, [pc, #128]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050da:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d015      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f6:	4918      	ldr	r1, [pc, #96]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005106:	d105      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005108:	4b13      	ldr	r3, [pc, #76]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	4a12      	ldr	r2, [pc, #72]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005112:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d015      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005120:	4b0d      	ldr	r3, [pc, #52]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005126:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	490a      	ldr	r1, [pc, #40]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005130:	4313      	orrs	r3, r2
 8005132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800513e:	d105      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005140:	4b05      	ldr	r3, [pc, #20]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	4a04      	ldr	r2, [pc, #16]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005146:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800514a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800514c:	7cbb      	ldrb	r3, [r7, #18]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	40021000 	.word	0x40021000

0800515c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e049      	b.n	8005202 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d106      	bne.n	8005188 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7fb fee8 	bl	8000f58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	3304      	adds	r3, #4
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f000 fb12 	bl	80057c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d001      	beq.n	8005224 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e04a      	b.n	80052ba <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0201 	orr.w	r2, r2, #1
 800523a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a21      	ldr	r2, [pc, #132]	@ (80052c8 <HAL_TIM_Base_Start_IT+0xbc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d018      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x6c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524e:	d013      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x6c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1d      	ldr	r2, [pc, #116]	@ (80052cc <HAL_TIM_Base_Start_IT+0xc0>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x6c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a1c      	ldr	r2, [pc, #112]	@ (80052d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d009      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x6c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1a      	ldr	r2, [pc, #104]	@ (80052d4 <HAL_TIM_Base_Start_IT+0xc8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <HAL_TIM_Base_Start_IT+0x6c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a19      	ldr	r2, [pc, #100]	@ (80052d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d115      	bne.n	80052a4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	4b17      	ldr	r3, [pc, #92]	@ (80052dc <HAL_TIM_Base_Start_IT+0xd0>)
 8005280:	4013      	ands	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b06      	cmp	r3, #6
 8005288:	d015      	beq.n	80052b6 <HAL_TIM_Base_Start_IT+0xaa>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005290:	d011      	beq.n	80052b6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0201 	orr.w	r2, r2, #1
 80052a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a2:	e008      	b.n	80052b6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e000      	b.n	80052b8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40012c00 	.word	0x40012c00
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800
 80052d4:	40013400 	.word	0x40013400
 80052d8:	40014000 	.word	0x40014000
 80052dc:	00010007 	.word	0x00010007

080052e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d020      	beq.n	8005344 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d01b      	beq.n	8005344 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0202 	mvn.w	r2, #2
 8005314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 fa2c 	bl	8005788 <HAL_TIM_IC_CaptureCallback>
 8005330:	e005      	b.n	800533e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fa1e 	bl	8005774 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 fa2f 	bl	800579c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d020      	beq.n	8005390 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b00      	cmp	r3, #0
 8005356:	d01b      	beq.n	8005390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f06f 0204 	mvn.w	r2, #4
 8005360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2202      	movs	r2, #2
 8005366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005372:	2b00      	cmp	r3, #0
 8005374:	d003      	beq.n	800537e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 fa06 	bl	8005788 <HAL_TIM_IC_CaptureCallback>
 800537c:	e005      	b.n	800538a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f9f8 	bl	8005774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fa09 	bl	800579c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d020      	beq.n	80053dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f003 0308 	and.w	r3, r3, #8
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d01b      	beq.n	80053dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f06f 0208 	mvn.w	r2, #8
 80053ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2204      	movs	r2, #4
 80053b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	f003 0303 	and.w	r3, r3, #3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d003      	beq.n	80053ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f9e0 	bl	8005788 <HAL_TIM_IC_CaptureCallback>
 80053c8:	e005      	b.n	80053d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f9d2 	bl	8005774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f9e3 	bl	800579c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d020      	beq.n	8005428 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f003 0310 	and.w	r3, r3, #16
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01b      	beq.n	8005428 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0210 	mvn.w	r2, #16
 80053f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2208      	movs	r2, #8
 80053fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f9ba 	bl	8005788 <HAL_TIM_IC_CaptureCallback>
 8005414:	e005      	b.n	8005422 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f9ac 	bl	8005774 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f9bd 	bl	800579c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00c      	beq.n	800544c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b00      	cmp	r3, #0
 800543a:	d007      	beq.n	800544c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0201 	mvn.w	r2, #1
 8005444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7fb fbc6 	bl	8000bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005452:	2b00      	cmp	r3, #0
 8005454:	d104      	bne.n	8005460 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00c      	beq.n	800547a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005466:	2b00      	cmp	r3, #0
 8005468:	d007      	beq.n	800547a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fb69 	bl	8005b4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00c      	beq.n	800549e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800548a:	2b00      	cmp	r3, #0
 800548c:	d007      	beq.n	800549e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fb61 	bl	8005b60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00c      	beq.n	80054c2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d007      	beq.n	80054c2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f977 	bl	80057b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f003 0320 	and.w	r3, r3, #32
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00c      	beq.n	80054e6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f003 0320 	and.w	r3, r3, #32
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f06f 0220 	mvn.w	r2, #32
 80054de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 fb29 	bl	8005b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00c      	beq.n	800550a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d007      	beq.n	800550a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 fb35 	bl	8005b74 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00c      	beq.n	800552e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 fb2d 	bl	8005b88 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00c      	beq.n	8005552 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d007      	beq.n	8005552 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800554a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fb25 	bl	8005b9c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00c      	beq.n	8005576 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d007      	beq.n	8005576 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800556e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 fb1d 	bl	8005bb0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
	...

08005580 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005594:	2b01      	cmp	r3, #1
 8005596:	d101      	bne.n	800559c <HAL_TIM_ConfigClockSource+0x1c>
 8005598:	2302      	movs	r3, #2
 800559a:	e0de      	b.n	800575a <HAL_TIM_ConfigClockSource+0x1da>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80055ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a63      	ldr	r2, [pc, #396]	@ (8005764 <HAL_TIM_ConfigClockSource+0x1e4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	f000 80a9 	beq.w	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 80055dc:	4a61      	ldr	r2, [pc, #388]	@ (8005764 <HAL_TIM_ConfigClockSource+0x1e4>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	f200 80ae 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 80055e4:	4a60      	ldr	r2, [pc, #384]	@ (8005768 <HAL_TIM_ConfigClockSource+0x1e8>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	f000 80a1 	beq.w	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 80055ec:	4a5e      	ldr	r2, [pc, #376]	@ (8005768 <HAL_TIM_ConfigClockSource+0x1e8>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	f200 80a6 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 80055f4:	4a5d      	ldr	r2, [pc, #372]	@ (800576c <HAL_TIM_ConfigClockSource+0x1ec>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	f000 8099 	beq.w	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 80055fc:	4a5b      	ldr	r2, [pc, #364]	@ (800576c <HAL_TIM_ConfigClockSource+0x1ec>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	f200 809e 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005604:	4a5a      	ldr	r2, [pc, #360]	@ (8005770 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005606:	4293      	cmp	r3, r2
 8005608:	f000 8091 	beq.w	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 800560c:	4a58      	ldr	r2, [pc, #352]	@ (8005770 <HAL_TIM_ConfigClockSource+0x1f0>)
 800560e:	4293      	cmp	r3, r2
 8005610:	f200 8096 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005614:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005618:	f000 8089 	beq.w	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 800561c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005620:	f200 808e 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005628:	d03e      	beq.n	80056a8 <HAL_TIM_ConfigClockSource+0x128>
 800562a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800562e:	f200 8087 	bhi.w	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005636:	f000 8086 	beq.w	8005746 <HAL_TIM_ConfigClockSource+0x1c6>
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800563e:	d87f      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005640:	2b70      	cmp	r3, #112	@ 0x70
 8005642:	d01a      	beq.n	800567a <HAL_TIM_ConfigClockSource+0xfa>
 8005644:	2b70      	cmp	r3, #112	@ 0x70
 8005646:	d87b      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005648:	2b60      	cmp	r3, #96	@ 0x60
 800564a:	d050      	beq.n	80056ee <HAL_TIM_ConfigClockSource+0x16e>
 800564c:	2b60      	cmp	r3, #96	@ 0x60
 800564e:	d877      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005650:	2b50      	cmp	r3, #80	@ 0x50
 8005652:	d03c      	beq.n	80056ce <HAL_TIM_ConfigClockSource+0x14e>
 8005654:	2b50      	cmp	r3, #80	@ 0x50
 8005656:	d873      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005658:	2b40      	cmp	r3, #64	@ 0x40
 800565a:	d058      	beq.n	800570e <HAL_TIM_ConfigClockSource+0x18e>
 800565c:	2b40      	cmp	r3, #64	@ 0x40
 800565e:	d86f      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005660:	2b30      	cmp	r3, #48	@ 0x30
 8005662:	d064      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 8005664:	2b30      	cmp	r3, #48	@ 0x30
 8005666:	d86b      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005668:	2b20      	cmp	r3, #32
 800566a:	d060      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 800566c:	2b20      	cmp	r3, #32
 800566e:	d867      	bhi.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
 8005670:	2b00      	cmp	r3, #0
 8005672:	d05c      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 8005674:	2b10      	cmp	r3, #16
 8005676:	d05a      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x1ae>
 8005678:	e062      	b.n	8005740 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800568a:	f000 f9b3 	bl	80059f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800569c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	609a      	str	r2, [r3, #8]
      break;
 80056a6:	e04f      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056b8:	f000 f99c 	bl	80059f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689a      	ldr	r2, [r3, #8]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056ca:	609a      	str	r2, [r3, #8]
      break;
 80056cc:	e03c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056da:	461a      	mov	r2, r3
 80056dc:	f000 f90e 	bl	80058fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2150      	movs	r1, #80	@ 0x50
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f967 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 80056ec:	e02c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056fa:	461a      	mov	r2, r3
 80056fc:	f000 f92d 	bl	800595a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2160      	movs	r1, #96	@ 0x60
 8005706:	4618      	mov	r0, r3
 8005708:	f000 f957 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 800570c:	e01c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800571a:	461a      	mov	r2, r3
 800571c:	f000 f8ee 	bl	80058fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2140      	movs	r1, #64	@ 0x40
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f947 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 800572c:	e00c      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4619      	mov	r1, r3
 8005738:	4610      	mov	r0, r2
 800573a:	f000 f93e 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 800573e:	e003      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	73fb      	strb	r3, [r7, #15]
      break;
 8005744:	e000      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005746:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005758:	7bfb      	ldrb	r3, [r7, #15]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	00100070 	.word	0x00100070
 8005768:	00100040 	.word	0x00100040
 800576c:	00100030 	.word	0x00100030
 8005770:	00100020 	.word	0x00100020

08005774 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a42      	ldr	r2, [pc, #264]	@ (80058e0 <TIM_Base_SetConfig+0x11c>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00f      	beq.n	80057fc <TIM_Base_SetConfig+0x38>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e2:	d00b      	beq.n	80057fc <TIM_Base_SetConfig+0x38>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a3f      	ldr	r2, [pc, #252]	@ (80058e4 <TIM_Base_SetConfig+0x120>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d007      	beq.n	80057fc <TIM_Base_SetConfig+0x38>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a3e      	ldr	r2, [pc, #248]	@ (80058e8 <TIM_Base_SetConfig+0x124>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d003      	beq.n	80057fc <TIM_Base_SetConfig+0x38>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a3d      	ldr	r2, [pc, #244]	@ (80058ec <TIM_Base_SetConfig+0x128>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d108      	bne.n	800580e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a33      	ldr	r2, [pc, #204]	@ (80058e0 <TIM_Base_SetConfig+0x11c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d01b      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581c:	d017      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a30      	ldr	r2, [pc, #192]	@ (80058e4 <TIM_Base_SetConfig+0x120>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d013      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a2f      	ldr	r2, [pc, #188]	@ (80058e8 <TIM_Base_SetConfig+0x124>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d00f      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a2e      	ldr	r2, [pc, #184]	@ (80058ec <TIM_Base_SetConfig+0x128>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00b      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a2d      	ldr	r2, [pc, #180]	@ (80058f0 <TIM_Base_SetConfig+0x12c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d007      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a2c      	ldr	r2, [pc, #176]	@ (80058f4 <TIM_Base_SetConfig+0x130>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d003      	beq.n	800584e <TIM_Base_SetConfig+0x8a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a2b      	ldr	r2, [pc, #172]	@ (80058f8 <TIM_Base_SetConfig+0x134>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d108      	bne.n	8005860 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	4313      	orrs	r3, r2
 800585e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	689a      	ldr	r2, [r3, #8]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a16      	ldr	r2, [pc, #88]	@ (80058e0 <TIM_Base_SetConfig+0x11c>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d00f      	beq.n	80058ac <TIM_Base_SetConfig+0xe8>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a17      	ldr	r2, [pc, #92]	@ (80058ec <TIM_Base_SetConfig+0x128>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00b      	beq.n	80058ac <TIM_Base_SetConfig+0xe8>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a16      	ldr	r2, [pc, #88]	@ (80058f0 <TIM_Base_SetConfig+0x12c>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d007      	beq.n	80058ac <TIM_Base_SetConfig+0xe8>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a15      	ldr	r2, [pc, #84]	@ (80058f4 <TIM_Base_SetConfig+0x130>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <TIM_Base_SetConfig+0xe8>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a14      	ldr	r2, [pc, #80]	@ (80058f8 <TIM_Base_SetConfig+0x134>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d103      	bne.n	80058b4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	691a      	ldr	r2, [r3, #16]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d105      	bne.n	80058d2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f023 0201 	bic.w	r2, r3, #1
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	611a      	str	r2, [r3, #16]
  }
}
 80058d2:	bf00      	nop
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40012c00 	.word	0x40012c00
 80058e4:	40000400 	.word	0x40000400
 80058e8:	40000800 	.word	0x40000800
 80058ec:	40013400 	.word	0x40013400
 80058f0:	40014000 	.word	0x40014000
 80058f4:	40014400 	.word	0x40014400
 80058f8:	40014800 	.word	0x40014800

080058fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	f023 0201 	bic.w	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005926:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	f023 030a 	bic.w	r3, r3, #10
 8005938:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	621a      	str	r2, [r3, #32]
}
 800594e:	bf00      	nop
 8005950:	371c      	adds	r7, #28
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr

0800595a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800595a:	b480      	push	{r7}
 800595c:	b087      	sub	sp, #28
 800595e:	af00      	add	r7, sp, #0
 8005960:	60f8      	str	r0, [r7, #12]
 8005962:	60b9      	str	r1, [r7, #8]
 8005964:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	f023 0210 	bic.w	r2, r3, #16
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005984:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	031b      	lsls	r3, r3, #12
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4313      	orrs	r3, r2
 800598e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005996:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	621a      	str	r2, [r3, #32]
}
 80059ae:	bf00      	nop
 80059b0:	371c      	adds	r7, #28
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b085      	sub	sp, #20
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80059d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4313      	orrs	r3, r2
 80059dc:	f043 0307 	orr.w	r3, r3, #7
 80059e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	609a      	str	r2, [r3, #8]
}
 80059e8:	bf00      	nop
 80059ea:	3714      	adds	r7, #20
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	021a      	lsls	r2, r3, #8
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	431a      	orrs	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	609a      	str	r2, [r3, #8]
}
 8005a28:	bf00      	nop
 8005a2a:	371c      	adds	r7, #28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d101      	bne.n	8005a4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	e065      	b.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a2c      	ldr	r2, [pc, #176]	@ (8005b24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d004      	beq.n	8005a80 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a2b      	ldr	r2, [pc, #172]	@ (8005b28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d108      	bne.n	8005a92 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a86:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d018      	beq.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac2:	d013      	beq.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a18      	ldr	r2, [pc, #96]	@ (8005b2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00e      	beq.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a17      	ldr	r2, [pc, #92]	@ (8005b30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d009      	beq.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a12      	ldr	r2, [pc, #72]	@ (8005b28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d004      	beq.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a13      	ldr	r2, [pc, #76]	@ (8005b34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d10c      	bne.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005af2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	40012c00 	.word	0x40012c00
 8005b28:	40013400 	.word	0x40013400
 8005b2c:	40000400 	.word	0x40000400
 8005b30:	40000800 	.word	0x40000800
 8005b34:	40014000 	.word	0x40014000

08005b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e042      	b.n	8005c5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d106      	bne.n	8005bee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7fb fa29 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2224      	movs	r2, #36	@ 0x24
 8005bf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f022 0201 	bic.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d002      	beq.n	8005c14 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fee8 	bl	80069e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 fc19 	bl	800644c <UART_SetConfig>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e01b      	b.n	8005c5c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0201 	orr.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 ff67 	bl	8006b28 <UART_CheckIdleState>
 8005c5a:	4603      	mov	r3, r0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b091      	sub	sp, #68	@ 0x44
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c78:	2b20      	cmp	r3, #32
 8005c7a:	d178      	bne.n	8005d6e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d002      	beq.n	8005c88 <HAL_UART_Transmit_IT+0x24>
 8005c82:	88fb      	ldrh	r3, [r7, #6]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e071      	b.n	8005d70 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	88fa      	ldrh	r2, [r7, #6]
 8005c96:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	88fa      	ldrh	r2, [r7, #6]
 8005c9e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2221      	movs	r2, #33	@ 0x21
 8005cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cc0:	d12a      	bne.n	8005d18 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cca:	d107      	bne.n	8005cdc <HAL_UART_Transmit_IT+0x78>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d103      	bne.n	8005cdc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4a29      	ldr	r2, [pc, #164]	@ (8005d7c <HAL_UART_Transmit_IT+0x118>)
 8005cd8:	679a      	str	r2, [r3, #120]	@ 0x78
 8005cda:	e002      	b.n	8005ce2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4a28      	ldr	r2, [pc, #160]	@ (8005d80 <HAL_UART_Transmit_IT+0x11c>)
 8005ce0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cec:	e853 3f00 	ldrex	r3, [r3]
 8005cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3308      	adds	r3, #8
 8005d00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d02:	637a      	str	r2, [r7, #52]	@ 0x34
 8005d04:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e5      	bne.n	8005ce2 <HAL_UART_Transmit_IT+0x7e>
 8005d16:	e028      	b.n	8005d6a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d20:	d107      	bne.n	8005d32 <HAL_UART_Transmit_IT+0xce>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d103      	bne.n	8005d32 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4a15      	ldr	r2, [pc, #84]	@ (8005d84 <HAL_UART_Transmit_IT+0x120>)
 8005d2e:	679a      	str	r2, [r3, #120]	@ 0x78
 8005d30:	e002      	b.n	8005d38 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	4a14      	ldr	r2, [pc, #80]	@ (8005d88 <HAL_UART_Transmit_IT+0x124>)
 8005d36:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	613b      	str	r3, [r7, #16]
   return(result);
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d56:	623b      	str	r3, [r7, #32]
 8005d58:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5a:	69f9      	ldr	r1, [r7, #28]
 8005d5c:	6a3a      	ldr	r2, [r7, #32]
 8005d5e:	e841 2300 	strex	r3, r2, [r1]
 8005d62:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1e6      	bne.n	8005d38 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e000      	b.n	8005d70 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005d6e:	2302      	movs	r3, #2
  }
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3744      	adds	r7, #68	@ 0x44
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr
 8005d7c:	0800745b 	.word	0x0800745b
 8005d80:	0800737b 	.word	0x0800737b
 8005d84:	080072b9 	.word	0x080072b9
 8005d88:	08007201 	.word	0x08007201

08005d8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b0ba      	sub	sp, #232	@ 0xe8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005db2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005db6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005dba:	4013      	ands	r3, r2
 8005dbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005dc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d11b      	bne.n	8005e00 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dcc:	f003 0320 	and.w	r3, r3, #32
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d015      	beq.n	8005e00 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd8:	f003 0320 	and.w	r3, r3, #32
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d105      	bne.n	8005dec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d009      	beq.n	8005e00 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 8300 	beq.w	80063f6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	4798      	blx	r3
      }
      return;
 8005dfe:	e2fa      	b.n	80063f6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005e00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 8123 	beq.w	8006050 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005e0a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005e0e:	4b8d      	ldr	r3, [pc, #564]	@ (8006044 <HAL_UART_IRQHandler+0x2b8>)
 8005e10:	4013      	ands	r3, r2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d106      	bne.n	8005e24 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005e16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005e1a:	4b8b      	ldr	r3, [pc, #556]	@ (8006048 <HAL_UART_IRQHandler+0x2bc>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f000 8116 	beq.w	8006050 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e28:	f003 0301 	and.w	r3, r3, #1
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d011      	beq.n	8005e54 <HAL_UART_IRQHandler+0xc8>
 8005e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00b      	beq.n	8005e54 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2201      	movs	r2, #1
 8005e42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e4a:	f043 0201 	orr.w	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d011      	beq.n	8005e84 <HAL_UART_IRQHandler+0xf8>
 8005e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00b      	beq.n	8005e84 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2202      	movs	r2, #2
 8005e72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7a:	f043 0204 	orr.w	r2, r3, #4
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d011      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x128>
 8005e90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00b      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2204      	movs	r2, #4
 8005ea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eaa:	f043 0202 	orr.w	r2, r3, #2
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb8:	f003 0308 	and.w	r3, r3, #8
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d017      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d105      	bne.n	8005ed8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005ecc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005ed0:	4b5c      	ldr	r3, [pc, #368]	@ (8006044 <HAL_UART_IRQHandler+0x2b8>)
 8005ed2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00b      	beq.n	8005ef0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2208      	movs	r2, #8
 8005ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee6:	f043 0208 	orr.w	r2, r3, #8
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ef4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d012      	beq.n	8005f22 <HAL_UART_IRQHandler+0x196>
 8005efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00c      	beq.n	8005f22 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f18:	f043 0220 	orr.w	r2, r3, #32
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f000 8266 	beq.w	80063fa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d013      	beq.n	8005f62 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d105      	bne.n	8005f52 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d007      	beq.n	8005f62 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f76:	2b40      	cmp	r3, #64	@ 0x40
 8005f78:	d005      	beq.n	8005f86 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d054      	beq.n	8006030 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 ffcd 	bl	8006f26 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f96:	2b40      	cmp	r3, #64	@ 0x40
 8005f98:	d146      	bne.n	8006028 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	3308      	adds	r3, #8
 8005fa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	3308      	adds	r3, #8
 8005fc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005fc6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005fca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005fd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005fd6:	e841 2300 	strex	r3, r2, [r1]
 8005fda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005fde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1d9      	bne.n	8005f9a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d017      	beq.n	8006020 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ff6:	4a15      	ldr	r2, [pc, #84]	@ (800604c <HAL_UART_IRQHandler+0x2c0>)
 8005ff8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006000:	4618      	mov	r0, r3
 8006002:	f7fc f84b 	bl	800209c <HAL_DMA_Abort_IT>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d019      	beq.n	8006040 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800601a:	4610      	mov	r0, r2
 800601c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800601e:	e00f      	b.n	8006040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fa09 	bl	8006438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006026:	e00b      	b.n	8006040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 fa05 	bl	8006438 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800602e:	e007      	b.n	8006040 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fa01 	bl	8006438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800603e:	e1dc      	b.n	80063fa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006040:	bf00      	nop
    return;
 8006042:	e1da      	b.n	80063fa <HAL_UART_IRQHandler+0x66e>
 8006044:	10000001 	.word	0x10000001
 8006048:	04000120 	.word	0x04000120
 800604c:	080071dd 	.word	0x080071dd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006054:	2b01      	cmp	r3, #1
 8006056:	f040 8170 	bne.w	800633a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800605a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800605e:	f003 0310 	and.w	r3, r3, #16
 8006062:	2b00      	cmp	r3, #0
 8006064:	f000 8169 	beq.w	800633a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800606c:	f003 0310 	and.w	r3, r3, #16
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 8162 	beq.w	800633a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2210      	movs	r2, #16
 800607c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006088:	2b40      	cmp	r3, #64	@ 0x40
 800608a:	f040 80d8 	bne.w	800623e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800609c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 80af 	beq.w	8006204 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80060ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060b0:	429a      	cmp	r2, r3
 80060b2:	f080 80a7 	bcs.w	8006204 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80060bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f040 8087 	bne.w	80061e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80060e0:	e853 3f00 	ldrex	r3, [r3]
 80060e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80060e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	461a      	mov	r2, r3
 80060fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80060fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006102:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006106:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800610a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800610e:	e841 2300 	strex	r3, r2, [r1]
 8006112:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006116:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1da      	bne.n	80060d4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3308      	adds	r3, #8
 8006124:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800612e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006130:	f023 0301 	bic.w	r3, r3, #1
 8006134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3308      	adds	r3, #8
 800613e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006142:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006146:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006148:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800614a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800614e:	e841 2300 	strex	r3, r2, [r1]
 8006152:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1e1      	bne.n	800611e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3308      	adds	r3, #8
 8006160:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800616a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800616c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006170:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3308      	adds	r3, #8
 800617a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800617e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006180:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006184:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800618c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1e3      	bne.n	800615a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061a8:	e853 3f00 	ldrex	r3, [r3]
 80061ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80061ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061b0:	f023 0310 	bic.w	r3, r3, #16
 80061b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	461a      	mov	r2, r3
 80061be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80061c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80061ca:	e841 2300 	strex	r3, r2, [r1]
 80061ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80061d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1e4      	bne.n	80061a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061dc:	4618      	mov	r0, r3
 80061de:	f7fb ff04 	bl	8001fea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2202      	movs	r2, #2
 80061e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	4619      	mov	r1, r3
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f7fa fd2f 	bl	8000c60 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006202:	e0fc      	b.n	80063fe <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800620a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800620e:	429a      	cmp	r2, r3
 8006210:	f040 80f5 	bne.w	80063fe <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0320 	and.w	r3, r3, #32
 8006222:	2b20      	cmp	r3, #32
 8006224:	f040 80eb 	bne.w	80063fe <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2202      	movs	r2, #2
 800622c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006234:	4619      	mov	r1, r3
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fa fd12 	bl	8000c60 <HAL_UARTEx_RxEventCallback>
      return;
 800623c:	e0df      	b.n	80063fe <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800624a:	b29b      	uxth	r3, r3
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006258:	b29b      	uxth	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 80d1 	beq.w	8006402 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006260:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 80cc 	beq.w	8006402 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006272:	e853 3f00 	ldrex	r3, [r3]
 8006276:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800627e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800628c:	647b      	str	r3, [r7, #68]	@ 0x44
 800628e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006292:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006294:	e841 2300 	strex	r3, r2, [r1]
 8006298:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800629a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e4      	bne.n	800626a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3308      	adds	r3, #8
 80062a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062aa:	e853 3f00 	ldrex	r3, [r3]
 80062ae:	623b      	str	r3, [r7, #32]
   return(result);
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062b6:	f023 0301 	bic.w	r3, r3, #1
 80062ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	3308      	adds	r3, #8
 80062c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80062c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80062ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d0:	e841 2300 	strex	r3, r2, [r1]
 80062d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e1      	bne.n	80062a0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2220      	movs	r2, #32
 80062e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f023 0310 	bic.w	r3, r3, #16
 8006304:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	461a      	mov	r2, r3
 800630e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006312:	61fb      	str	r3, [r7, #28]
 8006314:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	69b9      	ldr	r1, [r7, #24]
 8006318:	69fa      	ldr	r2, [r7, #28]
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	617b      	str	r3, [r7, #20]
   return(result);
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e4      	bne.n	80062f0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2202      	movs	r2, #2
 800632a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800632c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006330:	4619      	mov	r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7fa fc94 	bl	8000c60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006338:	e063      	b.n	8006402 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00e      	beq.n	8006364 <HAL_UART_IRQHandler+0x5d8>
 8006346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800634a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d008      	beq.n	8006364 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800635a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f001 f91c 	bl	800759a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006362:	e051      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800636c:	2b00      	cmp	r3, #0
 800636e:	d014      	beq.n	800639a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006378:	2b00      	cmp	r3, #0
 800637a:	d105      	bne.n	8006388 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800637c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800638c:	2b00      	cmp	r3, #0
 800638e:	d03a      	beq.n	8006406 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	4798      	blx	r3
    }
    return;
 8006398:	e035      	b.n	8006406 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800639a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800639e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d009      	beq.n	80063ba <HAL_UART_IRQHandler+0x62e>
 80063a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f001 f8c6 	bl	8007544 <UART_EndTransmit_IT>
    return;
 80063b8:	e026      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80063ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d009      	beq.n	80063da <HAL_UART_IRQHandler+0x64e>
 80063c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f001 f8f5 	bl	80075c2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063d8:	e016      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80063da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d010      	beq.n	8006408 <HAL_UART_IRQHandler+0x67c>
 80063e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	da0c      	bge.n	8006408 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f001 f8dd 	bl	80075ae <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80063f4:	e008      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
      return;
 80063f6:	bf00      	nop
 80063f8:	e006      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
    return;
 80063fa:	bf00      	nop
 80063fc:	e004      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
      return;
 80063fe:	bf00      	nop
 8006400:	e002      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
      return;
 8006402:	bf00      	nop
 8006404:	e000      	b.n	8006408 <HAL_UART_IRQHandler+0x67c>
    return;
 8006406:	bf00      	nop
  }
}
 8006408:	37e8      	adds	r7, #232	@ 0xe8
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop

08006410 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800642c:	bf00      	nop
 800642e:	370c      	adds	r7, #12
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr

08006438 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006438:	b480      	push	{r7}
 800643a:	b083      	sub	sp, #12
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800644c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006450:	b08c      	sub	sp, #48	@ 0x30
 8006452:	af00      	add	r7, sp, #0
 8006454:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	689a      	ldr	r2, [r3, #8]
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	431a      	orrs	r2, r3
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	431a      	orrs	r2, r3
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	4313      	orrs	r3, r2
 8006472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	4bab      	ldr	r3, [pc, #684]	@ (8006728 <UART_SetConfig+0x2dc>)
 800647c:	4013      	ands	r3, r2
 800647e:	697a      	ldr	r2, [r7, #20]
 8006480:	6812      	ldr	r2, [r2, #0]
 8006482:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006484:	430b      	orrs	r3, r1
 8006486:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4aa0      	ldr	r2, [pc, #640]	@ (800672c <UART_SetConfig+0x2e0>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d004      	beq.n	80064b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064b4:	4313      	orrs	r3, r2
 80064b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80064c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	6812      	ldr	r2, [r2, #0]
 80064ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064cc:	430b      	orrs	r3, r1
 80064ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	f023 010f 	bic.w	r1, r3, #15
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a91      	ldr	r2, [pc, #580]	@ (8006730 <UART_SetConfig+0x2e4>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d125      	bne.n	800653c <UART_SetConfig+0xf0>
 80064f0:	4b90      	ldr	r3, [pc, #576]	@ (8006734 <UART_SetConfig+0x2e8>)
 80064f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	d81a      	bhi.n	8006534 <UART_SetConfig+0xe8>
 80064fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006504 <UART_SetConfig+0xb8>)
 8006500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006504:	08006515 	.word	0x08006515
 8006508:	08006525 	.word	0x08006525
 800650c:	0800651d 	.word	0x0800651d
 8006510:	0800652d 	.word	0x0800652d
 8006514:	2301      	movs	r3, #1
 8006516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800651a:	e0d6      	b.n	80066ca <UART_SetConfig+0x27e>
 800651c:	2302      	movs	r3, #2
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006522:	e0d2      	b.n	80066ca <UART_SetConfig+0x27e>
 8006524:	2304      	movs	r3, #4
 8006526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800652a:	e0ce      	b.n	80066ca <UART_SetConfig+0x27e>
 800652c:	2308      	movs	r3, #8
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006532:	e0ca      	b.n	80066ca <UART_SetConfig+0x27e>
 8006534:	2310      	movs	r3, #16
 8006536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800653a:	e0c6      	b.n	80066ca <UART_SetConfig+0x27e>
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a7d      	ldr	r2, [pc, #500]	@ (8006738 <UART_SetConfig+0x2ec>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d138      	bne.n	80065b8 <UART_SetConfig+0x16c>
 8006546:	4b7b      	ldr	r3, [pc, #492]	@ (8006734 <UART_SetConfig+0x2e8>)
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654c:	f003 030c 	and.w	r3, r3, #12
 8006550:	2b0c      	cmp	r3, #12
 8006552:	d82d      	bhi.n	80065b0 <UART_SetConfig+0x164>
 8006554:	a201      	add	r2, pc, #4	@ (adr r2, 800655c <UART_SetConfig+0x110>)
 8006556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800655a:	bf00      	nop
 800655c:	08006591 	.word	0x08006591
 8006560:	080065b1 	.word	0x080065b1
 8006564:	080065b1 	.word	0x080065b1
 8006568:	080065b1 	.word	0x080065b1
 800656c:	080065a1 	.word	0x080065a1
 8006570:	080065b1 	.word	0x080065b1
 8006574:	080065b1 	.word	0x080065b1
 8006578:	080065b1 	.word	0x080065b1
 800657c:	08006599 	.word	0x08006599
 8006580:	080065b1 	.word	0x080065b1
 8006584:	080065b1 	.word	0x080065b1
 8006588:	080065b1 	.word	0x080065b1
 800658c:	080065a9 	.word	0x080065a9
 8006590:	2300      	movs	r3, #0
 8006592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006596:	e098      	b.n	80066ca <UART_SetConfig+0x27e>
 8006598:	2302      	movs	r3, #2
 800659a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800659e:	e094      	b.n	80066ca <UART_SetConfig+0x27e>
 80065a0:	2304      	movs	r3, #4
 80065a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065a6:	e090      	b.n	80066ca <UART_SetConfig+0x27e>
 80065a8:	2308      	movs	r3, #8
 80065aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ae:	e08c      	b.n	80066ca <UART_SetConfig+0x27e>
 80065b0:	2310      	movs	r3, #16
 80065b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065b6:	e088      	b.n	80066ca <UART_SetConfig+0x27e>
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a5f      	ldr	r2, [pc, #380]	@ (800673c <UART_SetConfig+0x2f0>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d125      	bne.n	800660e <UART_SetConfig+0x1c2>
 80065c2:	4b5c      	ldr	r3, [pc, #368]	@ (8006734 <UART_SetConfig+0x2e8>)
 80065c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80065cc:	2b30      	cmp	r3, #48	@ 0x30
 80065ce:	d016      	beq.n	80065fe <UART_SetConfig+0x1b2>
 80065d0:	2b30      	cmp	r3, #48	@ 0x30
 80065d2:	d818      	bhi.n	8006606 <UART_SetConfig+0x1ba>
 80065d4:	2b20      	cmp	r3, #32
 80065d6:	d00a      	beq.n	80065ee <UART_SetConfig+0x1a2>
 80065d8:	2b20      	cmp	r3, #32
 80065da:	d814      	bhi.n	8006606 <UART_SetConfig+0x1ba>
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d002      	beq.n	80065e6 <UART_SetConfig+0x19a>
 80065e0:	2b10      	cmp	r3, #16
 80065e2:	d008      	beq.n	80065f6 <UART_SetConfig+0x1aa>
 80065e4:	e00f      	b.n	8006606 <UART_SetConfig+0x1ba>
 80065e6:	2300      	movs	r3, #0
 80065e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ec:	e06d      	b.n	80066ca <UART_SetConfig+0x27e>
 80065ee:	2302      	movs	r3, #2
 80065f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065f4:	e069      	b.n	80066ca <UART_SetConfig+0x27e>
 80065f6:	2304      	movs	r3, #4
 80065f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065fc:	e065      	b.n	80066ca <UART_SetConfig+0x27e>
 80065fe:	2308      	movs	r3, #8
 8006600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006604:	e061      	b.n	80066ca <UART_SetConfig+0x27e>
 8006606:	2310      	movs	r3, #16
 8006608:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800660c:	e05d      	b.n	80066ca <UART_SetConfig+0x27e>
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a4b      	ldr	r2, [pc, #300]	@ (8006740 <UART_SetConfig+0x2f4>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d125      	bne.n	8006664 <UART_SetConfig+0x218>
 8006618:	4b46      	ldr	r3, [pc, #280]	@ (8006734 <UART_SetConfig+0x2e8>)
 800661a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006622:	2bc0      	cmp	r3, #192	@ 0xc0
 8006624:	d016      	beq.n	8006654 <UART_SetConfig+0x208>
 8006626:	2bc0      	cmp	r3, #192	@ 0xc0
 8006628:	d818      	bhi.n	800665c <UART_SetConfig+0x210>
 800662a:	2b80      	cmp	r3, #128	@ 0x80
 800662c:	d00a      	beq.n	8006644 <UART_SetConfig+0x1f8>
 800662e:	2b80      	cmp	r3, #128	@ 0x80
 8006630:	d814      	bhi.n	800665c <UART_SetConfig+0x210>
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <UART_SetConfig+0x1f0>
 8006636:	2b40      	cmp	r3, #64	@ 0x40
 8006638:	d008      	beq.n	800664c <UART_SetConfig+0x200>
 800663a:	e00f      	b.n	800665c <UART_SetConfig+0x210>
 800663c:	2300      	movs	r3, #0
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006642:	e042      	b.n	80066ca <UART_SetConfig+0x27e>
 8006644:	2302      	movs	r3, #2
 8006646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800664a:	e03e      	b.n	80066ca <UART_SetConfig+0x27e>
 800664c:	2304      	movs	r3, #4
 800664e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006652:	e03a      	b.n	80066ca <UART_SetConfig+0x27e>
 8006654:	2308      	movs	r3, #8
 8006656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800665a:	e036      	b.n	80066ca <UART_SetConfig+0x27e>
 800665c:	2310      	movs	r3, #16
 800665e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006662:	e032      	b.n	80066ca <UART_SetConfig+0x27e>
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a30      	ldr	r2, [pc, #192]	@ (800672c <UART_SetConfig+0x2e0>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d12a      	bne.n	80066c4 <UART_SetConfig+0x278>
 800666e:	4b31      	ldr	r3, [pc, #196]	@ (8006734 <UART_SetConfig+0x2e8>)
 8006670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006674:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006678:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800667c:	d01a      	beq.n	80066b4 <UART_SetConfig+0x268>
 800667e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006682:	d81b      	bhi.n	80066bc <UART_SetConfig+0x270>
 8006684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006688:	d00c      	beq.n	80066a4 <UART_SetConfig+0x258>
 800668a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800668e:	d815      	bhi.n	80066bc <UART_SetConfig+0x270>
 8006690:	2b00      	cmp	r3, #0
 8006692:	d003      	beq.n	800669c <UART_SetConfig+0x250>
 8006694:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006698:	d008      	beq.n	80066ac <UART_SetConfig+0x260>
 800669a:	e00f      	b.n	80066bc <UART_SetConfig+0x270>
 800669c:	2300      	movs	r3, #0
 800669e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a2:	e012      	b.n	80066ca <UART_SetConfig+0x27e>
 80066a4:	2302      	movs	r3, #2
 80066a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066aa:	e00e      	b.n	80066ca <UART_SetConfig+0x27e>
 80066ac:	2304      	movs	r3, #4
 80066ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066b2:	e00a      	b.n	80066ca <UART_SetConfig+0x27e>
 80066b4:	2308      	movs	r3, #8
 80066b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ba:	e006      	b.n	80066ca <UART_SetConfig+0x27e>
 80066bc:	2310      	movs	r3, #16
 80066be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066c2:	e002      	b.n	80066ca <UART_SetConfig+0x27e>
 80066c4:	2310      	movs	r3, #16
 80066c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a17      	ldr	r2, [pc, #92]	@ (800672c <UART_SetConfig+0x2e0>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	f040 80a8 	bne.w	8006826 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d834      	bhi.n	8006748 <UART_SetConfig+0x2fc>
 80066de:	a201      	add	r2, pc, #4	@ (adr r2, 80066e4 <UART_SetConfig+0x298>)
 80066e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e4:	08006709 	.word	0x08006709
 80066e8:	08006749 	.word	0x08006749
 80066ec:	08006711 	.word	0x08006711
 80066f0:	08006749 	.word	0x08006749
 80066f4:	08006717 	.word	0x08006717
 80066f8:	08006749 	.word	0x08006749
 80066fc:	08006749 	.word	0x08006749
 8006700:	08006749 	.word	0x08006749
 8006704:	0800671f 	.word	0x0800671f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006708:	f7fe fac6 	bl	8004c98 <HAL_RCC_GetPCLK1Freq>
 800670c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800670e:	e021      	b.n	8006754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006710:	4b0c      	ldr	r3, [pc, #48]	@ (8006744 <UART_SetConfig+0x2f8>)
 8006712:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006714:	e01e      	b.n	8006754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006716:	f7fe fa51 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 800671a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800671c:	e01a      	b.n	8006754 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800671e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006724:	e016      	b.n	8006754 <UART_SetConfig+0x308>
 8006726:	bf00      	nop
 8006728:	cfff69f3 	.word	0xcfff69f3
 800672c:	40008000 	.word	0x40008000
 8006730:	40013800 	.word	0x40013800
 8006734:	40021000 	.word	0x40021000
 8006738:	40004400 	.word	0x40004400
 800673c:	40004800 	.word	0x40004800
 8006740:	40004c00 	.word	0x40004c00
 8006744:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006748:	2300      	movs	r3, #0
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006752:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006756:	2b00      	cmp	r3, #0
 8006758:	f000 812a 	beq.w	80069b0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006760:	4a9e      	ldr	r2, [pc, #632]	@ (80069dc <UART_SetConfig+0x590>)
 8006762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006766:	461a      	mov	r2, r3
 8006768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676a:	fbb3 f3f2 	udiv	r3, r3, r2
 800676e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	4613      	mov	r3, r2
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	4413      	add	r3, r2
 800677a:	69ba      	ldr	r2, [r7, #24]
 800677c:	429a      	cmp	r2, r3
 800677e:	d305      	bcc.n	800678c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	429a      	cmp	r2, r3
 800678a:	d903      	bls.n	8006794 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006792:	e10d      	b.n	80069b0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006796:	2200      	movs	r2, #0
 8006798:	60bb      	str	r3, [r7, #8]
 800679a:	60fa      	str	r2, [r7, #12]
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a0:	4a8e      	ldr	r2, [pc, #568]	@ (80069dc <UART_SetConfig+0x590>)
 80067a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	2200      	movs	r2, #0
 80067aa:	603b      	str	r3, [r7, #0]
 80067ac:	607a      	str	r2, [r7, #4]
 80067ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80067b6:	f7f9 fd83 	bl	80002c0 <__aeabi_uldivmod>
 80067ba:	4602      	mov	r2, r0
 80067bc:	460b      	mov	r3, r1
 80067be:	4610      	mov	r0, r2
 80067c0:	4619      	mov	r1, r3
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	f04f 0300 	mov.w	r3, #0
 80067ca:	020b      	lsls	r3, r1, #8
 80067cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067d0:	0202      	lsls	r2, r0, #8
 80067d2:	6979      	ldr	r1, [r7, #20]
 80067d4:	6849      	ldr	r1, [r1, #4]
 80067d6:	0849      	lsrs	r1, r1, #1
 80067d8:	2000      	movs	r0, #0
 80067da:	460c      	mov	r4, r1
 80067dc:	4605      	mov	r5, r0
 80067de:	eb12 0804 	adds.w	r8, r2, r4
 80067e2:	eb43 0905 	adc.w	r9, r3, r5
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	469a      	mov	sl, r3
 80067ee:	4693      	mov	fp, r2
 80067f0:	4652      	mov	r2, sl
 80067f2:	465b      	mov	r3, fp
 80067f4:	4640      	mov	r0, r8
 80067f6:	4649      	mov	r1, r9
 80067f8:	f7f9 fd62 	bl	80002c0 <__aeabi_uldivmod>
 80067fc:	4602      	mov	r2, r0
 80067fe:	460b      	mov	r3, r1
 8006800:	4613      	mov	r3, r2
 8006802:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800680a:	d308      	bcc.n	800681e <UART_SetConfig+0x3d2>
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006812:	d204      	bcs.n	800681e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6a3a      	ldr	r2, [r7, #32]
 800681a:	60da      	str	r2, [r3, #12]
 800681c:	e0c8      	b.n	80069b0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006824:	e0c4      	b.n	80069b0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800682e:	d167      	bne.n	8006900 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006830:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006834:	2b08      	cmp	r3, #8
 8006836:	d828      	bhi.n	800688a <UART_SetConfig+0x43e>
 8006838:	a201      	add	r2, pc, #4	@ (adr r2, 8006840 <UART_SetConfig+0x3f4>)
 800683a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683e:	bf00      	nop
 8006840:	08006865 	.word	0x08006865
 8006844:	0800686d 	.word	0x0800686d
 8006848:	08006875 	.word	0x08006875
 800684c:	0800688b 	.word	0x0800688b
 8006850:	0800687b 	.word	0x0800687b
 8006854:	0800688b 	.word	0x0800688b
 8006858:	0800688b 	.word	0x0800688b
 800685c:	0800688b 	.word	0x0800688b
 8006860:	08006883 	.word	0x08006883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006864:	f7fe fa18 	bl	8004c98 <HAL_RCC_GetPCLK1Freq>
 8006868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800686a:	e014      	b.n	8006896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800686c:	f7fe fa2a 	bl	8004cc4 <HAL_RCC_GetPCLK2Freq>
 8006870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006872:	e010      	b.n	8006896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006874:	4b5a      	ldr	r3, [pc, #360]	@ (80069e0 <UART_SetConfig+0x594>)
 8006876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006878:	e00d      	b.n	8006896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800687a:	f7fe f99f 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 800687e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006880:	e009      	b.n	8006896 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006886:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006888:	e005      	b.n	8006896 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006894:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 8089 	beq.w	80069b0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a2:	4a4e      	ldr	r2, [pc, #312]	@ (80069dc <UART_SetConfig+0x590>)
 80068a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a8:	461a      	mov	r2, r3
 80068aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80068b0:	005a      	lsls	r2, r3, #1
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	441a      	add	r2, r3
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	fbb2 f3f3 	udiv	r3, r2, r3
 80068c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	2b0f      	cmp	r3, #15
 80068c8:	d916      	bls.n	80068f8 <UART_SetConfig+0x4ac>
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d0:	d212      	bcs.n	80068f8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	f023 030f 	bic.w	r3, r3, #15
 80068da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	085b      	lsrs	r3, r3, #1
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	8bfb      	ldrh	r3, [r7, #30]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	8bfa      	ldrh	r2, [r7, #30]
 80068f4:	60da      	str	r2, [r3, #12]
 80068f6:	e05b      	b.n	80069b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80068fe:	e057      	b.n	80069b0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006900:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006904:	2b08      	cmp	r3, #8
 8006906:	d828      	bhi.n	800695a <UART_SetConfig+0x50e>
 8006908:	a201      	add	r2, pc, #4	@ (adr r2, 8006910 <UART_SetConfig+0x4c4>)
 800690a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690e:	bf00      	nop
 8006910:	08006935 	.word	0x08006935
 8006914:	0800693d 	.word	0x0800693d
 8006918:	08006945 	.word	0x08006945
 800691c:	0800695b 	.word	0x0800695b
 8006920:	0800694b 	.word	0x0800694b
 8006924:	0800695b 	.word	0x0800695b
 8006928:	0800695b 	.word	0x0800695b
 800692c:	0800695b 	.word	0x0800695b
 8006930:	08006953 	.word	0x08006953
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006934:	f7fe f9b0 	bl	8004c98 <HAL_RCC_GetPCLK1Freq>
 8006938:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800693a:	e014      	b.n	8006966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800693c:	f7fe f9c2 	bl	8004cc4 <HAL_RCC_GetPCLK2Freq>
 8006940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006942:	e010      	b.n	8006966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006944:	4b26      	ldr	r3, [pc, #152]	@ (80069e0 <UART_SetConfig+0x594>)
 8006946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006948:	e00d      	b.n	8006966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800694a:	f7fe f937 	bl	8004bbc <HAL_RCC_GetSysClockFreq>
 800694e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006950:	e009      	b.n	8006966 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006956:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006958:	e005      	b.n	8006966 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800695a:	2300      	movs	r3, #0
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006964:	bf00      	nop
    }

    if (pclk != 0U)
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	2b00      	cmp	r3, #0
 800696a:	d021      	beq.n	80069b0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006970:	4a1a      	ldr	r2, [pc, #104]	@ (80069dc <UART_SetConfig+0x590>)
 8006972:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006976:	461a      	mov	r2, r3
 8006978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697a:	fbb3 f2f2 	udiv	r2, r3, r2
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	085b      	lsrs	r3, r3, #1
 8006984:	441a      	add	r2, r3
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	fbb2 f3f3 	udiv	r3, r2, r3
 800698e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006990:	6a3b      	ldr	r3, [r7, #32]
 8006992:	2b0f      	cmp	r3, #15
 8006994:	d909      	bls.n	80069aa <UART_SetConfig+0x55e>
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800699c:	d205      	bcs.n	80069aa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800699e:	6a3b      	ldr	r3, [r7, #32]
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	60da      	str	r2, [r3, #12]
 80069a8:	e002      	b.n	80069b0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	2200      	movs	r2, #0
 80069c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2200      	movs	r2, #0
 80069ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3730      	adds	r7, #48	@ 0x30
 80069d4:	46bd      	mov	sp, r7
 80069d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069da:	bf00      	nop
 80069dc:	0800c9ec 	.word	0x0800c9ec
 80069e0:	00f42400 	.word	0x00f42400

080069e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f0:	f003 0308 	and.w	r3, r3, #8
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00a      	beq.n	8006a0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00a      	beq.n	8006a30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00a      	beq.n	8006a52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	430a      	orrs	r2, r1
 8006a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a78:	f003 0310 	and.w	r3, r3, #16
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	430a      	orrs	r2, r1
 8006a94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00a      	beq.n	8006ab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	430a      	orrs	r2, r1
 8006ab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d01a      	beq.n	8006afa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ae2:	d10a      	bne.n	8006afa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	430a      	orrs	r2, r1
 8006b1a:	605a      	str	r2, [r3, #4]
  }
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b098      	sub	sp, #96	@ 0x60
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b38:	f7fa fff6 	bl	8001b28 <HAL_GetTick>
 8006b3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0308 	and.w	r3, r3, #8
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	d12f      	bne.n	8006bac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b50:	9300      	str	r3, [sp, #0]
 8006b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b54:	2200      	movs	r2, #0
 8006b56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 f88e 	bl	8006c7c <UART_WaitOnFlagUntilTimeout>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d022      	beq.n	8006bac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6e:	e853 3f00 	ldrex	r3, [r3]
 8006b72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b86:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b8c:	e841 2300 	strex	r3, r2, [r1]
 8006b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1e6      	bne.n	8006b66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e063      	b.n	8006c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0304 	and.w	r3, r3, #4
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	d149      	bne.n	8006c4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f857 	bl	8006c7c <UART_WaitOnFlagUntilTimeout>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d03c      	beq.n	8006c4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bdc:	e853 3f00 	ldrex	r3, [r3]
 8006be0:	623b      	str	r3, [r7, #32]
   return(result);
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bfa:	e841 2300 	strex	r3, r2, [r1]
 8006bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1e6      	bne.n	8006bd4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	3308      	adds	r3, #8
 8006c0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	e853 3f00 	ldrex	r3, [r3]
 8006c14:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f023 0301 	bic.w	r3, r3, #1
 8006c1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	3308      	adds	r3, #8
 8006c24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c26:	61fa      	str	r2, [r7, #28]
 8006c28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2a:	69b9      	ldr	r1, [r7, #24]
 8006c2c:	69fa      	ldr	r2, [r7, #28]
 8006c2e:	e841 2300 	strex	r3, r2, [r1]
 8006c32:	617b      	str	r3, [r7, #20]
   return(result);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1e5      	bne.n	8006c06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2220      	movs	r2, #32
 8006c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e012      	b.n	8006c74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3758      	adds	r7, #88	@ 0x58
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c8c:	e04f      	b.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c94:	d04b      	beq.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c96:	f7fa ff47 	bl	8001b28 <HAL_GetTick>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	1ad3      	subs	r3, r2, r3
 8006ca0:	69ba      	ldr	r2, [r7, #24]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d302      	bcc.n	8006cac <UART_WaitOnFlagUntilTimeout+0x30>
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e04e      	b.n	8006d4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0304 	and.w	r3, r3, #4
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d037      	beq.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	2b80      	cmp	r3, #128	@ 0x80
 8006cc2:	d034      	beq.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	2b40      	cmp	r3, #64	@ 0x40
 8006cc8:	d031      	beq.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	69db      	ldr	r3, [r3, #28]
 8006cd0:	f003 0308 	and.w	r3, r3, #8
 8006cd4:	2b08      	cmp	r3, #8
 8006cd6:	d110      	bne.n	8006cfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2208      	movs	r2, #8
 8006cde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f920 	bl	8006f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2208      	movs	r2, #8
 8006cea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e029      	b.n	8006d4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d08:	d111      	bne.n	8006d2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 f906 	bl	8006f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e00f      	b.n	8006d4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	69da      	ldr	r2, [r3, #28]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	4013      	ands	r3, r2
 8006d38:	68ba      	ldr	r2, [r7, #8]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	bf0c      	ite	eq
 8006d3e:	2301      	moveq	r3, #1
 8006d40:	2300      	movne	r3, #0
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	461a      	mov	r2, r3
 8006d46:	79fb      	ldrb	r3, [r7, #7]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d0a0      	beq.n	8006c8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
	...

08006d58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b096      	sub	sp, #88	@ 0x58
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	4613      	mov	r3, r2
 8006d64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	88fa      	ldrh	r2, [r7, #6]
 8006d70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2222      	movs	r2, #34	@ 0x22
 8006d80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d02d      	beq.n	8006dea <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d94:	4a40      	ldr	r2, [pc, #256]	@ (8006e98 <UART_Start_Receive_DMA+0x140>)
 8006d96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <UART_Start_Receive_DMA+0x144>)
 8006da0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da8:	4a3d      	ldr	r2, [pc, #244]	@ (8006ea0 <UART_Start_Receive_DMA+0x148>)
 8006daa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006db2:	2200      	movs	r2, #0
 8006db4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	3324      	adds	r3, #36	@ 0x24
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc8:	461a      	mov	r2, r3
 8006dca:	88fb      	ldrh	r3, [r7, #6]
 8006dcc:	f7fb f892 	bl	8001ef4 <HAL_DMA_Start_IT>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d009      	beq.n	8006dea <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2210      	movs	r2, #16
 8006dda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2220      	movs	r2, #32
 8006de2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e051      	b.n	8006e8e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d018      	beq.n	8006e24 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e06:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e12:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e18:	e841 2300 	strex	r3, r2, [r1]
 8006e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1e6      	bne.n	8006df2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	3308      	adds	r3, #8
 8006e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	e853 3f00 	ldrex	r3, [r3]
 8006e32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e36:	f043 0301 	orr.w	r3, r3, #1
 8006e3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3308      	adds	r3, #8
 8006e42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e44:	637a      	str	r2, [r7, #52]	@ 0x34
 8006e46:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e48:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e4c:	e841 2300 	strex	r3, r2, [r1]
 8006e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1e5      	bne.n	8006e24 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3308      	adds	r3, #8
 8006e5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	e853 3f00 	ldrex	r3, [r3]
 8006e66:	613b      	str	r3, [r7, #16]
   return(result);
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3308      	adds	r3, #8
 8006e76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e78:	623a      	str	r2, [r7, #32]
 8006e7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7c:	69f9      	ldr	r1, [r7, #28]
 8006e7e:	6a3a      	ldr	r2, [r7, #32]
 8006e80:	e841 2300 	strex	r3, r2, [r1]
 8006e84:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e5      	bne.n	8006e58 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3758      	adds	r7, #88	@ 0x58
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	08006ff3 	.word	0x08006ff3
 8006e9c:	0800711f 	.word	0x0800711f
 8006ea0:	0800715d 	.word	0x0800715d

08006ea4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b08f      	sub	sp, #60	@ 0x3c
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb2:	6a3b      	ldr	r3, [r7, #32]
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ecc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ece:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ed2:	e841 2300 	strex	r3, r2, [r1]
 8006ed6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1e6      	bne.n	8006eac <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3308      	adds	r3, #8
 8006ee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	e853 3f00 	ldrex	r3, [r3]
 8006eec:	60bb      	str	r3, [r7, #8]
   return(result);
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006ef4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	3308      	adds	r3, #8
 8006efc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006efe:	61ba      	str	r2, [r7, #24]
 8006f00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f02:	6979      	ldr	r1, [r7, #20]
 8006f04:	69ba      	ldr	r2, [r7, #24]
 8006f06:	e841 2300 	strex	r3, r2, [r1]
 8006f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1e5      	bne.n	8006ede <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006f1a:	bf00      	nop
 8006f1c:	373c      	adds	r7, #60	@ 0x3c
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b095      	sub	sp, #84	@ 0x54
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f36:	e853 3f00 	ldrex	r3, [r3]
 8006f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	461a      	mov	r2, r3
 8006f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f54:	e841 2300 	strex	r3, r2, [r1]
 8006f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1e6      	bne.n	8006f2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	3308      	adds	r3, #8
 8006f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f76:	f023 0301 	bic.w	r3, r3, #1
 8006f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	3308      	adds	r3, #8
 8006f82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1e3      	bne.n	8006f60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d118      	bne.n	8006fd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	e853 3f00 	ldrex	r3, [r3]
 8006fac:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	f023 0310 	bic.w	r3, r3, #16
 8006fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	6979      	ldr	r1, [r7, #20]
 8006fc4:	69ba      	ldr	r2, [r7, #24]
 8006fc6:	e841 2300 	strex	r3, r2, [r1]
 8006fca:	613b      	str	r3, [r7, #16]
   return(result);
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e6      	bne.n	8006fa0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006fe6:	bf00      	nop
 8006fe8:	3754      	adds	r7, #84	@ 0x54
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b09c      	sub	sp, #112	@ 0x70
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b00      	cmp	r3, #0
 800700c:	d171      	bne.n	80070f2 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800700e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007010:	2200      	movs	r2, #0
 8007012:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800701e:	e853 3f00 	ldrex	r3, [r3]
 8007022:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007026:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800702a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800702c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007034:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007036:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800703a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007042:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e6      	bne.n	8007016 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007048:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3308      	adds	r3, #8
 800704e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007052:	e853 3f00 	ldrex	r3, [r3]
 8007056:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800705a:	f023 0301 	bic.w	r3, r3, #1
 800705e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007068:	647a      	str	r2, [r7, #68]	@ 0x44
 800706a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800706e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007070:	e841 2300 	strex	r3, r2, [r1]
 8007074:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1e5      	bne.n	8007048 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800707c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	3308      	adds	r3, #8
 8007082:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007086:	e853 3f00 	ldrex	r3, [r3]
 800708a:	623b      	str	r3, [r7, #32]
   return(result);
 800708c:	6a3b      	ldr	r3, [r7, #32]
 800708e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007092:	663b      	str	r3, [r7, #96]	@ 0x60
 8007094:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	3308      	adds	r3, #8
 800709a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800709c:	633a      	str	r2, [r7, #48]	@ 0x30
 800709e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070a4:	e841 2300 	strex	r3, r2, [r1]
 80070a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d1e5      	bne.n	800707c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070b2:	2220      	movs	r2, #32
 80070b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d118      	bne.n	80070f2 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f023 0310 	bic.w	r3, r3, #16
 80070d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070de:	61fb      	str	r3, [r7, #28]
 80070e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e2:	69b9      	ldr	r1, [r7, #24]
 80070e4:	69fa      	ldr	r2, [r7, #28]
 80070e6:	e841 2300 	strex	r3, r2, [r1]
 80070ea:	617b      	str	r3, [r7, #20]
   return(result);
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1e6      	bne.n	80070c0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070f4:	2200      	movs	r2, #0
 80070f6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070fc:	2b01      	cmp	r3, #1
 80070fe:	d107      	bne.n	8007110 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007102:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007106:	4619      	mov	r1, r3
 8007108:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800710a:	f7f9 fda9 	bl	8000c60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800710e:	e002      	b.n	8007116 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007110:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007112:	f7ff f97d 	bl	8006410 <HAL_UART_RxCpltCallback>
}
 8007116:	bf00      	nop
 8007118:	3770      	adds	r7, #112	@ 0x70
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800712a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2201      	movs	r2, #1
 8007130:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007136:	2b01      	cmp	r3, #1
 8007138:	d109      	bne.n	800714e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007140:	085b      	lsrs	r3, r3, #1
 8007142:	b29b      	uxth	r3, r3
 8007144:	4619      	mov	r1, r3
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f7f9 fd8a 	bl	8000c60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800714c:	e002      	b.n	8007154 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f7ff f968 	bl	8006424 <HAL_UART_RxHalfCpltCallback>
}
 8007154:	bf00      	nop
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007168:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007170:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007178:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007184:	2b80      	cmp	r3, #128	@ 0x80
 8007186:	d109      	bne.n	800719c <UART_DMAError+0x40>
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	2b21      	cmp	r3, #33	@ 0x21
 800718c:	d106      	bne.n	800719c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	2200      	movs	r2, #0
 8007192:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007196:	6978      	ldr	r0, [r7, #20]
 8007198:	f7ff fe84 	bl	8006ea4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a6:	2b40      	cmp	r3, #64	@ 0x40
 80071a8:	d109      	bne.n	80071be <UART_DMAError+0x62>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2b22      	cmp	r3, #34	@ 0x22
 80071ae:	d106      	bne.n	80071be <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80071b8:	6978      	ldr	r0, [r7, #20]
 80071ba:	f7ff feb4 	bl	8006f26 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071c4:	f043 0210 	orr.w	r2, r3, #16
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071ce:	6978      	ldr	r0, [r7, #20]
 80071d0:	f7ff f932 	bl	8006438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071d4:	bf00      	nop
 80071d6:	3718      	adds	r7, #24
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f7ff f920 	bl	8006438 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071f8:	bf00      	nop
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}

08007200 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007200:	b480      	push	{r7}
 8007202:	b08f      	sub	sp, #60	@ 0x3c
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800720e:	2b21      	cmp	r3, #33	@ 0x21
 8007210:	d14c      	bne.n	80072ac <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d132      	bne.n	8007284 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	e853 3f00 	ldrex	r3, [r3]
 800722a:	61fb      	str	r3, [r7, #28]
   return(result);
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007232:	637b      	str	r3, [r7, #52]	@ 0x34
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	461a      	mov	r2, r3
 800723a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800723c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800723e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007240:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007244:	e841 2300 	strex	r3, r2, [r1]
 8007248:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1e6      	bne.n	800721e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	e853 3f00 	ldrex	r3, [r3]
 800725c:	60bb      	str	r3, [r7, #8]
   return(result);
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007264:	633b      	str	r3, [r7, #48]	@ 0x30
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726e:	61bb      	str	r3, [r7, #24]
 8007270:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6979      	ldr	r1, [r7, #20]
 8007274:	69ba      	ldr	r2, [r7, #24]
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	613b      	str	r3, [r7, #16]
   return(result);
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e6      	bne.n	8007250 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007282:	e013      	b.n	80072ac <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007288:	781a      	ldrb	r2, [r3, #0]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007294:	1c5a      	adds	r2, r3, #1
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	3b01      	subs	r3, #1
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80072ac:	bf00      	nop
 80072ae:	373c      	adds	r7, #60	@ 0x3c
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b091      	sub	sp, #68	@ 0x44
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072c6:	2b21      	cmp	r3, #33	@ 0x21
 80072c8:	d151      	bne.n	800736e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d132      	bne.n	800733c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072de:	e853 3f00 	ldrex	r3, [r3]
 80072e2:	623b      	str	r3, [r7, #32]
   return(result);
 80072e4:	6a3b      	ldr	r3, [r7, #32]
 80072e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	461a      	mov	r2, r3
 80072f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80072f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fc:	e841 2300 	strex	r3, r2, [r1]
 8007300:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1e6      	bne.n	80072d6 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	60fb      	str	r3, [r7, #12]
   return(result);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800731c:	637b      	str	r3, [r7, #52]	@ 0x34
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	461a      	mov	r2, r3
 8007324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007326:	61fb      	str	r3, [r7, #28]
 8007328:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732a:	69b9      	ldr	r1, [r7, #24]
 800732c:	69fa      	ldr	r2, [r7, #28]
 800732e:	e841 2300 	strex	r3, r2, [r1]
 8007332:	617b      	str	r3, [r7, #20]
   return(result);
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1e6      	bne.n	8007308 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800733a:	e018      	b.n	800736e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007340:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007344:	881b      	ldrh	r3, [r3, #0]
 8007346:	461a      	mov	r2, r3
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007350:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007356:	1c9a      	adds	r2, r3, #2
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007362:	b29b      	uxth	r3, r3
 8007364:	3b01      	subs	r3, #1
 8007366:	b29a      	uxth	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800736e:	bf00      	nop
 8007370:	3744      	adds	r7, #68	@ 0x44
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr

0800737a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800737a:	b480      	push	{r7}
 800737c:	b091      	sub	sp, #68	@ 0x44
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007388:	2b21      	cmp	r3, #33	@ 0x21
 800738a:	d160      	bne.n	800744e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007392:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007394:	e057      	b.n	8007446 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800739c:	b29b      	uxth	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d133      	bne.n	800740a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3308      	adds	r3, #8
 80073a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	e853 3f00 	ldrex	r3, [r3]
 80073b0:	623b      	str	r3, [r7, #32]
   return(result);
 80073b2:	6a3b      	ldr	r3, [r7, #32]
 80073b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80073b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3308      	adds	r3, #8
 80073c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e5      	bne.n	80073a2 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	e853 3f00 	ldrex	r3, [r3]
 80073e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f4:	61fb      	str	r3, [r7, #28]
 80073f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f8:	69b9      	ldr	r1, [r7, #24]
 80073fa:	69fa      	ldr	r2, [r7, #28]
 80073fc:	e841 2300 	strex	r3, r2, [r1]
 8007400:	617b      	str	r3, [r7, #20]
   return(result);
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d1e6      	bne.n	80073d6 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8007408:	e021      	b.n	800744e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69db      	ldr	r3, [r3, #28]
 8007410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007414:	2b00      	cmp	r3, #0
 8007416:	d013      	beq.n	8007440 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741c:	781a      	ldrb	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007434:	b29b      	uxth	r3, r3
 8007436:	3b01      	subs	r3, #1
 8007438:	b29a      	uxth	r2, r3
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007440:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007442:	3b01      	subs	r3, #1
 8007444:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007446:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1a4      	bne.n	8007396 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800744c:	e7ff      	b.n	800744e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800744e:	bf00      	nop
 8007450:	3744      	adds	r7, #68	@ 0x44
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800745a:	b480      	push	{r7}
 800745c:	b091      	sub	sp, #68	@ 0x44
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007468:	2b21      	cmp	r3, #33	@ 0x21
 800746a:	d165      	bne.n	8007538 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007472:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007474:	e05c      	b.n	8007530 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800747c:	b29b      	uxth	r3, r3
 800747e:	2b00      	cmp	r3, #0
 8007480:	d133      	bne.n	80074ea <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3308      	adds	r3, #8
 8007488:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	e853 3f00 	ldrex	r3, [r3]
 8007490:	61fb      	str	r3, [r7, #28]
   return(result);
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	3308      	adds	r3, #8
 80074a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e5      	bne.n	8007482 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	e853 3f00 	ldrex	r3, [r3]
 80074c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	461a      	mov	r2, r3
 80074d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d4:	61bb      	str	r3, [r7, #24]
 80074d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d8:	6979      	ldr	r1, [r7, #20]
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	e841 2300 	strex	r3, r2, [r1]
 80074e0:	613b      	str	r3, [r7, #16]
   return(result);
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1e6      	bne.n	80074b6 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80074e8:	e026      	b.n	8007538 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	69db      	ldr	r3, [r3, #28]
 80074f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d018      	beq.n	800752a <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074fc:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007500:	881b      	ldrh	r3, [r3, #0]
 8007502:	461a      	mov	r2, r3
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800750c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007512:	1c9a      	adds	r2, r3, #2
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800751e:	b29b      	uxth	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	b29a      	uxth	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800752a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800752c:	3b01      	subs	r3, #1
 800752e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007530:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007532:	2b00      	cmp	r3, #0
 8007534:	d19f      	bne.n	8007476 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8007536:	e7ff      	b.n	8007538 <UART_TxISR_16BIT_FIFOEN+0xde>
 8007538:	bf00      	nop
 800753a:	3744      	adds	r7, #68	@ 0x44
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b088      	sub	sp, #32
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	60bb      	str	r3, [r7, #8]
   return(result);
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	61bb      	str	r3, [r7, #24]
 800756c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6979      	ldr	r1, [r7, #20]
 8007570:	69ba      	ldr	r2, [r7, #24]
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	613b      	str	r3, [r7, #16]
   return(result);
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e6      	bne.n	800754c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7f9 fbdf 	bl	8000d50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007592:	bf00      	nop
 8007594:	3720      	adds	r7, #32
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800759a:	b480      	push	{r7}
 800759c:	b083      	sub	sp, #12
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80075a2:	bf00      	nop
 80075a4:	370c      	adds	r7, #12
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80075c2:	b480      	push	{r7}
 80075c4:	b083      	sub	sp, #12
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80075ca:	bf00      	nop
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr

080075d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b085      	sub	sp, #20
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d101      	bne.n	80075ec <HAL_UARTEx_DisableFifoMode+0x16>
 80075e8:	2302      	movs	r3, #2
 80075ea:	e027      	b.n	800763c <HAL_UARTEx_DisableFifoMode+0x66>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2224      	movs	r2, #36	@ 0x24
 80075f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f022 0201 	bic.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800761a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2220      	movs	r2, #32
 800762e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007658:	2b01      	cmp	r3, #1
 800765a:	d101      	bne.n	8007660 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800765c:	2302      	movs	r3, #2
 800765e:	e02d      	b.n	80076bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2224      	movs	r2, #36	@ 0x24
 800766c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f022 0201 	bic.w	r2, r2, #1
 8007686:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f8a3 	bl	80077e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68fa      	ldr	r2, [r7, #12]
 80076a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2220      	movs	r2, #32
 80076ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d101      	bne.n	80076dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80076d8:	2302      	movs	r3, #2
 80076da:	e02d      	b.n	8007738 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2224      	movs	r2, #36	@ 0x24
 80076e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f865 	bl	80077e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68fa      	ldr	r2, [r7, #12]
 8007724:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2220      	movs	r2, #32
 800772a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007736:	2300      	movs	r3, #0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b08c      	sub	sp, #48	@ 0x30
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	4613      	mov	r3, r2
 800774c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007754:	2b20      	cmp	r3, #32
 8007756:	d142      	bne.n	80077de <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800775e:	88fb      	ldrh	r3, [r7, #6]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d101      	bne.n	8007768 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e03b      	b.n	80077e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007774:	88fb      	ldrh	r3, [r7, #6]
 8007776:	461a      	mov	r2, r3
 8007778:	68b9      	ldr	r1, [r7, #8]
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f7ff faec 	bl	8006d58 <UART_Start_Receive_DMA>
 8007780:	4603      	mov	r3, r0
 8007782:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007786:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800778a:	2b00      	cmp	r3, #0
 800778c:	d124      	bne.n	80077d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007792:	2b01      	cmp	r3, #1
 8007794:	d11d      	bne.n	80077d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2210      	movs	r2, #16
 800779c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	617b      	str	r3, [r7, #20]
   return(result);
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	f043 0310 	orr.w	r3, r3, #16
 80077b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	461a      	mov	r2, r3
 80077ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80077be:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	6a39      	ldr	r1, [r7, #32]
 80077c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e6      	bne.n	800779e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80077d0:	e002      	b.n	80077d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80077d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077dc:	e000      	b.n	80077e0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80077de:	2302      	movs	r3, #2
  }
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3730      	adds	r7, #48	@ 0x30
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d108      	bne.n	800780a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007808:	e031      	b.n	800786e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800780a:	2308      	movs	r3, #8
 800780c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800780e:	2308      	movs	r3, #8
 8007810:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	0e5b      	lsrs	r3, r3, #25
 800781a:	b2db      	uxtb	r3, r3
 800781c:	f003 0307 	and.w	r3, r3, #7
 8007820:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	0f5b      	lsrs	r3, r3, #29
 800782a:	b2db      	uxtb	r3, r3
 800782c:	f003 0307 	and.w	r3, r3, #7
 8007830:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007832:	7bbb      	ldrb	r3, [r7, #14]
 8007834:	7b3a      	ldrb	r2, [r7, #12]
 8007836:	4911      	ldr	r1, [pc, #68]	@ (800787c <UARTEx_SetNbDataToProcess+0x94>)
 8007838:	5c8a      	ldrb	r2, [r1, r2]
 800783a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800783e:	7b3a      	ldrb	r2, [r7, #12]
 8007840:	490f      	ldr	r1, [pc, #60]	@ (8007880 <UARTEx_SetNbDataToProcess+0x98>)
 8007842:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007844:	fb93 f3f2 	sdiv	r3, r3, r2
 8007848:	b29a      	uxth	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	7b7a      	ldrb	r2, [r7, #13]
 8007854:	4909      	ldr	r1, [pc, #36]	@ (800787c <UARTEx_SetNbDataToProcess+0x94>)
 8007856:	5c8a      	ldrb	r2, [r1, r2]
 8007858:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800785c:	7b7a      	ldrb	r2, [r7, #13]
 800785e:	4908      	ldr	r1, [pc, #32]	@ (8007880 <UARTEx_SetNbDataToProcess+0x98>)
 8007860:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007862:	fb93 f3f2 	sdiv	r3, r3, r2
 8007866:	b29a      	uxth	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800786e:	bf00      	nop
 8007870:	3714      	adds	r7, #20
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
 800787a:	bf00      	nop
 800787c:	0800ca04 	.word	0x0800ca04
 8007880:	0800ca0c 	.word	0x0800ca0c

08007884 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007894:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007898:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	b29a      	uxth	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3714      	adds	r7, #20
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b085      	sub	sp, #20
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80078ba:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80078be:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	43db      	mvns	r3, r3
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	4013      	ands	r3, r2
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	1d3b      	adds	r3, r7, #4
 80078f2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007916:	2300      	movs	r3, #0
}
 8007918:	4618      	mov	r0, r3
 800791a:	3714      	adds	r7, #20
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007924:	b480      	push	{r7}
 8007926:	b0a7      	sub	sp, #156	@ 0x9c
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	781b      	ldrb	r3, [r3, #0]
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	4413      	add	r3, r2
 800793e:	881b      	ldrh	r3, [r3, #0]
 8007940:	b29b      	uxth	r3, r3
 8007942:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800794a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	78db      	ldrb	r3, [r3, #3]
 8007952:	2b03      	cmp	r3, #3
 8007954:	d81f      	bhi.n	8007996 <USB_ActivateEndpoint+0x72>
 8007956:	a201      	add	r2, pc, #4	@ (adr r2, 800795c <USB_ActivateEndpoint+0x38>)
 8007958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795c:	0800796d 	.word	0x0800796d
 8007960:	08007989 	.word	0x08007989
 8007964:	0800799f 	.word	0x0800799f
 8007968:	0800797b 	.word	0x0800797b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800796c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007970:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007974:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007978:	e012      	b.n	80079a0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800797a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800797e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007982:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007986:	e00b      	b.n	80079a0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007988:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800798c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007990:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007994:	e004      	b.n	80079a0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800799c:	e000      	b.n	80079a0 <USB_ActivateEndpoint+0x7c>
      break;
 800799e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	441a      	add	r2, r3
 80079aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80079ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079be:	b29b      	uxth	r3, r3
 80079c0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	4413      	add	r3, r2
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	b21b      	sxth	r3, r3
 80079d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079da:	b21a      	sxth	r2, r3
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	b21b      	sxth	r3, r3
 80079e2:	4313      	orrs	r3, r2
 80079e4:	b21b      	sxth	r3, r3
 80079e6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	441a      	add	r2, r3
 80079f4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80079f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	7b1b      	ldrb	r3, [r3, #12]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f040 8180 	bne.w	8007d16 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	785b      	ldrb	r3, [r3, #1]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 8084 	beq.w	8007b28 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	61bb      	str	r3, [r7, #24]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	4413      	add	r3, r2
 8007a32:	61bb      	str	r3, [r7, #24]
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	00da      	lsls	r2, r3, #3
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a42:	617b      	str	r3, [r7, #20]
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	88db      	ldrh	r3, [r3, #6]
 8007a48:	085b      	lsrs	r3, r3, #1
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	005b      	lsls	r3, r3, #1
 8007a4e:	b29a      	uxth	r2, r3
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	4413      	add	r3, r2
 8007a5e:	881b      	ldrh	r3, [r3, #0]
 8007a60:	827b      	strh	r3, [r7, #18]
 8007a62:	8a7b      	ldrh	r3, [r7, #18]
 8007a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d01b      	beq.n	8007aa4 <USB_ActivateEndpoint+0x180>
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	881b      	ldrh	r3, [r3, #0]
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a82:	823b      	strh	r3, [r7, #16]
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	441a      	add	r2, r3
 8007a8e:	8a3b      	ldrh	r3, [r7, #16]
 8007a90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	78db      	ldrb	r3, [r3, #3]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d020      	beq.n	8007aee <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	4413      	add	r3, r2
 8007ab6:	881b      	ldrh	r3, [r3, #0]
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007abe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ac2:	81bb      	strh	r3, [r7, #12]
 8007ac4:	89bb      	ldrh	r3, [r7, #12]
 8007ac6:	f083 0320 	eor.w	r3, r3, #32
 8007aca:	81bb      	strh	r3, [r7, #12]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	441a      	add	r2, r3
 8007ad6:	89bb      	ldrh	r3, [r7, #12]
 8007ad8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007adc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ae0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	8013      	strh	r3, [r2, #0]
 8007aec:	e3f9      	b.n	80082e2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	4413      	add	r3, r2
 8007af8:	881b      	ldrh	r3, [r3, #0]
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b04:	81fb      	strh	r3, [r7, #14]
 8007b06:	687a      	ldr	r2, [r7, #4]
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	441a      	add	r2, r3
 8007b10:	89fb      	ldrh	r3, [r7, #14]
 8007b12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	8013      	strh	r3, [r2, #0]
 8007b26:	e3dc      	b.n	80082e2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	461a      	mov	r2, r3
 8007b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b38:	4413      	add	r3, r2
 8007b3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	00da      	lsls	r2, r3, #3
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	4413      	add	r3, r2
 8007b46:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	88db      	ldrh	r3, [r3, #6]
 8007b50:	085b      	lsrs	r3, r3, #1
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	005b      	lsls	r3, r3, #1
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b5a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	461a      	mov	r2, r3
 8007b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b6c:	4413      	add	r3, r2
 8007b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	00da      	lsls	r2, r3, #3
 8007b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b78:	4413      	add	r3, r2
 8007b7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b82:	881b      	ldrh	r3, [r3, #0]
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8e:	801a      	strh	r2, [r3, #0]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	691b      	ldr	r3, [r3, #16]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d10a      	bne.n	8007bae <USB_ActivateEndpoint+0x28a>
 8007b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9a:	881b      	ldrh	r3, [r3, #0]
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ba6:	b29a      	uxth	r2, r3
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	801a      	strh	r2, [r3, #0]
 8007bac:	e041      	b.n	8007c32 <USB_ActivateEndpoint+0x30e>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	2b3e      	cmp	r3, #62	@ 0x3e
 8007bb4:	d81c      	bhi.n	8007bf0 <USB_ActivateEndpoint+0x2cc>
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	085b      	lsrs	r3, r3, #1
 8007bbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d004      	beq.n	8007bd6 <USB_ActivateEndpoint+0x2b2>
 8007bcc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd8:	881b      	ldrh	r3, [r3, #0]
 8007bda:	b29a      	uxth	r2, r3
 8007bdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	029b      	lsls	r3, r3, #10
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	4313      	orrs	r3, r2
 8007be8:	b29a      	uxth	r2, r3
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bec:	801a      	strh	r2, [r3, #0]
 8007bee:	e020      	b.n	8007c32 <USB_ActivateEndpoint+0x30e>
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	691b      	ldr	r3, [r3, #16]
 8007bf4:	095b      	lsrs	r3, r3, #5
 8007bf6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	f003 031f 	and.w	r3, r3, #31
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d104      	bne.n	8007c10 <USB_ActivateEndpoint+0x2ec>
 8007c06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	881b      	ldrh	r3, [r3, #0]
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	029b      	lsls	r3, r3, #10
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	4313      	orrs	r3, r2
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4413      	add	r3, r2
 8007c3c:	881b      	ldrh	r3, [r3, #0]
 8007c3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007c40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d01b      	beq.n	8007c82 <USB_ActivateEndpoint+0x35e>
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	881b      	ldrh	r3, [r3, #0]
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c60:	843b      	strh	r3, [r7, #32]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	441a      	add	r2, r3
 8007c6c:	8c3b      	ldrh	r3, [r7, #32]
 8007c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d124      	bne.n	8007cd4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ca0:	83bb      	strh	r3, [r7, #28]
 8007ca2:	8bbb      	ldrh	r3, [r7, #28]
 8007ca4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007ca8:	83bb      	strh	r3, [r7, #28]
 8007caa:	8bbb      	ldrh	r3, [r7, #28]
 8007cac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007cb0:	83bb      	strh	r3, [r7, #28]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	441a      	add	r2, r3
 8007cbc:	8bbb      	ldrh	r3, [r7, #28]
 8007cbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	8013      	strh	r3, [r2, #0]
 8007cd2:	e306      	b.n	80082e2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	881b      	ldrh	r3, [r3, #0]
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cea:	83fb      	strh	r3, [r7, #30]
 8007cec:	8bfb      	ldrh	r3, [r7, #30]
 8007cee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007cf2:	83fb      	strh	r3, [r7, #30]
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	441a      	add	r2, r3
 8007cfe:	8bfb      	ldrh	r3, [r7, #30]
 8007d00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	8013      	strh	r3, [r2, #0]
 8007d14:	e2e5      	b.n	80082e2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	78db      	ldrb	r3, [r3, #3]
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d11e      	bne.n	8007d5c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	881b      	ldrh	r3, [r3, #0]
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d34:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	441a      	add	r2, r3
 8007d42:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8007d46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d4e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007d52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	8013      	strh	r3, [r2, #0]
 8007d5a:	e01d      	b.n	8007d98 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	4413      	add	r3, r2
 8007d66:	881b      	ldrh	r3, [r3, #0]
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d72:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	441a      	add	r2, r3
 8007d80:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007d84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	461a      	mov	r2, r3
 8007da6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007da8:	4413      	add	r3, r2
 8007daa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	00da      	lsls	r2, r3, #3
 8007db2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	891b      	ldrh	r3, [r3, #8]
 8007dc0:	085b      	lsrs	r3, r3, #1
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	005b      	lsls	r3, r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dca:	801a      	strh	r2, [r3, #0]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	677b      	str	r3, [r7, #116]	@ 0x74
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	461a      	mov	r2, r3
 8007dda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ddc:	4413      	add	r3, r2
 8007dde:	677b      	str	r3, [r7, #116]	@ 0x74
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	781b      	ldrb	r3, [r3, #0]
 8007de4:	00da      	lsls	r2, r3, #3
 8007de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007de8:	4413      	add	r3, r2
 8007dea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007dee:	673b      	str	r3, [r7, #112]	@ 0x70
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	895b      	ldrh	r3, [r3, #10]
 8007df4:	085b      	lsrs	r3, r3, #1
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007dfe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	785b      	ldrb	r3, [r3, #1]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f040 81af 	bne.w	8008168 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8007e1a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8007e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d01d      	beq.n	8007e62 <USB_ActivateEndpoint+0x53e>
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e3c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	441a      	add	r2, r3
 8007e4a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8007e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4413      	add	r3, r2
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8007e72:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8007e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d01d      	beq.n	8007eba <USB_ActivateEndpoint+0x596>
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	4413      	add	r3, r2
 8007e88:	881b      	ldrh	r3, [r3, #0]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e94:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	441a      	add	r2, r3
 8007ea2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eb2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	785b      	ldrb	r3, [r3, #1]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d16b      	bne.n	8007f9a <USB_ActivateEndpoint+0x676>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	461a      	mov	r2, r3
 8007ed0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ed2:	4413      	add	r3, r2
 8007ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	00da      	lsls	r2, r3, #3
 8007edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ede:	4413      	add	r3, r2
 8007ee0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ef4:	801a      	strh	r2, [r3, #0]
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10a      	bne.n	8007f14 <USB_ActivateEndpoint+0x5f0>
 8007efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f00:	881b      	ldrh	r3, [r3, #0]
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f0c:	b29a      	uxth	r2, r3
 8007f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f10:	801a      	strh	r2, [r3, #0]
 8007f12:	e05d      	b.n	8007fd0 <USB_ActivateEndpoint+0x6ac>
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f1a:	d81c      	bhi.n	8007f56 <USB_ActivateEndpoint+0x632>
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	085b      	lsrs	r3, r3, #1
 8007f22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	f003 0301 	and.w	r3, r3, #1
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d004      	beq.n	8007f3c <USB_ActivateEndpoint+0x618>
 8007f32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f36:	3301      	adds	r3, #1
 8007f38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f3e:	881b      	ldrh	r3, [r3, #0]
 8007f40:	b29a      	uxth	r2, r3
 8007f42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	029b      	lsls	r3, r3, #10
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	b29a      	uxth	r2, r3
 8007f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f52:	801a      	strh	r2, [r3, #0]
 8007f54:	e03c      	b.n	8007fd0 <USB_ActivateEndpoint+0x6ac>
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	691b      	ldr	r3, [r3, #16]
 8007f5a:	095b      	lsrs	r3, r3, #5
 8007f5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	f003 031f 	and.w	r3, r3, #31
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d104      	bne.n	8007f76 <USB_ActivateEndpoint+0x652>
 8007f6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f70:	3b01      	subs	r3, #1
 8007f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f78:	881b      	ldrh	r3, [r3, #0]
 8007f7a:	b29a      	uxth	r2, r3
 8007f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	029b      	lsls	r3, r3, #10
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	4313      	orrs	r3, r2
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f92:	b29a      	uxth	r2, r3
 8007f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f96:	801a      	strh	r2, [r3, #0]
 8007f98:	e01a      	b.n	8007fd0 <USB_ActivateEndpoint+0x6ac>
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	785b      	ldrb	r3, [r3, #1]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d116      	bne.n	8007fd0 <USB_ActivateEndpoint+0x6ac>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	461a      	mov	r2, r3
 8007fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb2:	4413      	add	r3, r2
 8007fb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	00da      	lsls	r2, r3, #3
 8007fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fbe:	4413      	add	r3, r2
 8007fc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007fc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fce:	801a      	strh	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	785b      	ldrb	r3, [r3, #1]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d16b      	bne.n	80080b4 <USB_ActivateEndpoint+0x790>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	461a      	mov	r2, r3
 8007fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fec:	4413      	add	r3, r2
 8007fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	00da      	lsls	r2, r3, #3
 8007ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff8:	4413      	add	r3, r2
 8007ffa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	b29b      	uxth	r3, r3
 8008006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800800a:	b29a      	uxth	r2, r3
 800800c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800e:	801a      	strh	r2, [r3, #0]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d10a      	bne.n	800802e <USB_ActivateEndpoint+0x70a>
 8008018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801a:	881b      	ldrh	r3, [r3, #0]
 800801c:	b29b      	uxth	r3, r3
 800801e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008022:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008026:	b29a      	uxth	r2, r3
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	801a      	strh	r2, [r3, #0]
 800802c:	e05b      	b.n	80080e6 <USB_ActivateEndpoint+0x7c2>
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	2b3e      	cmp	r3, #62	@ 0x3e
 8008034:	d81c      	bhi.n	8008070 <USB_ActivateEndpoint+0x74c>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	085b      	lsrs	r3, r3, #1
 800803c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	f003 0301 	and.w	r3, r3, #1
 8008048:	2b00      	cmp	r3, #0
 800804a:	d004      	beq.n	8008056 <USB_ActivateEndpoint+0x732>
 800804c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008050:	3301      	adds	r3, #1
 8008052:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008058:	881b      	ldrh	r3, [r3, #0]
 800805a:	b29a      	uxth	r2, r3
 800805c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008060:	b29b      	uxth	r3, r3
 8008062:	029b      	lsls	r3, r3, #10
 8008064:	b29b      	uxth	r3, r3
 8008066:	4313      	orrs	r3, r2
 8008068:	b29a      	uxth	r2, r3
 800806a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806c:	801a      	strh	r2, [r3, #0]
 800806e:	e03a      	b.n	80080e6 <USB_ActivateEndpoint+0x7c2>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	095b      	lsrs	r3, r3, #5
 8008076:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	691b      	ldr	r3, [r3, #16]
 800807e:	f003 031f 	and.w	r3, r3, #31
 8008082:	2b00      	cmp	r3, #0
 8008084:	d104      	bne.n	8008090 <USB_ActivateEndpoint+0x76c>
 8008086:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800808a:	3b01      	subs	r3, #1
 800808c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008092:	881b      	ldrh	r3, [r3, #0]
 8008094:	b29a      	uxth	r2, r3
 8008096:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800809a:	b29b      	uxth	r3, r3
 800809c:	029b      	lsls	r3, r3, #10
 800809e:	b29b      	uxth	r3, r3
 80080a0:	4313      	orrs	r3, r2
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b0:	801a      	strh	r2, [r3, #0]
 80080b2:	e018      	b.n	80080e6 <USB_ActivateEndpoint+0x7c2>
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	785b      	ldrb	r3, [r3, #1]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d114      	bne.n	80080e6 <USB_ActivateEndpoint+0x7c2>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	461a      	mov	r2, r3
 80080c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080c8:	4413      	add	r3, r2
 80080ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	00da      	lsls	r2, r3, #3
 80080d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080d4:	4413      	add	r3, r2
 80080d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080da:	643b      	str	r3, [r7, #64]	@ 0x40
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	4413      	add	r3, r2
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80080fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008100:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008104:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008106:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008108:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800810c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	441a      	add	r2, r3
 8008118:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800811a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800811e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800812a:	b29b      	uxth	r3, r3
 800812c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b29b      	uxth	r3, r3
 800813c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008140:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008144:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	441a      	add	r2, r3
 8008150:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008156:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800815a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800815e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008162:	b29b      	uxth	r3, r3
 8008164:	8013      	strh	r3, [r2, #0]
 8008166:	e0bc      	b.n	80082e2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	881b      	ldrh	r3, [r3, #0]
 8008174:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008178:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800817c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01d      	beq.n	80081c0 <USB_ActivateEndpoint+0x89c>
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	b29b      	uxth	r3, r3
 8008192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800819a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	441a      	add	r2, r3
 80081a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80081ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80081b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081bc:	b29b      	uxth	r3, r3
 80081be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	881b      	ldrh	r3, [r3, #0]
 80081cc:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80081d0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80081d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d01d      	beq.n	8008218 <USB_ActivateEndpoint+0x8f4>
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	4413      	add	r3, r2
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081f2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	441a      	add	r2, r3
 8008200:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8008204:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008208:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800820c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008210:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008214:	b29b      	uxth	r3, r3
 8008216:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	78db      	ldrb	r3, [r3, #3]
 800821c:	2b01      	cmp	r3, #1
 800821e:	d024      	beq.n	800826a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4413      	add	r3, r2
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008232:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008236:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800823a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800823e:	f083 0320 	eor.w	r3, r3, #32
 8008242:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	441a      	add	r2, r3
 8008250:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8008254:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008258:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800825c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008264:	b29b      	uxth	r3, r3
 8008266:	8013      	strh	r3, [r2, #0]
 8008268:	e01d      	b.n	80082a6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	4413      	add	r3, r2
 8008274:	881b      	ldrh	r3, [r3, #0]
 8008276:	b29b      	uxth	r3, r3
 8008278:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800827c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008280:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	441a      	add	r2, r3
 800828e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8008292:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008296:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800829a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800829e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	4413      	add	r3, r2
 80082b0:	881b      	ldrh	r3, [r3, #0]
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082bc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	441a      	add	r2, r3
 80082ca:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80082ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082de:	b29b      	uxth	r3, r3
 80082e0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80082e2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	379c      	adds	r7, #156	@ 0x9c
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr
 80082f2:	bf00      	nop

080082f4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b08d      	sub	sp, #52	@ 0x34
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	7b1b      	ldrb	r3, [r3, #12]
 8008302:	2b00      	cmp	r3, #0
 8008304:	f040 808e 	bne.w	8008424 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	785b      	ldrb	r3, [r3, #1]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d044      	beq.n	800839a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	4413      	add	r3, r2
 800831a:	881b      	ldrh	r3, [r3, #0]
 800831c:	81bb      	strh	r3, [r7, #12]
 800831e:	89bb      	ldrh	r3, [r7, #12]
 8008320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008324:	2b00      	cmp	r3, #0
 8008326:	d01b      	beq.n	8008360 <USB_DeactivateEndpoint+0x6c>
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	4413      	add	r3, r2
 8008332:	881b      	ldrh	r3, [r3, #0]
 8008334:	b29b      	uxth	r3, r3
 8008336:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800833a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800833e:	817b      	strh	r3, [r7, #10]
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	441a      	add	r2, r3
 800834a:	897b      	ldrh	r3, [r7, #10]
 800834c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008350:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008358:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800835c:	b29b      	uxth	r3, r3
 800835e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	4413      	add	r3, r2
 800836a:	881b      	ldrh	r3, [r3, #0]
 800836c:	b29b      	uxth	r3, r3
 800836e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008372:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008376:	813b      	strh	r3, [r7, #8]
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	441a      	add	r2, r3
 8008382:	893b      	ldrh	r3, [r7, #8]
 8008384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800838c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008394:	b29b      	uxth	r3, r3
 8008396:	8013      	strh	r3, [r2, #0]
 8008398:	e192      	b.n	80086c0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	827b      	strh	r3, [r7, #18]
 80083a8:	8a7b      	ldrh	r3, [r7, #18]
 80083aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d01b      	beq.n	80083ea <USB_DeactivateEndpoint+0xf6>
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c8:	823b      	strh	r3, [r7, #16]
 80083ca:	687a      	ldr	r2, [r7, #4]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	009b      	lsls	r3, r3, #2
 80083d2:	441a      	add	r2, r3
 80083d4:	8a3b      	ldrh	r3, [r7, #16]
 80083d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	4413      	add	r3, r2
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008400:	81fb      	strh	r3, [r7, #14]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	441a      	add	r2, r3
 800840c:	89fb      	ldrh	r3, [r7, #14]
 800840e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008412:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008416:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800841a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800841e:	b29b      	uxth	r3, r3
 8008420:	8013      	strh	r3, [r2, #0]
 8008422:	e14d      	b.n	80086c0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	785b      	ldrb	r3, [r3, #1]
 8008428:	2b00      	cmp	r3, #0
 800842a:	f040 80a5 	bne.w	8008578 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	4413      	add	r3, r2
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	843b      	strh	r3, [r7, #32]
 800843c:	8c3b      	ldrh	r3, [r7, #32]
 800843e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d01b      	beq.n	800847e <USB_DeactivateEndpoint+0x18a>
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	4413      	add	r3, r2
 8008450:	881b      	ldrh	r3, [r3, #0]
 8008452:	b29b      	uxth	r3, r3
 8008454:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008458:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800845c:	83fb      	strh	r3, [r7, #30]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	441a      	add	r2, r3
 8008468:	8bfb      	ldrh	r3, [r7, #30]
 800846a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800846e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008472:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800847a:	b29b      	uxth	r3, r3
 800847c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4413      	add	r3, r2
 8008488:	881b      	ldrh	r3, [r3, #0]
 800848a:	83bb      	strh	r3, [r7, #28]
 800848c:	8bbb      	ldrh	r3, [r7, #28]
 800848e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008492:	2b00      	cmp	r3, #0
 8008494:	d01b      	beq.n	80084ce <USB_DeactivateEndpoint+0x1da>
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	4413      	add	r3, r2
 80084a0:	881b      	ldrh	r3, [r3, #0]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ac:	837b      	strh	r3, [r7, #26]
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	441a      	add	r2, r3
 80084b8:	8b7b      	ldrh	r3, [r7, #26]
 80084ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4413      	add	r3, r2
 80084d8:	881b      	ldrh	r3, [r3, #0]
 80084da:	b29b      	uxth	r3, r3
 80084dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084e4:	833b      	strh	r3, [r7, #24]
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	441a      	add	r2, r3
 80084f0:	8b3b      	ldrh	r3, [r7, #24]
 80084f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084fe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008502:	b29b      	uxth	r3, r3
 8008504:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	b29b      	uxth	r3, r3
 8008514:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800851c:	82fb      	strh	r3, [r7, #22]
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	441a      	add	r2, r3
 8008528:	8afb      	ldrh	r3, [r7, #22]
 800852a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800852e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800853a:	b29b      	uxth	r3, r3
 800853c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	881b      	ldrh	r3, [r3, #0]
 800854a:	b29b      	uxth	r3, r3
 800854c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008554:	82bb      	strh	r3, [r7, #20]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	441a      	add	r2, r3
 8008560:	8abb      	ldrh	r3, [r7, #20]
 8008562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800856a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800856e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008572:	b29b      	uxth	r3, r3
 8008574:	8013      	strh	r3, [r2, #0]
 8008576:	e0a3      	b.n	80086c0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	4413      	add	r3, r2
 8008582:	881b      	ldrh	r3, [r3, #0]
 8008584:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008586:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800858c:	2b00      	cmp	r3, #0
 800858e:	d01b      	beq.n	80085c8 <USB_DeactivateEndpoint+0x2d4>
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4413      	add	r3, r2
 800859a:	881b      	ldrh	r3, [r3, #0]
 800859c:	b29b      	uxth	r3, r3
 800859e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	441a      	add	r2, r3
 80085b2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80085b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80085c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	009b      	lsls	r3, r3, #2
 80085d0:	4413      	add	r3, r2
 80085d2:	881b      	ldrh	r3, [r3, #0]
 80085d4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80085d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80085d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d01b      	beq.n	8008618 <USB_DeactivateEndpoint+0x324>
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4413      	add	r3, r2
 80085ea:	881b      	ldrh	r3, [r3, #0]
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085f6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	441a      	add	r2, r3
 8008602:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008604:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008608:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800860c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008610:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008614:	b29b      	uxth	r3, r3
 8008616:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	4413      	add	r3, r2
 8008622:	881b      	ldrh	r3, [r3, #0]
 8008624:	b29b      	uxth	r3, r3
 8008626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800862a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800862e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	441a      	add	r2, r3
 800863a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800863c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008640:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008644:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800864c:	b29b      	uxth	r3, r3
 800864e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	4413      	add	r3, r2
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	b29b      	uxth	r3, r3
 800865e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008666:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	441a      	add	r2, r3
 8008672:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008674:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008678:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800867c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008684:	b29b      	uxth	r3, r3
 8008686:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	881b      	ldrh	r3, [r3, #0]
 8008694:	b29b      	uxth	r3, r3
 8008696:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800869a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869e:	847b      	strh	r3, [r7, #34]	@ 0x22
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	441a      	add	r2, r3
 80086aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80086ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086bc:	b29b      	uxth	r3, r3
 80086be:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3734      	adds	r7, #52	@ 0x34
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr

080086ce <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80086ce:	b580      	push	{r7, lr}
 80086d0:	b0ac      	sub	sp, #176	@ 0xb0
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
 80086d6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	785b      	ldrb	r3, [r3, #1]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	f040 84ca 	bne.w	8009076 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	699a      	ldr	r2, [r3, #24]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d904      	bls.n	80086f8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086f6:	e003      	b.n	8008700 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	7b1b      	ldrb	r3, [r3, #12]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d122      	bne.n	800874e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	6959      	ldr	r1, [r3, #20]
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	88da      	ldrh	r2, [r3, #6]
 8008710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008714:	b29b      	uxth	r3, r3
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 febd 	bl	8009496 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	613b      	str	r3, [r7, #16]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008726:	b29b      	uxth	r3, r3
 8008728:	461a      	mov	r2, r3
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	4413      	add	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	00da      	lsls	r2, r3, #3
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	4413      	add	r3, r2
 800873a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800873e:	60fb      	str	r3, [r7, #12]
 8008740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	801a      	strh	r2, [r3, #0]
 800874a:	f000 bc6f 	b.w	800902c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	78db      	ldrb	r3, [r3, #3]
 8008752:	2b02      	cmp	r3, #2
 8008754:	f040 831e 	bne.w	8008d94 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	6a1a      	ldr	r2, [r3, #32]
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	429a      	cmp	r2, r3
 8008762:	f240 82cf 	bls.w	8008d04 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	881b      	ldrh	r3, [r3, #0]
 8008772:	b29b      	uxth	r3, r3
 8008774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	441a      	add	r2, r3
 800878a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800878e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008796:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800879a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800879e:	b29b      	uxth	r3, r3
 80087a0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	6a1a      	ldr	r2, [r3, #32]
 80087a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087aa:	1ad2      	subs	r2, r2, r3
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	009b      	lsls	r3, r3, #2
 80087b8:	4413      	add	r3, r2
 80087ba:	881b      	ldrh	r3, [r3, #0]
 80087bc:	b29b      	uxth	r3, r3
 80087be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	f000 814f 	beq.w	8008a66 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d16b      	bne.n	80088ac <USB_EPStartXfer+0x1de>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087de:	b29b      	uxth	r3, r3
 80087e0:	461a      	mov	r2, r3
 80087e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e4:	4413      	add	r3, r2
 80087e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	00da      	lsls	r2, r3, #3
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	4413      	add	r3, r2
 80087f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087fa:	881b      	ldrh	r3, [r3, #0]
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008802:	b29a      	uxth	r2, r3
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	801a      	strh	r2, [r3, #0]
 8008808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800880c:	2b00      	cmp	r3, #0
 800880e:	d10a      	bne.n	8008826 <USB_EPStartXfer+0x158>
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	b29b      	uxth	r3, r3
 8008816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800881a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800881e:	b29a      	uxth	r2, r3
 8008820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008822:	801a      	strh	r2, [r3, #0]
 8008824:	e05b      	b.n	80088de <USB_EPStartXfer+0x210>
 8008826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800882a:	2b3e      	cmp	r3, #62	@ 0x3e
 800882c:	d81c      	bhi.n	8008868 <USB_EPStartXfer+0x19a>
 800882e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008832:	085b      	lsrs	r3, r3, #1
 8008834:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800883c:	f003 0301 	and.w	r3, r3, #1
 8008840:	2b00      	cmp	r3, #0
 8008842:	d004      	beq.n	800884e <USB_EPStartXfer+0x180>
 8008844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008848:	3301      	adds	r3, #1
 800884a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800884e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008850:	881b      	ldrh	r3, [r3, #0]
 8008852:	b29a      	uxth	r2, r3
 8008854:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008858:	b29b      	uxth	r3, r3
 800885a:	029b      	lsls	r3, r3, #10
 800885c:	b29b      	uxth	r3, r3
 800885e:	4313      	orrs	r3, r2
 8008860:	b29a      	uxth	r2, r3
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	801a      	strh	r2, [r3, #0]
 8008866:	e03a      	b.n	80088de <USB_EPStartXfer+0x210>
 8008868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800886c:	095b      	lsrs	r3, r3, #5
 800886e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008876:	f003 031f 	and.w	r3, r3, #31
 800887a:	2b00      	cmp	r3, #0
 800887c:	d104      	bne.n	8008888 <USB_EPStartXfer+0x1ba>
 800887e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008882:	3b01      	subs	r3, #1
 8008884:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888a:	881b      	ldrh	r3, [r3, #0]
 800888c:	b29a      	uxth	r2, r3
 800888e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008892:	b29b      	uxth	r3, r3
 8008894:	029b      	lsls	r3, r3, #10
 8008896:	b29b      	uxth	r3, r3
 8008898:	4313      	orrs	r3, r2
 800889a:	b29b      	uxth	r3, r3
 800889c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a8:	801a      	strh	r2, [r3, #0]
 80088aa:	e018      	b.n	80088de <USB_EPStartXfer+0x210>
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	785b      	ldrb	r3, [r3, #1]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d114      	bne.n	80088de <USB_EPStartXfer+0x210>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	461a      	mov	r2, r3
 80088be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c0:	4413      	add	r3, r2
 80088c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	00da      	lsls	r2, r3, #3
 80088ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088cc:	4413      	add	r3, r2
 80088ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80088d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088d8:	b29a      	uxth	r2, r3
 80088da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	895b      	ldrh	r3, [r3, #10]
 80088e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	6959      	ldr	r1, [r3, #20]
 80088ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 fdce 	bl	8009496 <USB_WritePMA>
            ep->xfer_buff += len;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	695a      	ldr	r2, [r3, #20]
 80088fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008902:	441a      	add	r2, r3
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	6a1a      	ldr	r2, [r3, #32]
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	691b      	ldr	r3, [r3, #16]
 8008910:	429a      	cmp	r2, r3
 8008912:	d907      	bls.n	8008924 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	6a1a      	ldr	r2, [r3, #32]
 8008918:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800891c:	1ad2      	subs	r2, r2, r3
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	621a      	str	r2, [r3, #32]
 8008922:	e006      	b.n	8008932 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2200      	movs	r2, #0
 8008930:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	785b      	ldrb	r3, [r3, #1]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d16b      	bne.n	8008a12 <USB_EPStartXfer+0x344>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	61bb      	str	r3, [r7, #24]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008944:	b29b      	uxth	r3, r3
 8008946:	461a      	mov	r2, r3
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	4413      	add	r3, r2
 800894c:	61bb      	str	r3, [r7, #24]
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	00da      	lsls	r2, r3, #3
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	4413      	add	r3, r2
 8008958:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800895c:	617b      	str	r3, [r7, #20]
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	881b      	ldrh	r3, [r3, #0]
 8008962:	b29b      	uxth	r3, r3
 8008964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008968:	b29a      	uxth	r2, r3
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	801a      	strh	r2, [r3, #0]
 800896e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10a      	bne.n	800898c <USB_EPStartXfer+0x2be>
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	881b      	ldrh	r3, [r3, #0]
 800897a:	b29b      	uxth	r3, r3
 800897c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008984:	b29a      	uxth	r2, r3
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	801a      	strh	r2, [r3, #0]
 800898a:	e05d      	b.n	8008a48 <USB_EPStartXfer+0x37a>
 800898c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008990:	2b3e      	cmp	r3, #62	@ 0x3e
 8008992:	d81c      	bhi.n	80089ce <USB_EPStartXfer+0x300>
 8008994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008998:	085b      	lsrs	r3, r3, #1
 800899a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800899e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089a2:	f003 0301 	and.w	r3, r3, #1
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d004      	beq.n	80089b4 <USB_EPStartXfer+0x2e6>
 80089aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80089ae:	3301      	adds	r3, #1
 80089b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	881b      	ldrh	r3, [r3, #0]
 80089b8:	b29a      	uxth	r2, r3
 80089ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80089be:	b29b      	uxth	r3, r3
 80089c0:	029b      	lsls	r3, r3, #10
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	4313      	orrs	r3, r2
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	801a      	strh	r2, [r3, #0]
 80089cc:	e03c      	b.n	8008a48 <USB_EPStartXfer+0x37a>
 80089ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089d2:	095b      	lsrs	r3, r3, #5
 80089d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80089d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089dc:	f003 031f 	and.w	r3, r3, #31
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d104      	bne.n	80089ee <USB_EPStartXfer+0x320>
 80089e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80089e8:	3b01      	subs	r3, #1
 80089ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	881b      	ldrh	r3, [r3, #0]
 80089f2:	b29a      	uxth	r2, r3
 80089f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	029b      	lsls	r3, r3, #10
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	4313      	orrs	r3, r2
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	801a      	strh	r2, [r3, #0]
 8008a10:	e01a      	b.n	8008a48 <USB_EPStartXfer+0x37a>
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	785b      	ldrb	r3, [r3, #1]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d116      	bne.n	8008a48 <USB_EPStartXfer+0x37a>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	623b      	str	r3, [r7, #32]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	461a      	mov	r2, r3
 8008a28:	6a3b      	ldr	r3, [r7, #32]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	623b      	str	r3, [r7, #32]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	00da      	lsls	r2, r3, #3
 8008a34:	6a3b      	ldr	r3, [r7, #32]
 8008a36:	4413      	add	r3, r2
 8008a38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a3c:	61fb      	str	r3, [r7, #28]
 8008a3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	891b      	ldrh	r3, [r3, #8]
 8008a4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	6959      	ldr	r1, [r3, #20]
 8008a54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fd19 	bl	8009496 <USB_WritePMA>
 8008a64:	e2e2      	b.n	800902c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	785b      	ldrb	r3, [r3, #1]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d16b      	bne.n	8008b46 <USB_EPStartXfer+0x478>
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a7e:	4413      	add	r3, r2
 8008a80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	00da      	lsls	r2, r3, #3
 8008a88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a94:	881b      	ldrh	r3, [r3, #0]
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a9c:	b29a      	uxth	r2, r3
 8008a9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aa0:	801a      	strh	r2, [r3, #0]
 8008aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d10a      	bne.n	8008ac0 <USB_EPStartXfer+0x3f2>
 8008aaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ab4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008abc:	801a      	strh	r2, [r3, #0]
 8008abe:	e05d      	b.n	8008b7c <USB_EPStartXfer+0x4ae>
 8008ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ac4:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ac6:	d81c      	bhi.n	8008b02 <USB_EPStartXfer+0x434>
 8008ac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008acc:	085b      	lsrs	r3, r3, #1
 8008ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d004      	beq.n	8008ae8 <USB_EPStartXfer+0x41a>
 8008ade:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aea:	881b      	ldrh	r3, [r3, #0]
 8008aec:	b29a      	uxth	r2, r3
 8008aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	029b      	lsls	r3, r3, #10
 8008af6:	b29b      	uxth	r3, r3
 8008af8:	4313      	orrs	r3, r2
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008afe:	801a      	strh	r2, [r3, #0]
 8008b00:	e03c      	b.n	8008b7c <USB_EPStartXfer+0x4ae>
 8008b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b06:	095b      	lsrs	r3, r3, #5
 8008b08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008b0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b10:	f003 031f 	and.w	r3, r3, #31
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d104      	bne.n	8008b22 <USB_EPStartXfer+0x454>
 8008b18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008b22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b24:	881b      	ldrh	r3, [r3, #0]
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	029b      	lsls	r3, r3, #10
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	4313      	orrs	r3, r2
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b3e:	b29a      	uxth	r2, r3
 8008b40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b42:	801a      	strh	r2, [r3, #0]
 8008b44:	e01a      	b.n	8008b7c <USB_EPStartXfer+0x4ae>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	785b      	ldrb	r3, [r3, #1]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d116      	bne.n	8008b7c <USB_EPStartXfer+0x4ae>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b5e:	4413      	add	r3, r2
 8008b60:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	00da      	lsls	r2, r3, #3
 8008b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b6a:	4413      	add	r3, r2
 8008b6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b76:	b29a      	uxth	r2, r3
 8008b78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b7a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	891b      	ldrh	r3, [r3, #8]
 8008b80:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	6959      	ldr	r1, [r3, #20]
 8008b88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f000 fc7f 	bl	8009496 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	695a      	ldr	r2, [r3, #20]
 8008b9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ba0:	441a      	add	r2, r3
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	6a1a      	ldr	r2, [r3, #32]
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d907      	bls.n	8008bc2 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	6a1a      	ldr	r2, [r3, #32]
 8008bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bba:	1ad2      	subs	r2, r2, r3
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	621a      	str	r2, [r3, #32]
 8008bc0:	e006      	b.n	8008bd0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	6a1b      	ldr	r3, [r3, #32]
 8008bc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	785b      	ldrb	r3, [r3, #1]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d16b      	bne.n	8008cb4 <USB_EPStartXfer+0x5e6>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	461a      	mov	r2, r3
 8008bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bec:	4413      	add	r3, r2
 8008bee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	00da      	lsls	r2, r3, #3
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c02:	881b      	ldrh	r3, [r3, #0]
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c0a:	b29a      	uxth	r2, r3
 8008c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c0e:	801a      	strh	r2, [r3, #0]
 8008c10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d10a      	bne.n	8008c2e <USB_EPStartXfer+0x560>
 8008c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c1a:	881b      	ldrh	r3, [r3, #0]
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c2a:	801a      	strh	r2, [r3, #0]
 8008c2c:	e05b      	b.n	8008ce6 <USB_EPStartXfer+0x618>
 8008c2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c32:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c34:	d81c      	bhi.n	8008c70 <USB_EPStartXfer+0x5a2>
 8008c36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c3a:	085b      	lsrs	r3, r3, #1
 8008c3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c44:	f003 0301 	and.w	r3, r3, #1
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d004      	beq.n	8008c56 <USB_EPStartXfer+0x588>
 8008c4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c50:	3301      	adds	r3, #1
 8008c52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c58:	881b      	ldrh	r3, [r3, #0]
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	029b      	lsls	r3, r3, #10
 8008c64:	b29b      	uxth	r3, r3
 8008c66:	4313      	orrs	r3, r2
 8008c68:	b29a      	uxth	r2, r3
 8008c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c6c:	801a      	strh	r2, [r3, #0]
 8008c6e:	e03a      	b.n	8008ce6 <USB_EPStartXfer+0x618>
 8008c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c74:	095b      	lsrs	r3, r3, #5
 8008c76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c7e:	f003 031f 	and.w	r3, r3, #31
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d104      	bne.n	8008c90 <USB_EPStartXfer+0x5c2>
 8008c86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c92:	881b      	ldrh	r3, [r3, #0]
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	029b      	lsls	r3, r3, #10
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cac:	b29a      	uxth	r2, r3
 8008cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cb0:	801a      	strh	r2, [r3, #0]
 8008cb2:	e018      	b.n	8008ce6 <USB_EPStartXfer+0x618>
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	785b      	ldrb	r3, [r3, #1]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d114      	bne.n	8008ce6 <USB_EPStartXfer+0x618>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cc8:	4413      	add	r3, r2
 8008cca:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	00da      	lsls	r2, r3, #3
 8008cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	895b      	ldrh	r3, [r3, #10]
 8008cea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	6959      	ldr	r1, [r3, #20]
 8008cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fbca 	bl	8009496 <USB_WritePMA>
 8008d02:	e193      	b.n	800902c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	6a1b      	ldr	r3, [r3, #32]
 8008d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	4413      	add	r3, r2
 8008d16:	881b      	ldrh	r3, [r3, #0]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d22:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	441a      	add	r2, r3
 8008d30:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008d34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	461a      	mov	r2, r3
 8008d56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d58:	4413      	add	r3, r2
 8008d5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	00da      	lsls	r2, r3, #3
 8008d62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d64:	4413      	add	r3, r2
 8008d66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d74:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	891b      	ldrh	r3, [r3, #8]
 8008d7a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	6959      	ldr	r1, [r3, #20]
 8008d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fb82 	bl	8009496 <USB_WritePMA>
 8008d92:	e14b      	b.n	800902c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	6a1a      	ldr	r2, [r3, #32]
 8008d98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d9c:	1ad2      	subs	r2, r2, r3
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4413      	add	r3, r2
 8008dac:	881b      	ldrh	r3, [r3, #0]
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f000 809a 	beq.w	8008eee <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	785b      	ldrb	r3, [r3, #1]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d16b      	bne.n	8008e9e <USB_EPStartXfer+0x7d0>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008dd6:	4413      	add	r3, r2
 8008dd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	00da      	lsls	r2, r3, #3
 8008de0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008de2:	4413      	add	r3, r2
 8008de4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008de8:	667b      	str	r3, [r7, #100]	@ 0x64
 8008dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dec:	881b      	ldrh	r3, [r3, #0]
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008df4:	b29a      	uxth	r2, r3
 8008df6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008df8:	801a      	strh	r2, [r3, #0]
 8008dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d10a      	bne.n	8008e18 <USB_EPStartXfer+0x74a>
 8008e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e04:	881b      	ldrh	r3, [r3, #0]
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e14:	801a      	strh	r2, [r3, #0]
 8008e16:	e05b      	b.n	8008ed0 <USB_EPStartXfer+0x802>
 8008e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e1e:	d81c      	bhi.n	8008e5a <USB_EPStartXfer+0x78c>
 8008e20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e24:	085b      	lsrs	r3, r3, #1
 8008e26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d004      	beq.n	8008e40 <USB_EPStartXfer+0x772>
 8008e36:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	029b      	lsls	r3, r3, #10
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	4313      	orrs	r3, r2
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e56:	801a      	strh	r2, [r3, #0]
 8008e58:	e03a      	b.n	8008ed0 <USB_EPStartXfer+0x802>
 8008e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e5e:	095b      	lsrs	r3, r3, #5
 8008e60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e68:	f003 031f 	and.w	r3, r3, #31
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d104      	bne.n	8008e7a <USB_EPStartXfer+0x7ac>
 8008e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e74:	3b01      	subs	r3, #1
 8008e76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e7c:	881b      	ldrh	r3, [r3, #0]
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	029b      	lsls	r3, r3, #10
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e96:	b29a      	uxth	r2, r3
 8008e98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e9a:	801a      	strh	r2, [r3, #0]
 8008e9c:	e018      	b.n	8008ed0 <USB_EPStartXfer+0x802>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d114      	bne.n	8008ed0 <USB_EPStartXfer+0x802>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	461a      	mov	r2, r3
 8008eb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008eb2:	4413      	add	r3, r2
 8008eb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	00da      	lsls	r2, r3, #3
 8008ebc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ec4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ece:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	895b      	ldrh	r3, [r3, #10]
 8008ed4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	6959      	ldr	r1, [r3, #20]
 8008edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 fad5 	bl	8009496 <USB_WritePMA>
 8008eec:	e09e      	b.n	800902c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	785b      	ldrb	r3, [r3, #1]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d16b      	bne.n	8008fce <USB_EPStartXfer+0x900>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	461a      	mov	r2, r3
 8008f04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008f06:	4413      	add	r3, r2
 8008f08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	00da      	lsls	r2, r3, #3
 8008f10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008f12:	4413      	add	r3, r2
 8008f14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f1c:	881b      	ldrh	r3, [r3, #0]
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f28:	801a      	strh	r2, [r3, #0]
 8008f2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d10a      	bne.n	8008f48 <USB_EPStartXfer+0x87a>
 8008f32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f34:	881b      	ldrh	r3, [r3, #0]
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f44:	801a      	strh	r2, [r3, #0]
 8008f46:	e063      	b.n	8009010 <USB_EPStartXfer+0x942>
 8008f48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f4e:	d81c      	bhi.n	8008f8a <USB_EPStartXfer+0x8bc>
 8008f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f54:	085b      	lsrs	r3, r3, #1
 8008f56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f5e:	f003 0301 	and.w	r3, r3, #1
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d004      	beq.n	8008f70 <USB_EPStartXfer+0x8a2>
 8008f66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f72:	881b      	ldrh	r3, [r3, #0]
 8008f74:	b29a      	uxth	r2, r3
 8008f76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	029b      	lsls	r3, r3, #10
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	4313      	orrs	r3, r2
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f86:	801a      	strh	r2, [r3, #0]
 8008f88:	e042      	b.n	8009010 <USB_EPStartXfer+0x942>
 8008f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f8e:	095b      	lsrs	r3, r3, #5
 8008f90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008f94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f98:	f003 031f 	and.w	r3, r3, #31
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d104      	bne.n	8008faa <USB_EPStartXfer+0x8dc>
 8008fa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008faa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fac:	881b      	ldrh	r3, [r3, #0]
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	029b      	lsls	r3, r3, #10
 8008fb8:	b29b      	uxth	r3, r3
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fca:	801a      	strh	r2, [r3, #0]
 8008fcc:	e020      	b.n	8009010 <USB_EPStartXfer+0x942>
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	785b      	ldrb	r3, [r3, #1]
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d11c      	bne.n	8009010 <USB_EPStartXfer+0x942>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008fea:	4413      	add	r3, r2
 8008fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	00da      	lsls	r2, r3, #3
 8008ff6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ffa:	4413      	add	r3, r2
 8008ffc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009000:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009008:	b29a      	uxth	r2, r3
 800900a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800900e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	891b      	ldrh	r3, [r3, #8]
 8009014:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	6959      	ldr	r1, [r3, #20]
 800901c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009020:	b29b      	uxth	r3, r3
 8009022:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 fa35 	bl	8009496 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	b29b      	uxth	r3, r3
 800903a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800903e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009042:	817b      	strh	r3, [r7, #10]
 8009044:	897b      	ldrh	r3, [r7, #10]
 8009046:	f083 0310 	eor.w	r3, r3, #16
 800904a:	817b      	strh	r3, [r7, #10]
 800904c:	897b      	ldrh	r3, [r7, #10]
 800904e:	f083 0320 	eor.w	r3, r3, #32
 8009052:	817b      	strh	r3, [r7, #10]
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	441a      	add	r2, r3
 800905e:	897b      	ldrh	r3, [r7, #10]
 8009060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009068:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800906c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009070:	b29b      	uxth	r3, r3
 8009072:	8013      	strh	r3, [r2, #0]
 8009074:	e0d5      	b.n	8009222 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	7b1b      	ldrb	r3, [r3, #12]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d156      	bne.n	800912c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d122      	bne.n	80090cc <USB_EPStartXfer+0x9fe>
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	78db      	ldrb	r3, [r3, #3]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d11e      	bne.n	80090cc <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	4413      	add	r3, r2
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	b29b      	uxth	r3, r3
 800909c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090a4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80090a8:	687a      	ldr	r2, [r7, #4]
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	009b      	lsls	r3, r3, #2
 80090b0:	441a      	add	r2, r3
 80090b2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80090b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090be:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80090c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	8013      	strh	r3, [r2, #0]
 80090ca:	e01d      	b.n	8009108 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	009b      	lsls	r3, r3, #2
 80090d4:	4413      	add	r3, r2
 80090d6:	881b      	ldrh	r3, [r3, #0]
 80090d8:	b29b      	uxth	r3, r3
 80090da:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80090de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090e2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	441a      	add	r2, r3
 80090f0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80090f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009104:	b29b      	uxth	r3, r3
 8009106:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	699a      	ldr	r2, [r3, #24]
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	429a      	cmp	r2, r3
 8009112:	d907      	bls.n	8009124 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	699a      	ldr	r2, [r3, #24]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	691b      	ldr	r3, [r3, #16]
 800911c:	1ad2      	subs	r2, r2, r3
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	619a      	str	r2, [r3, #24]
 8009122:	e054      	b.n	80091ce <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	2200      	movs	r2, #0
 8009128:	619a      	str	r2, [r3, #24]
 800912a:	e050      	b.n	80091ce <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	78db      	ldrb	r3, [r3, #3]
 8009130:	2b02      	cmp	r3, #2
 8009132:	d142      	bne.n	80091ba <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	69db      	ldr	r3, [r3, #28]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d048      	beq.n	80091ce <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	881b      	ldrh	r3, [r3, #0]
 8009148:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800914c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009150:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009154:	2b00      	cmp	r3, #0
 8009156:	d005      	beq.n	8009164 <USB_EPStartXfer+0xa96>
 8009158:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800915c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009160:	2b00      	cmp	r3, #0
 8009162:	d10b      	bne.n	800917c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009164:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800916c:	2b00      	cmp	r3, #0
 800916e:	d12e      	bne.n	80091ce <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009170:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009178:	2b00      	cmp	r3, #0
 800917a:	d128      	bne.n	80091ce <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	881b      	ldrh	r3, [r3, #0]
 8009188:	b29b      	uxth	r3, r3
 800918a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800918e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009192:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	441a      	add	r2, r3
 80091a0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80091a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	8013      	strh	r3, [r2, #0]
 80091b8:	e009      	b.n	80091ce <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	78db      	ldrb	r3, [r3, #3]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d103      	bne.n	80091ca <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2200      	movs	r2, #0
 80091c6:	619a      	str	r2, [r3, #24]
 80091c8:	e001      	b.n	80091ce <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e02a      	b.n	8009224 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80091ce:	687a      	ldr	r2, [r7, #4]
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	4413      	add	r3, r2
 80091d8:	881b      	ldrh	r3, [r3, #0]
 80091da:	b29b      	uxth	r3, r3
 80091dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80091e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80091e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80091ec:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80091f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80091f4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80091f8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80091fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	441a      	add	r2, r3
 800920a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800920e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009212:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800921a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800921e:	b29b      	uxth	r3, r3
 8009220:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	37b0      	adds	r7, #176	@ 0xb0
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800922c:	b480      	push	{r7}
 800922e:	b085      	sub	sp, #20
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	785b      	ldrb	r3, [r3, #1]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d020      	beq.n	8009280 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4413      	add	r3, r2
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	b29b      	uxth	r3, r3
 800924c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009254:	81bb      	strh	r3, [r7, #12]
 8009256:	89bb      	ldrh	r3, [r7, #12]
 8009258:	f083 0310 	eor.w	r3, r3, #16
 800925c:	81bb      	strh	r3, [r7, #12]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	781b      	ldrb	r3, [r3, #0]
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	441a      	add	r2, r3
 8009268:	89bb      	ldrh	r3, [r7, #12]
 800926a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800926e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800927a:	b29b      	uxth	r3, r3
 800927c:	8013      	strh	r3, [r2, #0]
 800927e:	e01f      	b.n	80092c0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	4413      	add	r3, r2
 800928a:	881b      	ldrh	r3, [r3, #0]
 800928c:	b29b      	uxth	r3, r3
 800928e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009296:	81fb      	strh	r3, [r7, #14]
 8009298:	89fb      	ldrh	r3, [r7, #14]
 800929a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800929e:	81fb      	strh	r3, [r7, #14]
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	441a      	add	r2, r3
 80092aa:	89fb      	ldrh	r3, [r7, #14]
 80092ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092bc:	b29b      	uxth	r3, r3
 80092be:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80092c0:	2300      	movs	r3, #0
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b087      	sub	sp, #28
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
 80092d6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	785b      	ldrb	r3, [r3, #1]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d04c      	beq.n	800937a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	4413      	add	r3, r2
 80092ea:	881b      	ldrh	r3, [r3, #0]
 80092ec:	823b      	strh	r3, [r7, #16]
 80092ee:	8a3b      	ldrh	r3, [r7, #16]
 80092f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d01b      	beq.n	8009330 <USB_EPClearStall+0x62>
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	881b      	ldrh	r3, [r3, #0]
 8009304:	b29b      	uxth	r3, r3
 8009306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800930a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800930e:	81fb      	strh	r3, [r7, #14]
 8009310:	687a      	ldr	r2, [r7, #4]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	781b      	ldrb	r3, [r3, #0]
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	441a      	add	r2, r3
 800931a:	89fb      	ldrh	r3, [r7, #14]
 800931c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009320:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009324:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009328:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800932c:	b29b      	uxth	r3, r3
 800932e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	78db      	ldrb	r3, [r3, #3]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d06c      	beq.n	8009412 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	b29b      	uxth	r3, r3
 8009346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800934a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800934e:	81bb      	strh	r3, [r7, #12]
 8009350:	89bb      	ldrh	r3, [r7, #12]
 8009352:	f083 0320 	eor.w	r3, r3, #32
 8009356:	81bb      	strh	r3, [r7, #12]
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	441a      	add	r2, r3
 8009362:	89bb      	ldrh	r3, [r7, #12]
 8009364:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009368:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800936c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009374:	b29b      	uxth	r3, r3
 8009376:	8013      	strh	r3, [r2, #0]
 8009378:	e04b      	b.n	8009412 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	881b      	ldrh	r3, [r3, #0]
 8009386:	82fb      	strh	r3, [r7, #22]
 8009388:	8afb      	ldrh	r3, [r7, #22]
 800938a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800938e:	2b00      	cmp	r3, #0
 8009390:	d01b      	beq.n	80093ca <USB_EPClearStall+0xfc>
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	4413      	add	r3, r2
 800939c:	881b      	ldrh	r3, [r3, #0]
 800939e:	b29b      	uxth	r3, r3
 80093a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093a8:	82bb      	strh	r3, [r7, #20]
 80093aa:	687a      	ldr	r2, [r7, #4]
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	441a      	add	r2, r3
 80093b4:	8abb      	ldrh	r3, [r7, #20]
 80093b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80093c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	881b      	ldrh	r3, [r3, #0]
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80093dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e0:	827b      	strh	r3, [r7, #18]
 80093e2:	8a7b      	ldrh	r3, [r7, #18]
 80093e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80093e8:	827b      	strh	r3, [r7, #18]
 80093ea:	8a7b      	ldrh	r3, [r7, #18]
 80093ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80093f0:	827b      	strh	r3, [r7, #18]
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	441a      	add	r2, r3
 80093fc:	8a7b      	ldrh	r3, [r7, #18]
 80093fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009406:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800940a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800940e:	b29b      	uxth	r3, r3
 8009410:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009412:	2300      	movs	r3, #0
}
 8009414:	4618      	mov	r0, r3
 8009416:	371c      	adds	r7, #28
 8009418:	46bd      	mov	sp, r7
 800941a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941e:	4770      	bx	lr

08009420 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	460b      	mov	r3, r1
 800942a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800942c:	78fb      	ldrb	r3, [r7, #3]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d103      	bne.n	800943a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2280      	movs	r2, #128	@ 0x80
 8009436:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	370c      	adds	r7, #12
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009448:	b480      	push	{r7}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009456:	b29b      	uxth	r3, r3
 8009458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800945c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009460:	b29a      	uxth	r2, r3
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009468:	2300      	movs	r3, #0
}
 800946a:	4618      	mov	r0, r3
 800946c:	370c      	adds	r7, #12
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr

08009476 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009476:	b480      	push	{r7}
 8009478:	b085      	sub	sp, #20
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009484:	b29b      	uxth	r3, r3
 8009486:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009488:	68fb      	ldr	r3, [r7, #12]
}
 800948a:	4618      	mov	r0, r3
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr

08009496 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009496:	b480      	push	{r7}
 8009498:	b08b      	sub	sp, #44	@ 0x2c
 800949a:	af00      	add	r7, sp, #0
 800949c:	60f8      	str	r0, [r7, #12]
 800949e:	60b9      	str	r1, [r7, #8]
 80094a0:	4611      	mov	r1, r2
 80094a2:	461a      	mov	r2, r3
 80094a4:	460b      	mov	r3, r1
 80094a6:	80fb      	strh	r3, [r7, #6]
 80094a8:	4613      	mov	r3, r2
 80094aa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80094ac:	88bb      	ldrh	r3, [r7, #4]
 80094ae:	3301      	adds	r3, #1
 80094b0:	085b      	lsrs	r3, r3, #1
 80094b2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80094bc:	88fa      	ldrh	r2, [r7, #6]
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	4413      	add	r3, r2
 80094c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80094c6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80094cc:	e01b      	b.n	8009506 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	3301      	adds	r3, #1
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	021b      	lsls	r3, r3, #8
 80094dc:	b21a      	sxth	r2, r3
 80094de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	b21b      	sxth	r3, r3
 80094e6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80094e8:	6a3b      	ldr	r3, [r7, #32]
 80094ea:	8a7a      	ldrh	r2, [r7, #18]
 80094ec:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80094ee:	6a3b      	ldr	r3, [r7, #32]
 80094f0:	3302      	adds	r3, #2
 80094f2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	3301      	adds	r3, #1
 80094f8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	3301      	adds	r3, #1
 80094fe:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	3b01      	subs	r3, #1
 8009504:	627b      	str	r3, [r7, #36]	@ 0x24
 8009506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009508:	2b00      	cmp	r3, #0
 800950a:	d1e0      	bne.n	80094ce <USB_WritePMA+0x38>
  }
}
 800950c:	bf00      	nop
 800950e:	bf00      	nop
 8009510:	372c      	adds	r7, #44	@ 0x2c
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800951a:	b480      	push	{r7}
 800951c:	b08b      	sub	sp, #44	@ 0x2c
 800951e:	af00      	add	r7, sp, #0
 8009520:	60f8      	str	r0, [r7, #12]
 8009522:	60b9      	str	r1, [r7, #8]
 8009524:	4611      	mov	r1, r2
 8009526:	461a      	mov	r2, r3
 8009528:	460b      	mov	r3, r1
 800952a:	80fb      	strh	r3, [r7, #6]
 800952c:	4613      	mov	r3, r2
 800952e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009530:	88bb      	ldrh	r3, [r7, #4]
 8009532:	085b      	lsrs	r3, r3, #1
 8009534:	b29b      	uxth	r3, r3
 8009536:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009540:	88fa      	ldrh	r2, [r7, #6]
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	4413      	add	r3, r2
 8009546:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800954a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009550:	e018      	b.n	8009584 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009552:	6a3b      	ldr	r3, [r7, #32]
 8009554:	881b      	ldrh	r3, [r3, #0]
 8009556:	b29b      	uxth	r3, r3
 8009558:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800955a:	6a3b      	ldr	r3, [r7, #32]
 800955c:	3302      	adds	r3, #2
 800955e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	b2da      	uxtb	r2, r3
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	3301      	adds	r3, #1
 800956c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	0a1b      	lsrs	r3, r3, #8
 8009572:	b2da      	uxtb	r2, r3
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	3301      	adds	r3, #1
 800957c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	3b01      	subs	r3, #1
 8009582:	627b      	str	r3, [r7, #36]	@ 0x24
 8009584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e3      	bne.n	8009552 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800958a:	88bb      	ldrh	r3, [r7, #4]
 800958c:	f003 0301 	and.w	r3, r3, #1
 8009590:	b29b      	uxth	r3, r3
 8009592:	2b00      	cmp	r3, #0
 8009594:	d007      	beq.n	80095a6 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	881b      	ldrh	r3, [r3, #0]
 800959a:	b29b      	uxth	r3, r3
 800959c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	701a      	strb	r2, [r3, #0]
  }
}
 80095a6:	bf00      	nop
 80095a8:	372c      	adds	r7, #44	@ 0x2c
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr

080095b2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b084      	sub	sp, #16
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	460b      	mov	r3, r1
 80095bc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80095be:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80095c2:	f002 f911 	bl	800b7e8 <USBD_static_malloc>
 80095c6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d105      	bne.n	80095da <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2200      	movs	r2, #0
 80095d2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80095d6:	2302      	movs	r3, #2
 80095d8:	e066      	b.n	80096a8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	68fa      	ldr	r2, [r7, #12]
 80095de:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	7c1b      	ldrb	r3, [r3, #16]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d119      	bne.n	800961e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80095ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095ee:	2202      	movs	r2, #2
 80095f0:	2181      	movs	r1, #129	@ 0x81
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f001 ff9f 	bl	800b536 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2201      	movs	r2, #1
 80095fc:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009602:	2202      	movs	r2, #2
 8009604:	2101      	movs	r1, #1
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f001 ff95 	bl	800b536 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2210      	movs	r2, #16
 8009618:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800961c:	e016      	b.n	800964c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800961e:	2340      	movs	r3, #64	@ 0x40
 8009620:	2202      	movs	r2, #2
 8009622:	2181      	movs	r1, #129	@ 0x81
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f001 ff86 	bl	800b536 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2201      	movs	r2, #1
 800962e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009630:	2340      	movs	r3, #64	@ 0x40
 8009632:	2202      	movs	r2, #2
 8009634:	2101      	movs	r1, #1
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f001 ff7d 	bl	800b536 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2210      	movs	r2, #16
 8009648:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800964c:	2308      	movs	r3, #8
 800964e:	2203      	movs	r2, #3
 8009650:	2182      	movs	r1, #130	@ 0x82
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f001 ff6f 	bl	800b536 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	7c1b      	ldrb	r3, [r3, #16]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d109      	bne.n	8009696 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800968c:	2101      	movs	r1, #1
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f002 f840 	bl	800b714 <USBD_LL_PrepareReceive>
 8009694:	e007      	b.n	80096a6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800969c:	2340      	movs	r3, #64	@ 0x40
 800969e:	2101      	movs	r1, #1
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f002 f837 	bl	800b714 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80096a6:	2300      	movs	r3, #0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3710      	adds	r7, #16
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b082      	sub	sp, #8
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80096bc:	2181      	movs	r1, #129	@ 0x81
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f001 ff5f 	bl	800b582 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80096ca:	2101      	movs	r1, #1
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f001 ff58 	bl	800b582 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80096da:	2182      	movs	r1, #130	@ 0x82
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f001 ff50 	bl	800b582 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00e      	beq.n	800971a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800970c:	4618      	mov	r0, r3
 800970e:	f002 f879 	bl	800b804 <USBD_static_free>
    pdev->pClassData = NULL;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800971a:	2300      	movs	r3, #0
}
 800971c:	4618      	mov	r0, r3
 800971e:	3708      	adds	r7, #8
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b086      	sub	sp, #24
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009734:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009736:	2300      	movs	r3, #0
 8009738:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800973a:	2300      	movs	r3, #0
 800973c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d101      	bne.n	800974c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009748:	2303      	movs	r3, #3
 800974a:	e0af      	b.n	80098ac <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009754:	2b00      	cmp	r3, #0
 8009756:	d03f      	beq.n	80097d8 <USBD_CDC_Setup+0xb4>
 8009758:	2b20      	cmp	r3, #32
 800975a:	f040 809f 	bne.w	800989c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	88db      	ldrh	r3, [r3, #6]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d02e      	beq.n	80097c4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	b25b      	sxtb	r3, r3
 800976c:	2b00      	cmp	r3, #0
 800976e:	da16      	bge.n	800979e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	683a      	ldr	r2, [r7, #0]
 800977a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800977c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	88d2      	ldrh	r2, [r2, #6]
 8009782:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	88db      	ldrh	r3, [r3, #6]
 8009788:	2b07      	cmp	r3, #7
 800978a:	bf28      	it	cs
 800978c:	2307      	movcs	r3, #7
 800978e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	89fa      	ldrh	r2, [r7, #14]
 8009794:	4619      	mov	r1, r3
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f001 facd 	bl	800ad36 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800979c:	e085      	b.n	80098aa <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	785a      	ldrb	r2, [r3, #1]
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	88db      	ldrh	r3, [r3, #6]
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80097b4:	6939      	ldr	r1, [r7, #16]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	88db      	ldrh	r3, [r3, #6]
 80097ba:	461a      	mov	r2, r3
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f001 fae6 	bl	800ad8e <USBD_CtlPrepareRx>
      break;
 80097c2:	e072      	b.n	80098aa <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	683a      	ldr	r2, [r7, #0]
 80097ce:	7850      	ldrb	r0, [r2, #1]
 80097d0:	2200      	movs	r2, #0
 80097d2:	6839      	ldr	r1, [r7, #0]
 80097d4:	4798      	blx	r3
      break;
 80097d6:	e068      	b.n	80098aa <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	785b      	ldrb	r3, [r3, #1]
 80097dc:	2b0b      	cmp	r3, #11
 80097de:	d852      	bhi.n	8009886 <USBD_CDC_Setup+0x162>
 80097e0:	a201      	add	r2, pc, #4	@ (adr r2, 80097e8 <USBD_CDC_Setup+0xc4>)
 80097e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e6:	bf00      	nop
 80097e8:	08009819 	.word	0x08009819
 80097ec:	08009895 	.word	0x08009895
 80097f0:	08009887 	.word	0x08009887
 80097f4:	08009887 	.word	0x08009887
 80097f8:	08009887 	.word	0x08009887
 80097fc:	08009887 	.word	0x08009887
 8009800:	08009887 	.word	0x08009887
 8009804:	08009887 	.word	0x08009887
 8009808:	08009887 	.word	0x08009887
 800980c:	08009887 	.word	0x08009887
 8009810:	08009843 	.word	0x08009843
 8009814:	0800986d 	.word	0x0800986d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b03      	cmp	r3, #3
 8009822:	d107      	bne.n	8009834 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009824:	f107 030a 	add.w	r3, r7, #10
 8009828:	2202      	movs	r2, #2
 800982a:	4619      	mov	r1, r3
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f001 fa82 	bl	800ad36 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009832:	e032      	b.n	800989a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009834:	6839      	ldr	r1, [r7, #0]
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f001 fa0c 	bl	800ac54 <USBD_CtlError>
            ret = USBD_FAIL;
 800983c:	2303      	movs	r3, #3
 800983e:	75fb      	strb	r3, [r7, #23]
          break;
 8009840:	e02b      	b.n	800989a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009848:	b2db      	uxtb	r3, r3
 800984a:	2b03      	cmp	r3, #3
 800984c:	d107      	bne.n	800985e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800984e:	f107 030d 	add.w	r3, r7, #13
 8009852:	2201      	movs	r2, #1
 8009854:	4619      	mov	r1, r3
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f001 fa6d 	bl	800ad36 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800985c:	e01d      	b.n	800989a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800985e:	6839      	ldr	r1, [r7, #0]
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f001 f9f7 	bl	800ac54 <USBD_CtlError>
            ret = USBD_FAIL;
 8009866:	2303      	movs	r3, #3
 8009868:	75fb      	strb	r3, [r7, #23]
          break;
 800986a:	e016      	b.n	800989a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009872:	b2db      	uxtb	r3, r3
 8009874:	2b03      	cmp	r3, #3
 8009876:	d00f      	beq.n	8009898 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009878:	6839      	ldr	r1, [r7, #0]
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f001 f9ea 	bl	800ac54 <USBD_CtlError>
            ret = USBD_FAIL;
 8009880:	2303      	movs	r3, #3
 8009882:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009884:	e008      	b.n	8009898 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009886:	6839      	ldr	r1, [r7, #0]
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f001 f9e3 	bl	800ac54 <USBD_CtlError>
          ret = USBD_FAIL;
 800988e:	2303      	movs	r3, #3
 8009890:	75fb      	strb	r3, [r7, #23]
          break;
 8009892:	e002      	b.n	800989a <USBD_CDC_Setup+0x176>
          break;
 8009894:	bf00      	nop
 8009896:	e008      	b.n	80098aa <USBD_CDC_Setup+0x186>
          break;
 8009898:	bf00      	nop
      }
      break;
 800989a:	e006      	b.n	80098aa <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800989c:	6839      	ldr	r1, [r7, #0]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f001 f9d8 	bl	800ac54 <USBD_CtlError>
      ret = USBD_FAIL;
 80098a4:	2303      	movs	r3, #3
 80098a6:	75fb      	strb	r3, [r7, #23]
      break;
 80098a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80098aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3718      	adds	r7, #24
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	460b      	mov	r3, r1
 80098be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80098c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d101      	bne.n	80098d6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80098d2:	2303      	movs	r3, #3
 80098d4:	e04f      	b.n	8009976 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098dc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80098de:	78fa      	ldrb	r2, [r7, #3]
 80098e0:	6879      	ldr	r1, [r7, #4]
 80098e2:	4613      	mov	r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4413      	add	r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	440b      	add	r3, r1
 80098ec:	3318      	adds	r3, #24
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d029      	beq.n	8009948 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80098f4:	78fa      	ldrb	r2, [r7, #3]
 80098f6:	6879      	ldr	r1, [r7, #4]
 80098f8:	4613      	mov	r3, r2
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	4413      	add	r3, r2
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	440b      	add	r3, r1
 8009902:	3318      	adds	r3, #24
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	78f9      	ldrb	r1, [r7, #3]
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	460b      	mov	r3, r1
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	440b      	add	r3, r1
 8009910:	00db      	lsls	r3, r3, #3
 8009912:	4403      	add	r3, r0
 8009914:	3320      	adds	r3, #32
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	fbb2 f1f3 	udiv	r1, r2, r3
 800991c:	fb01 f303 	mul.w	r3, r1, r3
 8009920:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009922:	2b00      	cmp	r3, #0
 8009924:	d110      	bne.n	8009948 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009926:	78fa      	ldrb	r2, [r7, #3]
 8009928:	6879      	ldr	r1, [r7, #4]
 800992a:	4613      	mov	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	4413      	add	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	440b      	add	r3, r1
 8009934:	3318      	adds	r3, #24
 8009936:	2200      	movs	r2, #0
 8009938:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800993a:	78f9      	ldrb	r1, [r7, #3]
 800993c:	2300      	movs	r3, #0
 800993e:	2200      	movs	r2, #0
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f001 fec6 	bl	800b6d2 <USBD_LL_Transmit>
 8009946:	e015      	b.n	8009974 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	2200      	movs	r2, #0
 800994c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009956:	691b      	ldr	r3, [r3, #16]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00b      	beq.n	8009974 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009962:	691b      	ldr	r3, [r3, #16]
 8009964:	68ba      	ldr	r2, [r7, #8]
 8009966:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009970:	78fa      	ldrb	r2, [r7, #3]
 8009972:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3710      	adds	r7, #16
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b084      	sub	sp, #16
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
 8009986:	460b      	mov	r3, r1
 8009988:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009990:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009998:	2b00      	cmp	r3, #0
 800999a:	d101      	bne.n	80099a0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800999c:	2303      	movs	r3, #3
 800999e:	e015      	b.n	80099cc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80099a0:	78fb      	ldrb	r3, [r7, #3]
 80099a2:	4619      	mov	r1, r3
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f001 fed6 	bl	800b756 <USBD_LL_GetRxDataSize>
 80099aa:	4602      	mov	r2, r0
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80099b8:	68db      	ldr	r3, [r3, #12]
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80099c6:	4611      	mov	r1, r2
 80099c8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80099e2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e01a      	b.n	8009a24 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d014      	beq.n	8009a22 <USBD_CDC_EP0_RxReady+0x4e>
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80099fe:	2bff      	cmp	r3, #255	@ 0xff
 8009a00:	d00f      	beq.n	8009a22 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8009a10:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a18:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	22ff      	movs	r2, #255	@ 0xff
 8009a1e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2243      	movs	r2, #67	@ 0x43
 8009a38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8009a3a:	4b03      	ldr	r3, [pc, #12]	@ (8009a48 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr
 8009a48:	200000e8 	.word	0x200000e8

08009a4c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2243      	movs	r2, #67	@ 0x43
 8009a58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8009a5a:	4b03      	ldr	r3, [pc, #12]	@ (8009a68 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	370c      	adds	r7, #12
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr
 8009a68:	200000a4 	.word	0x200000a4

08009a6c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b083      	sub	sp, #12
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2243      	movs	r2, #67	@ 0x43
 8009a78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8009a7a:	4b03      	ldr	r3, [pc, #12]	@ (8009a88 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	370c      	adds	r7, #12
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr
 8009a88:	2000012c 	.word	0x2000012c

08009a8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	220a      	movs	r2, #10
 8009a98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009a9a:	4b03      	ldr	r3, [pc, #12]	@ (8009aa8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	370c      	adds	r7, #12
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr
 8009aa8:	20000060 	.word	0x20000060

08009aac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b083      	sub	sp, #12
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d101      	bne.n	8009ac0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009abc:	2303      	movs	r3, #3
 8009abe:	e004      	b.n	8009aca <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	683a      	ldr	r2, [r7, #0]
 8009ac4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8009ac8:	2300      	movs	r3, #0
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	370c      	adds	r7, #12
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr

08009ad6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b087      	sub	sp, #28
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	60f8      	str	r0, [r7, #12]
 8009ade:	60b9      	str	r1, [r7, #8]
 8009ae0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ae8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d101      	bne.n	8009af4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009af0:	2303      	movs	r3, #3
 8009af2:	e008      	b.n	8009b06 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	68ba      	ldr	r2, [r7, #8]
 8009af8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	371c      	adds	r7, #28
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr

08009b12 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009b12:	b480      	push	{r7}
 8009b14:	b085      	sub	sp, #20
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
 8009b1a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b22:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8009b2a:	2303      	movs	r3, #3
 8009b2c:	e004      	b.n	8009b38 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	683a      	ldr	r2, [r7, #0]
 8009b32:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009b36:	2300      	movs	r3, #0
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3714      	adds	r7, #20
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr

08009b44 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b52:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009b54:	2301      	movs	r3, #1
 8009b56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d101      	bne.n	8009b66 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009b62:	2303      	movs	r3, #3
 8009b64:	e01a      	b.n	8009b9c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d114      	bne.n	8009b9a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009b8e:	2181      	movs	r1, #129	@ 0x81
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 fd9e 	bl	800b6d2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009bb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d101      	bne.n	8009bc2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	e016      	b.n	8009bf0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	7c1b      	ldrb	r3, [r3, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d109      	bne.n	8009bde <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009bd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bd4:	2101      	movs	r1, #1
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f001 fd9c 	bl	800b714 <USBD_LL_PrepareReceive>
 8009bdc:	e007      	b.n	8009bee <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009be4:	2340      	movs	r3, #64	@ 0x40
 8009be6:	2101      	movs	r1, #1
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f001 fd93 	bl	800b714 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3710      	adds	r7, #16
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	4613      	mov	r3, r2
 8009c04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d101      	bne.n	8009c10 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	e01f      	b.n	8009c50 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d003      	beq.n	8009c36 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	68ba      	ldr	r2, [r7, #8]
 8009c32:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	79fa      	ldrb	r2, [r7, #7]
 8009c42:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f001 fbfb 	bl	800b440 <USBD_LL_Init>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3718      	adds	r7, #24
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009c62:	2300      	movs	r3, #0
 8009c64:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d101      	bne.n	8009c70 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8009c6c:	2303      	movs	r3, #3
 8009c6e:	e016      	b.n	8009c9e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	683a      	ldr	r2, [r7, #0]
 8009c74:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d00b      	beq.n	8009c9c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8c:	f107 020e 	add.w	r2, r7, #14
 8009c90:	4610      	mov	r0, r2
 8009c92:	4798      	blx	r3
 8009c94:	4602      	mov	r2, r0
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}

08009ca6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b082      	sub	sp, #8
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f001 fc26 	bl	800b500 <USBD_LL_Start>
 8009cb4:	4603      	mov	r3, r0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3708      	adds	r7, #8
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b083      	sub	sp, #12
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	460b      	mov	r3, r1
 8009cde:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d009      	beq.n	8009d02 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	78fa      	ldrb	r2, [r7, #3]
 8009cf8:	4611      	mov	r1, r2
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	4798      	blx	r3
 8009cfe:	4603      	mov	r3, r0
 8009d00:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3710      	adds	r7, #16
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	460b      	mov	r3, r1
 8009d16:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d007      	beq.n	8009d32 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	78fa      	ldrb	r2, [r7, #3]
 8009d2c:	4611      	mov	r1, r2
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	4798      	blx	r3
  }

  return USBD_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3708      	adds	r7, #8
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009d4c:	6839      	ldr	r1, [r7, #0]
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f000 ff46 	bl	800abe0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009d62:	461a      	mov	r2, r3
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009d70:	f003 031f 	and.w	r3, r3, #31
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d01a      	beq.n	8009dae <USBD_LL_SetupStage+0x72>
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d822      	bhi.n	8009dc2 <USBD_LL_SetupStage+0x86>
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <USBD_LL_SetupStage+0x4a>
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d00a      	beq.n	8009d9a <USBD_LL_SetupStage+0x5e>
 8009d84:	e01d      	b.n	8009dc2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 f9ee 	bl	800a170 <USBD_StdDevReq>
 8009d94:	4603      	mov	r3, r0
 8009d96:	73fb      	strb	r3, [r7, #15]
      break;
 8009d98:	e020      	b.n	8009ddc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 fa52 	bl	800a24c <USBD_StdItfReq>
 8009da8:	4603      	mov	r3, r0
 8009daa:	73fb      	strb	r3, [r7, #15]
      break;
 8009dac:	e016      	b.n	8009ddc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009db4:	4619      	mov	r1, r3
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fa91 	bl	800a2de <USBD_StdEPReq>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8009dc0:	e00c      	b.n	8009ddc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009dc8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	4619      	mov	r1, r3
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f001 fbf5 	bl	800b5c0 <USBD_LL_StallEP>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8009dda:	bf00      	nop
  }

  return ret;
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}

08009de6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009de6:	b580      	push	{r7, lr}
 8009de8:	b086      	sub	sp, #24
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	60f8      	str	r0, [r7, #12]
 8009dee:	460b      	mov	r3, r1
 8009df0:	607a      	str	r2, [r7, #4]
 8009df2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009df4:	7afb      	ldrb	r3, [r7, #11]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d138      	bne.n	8009e6c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009e00:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e08:	2b03      	cmp	r3, #3
 8009e0a:	d14a      	bne.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e0c:	693b      	ldr	r3, [r7, #16]
 8009e0e:	689a      	ldr	r2, [r3, #8]
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	68db      	ldr	r3, [r3, #12]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d913      	bls.n	8009e40 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	1ad2      	subs	r2, r2, r3
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	68da      	ldr	r2, [r3, #12]
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	bf28      	it	cs
 8009e32:	4613      	movcs	r3, r2
 8009e34:	461a      	mov	r2, r3
 8009e36:	6879      	ldr	r1, [r7, #4]
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f000 ffc5 	bl	800adc8 <USBD_CtlContinueRx>
 8009e3e:	e030      	b.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e46:	b2db      	uxtb	r3, r3
 8009e48:	2b03      	cmp	r3, #3
 8009e4a:	d10b      	bne.n	8009e64 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e52:	691b      	ldr	r3, [r3, #16]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d005      	beq.n	8009e64 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e5e:	691b      	ldr	r3, [r3, #16]
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009e64:	68f8      	ldr	r0, [r7, #12]
 8009e66:	f000 ffc0 	bl	800adea <USBD_CtlSendStatus>
 8009e6a:	e01a      	b.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b03      	cmp	r3, #3
 8009e76:	d114      	bne.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00e      	beq.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e8a:	699b      	ldr	r3, [r3, #24]
 8009e8c:	7afa      	ldrb	r2, [r7, #11]
 8009e8e:	4611      	mov	r1, r2
 8009e90:	68f8      	ldr	r0, [r7, #12]
 8009e92:	4798      	blx	r3
 8009e94:	4603      	mov	r3, r0
 8009e96:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	e000      	b.n	8009ea4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3718      	adds	r7, #24
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b086      	sub	sp, #24
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	607a      	str	r2, [r7, #4]
 8009eb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009eba:	7afb      	ldrb	r3, [r7, #11]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d16b      	bne.n	8009f98 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	3314      	adds	r3, #20
 8009ec4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d156      	bne.n	8009f7e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	68db      	ldr	r3, [r3, #12]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d914      	bls.n	8009f06 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	689a      	ldr	r2, [r3, #8]
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	68db      	ldr	r3, [r3, #12]
 8009ee4:	1ad2      	subs	r2, r2, r3
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	461a      	mov	r2, r3
 8009ef0:	6879      	ldr	r1, [r7, #4]
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f000 ff3a 	bl	800ad6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ef8:	2300      	movs	r3, #0
 8009efa:	2200      	movs	r2, #0
 8009efc:	2100      	movs	r1, #0
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f001 fc08 	bl	800b714 <USBD_LL_PrepareReceive>
 8009f04:	e03b      	b.n	8009f7e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	68da      	ldr	r2, [r3, #12]
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d11c      	bne.n	8009f4c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	685a      	ldr	r2, [r3, #4]
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d316      	bcc.n	8009f4c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	685a      	ldr	r2, [r3, #4]
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d20f      	bcs.n	8009f4c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2100      	movs	r1, #0
 8009f30:	68f8      	ldr	r0, [r7, #12]
 8009f32:	f000 ff1b 	bl	800ad6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f3e:	2300      	movs	r3, #0
 8009f40:	2200      	movs	r2, #0
 8009f42:	2100      	movs	r1, #0
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f001 fbe5 	bl	800b714 <USBD_LL_PrepareReceive>
 8009f4a:	e018      	b.n	8009f7e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f52:	b2db      	uxtb	r3, r3
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d10b      	bne.n	8009f70 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d005      	beq.n	8009f70 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f70:	2180      	movs	r1, #128	@ 0x80
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	f001 fb24 	bl	800b5c0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f000 ff49 	bl	800ae10 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d122      	bne.n	8009fce <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f7ff fe98 	bl	8009cbe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2200      	movs	r2, #0
 8009f92:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009f96:	e01a      	b.n	8009fce <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f9e:	b2db      	uxtb	r3, r3
 8009fa0:	2b03      	cmp	r3, #3
 8009fa2:	d114      	bne.n	8009fce <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009faa:	695b      	ldr	r3, [r3, #20]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00e      	beq.n	8009fce <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	7afa      	ldrb	r2, [r7, #11]
 8009fba:	4611      	mov	r1, r2
 8009fbc:	68f8      	ldr	r0, [r7, #12]
 8009fbe:	4798      	blx	r3
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009fc4:	7dfb      	ldrb	r3, [r7, #23]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d001      	beq.n	8009fce <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8009fca:	7dfb      	ldrb	r3, [r7, #23]
 8009fcc:	e000      	b.n	8009fd0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009fce:	2300      	movs	r3, #0
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3718      	adds	r7, #24
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a004:	2b00      	cmp	r3, #0
 800a006:	d101      	bne.n	800a00c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a008:	2303      	movs	r3, #3
 800a00a:	e02f      	b.n	800a06c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00f      	beq.n	800a036 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d009      	beq.n	800a036 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	6852      	ldr	r2, [r2, #4]
 800a02e:	b2d2      	uxtb	r2, r2
 800a030:	4611      	mov	r1, r2
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a036:	2340      	movs	r3, #64	@ 0x40
 800a038:	2200      	movs	r2, #0
 800a03a:	2100      	movs	r1, #0
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f001 fa7a 	bl	800b536 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2201      	movs	r2, #1
 800a046:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2240      	movs	r2, #64	@ 0x40
 800a04e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a052:	2340      	movs	r3, #64	@ 0x40
 800a054:	2200      	movs	r2, #0
 800a056:	2180      	movs	r1, #128	@ 0x80
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f001 fa6c 	bl	800b536 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2201      	movs	r2, #1
 800a062:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2240      	movs	r2, #64	@ 0x40
 800a068:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3708      	adds	r7, #8
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	460b      	mov	r3, r1
 800a07e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	78fa      	ldrb	r2, [r7, #3]
 800a084:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0a2:	b2da      	uxtb	r2, r3
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2204      	movs	r2, #4
 800a0ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b04      	cmp	r3, #4
 800a0d2:	d106      	bne.n	800a0e2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a0da:	b2da      	uxtb	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	370c      	adds	r7, #12
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d101      	bne.n	800a106 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a102:	2303      	movs	r3, #3
 800a104:	e012      	b.n	800a12c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d10b      	bne.n	800a12a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a118:	69db      	ldr	r3, [r3, #28]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d005      	beq.n	800a12a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3708      	adds	r7, #8
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a134:	b480      	push	{r7}
 800a136:	b087      	sub	sp, #28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	3301      	adds	r3, #1
 800a14a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a152:	8a3b      	ldrh	r3, [r7, #16]
 800a154:	021b      	lsls	r3, r3, #8
 800a156:	b21a      	sxth	r2, r3
 800a158:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a15c:	4313      	orrs	r3, r2
 800a15e:	b21b      	sxth	r3, r3
 800a160:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a162:	89fb      	ldrh	r3, [r7, #14]
}
 800a164:	4618      	mov	r0, r3
 800a166:	371c      	adds	r7, #28
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b084      	sub	sp, #16
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
 800a178:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	781b      	ldrb	r3, [r3, #0]
 800a182:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a186:	2b40      	cmp	r3, #64	@ 0x40
 800a188:	d005      	beq.n	800a196 <USBD_StdDevReq+0x26>
 800a18a:	2b40      	cmp	r3, #64	@ 0x40
 800a18c:	d853      	bhi.n	800a236 <USBD_StdDevReq+0xc6>
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d00b      	beq.n	800a1aa <USBD_StdDevReq+0x3a>
 800a192:	2b20      	cmp	r3, #32
 800a194:	d14f      	bne.n	800a236 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	6839      	ldr	r1, [r7, #0]
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	4798      	blx	r3
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a1a8:	e04a      	b.n	800a240 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	785b      	ldrb	r3, [r3, #1]
 800a1ae:	2b09      	cmp	r3, #9
 800a1b0:	d83b      	bhi.n	800a22a <USBD_StdDevReq+0xba>
 800a1b2:	a201      	add	r2, pc, #4	@ (adr r2, 800a1b8 <USBD_StdDevReq+0x48>)
 800a1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1b8:	0800a20d 	.word	0x0800a20d
 800a1bc:	0800a221 	.word	0x0800a221
 800a1c0:	0800a22b 	.word	0x0800a22b
 800a1c4:	0800a217 	.word	0x0800a217
 800a1c8:	0800a22b 	.word	0x0800a22b
 800a1cc:	0800a1eb 	.word	0x0800a1eb
 800a1d0:	0800a1e1 	.word	0x0800a1e1
 800a1d4:	0800a22b 	.word	0x0800a22b
 800a1d8:	0800a203 	.word	0x0800a203
 800a1dc:	0800a1f5 	.word	0x0800a1f5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a1e0:	6839      	ldr	r1, [r7, #0]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 f9de 	bl	800a5a4 <USBD_GetDescriptor>
          break;
 800a1e8:	e024      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a1ea:	6839      	ldr	r1, [r7, #0]
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 fb6d 	bl	800a8cc <USBD_SetAddress>
          break;
 800a1f2:	e01f      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a1f4:	6839      	ldr	r1, [r7, #0]
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 fbac 	bl	800a954 <USBD_SetConfig>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	73fb      	strb	r3, [r7, #15]
          break;
 800a200:	e018      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fc4b 	bl	800aaa0 <USBD_GetConfig>
          break;
 800a20a:	e013      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a20c:	6839      	ldr	r1, [r7, #0]
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fc7c 	bl	800ab0c <USBD_GetStatus>
          break;
 800a214:	e00e      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fcab 	bl	800ab74 <USBD_SetFeature>
          break;
 800a21e:	e009      	b.n	800a234 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a220:	6839      	ldr	r1, [r7, #0]
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f000 fcba 	bl	800ab9c <USBD_ClrFeature>
          break;
 800a228:	e004      	b.n	800a234 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a22a:	6839      	ldr	r1, [r7, #0]
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f000 fd11 	bl	800ac54 <USBD_CtlError>
          break;
 800a232:	bf00      	nop
      }
      break;
 800a234:	e004      	b.n	800a240 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a236:	6839      	ldr	r1, [r7, #0]
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 fd0b 	bl	800ac54 <USBD_CtlError>
      break;
 800a23e:	bf00      	nop
  }

  return ret;
 800a240:	7bfb      	ldrb	r3, [r7, #15]
}
 800a242:	4618      	mov	r0, r3
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop

0800a24c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a256:	2300      	movs	r3, #0
 800a258:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a262:	2b40      	cmp	r3, #64	@ 0x40
 800a264:	d005      	beq.n	800a272 <USBD_StdItfReq+0x26>
 800a266:	2b40      	cmp	r3, #64	@ 0x40
 800a268:	d82f      	bhi.n	800a2ca <USBD_StdItfReq+0x7e>
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <USBD_StdItfReq+0x26>
 800a26e:	2b20      	cmp	r3, #32
 800a270:	d12b      	bne.n	800a2ca <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	3b01      	subs	r3, #1
 800a27c:	2b02      	cmp	r3, #2
 800a27e:	d81d      	bhi.n	800a2bc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	889b      	ldrh	r3, [r3, #4]
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b01      	cmp	r3, #1
 800a288:	d813      	bhi.n	800a2b2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	6839      	ldr	r1, [r7, #0]
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	4798      	blx	r3
 800a298:	4603      	mov	r3, r0
 800a29a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	88db      	ldrh	r3, [r3, #6]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d110      	bne.n	800a2c6 <USBD_StdItfReq+0x7a>
 800a2a4:	7bfb      	ldrb	r3, [r7, #15]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10d      	bne.n	800a2c6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fd9d 	bl	800adea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a2b0:	e009      	b.n	800a2c6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a2b2:	6839      	ldr	r1, [r7, #0]
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f000 fccd 	bl	800ac54 <USBD_CtlError>
          break;
 800a2ba:	e004      	b.n	800a2c6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 fcc8 	bl	800ac54 <USBD_CtlError>
          break;
 800a2c4:	e000      	b.n	800a2c8 <USBD_StdItfReq+0x7c>
          break;
 800a2c6:	bf00      	nop
      }
      break;
 800a2c8:	e004      	b.n	800a2d4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a2ca:	6839      	ldr	r1, [r7, #0]
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 fcc1 	bl	800ac54 <USBD_CtlError>
      break;
 800a2d2:	bf00      	nop
  }

  return ret;
 800a2d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	3710      	adds	r7, #16
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}

0800a2de <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2de:	b580      	push	{r7, lr}
 800a2e0:	b084      	sub	sp, #16
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
 800a2e6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	889b      	ldrh	r3, [r3, #4]
 800a2f0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a2fa:	2b40      	cmp	r3, #64	@ 0x40
 800a2fc:	d007      	beq.n	800a30e <USBD_StdEPReq+0x30>
 800a2fe:	2b40      	cmp	r3, #64	@ 0x40
 800a300:	f200 8145 	bhi.w	800a58e <USBD_StdEPReq+0x2b0>
 800a304:	2b00      	cmp	r3, #0
 800a306:	d00c      	beq.n	800a322 <USBD_StdEPReq+0x44>
 800a308:	2b20      	cmp	r3, #32
 800a30a:	f040 8140 	bne.w	800a58e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a314:	689b      	ldr	r3, [r3, #8]
 800a316:	6839      	ldr	r1, [r7, #0]
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	4798      	blx	r3
 800a31c:	4603      	mov	r3, r0
 800a31e:	73fb      	strb	r3, [r7, #15]
      break;
 800a320:	e13a      	b.n	800a598 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	785b      	ldrb	r3, [r3, #1]
 800a326:	2b03      	cmp	r3, #3
 800a328:	d007      	beq.n	800a33a <USBD_StdEPReq+0x5c>
 800a32a:	2b03      	cmp	r3, #3
 800a32c:	f300 8129 	bgt.w	800a582 <USBD_StdEPReq+0x2a4>
 800a330:	2b00      	cmp	r3, #0
 800a332:	d07f      	beq.n	800a434 <USBD_StdEPReq+0x156>
 800a334:	2b01      	cmp	r3, #1
 800a336:	d03c      	beq.n	800a3b2 <USBD_StdEPReq+0xd4>
 800a338:	e123      	b.n	800a582 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a340:	b2db      	uxtb	r3, r3
 800a342:	2b02      	cmp	r3, #2
 800a344:	d002      	beq.n	800a34c <USBD_StdEPReq+0x6e>
 800a346:	2b03      	cmp	r3, #3
 800a348:	d016      	beq.n	800a378 <USBD_StdEPReq+0x9a>
 800a34a:	e02c      	b.n	800a3a6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00d      	beq.n	800a36e <USBD_StdEPReq+0x90>
 800a352:	7bbb      	ldrb	r3, [r7, #14]
 800a354:	2b80      	cmp	r3, #128	@ 0x80
 800a356:	d00a      	beq.n	800a36e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a358:	7bbb      	ldrb	r3, [r7, #14]
 800a35a:	4619      	mov	r1, r3
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f001 f92f 	bl	800b5c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a362:	2180      	movs	r1, #128	@ 0x80
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f001 f92b 	bl	800b5c0 <USBD_LL_StallEP>
 800a36a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a36c:	e020      	b.n	800a3b0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a36e:	6839      	ldr	r1, [r7, #0]
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f000 fc6f 	bl	800ac54 <USBD_CtlError>
              break;
 800a376:	e01b      	b.n	800a3b0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	885b      	ldrh	r3, [r3, #2]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10e      	bne.n	800a39e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a380:	7bbb      	ldrb	r3, [r7, #14]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d00b      	beq.n	800a39e <USBD_StdEPReq+0xc0>
 800a386:	7bbb      	ldrb	r3, [r7, #14]
 800a388:	2b80      	cmp	r3, #128	@ 0x80
 800a38a:	d008      	beq.n	800a39e <USBD_StdEPReq+0xc0>
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	88db      	ldrh	r3, [r3, #6]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d104      	bne.n	800a39e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a394:	7bbb      	ldrb	r3, [r7, #14]
 800a396:	4619      	mov	r1, r3
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f001 f911 	bl	800b5c0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 fd23 	bl	800adea <USBD_CtlSendStatus>

              break;
 800a3a4:	e004      	b.n	800a3b0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800a3a6:	6839      	ldr	r1, [r7, #0]
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 fc53 	bl	800ac54 <USBD_CtlError>
              break;
 800a3ae:	bf00      	nop
          }
          break;
 800a3b0:	e0ec      	b.n	800a58c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d002      	beq.n	800a3c4 <USBD_StdEPReq+0xe6>
 800a3be:	2b03      	cmp	r3, #3
 800a3c0:	d016      	beq.n	800a3f0 <USBD_StdEPReq+0x112>
 800a3c2:	e030      	b.n	800a426 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00d      	beq.n	800a3e6 <USBD_StdEPReq+0x108>
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
 800a3cc:	2b80      	cmp	r3, #128	@ 0x80
 800a3ce:	d00a      	beq.n	800a3e6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a3d0:	7bbb      	ldrb	r3, [r7, #14]
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f001 f8f3 	bl	800b5c0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3da:	2180      	movs	r1, #128	@ 0x80
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f001 f8ef 	bl	800b5c0 <USBD_LL_StallEP>
 800a3e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3e4:	e025      	b.n	800a432 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800a3e6:	6839      	ldr	r1, [r7, #0]
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fc33 	bl	800ac54 <USBD_CtlError>
              break;
 800a3ee:	e020      	b.n	800a432 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	885b      	ldrh	r3, [r3, #2]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d11b      	bne.n	800a430 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a3f8:	7bbb      	ldrb	r3, [r7, #14]
 800a3fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d004      	beq.n	800a40c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a402:	7bbb      	ldrb	r3, [r7, #14]
 800a404:	4619      	mov	r1, r3
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f001 f8f9 	bl	800b5fe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 fcec 	bl	800adea <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a418:	689b      	ldr	r3, [r3, #8]
 800a41a:	6839      	ldr	r1, [r7, #0]
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	4798      	blx	r3
 800a420:	4603      	mov	r3, r0
 800a422:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800a424:	e004      	b.n	800a430 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800a426:	6839      	ldr	r1, [r7, #0]
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 fc13 	bl	800ac54 <USBD_CtlError>
              break;
 800a42e:	e000      	b.n	800a432 <USBD_StdEPReq+0x154>
              break;
 800a430:	bf00      	nop
          }
          break;
 800a432:	e0ab      	b.n	800a58c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d002      	beq.n	800a446 <USBD_StdEPReq+0x168>
 800a440:	2b03      	cmp	r3, #3
 800a442:	d032      	beq.n	800a4aa <USBD_StdEPReq+0x1cc>
 800a444:	e097      	b.n	800a576 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a446:	7bbb      	ldrb	r3, [r7, #14]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d007      	beq.n	800a45c <USBD_StdEPReq+0x17e>
 800a44c:	7bbb      	ldrb	r3, [r7, #14]
 800a44e:	2b80      	cmp	r3, #128	@ 0x80
 800a450:	d004      	beq.n	800a45c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800a452:	6839      	ldr	r1, [r7, #0]
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 fbfd 	bl	800ac54 <USBD_CtlError>
                break;
 800a45a:	e091      	b.n	800a580 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a45c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a460:	2b00      	cmp	r3, #0
 800a462:	da0b      	bge.n	800a47c <USBD_StdEPReq+0x19e>
 800a464:	7bbb      	ldrb	r3, [r7, #14]
 800a466:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a46a:	4613      	mov	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	4413      	add	r3, r2
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	3310      	adds	r3, #16
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	4413      	add	r3, r2
 800a478:	3304      	adds	r3, #4
 800a47a:	e00b      	b.n	800a494 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a47c:	7bbb      	ldrb	r3, [r7, #14]
 800a47e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a482:	4613      	mov	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4413      	add	r3, r2
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a48e:	687a      	ldr	r2, [r7, #4]
 800a490:	4413      	add	r3, r2
 800a492:	3304      	adds	r3, #4
 800a494:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	2200      	movs	r2, #0
 800a49a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	2202      	movs	r2, #2
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 fc47 	bl	800ad36 <USBD_CtlSendData>
              break;
 800a4a8:	e06a      	b.n	800a580 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a4aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	da11      	bge.n	800a4d6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a4b2:	7bbb      	ldrb	r3, [r7, #14]
 800a4b4:	f003 020f 	and.w	r2, r3, #15
 800a4b8:	6879      	ldr	r1, [r7, #4]
 800a4ba:	4613      	mov	r3, r2
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	4413      	add	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	440b      	add	r3, r1
 800a4c4:	3324      	adds	r3, #36	@ 0x24
 800a4c6:	881b      	ldrh	r3, [r3, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d117      	bne.n	800a4fc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a4cc:	6839      	ldr	r1, [r7, #0]
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 fbc0 	bl	800ac54 <USBD_CtlError>
                  break;
 800a4d4:	e054      	b.n	800a580 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a4d6:	7bbb      	ldrb	r3, [r7, #14]
 800a4d8:	f003 020f 	and.w	r2, r3, #15
 800a4dc:	6879      	ldr	r1, [r7, #4]
 800a4de:	4613      	mov	r3, r2
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4413      	add	r3, r2
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	440b      	add	r3, r1
 800a4e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a4ec:	881b      	ldrh	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d104      	bne.n	800a4fc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a4f2:	6839      	ldr	r1, [r7, #0]
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f000 fbad 	bl	800ac54 <USBD_CtlError>
                  break;
 800a4fa:	e041      	b.n	800a580 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a500:	2b00      	cmp	r3, #0
 800a502:	da0b      	bge.n	800a51c <USBD_StdEPReq+0x23e>
 800a504:	7bbb      	ldrb	r3, [r7, #14]
 800a506:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a50a:	4613      	mov	r3, r2
 800a50c:	009b      	lsls	r3, r3, #2
 800a50e:	4413      	add	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	3310      	adds	r3, #16
 800a514:	687a      	ldr	r2, [r7, #4]
 800a516:	4413      	add	r3, r2
 800a518:	3304      	adds	r3, #4
 800a51a:	e00b      	b.n	800a534 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a51c:	7bbb      	ldrb	r3, [r7, #14]
 800a51e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a522:	4613      	mov	r3, r2
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	4413      	add	r3, r2
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	4413      	add	r3, r2
 800a532:	3304      	adds	r3, #4
 800a534:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a536:	7bbb      	ldrb	r3, [r7, #14]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d002      	beq.n	800a542 <USBD_StdEPReq+0x264>
 800a53c:	7bbb      	ldrb	r3, [r7, #14]
 800a53e:	2b80      	cmp	r3, #128	@ 0x80
 800a540:	d103      	bne.n	800a54a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	2200      	movs	r2, #0
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	e00e      	b.n	800a568 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a54a:	7bbb      	ldrb	r3, [r7, #14]
 800a54c:	4619      	mov	r1, r3
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f001 f874 	bl	800b63c <USBD_LL_IsStallEP>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d003      	beq.n	800a562 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	2201      	movs	r2, #1
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	e002      	b.n	800a568 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	2200      	movs	r2, #0
 800a566:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	2202      	movs	r2, #2
 800a56c:	4619      	mov	r1, r3
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 fbe1 	bl	800ad36 <USBD_CtlSendData>
              break;
 800a574:	e004      	b.n	800a580 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800a576:	6839      	ldr	r1, [r7, #0]
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 fb6b 	bl	800ac54 <USBD_CtlError>
              break;
 800a57e:	bf00      	nop
          }
          break;
 800a580:	e004      	b.n	800a58c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800a582:	6839      	ldr	r1, [r7, #0]
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 fb65 	bl	800ac54 <USBD_CtlError>
          break;
 800a58a:	bf00      	nop
      }
      break;
 800a58c:	e004      	b.n	800a598 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800a58e:	6839      	ldr	r1, [r7, #0]
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fb5f 	bl	800ac54 <USBD_CtlError>
      break;
 800a596:	bf00      	nop
  }

  return ret;
 800a598:	7bfb      	ldrb	r3, [r7, #15]
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
	...

0800a5a4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	885b      	ldrh	r3, [r3, #2]
 800a5be:	0a1b      	lsrs	r3, r3, #8
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	2b0e      	cmp	r3, #14
 800a5c6:	f200 8152 	bhi.w	800a86e <USBD_GetDescriptor+0x2ca>
 800a5ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a5d0 <USBD_GetDescriptor+0x2c>)
 800a5cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d0:	0800a641 	.word	0x0800a641
 800a5d4:	0800a659 	.word	0x0800a659
 800a5d8:	0800a699 	.word	0x0800a699
 800a5dc:	0800a86f 	.word	0x0800a86f
 800a5e0:	0800a86f 	.word	0x0800a86f
 800a5e4:	0800a80f 	.word	0x0800a80f
 800a5e8:	0800a83b 	.word	0x0800a83b
 800a5ec:	0800a86f 	.word	0x0800a86f
 800a5f0:	0800a86f 	.word	0x0800a86f
 800a5f4:	0800a86f 	.word	0x0800a86f
 800a5f8:	0800a86f 	.word	0x0800a86f
 800a5fc:	0800a86f 	.word	0x0800a86f
 800a600:	0800a86f 	.word	0x0800a86f
 800a604:	0800a86f 	.word	0x0800a86f
 800a608:	0800a60d 	.word	0x0800a60d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a612:	69db      	ldr	r3, [r3, #28]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00b      	beq.n	800a630 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a61e:	69db      	ldr	r3, [r3, #28]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	7c12      	ldrb	r2, [r2, #16]
 800a624:	f107 0108 	add.w	r1, r7, #8
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
 800a62c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a62e:	e126      	b.n	800a87e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fb0e 	bl	800ac54 <USBD_CtlError>
        err++;
 800a638:	7afb      	ldrb	r3, [r7, #11]
 800a63a:	3301      	adds	r3, #1
 800a63c:	72fb      	strb	r3, [r7, #11]
      break;
 800a63e:	e11e      	b.n	800a87e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	7c12      	ldrb	r2, [r2, #16]
 800a64c:	f107 0108 	add.w	r1, r7, #8
 800a650:	4610      	mov	r0, r2
 800a652:	4798      	blx	r3
 800a654:	60f8      	str	r0, [r7, #12]
      break;
 800a656:	e112      	b.n	800a87e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	7c1b      	ldrb	r3, [r3, #16]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d10d      	bne.n	800a67c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a668:	f107 0208 	add.w	r2, r7, #8
 800a66c:	4610      	mov	r0, r2
 800a66e:	4798      	blx	r3
 800a670:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	3301      	adds	r3, #1
 800a676:	2202      	movs	r2, #2
 800a678:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a67a:	e100      	b.n	800a87e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a684:	f107 0208 	add.w	r2, r7, #8
 800a688:	4610      	mov	r0, r2
 800a68a:	4798      	blx	r3
 800a68c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	3301      	adds	r3, #1
 800a692:	2202      	movs	r2, #2
 800a694:	701a      	strb	r2, [r3, #0]
      break;
 800a696:	e0f2      	b.n	800a87e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	885b      	ldrh	r3, [r3, #2]
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b05      	cmp	r3, #5
 800a6a0:	f200 80ac 	bhi.w	800a7fc <USBD_GetDescriptor+0x258>
 800a6a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ac <USBD_GetDescriptor+0x108>)
 800a6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6aa:	bf00      	nop
 800a6ac:	0800a6c5 	.word	0x0800a6c5
 800a6b0:	0800a6f9 	.word	0x0800a6f9
 800a6b4:	0800a72d 	.word	0x0800a72d
 800a6b8:	0800a761 	.word	0x0800a761
 800a6bc:	0800a795 	.word	0x0800a795
 800a6c0:	0800a7c9 	.word	0x0800a7c9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	7c12      	ldrb	r2, [r2, #16]
 800a6dc:	f107 0108 	add.w	r1, r7, #8
 800a6e0:	4610      	mov	r0, r2
 800a6e2:	4798      	blx	r3
 800a6e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6e6:	e091      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 fab2 	bl	800ac54 <USBD_CtlError>
            err++;
 800a6f0:	7afb      	ldrb	r3, [r7, #11]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6f6:	e089      	b.n	800a80c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d00b      	beq.n	800a71c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	7c12      	ldrb	r2, [r2, #16]
 800a710:	f107 0108 	add.w	r1, r7, #8
 800a714:	4610      	mov	r0, r2
 800a716:	4798      	blx	r3
 800a718:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a71a:	e077      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 fa98 	bl	800ac54 <USBD_CtlError>
            err++;
 800a724:	7afb      	ldrb	r3, [r7, #11]
 800a726:	3301      	adds	r3, #1
 800a728:	72fb      	strb	r3, [r7, #11]
          break;
 800a72a:	e06f      	b.n	800a80c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	7c12      	ldrb	r2, [r2, #16]
 800a744:	f107 0108 	add.w	r1, r7, #8
 800a748:	4610      	mov	r0, r2
 800a74a:	4798      	blx	r3
 800a74c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a74e:	e05d      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a750:	6839      	ldr	r1, [r7, #0]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fa7e 	bl	800ac54 <USBD_CtlError>
            err++;
 800a758:	7afb      	ldrb	r3, [r7, #11]
 800a75a:	3301      	adds	r3, #1
 800a75c:	72fb      	strb	r3, [r7, #11]
          break;
 800a75e:	e055      	b.n	800a80c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d00b      	beq.n	800a784 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	7c12      	ldrb	r2, [r2, #16]
 800a778:	f107 0108 	add.w	r1, r7, #8
 800a77c:	4610      	mov	r0, r2
 800a77e:	4798      	blx	r3
 800a780:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a782:	e043      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 fa64 	bl	800ac54 <USBD_CtlError>
            err++;
 800a78c:	7afb      	ldrb	r3, [r7, #11]
 800a78e:	3301      	adds	r3, #1
 800a790:	72fb      	strb	r3, [r7, #11]
          break;
 800a792:	e03b      	b.n	800a80c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a79a:	695b      	ldr	r3, [r3, #20]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7a6:	695b      	ldr	r3, [r3, #20]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	7c12      	ldrb	r2, [r2, #16]
 800a7ac:	f107 0108 	add.w	r1, r7, #8
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	4798      	blx	r3
 800a7b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7b6:	e029      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7b8:	6839      	ldr	r1, [r7, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fa4a 	bl	800ac54 <USBD_CtlError>
            err++;
 800a7c0:	7afb      	ldrb	r3, [r7, #11]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7c6:	e021      	b.n	800a80c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7ce:	699b      	ldr	r3, [r3, #24]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00b      	beq.n	800a7ec <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a7da:	699b      	ldr	r3, [r3, #24]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	7c12      	ldrb	r2, [r2, #16]
 800a7e0:	f107 0108 	add.w	r1, r7, #8
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	4798      	blx	r3
 800a7e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7ea:	e00f      	b.n	800a80c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fa30 	bl	800ac54 <USBD_CtlError>
            err++;
 800a7f4:	7afb      	ldrb	r3, [r7, #11]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a7fa:	e007      	b.n	800a80c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa28 	bl	800ac54 <USBD_CtlError>
          err++;
 800a804:	7afb      	ldrb	r3, [r7, #11]
 800a806:	3301      	adds	r3, #1
 800a808:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a80a:	bf00      	nop
      }
      break;
 800a80c:	e037      	b.n	800a87e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	7c1b      	ldrb	r3, [r3, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d109      	bne.n	800a82a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a81c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a81e:	f107 0208 	add.w	r2, r7, #8
 800a822:	4610      	mov	r0, r2
 800a824:	4798      	blx	r3
 800a826:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a828:	e029      	b.n	800a87e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a82a:	6839      	ldr	r1, [r7, #0]
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 fa11 	bl	800ac54 <USBD_CtlError>
        err++;
 800a832:	7afb      	ldrb	r3, [r7, #11]
 800a834:	3301      	adds	r3, #1
 800a836:	72fb      	strb	r3, [r7, #11]
      break;
 800a838:	e021      	b.n	800a87e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	7c1b      	ldrb	r3, [r3, #16]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10d      	bne.n	800a85e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a84a:	f107 0208 	add.w	r2, r7, #8
 800a84e:	4610      	mov	r0, r2
 800a850:	4798      	blx	r3
 800a852:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	3301      	adds	r3, #1
 800a858:	2207      	movs	r2, #7
 800a85a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a85c:	e00f      	b.n	800a87e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a85e:	6839      	ldr	r1, [r7, #0]
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f9f7 	bl	800ac54 <USBD_CtlError>
        err++;
 800a866:	7afb      	ldrb	r3, [r7, #11]
 800a868:	3301      	adds	r3, #1
 800a86a:	72fb      	strb	r3, [r7, #11]
      break;
 800a86c:	e007      	b.n	800a87e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a86e:	6839      	ldr	r1, [r7, #0]
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 f9ef 	bl	800ac54 <USBD_CtlError>
      err++;
 800a876:	7afb      	ldrb	r3, [r7, #11]
 800a878:	3301      	adds	r3, #1
 800a87a:	72fb      	strb	r3, [r7, #11]
      break;
 800a87c:	bf00      	nop
  }

  if (err != 0U)
 800a87e:	7afb      	ldrb	r3, [r7, #11]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d11e      	bne.n	800a8c2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	88db      	ldrh	r3, [r3, #6]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d016      	beq.n	800a8ba <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a88c:	893b      	ldrh	r3, [r7, #8]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00e      	beq.n	800a8b0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	88da      	ldrh	r2, [r3, #6]
 800a896:	893b      	ldrh	r3, [r7, #8]
 800a898:	4293      	cmp	r3, r2
 800a89a:	bf28      	it	cs
 800a89c:	4613      	movcs	r3, r2
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a8a2:	893b      	ldrh	r3, [r7, #8]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	68f9      	ldr	r1, [r7, #12]
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 fa44 	bl	800ad36 <USBD_CtlSendData>
 800a8ae:	e009      	b.n	800a8c4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a8b0:	6839      	ldr	r1, [r7, #0]
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f9ce 	bl	800ac54 <USBD_CtlError>
 800a8b8:	e004      	b.n	800a8c4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 fa95 	bl	800adea <USBD_CtlSendStatus>
 800a8c0:	e000      	b.n	800a8c4 <USBD_GetDescriptor+0x320>
    return;
 800a8c2:	bf00      	nop
  }
}
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop

0800a8cc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b084      	sub	sp, #16
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
 800a8d4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	889b      	ldrh	r3, [r3, #4]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d131      	bne.n	800a942 <USBD_SetAddress+0x76>
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	88db      	ldrh	r3, [r3, #6]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d12d      	bne.n	800a942 <USBD_SetAddress+0x76>
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	885b      	ldrh	r3, [r3, #2]
 800a8ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8ec:	d829      	bhi.n	800a942 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	885b      	ldrh	r3, [r3, #2]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8f8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a900:	b2db      	uxtb	r3, r3
 800a902:	2b03      	cmp	r3, #3
 800a904:	d104      	bne.n	800a910 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 f9a3 	bl	800ac54 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a90e:	e01d      	b.n	800a94c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	7bfa      	ldrb	r2, [r7, #15]
 800a914:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	4619      	mov	r1, r3
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 feb9 	bl	800b694 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 fa61 	bl	800adea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a928:	7bfb      	ldrb	r3, [r7, #15]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d004      	beq.n	800a938 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2202      	movs	r2, #2
 800a932:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a936:	e009      	b.n	800a94c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a940:	e004      	b.n	800a94c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a942:	6839      	ldr	r1, [r7, #0]
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f985 	bl	800ac54 <USBD_CtlError>
  }
}
 800a94a:	bf00      	nop
 800a94c:	bf00      	nop
 800a94e:	3710      	adds	r7, #16
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a95e:	2300      	movs	r3, #0
 800a960:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	885b      	ldrh	r3, [r3, #2]
 800a966:	b2da      	uxtb	r2, r3
 800a968:	4b4c      	ldr	r3, [pc, #304]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a96a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a96c:	4b4b      	ldr	r3, [pc, #300]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	2b01      	cmp	r3, #1
 800a972:	d905      	bls.n	800a980 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a974:	6839      	ldr	r1, [r7, #0]
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f000 f96c 	bl	800ac54 <USBD_CtlError>
    return USBD_FAIL;
 800a97c:	2303      	movs	r3, #3
 800a97e:	e088      	b.n	800aa92 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a986:	b2db      	uxtb	r3, r3
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d002      	beq.n	800a992 <USBD_SetConfig+0x3e>
 800a98c:	2b03      	cmp	r3, #3
 800a98e:	d025      	beq.n	800a9dc <USBD_SetConfig+0x88>
 800a990:	e071      	b.n	800aa76 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a992:	4b42      	ldr	r3, [pc, #264]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d01c      	beq.n	800a9d4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a99a:	4b40      	ldr	r3, [pc, #256]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	461a      	mov	r2, r3
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a9a4:	4b3d      	ldr	r3, [pc, #244]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7ff f992 	bl	8009cd4 <USBD_SetClassConfig>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d004      	beq.n	800a9c4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a9ba:	6839      	ldr	r1, [r7, #0]
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f000 f949 	bl	800ac54 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a9c2:	e065      	b.n	800aa90 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fa10 	bl	800adea <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2203      	movs	r2, #3
 800a9ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a9d2:	e05d      	b.n	800aa90 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 fa08 	bl	800adea <USBD_CtlSendStatus>
      break;
 800a9da:	e059      	b.n	800aa90 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a9dc:	4b2f      	ldr	r3, [pc, #188]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a9de:	781b      	ldrb	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d112      	bne.n	800aa0a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2202      	movs	r2, #2
 800a9e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a9ec:	4b2b      	ldr	r3, [pc, #172]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9f6:	4b29      	ldr	r3, [pc, #164]	@ (800aa9c <USBD_SetConfig+0x148>)
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f7ff f985 	bl	8009d0c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 f9f1 	bl	800adea <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aa08:	e042      	b.n	800aa90 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800aa0a:	4b24      	ldr	r3, [pc, #144]	@ (800aa9c <USBD_SetConfig+0x148>)
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	461a      	mov	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	429a      	cmp	r2, r3
 800aa16:	d02a      	beq.n	800aa6e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	b2db      	uxtb	r3, r3
 800aa1e:	4619      	mov	r1, r3
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	f7ff f973 	bl	8009d0c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aa26:	4b1d      	ldr	r3, [pc, #116]	@ (800aa9c <USBD_SetConfig+0x148>)
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aa30:	4b1a      	ldr	r3, [pc, #104]	@ (800aa9c <USBD_SetConfig+0x148>)
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f7ff f94c 	bl	8009cd4 <USBD_SetClassConfig>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d00f      	beq.n	800aa66 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800aa46:	6839      	ldr	r1, [r7, #0]
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 f903 	bl	800ac54 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	4619      	mov	r1, r3
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f7ff f958 	bl	8009d0c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2202      	movs	r2, #2
 800aa60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800aa64:	e014      	b.n	800aa90 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 f9bf 	bl	800adea <USBD_CtlSendStatus>
      break;
 800aa6c:	e010      	b.n	800aa90 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f9bb 	bl	800adea <USBD_CtlSendStatus>
      break;
 800aa74:	e00c      	b.n	800aa90 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800aa76:	6839      	ldr	r1, [r7, #0]
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 f8eb 	bl	800ac54 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aa7e:	4b07      	ldr	r3, [pc, #28]	@ (800aa9c <USBD_SetConfig+0x148>)
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	4619      	mov	r1, r3
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f7ff f941 	bl	8009d0c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa8e:	bf00      	nop
  }

  return ret;
 800aa90:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20000c18 	.word	0x20000c18

0800aaa0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
 800aaa8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	88db      	ldrh	r3, [r3, #6]
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d004      	beq.n	800aabc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aab2:	6839      	ldr	r1, [r7, #0]
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f000 f8cd 	bl	800ac54 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aaba:	e023      	b.n	800ab04 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	dc02      	bgt.n	800aace <USBD_GetConfig+0x2e>
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	dc03      	bgt.n	800aad4 <USBD_GetConfig+0x34>
 800aacc:	e015      	b.n	800aafa <USBD_GetConfig+0x5a>
 800aace:	2b03      	cmp	r3, #3
 800aad0:	d00b      	beq.n	800aaea <USBD_GetConfig+0x4a>
 800aad2:	e012      	b.n	800aafa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2200      	movs	r2, #0
 800aad8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	3308      	adds	r3, #8
 800aade:	2201      	movs	r2, #1
 800aae0:	4619      	mov	r1, r3
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f000 f927 	bl	800ad36 <USBD_CtlSendData>
        break;
 800aae8:	e00c      	b.n	800ab04 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	3304      	adds	r3, #4
 800aaee:	2201      	movs	r2, #1
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f91f 	bl	800ad36 <USBD_CtlSendData>
        break;
 800aaf8:	e004      	b.n	800ab04 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aafa:	6839      	ldr	r1, [r7, #0]
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 f8a9 	bl	800ac54 <USBD_CtlError>
        break;
 800ab02:	bf00      	nop
}
 800ab04:	bf00      	nop
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab1c:	b2db      	uxtb	r3, r3
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	d81e      	bhi.n	800ab62 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	88db      	ldrh	r3, [r3, #6]
 800ab28:	2b02      	cmp	r3, #2
 800ab2a:	d004      	beq.n	800ab36 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ab2c:	6839      	ldr	r1, [r7, #0]
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 f890 	bl	800ac54 <USBD_CtlError>
        break;
 800ab34:	e01a      	b.n	800ab6c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2201      	movs	r2, #1
 800ab3a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d005      	beq.n	800ab52 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	f043 0202 	orr.w	r2, r3, #2
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	330c      	adds	r3, #12
 800ab56:	2202      	movs	r2, #2
 800ab58:	4619      	mov	r1, r3
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f000 f8eb 	bl	800ad36 <USBD_CtlSendData>
      break;
 800ab60:	e004      	b.n	800ab6c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ab62:	6839      	ldr	r1, [r7, #0]
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f875 	bl	800ac54 <USBD_CtlError>
      break;
 800ab6a:	bf00      	nop
  }
}
 800ab6c:	bf00      	nop
 800ab6e:	3708      	adds	r7, #8
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	885b      	ldrh	r3, [r3, #2]
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d106      	bne.n	800ab94 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2201      	movs	r2, #1
 800ab8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 f92b 	bl	800adea <USBD_CtlSendStatus>
  }
}
 800ab94:	bf00      	nop
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abac:	b2db      	uxtb	r3, r3
 800abae:	3b01      	subs	r3, #1
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d80b      	bhi.n	800abcc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	885b      	ldrh	r3, [r3, #2]
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d10c      	bne.n	800abd6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 f910 	bl	800adea <USBD_CtlSendStatus>
      }
      break;
 800abca:	e004      	b.n	800abd6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800abcc:	6839      	ldr	r1, [r7, #0]
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 f840 	bl	800ac54 <USBD_CtlError>
      break;
 800abd4:	e000      	b.n	800abd8 <USBD_ClrFeature+0x3c>
      break;
 800abd6:	bf00      	nop
  }
}
 800abd8:	bf00      	nop
 800abda:	3708      	adds	r7, #8
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}

0800abe0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	781a      	ldrb	r2, [r3, #0]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	3301      	adds	r3, #1
 800abfa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	781a      	ldrb	r2, [r3, #0]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	3301      	adds	r3, #1
 800ac08:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ac0a:	68f8      	ldr	r0, [r7, #12]
 800ac0c:	f7ff fa92 	bl	800a134 <SWAPBYTE>
 800ac10:	4603      	mov	r3, r0
 800ac12:	461a      	mov	r2, r3
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	3301      	adds	r3, #1
 800ac22:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f7ff fa85 	bl	800a134 <SWAPBYTE>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	3301      	adds	r3, #1
 800ac36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ac3e:	68f8      	ldr	r0, [r7, #12]
 800ac40:	f7ff fa78 	bl	800a134 <SWAPBYTE>
 800ac44:	4603      	mov	r3, r0
 800ac46:	461a      	mov	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	80da      	strh	r2, [r3, #6]
}
 800ac4c:	bf00      	nop
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac5e:	2180      	movs	r1, #128	@ 0x80
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fcad 	bl	800b5c0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ac66:	2100      	movs	r1, #0
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f000 fca9 	bl	800b5c0 <USBD_LL_StallEP>
}
 800ac6e:	bf00      	nop
 800ac70:	3708      	adds	r7, #8
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}

0800ac76 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac76:	b580      	push	{r7, lr}
 800ac78:	b086      	sub	sp, #24
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac82:	2300      	movs	r3, #0
 800ac84:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d036      	beq.n	800acfa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ac90:	6938      	ldr	r0, [r7, #16]
 800ac92:	f000 f836 	bl	800ad02 <USBD_GetLen>
 800ac96:	4603      	mov	r3, r0
 800ac98:	3301      	adds	r3, #1
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	005b      	lsls	r3, r3, #1
 800ac9e:	b29a      	uxth	r2, r3
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aca4:	7dfb      	ldrb	r3, [r7, #23]
 800aca6:	68ba      	ldr	r2, [r7, #8]
 800aca8:	4413      	add	r3, r2
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	7812      	ldrb	r2, [r2, #0]
 800acae:	701a      	strb	r2, [r3, #0]
  idx++;
 800acb0:	7dfb      	ldrb	r3, [r7, #23]
 800acb2:	3301      	adds	r3, #1
 800acb4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800acb6:	7dfb      	ldrb	r3, [r7, #23]
 800acb8:	68ba      	ldr	r2, [r7, #8]
 800acba:	4413      	add	r3, r2
 800acbc:	2203      	movs	r2, #3
 800acbe:	701a      	strb	r2, [r3, #0]
  idx++;
 800acc0:	7dfb      	ldrb	r3, [r7, #23]
 800acc2:	3301      	adds	r3, #1
 800acc4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800acc6:	e013      	b.n	800acf0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800acc8:	7dfb      	ldrb	r3, [r7, #23]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	4413      	add	r3, r2
 800acce:	693a      	ldr	r2, [r7, #16]
 800acd0:	7812      	ldrb	r2, [r2, #0]
 800acd2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	3301      	adds	r3, #1
 800acd8:	613b      	str	r3, [r7, #16]
    idx++;
 800acda:	7dfb      	ldrb	r3, [r7, #23]
 800acdc:	3301      	adds	r3, #1
 800acde:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ace0:	7dfb      	ldrb	r3, [r7, #23]
 800ace2:	68ba      	ldr	r2, [r7, #8]
 800ace4:	4413      	add	r3, r2
 800ace6:	2200      	movs	r2, #0
 800ace8:	701a      	strb	r2, [r3, #0]
    idx++;
 800acea:	7dfb      	ldrb	r3, [r7, #23]
 800acec:	3301      	adds	r3, #1
 800acee:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d1e7      	bne.n	800acc8 <USBD_GetString+0x52>
 800acf8:	e000      	b.n	800acfc <USBD_GetString+0x86>
    return;
 800acfa:	bf00      	nop
  }
}
 800acfc:	3718      	adds	r7, #24
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}

0800ad02 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ad02:	b480      	push	{r7}
 800ad04:	b085      	sub	sp, #20
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ad12:	e005      	b.n	800ad20 <USBD_GetLen+0x1e>
  {
    len++;
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	3301      	adds	r3, #1
 800ad18:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d1f5      	bne.n	800ad14 <USBD_GetLen+0x12>
  }

  return len;
 800ad28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3714      	adds	r7, #20
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr

0800ad36 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ad36:	b580      	push	{r7, lr}
 800ad38:	b084      	sub	sp, #16
 800ad3a:	af00      	add	r7, sp, #0
 800ad3c:	60f8      	str	r0, [r7, #12]
 800ad3e:	60b9      	str	r1, [r7, #8]
 800ad40:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2202      	movs	r2, #2
 800ad46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	68ba      	ldr	r2, [r7, #8]
 800ad5a:	2100      	movs	r1, #0
 800ad5c:	68f8      	ldr	r0, [r7, #12]
 800ad5e:	f000 fcb8 	bl	800b6d2 <USBD_LL_Transmit>

  return USBD_OK;
 800ad62:	2300      	movs	r3, #0
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	68ba      	ldr	r2, [r7, #8]
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	68f8      	ldr	r0, [r7, #12]
 800ad80:	f000 fca7 	bl	800b6d2 <USBD_LL_Transmit>

  return USBD_OK;
 800ad84:	2300      	movs	r3, #0
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}

0800ad8e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ad8e:	b580      	push	{r7, lr}
 800ad90:	b084      	sub	sp, #16
 800ad92:	af00      	add	r7, sp, #0
 800ad94:	60f8      	str	r0, [r7, #12]
 800ad96:	60b9      	str	r1, [r7, #8]
 800ad98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	2203      	movs	r2, #3
 800ad9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	68ba      	ldr	r2, [r7, #8]
 800adb6:	2100      	movs	r1, #0
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f000 fcab 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adbe:	2300      	movs	r3, #0
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3710      	adds	r7, #16
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	60f8      	str	r0, [r7, #12]
 800add0:	60b9      	str	r1, [r7, #8]
 800add2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	2100      	movs	r1, #0
 800adda:	68f8      	ldr	r0, [r7, #12]
 800addc:	f000 fc9a 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ade0:	2300      	movs	r3, #0
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}

0800adea <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800adea:	b580      	push	{r7, lr}
 800adec:	b082      	sub	sp, #8
 800adee:	af00      	add	r7, sp, #0
 800adf0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2204      	movs	r2, #4
 800adf6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800adfa:	2300      	movs	r3, #0
 800adfc:	2200      	movs	r2, #0
 800adfe:	2100      	movs	r1, #0
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 fc66 	bl	800b6d2 <USBD_LL_Transmit>

  return USBD_OK;
 800ae06:	2300      	movs	r3, #0
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3708      	adds	r7, #8
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2205      	movs	r2, #5
 800ae1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ae20:	2300      	movs	r3, #0
 800ae22:	2200      	movs	r2, #0
 800ae24:	2100      	movs	r1, #0
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fc74 	bl	800b714 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3708      	adds	r7, #8
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
	...

0800ae38 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	4912      	ldr	r1, [pc, #72]	@ (800ae88 <MX_USB_Device_Init+0x50>)
 800ae40:	4812      	ldr	r0, [pc, #72]	@ (800ae8c <MX_USB_Device_Init+0x54>)
 800ae42:	f7fe fed9 	bl	8009bf8 <USBD_Init>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d001      	beq.n	800ae50 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800ae4c:	f7f5 fcfb 	bl	8000846 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ae50:	490f      	ldr	r1, [pc, #60]	@ (800ae90 <MX_USB_Device_Init+0x58>)
 800ae52:	480e      	ldr	r0, [pc, #56]	@ (800ae8c <MX_USB_Device_Init+0x54>)
 800ae54:	f7fe ff00 	bl	8009c58 <USBD_RegisterClass>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d001      	beq.n	800ae62 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800ae5e:	f7f5 fcf2 	bl	8000846 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ae62:	490c      	ldr	r1, [pc, #48]	@ (800ae94 <MX_USB_Device_Init+0x5c>)
 800ae64:	4809      	ldr	r0, [pc, #36]	@ (800ae8c <MX_USB_Device_Init+0x54>)
 800ae66:	f7fe fe21 	bl	8009aac <USBD_CDC_RegisterInterface>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d001      	beq.n	800ae74 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800ae70:	f7f5 fce9 	bl	8000846 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ae74:	4805      	ldr	r0, [pc, #20]	@ (800ae8c <MX_USB_Device_Init+0x54>)
 800ae76:	f7fe ff16 	bl	8009ca6 <USBD_Start>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d001      	beq.n	800ae84 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800ae80:	f7f5 fce1 	bl	8000846 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800ae84:	bf00      	nop
 800ae86:	bd80      	pop	{r7, pc}
 800ae88:	20000184 	.word	0x20000184
 800ae8c:	20000c1c 	.word	0x20000c1c
 800ae90:	2000006c 	.word	0x2000006c
 800ae94:	20000170 	.word	0x20000170

0800ae98 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	4905      	ldr	r1, [pc, #20]	@ (800aeb4 <CDC_Init_FS+0x1c>)
 800aea0:	4805      	ldr	r0, [pc, #20]	@ (800aeb8 <CDC_Init_FS+0x20>)
 800aea2:	f7fe fe18 	bl	8009ad6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aea6:	4905      	ldr	r1, [pc, #20]	@ (800aebc <CDC_Init_FS+0x24>)
 800aea8:	4803      	ldr	r0, [pc, #12]	@ (800aeb8 <CDC_Init_FS+0x20>)
 800aeaa:	f7fe fe32 	bl	8009b12 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aeae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	bd80      	pop	{r7, pc}
 800aeb4:	200012ec 	.word	0x200012ec
 800aeb8:	20000c1c 	.word	0x20000c1c
 800aebc:	20000eec 	.word	0x20000eec

0800aec0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aec0:	b480      	push	{r7}
 800aec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aec4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	4603      	mov	r3, r0
 800aed8:	6039      	str	r1, [r7, #0]
 800aeda:	71fb      	strb	r3, [r7, #7]
 800aedc:	4613      	mov	r3, r2
 800aede:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aee0:	79fb      	ldrb	r3, [r7, #7]
 800aee2:	2b23      	cmp	r3, #35	@ 0x23
 800aee4:	d84a      	bhi.n	800af7c <CDC_Control_FS+0xac>
 800aee6:	a201      	add	r2, pc, #4	@ (adr r2, 800aeec <CDC_Control_FS+0x1c>)
 800aee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeec:	0800af7d 	.word	0x0800af7d
 800aef0:	0800af7d 	.word	0x0800af7d
 800aef4:	0800af7d 	.word	0x0800af7d
 800aef8:	0800af7d 	.word	0x0800af7d
 800aefc:	0800af7d 	.word	0x0800af7d
 800af00:	0800af7d 	.word	0x0800af7d
 800af04:	0800af7d 	.word	0x0800af7d
 800af08:	0800af7d 	.word	0x0800af7d
 800af0c:	0800af7d 	.word	0x0800af7d
 800af10:	0800af7d 	.word	0x0800af7d
 800af14:	0800af7d 	.word	0x0800af7d
 800af18:	0800af7d 	.word	0x0800af7d
 800af1c:	0800af7d 	.word	0x0800af7d
 800af20:	0800af7d 	.word	0x0800af7d
 800af24:	0800af7d 	.word	0x0800af7d
 800af28:	0800af7d 	.word	0x0800af7d
 800af2c:	0800af7d 	.word	0x0800af7d
 800af30:	0800af7d 	.word	0x0800af7d
 800af34:	0800af7d 	.word	0x0800af7d
 800af38:	0800af7d 	.word	0x0800af7d
 800af3c:	0800af7d 	.word	0x0800af7d
 800af40:	0800af7d 	.word	0x0800af7d
 800af44:	0800af7d 	.word	0x0800af7d
 800af48:	0800af7d 	.word	0x0800af7d
 800af4c:	0800af7d 	.word	0x0800af7d
 800af50:	0800af7d 	.word	0x0800af7d
 800af54:	0800af7d 	.word	0x0800af7d
 800af58:	0800af7d 	.word	0x0800af7d
 800af5c:	0800af7d 	.word	0x0800af7d
 800af60:	0800af7d 	.word	0x0800af7d
 800af64:	0800af7d 	.word	0x0800af7d
 800af68:	0800af7d 	.word	0x0800af7d
 800af6c:	0800af7d 	.word	0x0800af7d
 800af70:	0800af7d 	.word	0x0800af7d
 800af74:	0800af7d 	.word	0x0800af7d
 800af78:	0800af7d 	.word	0x0800af7d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800af7c:	bf00      	nop
  }

  return (USBD_OK);
 800af7e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800af80:	4618      	mov	r0, r3
 800af82:	370c      	adds	r7, #12
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800af96:	6879      	ldr	r1, [r7, #4]
 800af98:	4805      	ldr	r0, [pc, #20]	@ (800afb0 <CDC_Receive_FS+0x24>)
 800af9a:	f7fe fdba 	bl	8009b12 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800af9e:	4804      	ldr	r0, [pc, #16]	@ (800afb0 <CDC_Receive_FS+0x24>)
 800afa0:	f7fe fe00 	bl	8009ba4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800afa4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3708      	adds	r7, #8
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	20000c1c 	.word	0x20000c1c

0800afb4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b084      	sub	sp, #16
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	460b      	mov	r3, r1
 800afbe:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800afc0:	2300      	movs	r3, #0
 800afc2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800afc4:	4b0d      	ldr	r3, [pc, #52]	@ (800affc <CDC_Transmit_FS+0x48>)
 800afc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800afca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d001      	beq.n	800afda <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800afd6:	2301      	movs	r3, #1
 800afd8:	e00b      	b.n	800aff2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800afda:	887b      	ldrh	r3, [r7, #2]
 800afdc:	461a      	mov	r2, r3
 800afde:	6879      	ldr	r1, [r7, #4]
 800afe0:	4806      	ldr	r0, [pc, #24]	@ (800affc <CDC_Transmit_FS+0x48>)
 800afe2:	f7fe fd78 	bl	8009ad6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800afe6:	4805      	ldr	r0, [pc, #20]	@ (800affc <CDC_Transmit_FS+0x48>)
 800afe8:	f7fe fdac 	bl	8009b44 <USBD_CDC_TransmitPacket>
 800afec:	4603      	mov	r3, r0
 800afee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	20000c1c 	.word	0x20000c1c

0800b000 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b000:	b480      	push	{r7}
 800b002:	b087      	sub	sp, #28
 800b004:	af00      	add	r7, sp, #0
 800b006:	60f8      	str	r0, [r7, #12]
 800b008:	60b9      	str	r1, [r7, #8]
 800b00a:	4613      	mov	r3, r2
 800b00c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b00e:	2300      	movs	r3, #0
 800b010:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b012:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b016:	4618      	mov	r0, r3
 800b018:	371c      	adds	r7, #28
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
	...

0800b024 <CDC_Transmit_Is_Busy>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t CDC_Transmit_Is_Busy(void)
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b02a:	4b09      	ldr	r3, [pc, #36]	@ (800b050 <CDC_Transmit_Is_Busy+0x2c>)
 800b02c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b030:	607b      	str	r3, [r7, #4]
  if (hcdc->TxState != 0)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d001      	beq.n	800b040 <CDC_Transmit_Is_Busy+0x1c>
  {
    return USBD_BUSY;
 800b03c:	2301      	movs	r3, #1
 800b03e:	e000      	b.n	800b042 <CDC_Transmit_Is_Busy+0x1e>
  }  
  else
  {
    return USBD_OK;
 800b040:	2300      	movs	r3, #0
  }
}
 800b042:	4618      	mov	r0, r3
 800b044:	370c      	adds	r7, #12
 800b046:	46bd      	mov	sp, r7
 800b048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop
 800b050:	20000c1c 	.word	0x20000c1c

0800b054 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	4603      	mov	r3, r0
 800b05c:	6039      	str	r1, [r7, #0]
 800b05e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	2212      	movs	r2, #18
 800b064:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800b066:	4b03      	ldr	r3, [pc, #12]	@ (800b074 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800b068:	4618      	mov	r0, r3
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr
 800b074:	200001a4 	.word	0x200001a4

0800b078 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b078:	b480      	push	{r7}
 800b07a:	b083      	sub	sp, #12
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	4603      	mov	r3, r0
 800b080:	6039      	str	r1, [r7, #0]
 800b082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	2204      	movs	r2, #4
 800b088:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b08a:	4b03      	ldr	r3, [pc, #12]	@ (800b098 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr
 800b098:	200001b8 	.word	0x200001b8

0800b09c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	6039      	str	r1, [r7, #0]
 800b0a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b0a8:	79fb      	ldrb	r3, [r7, #7]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d105      	bne.n	800b0ba <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	4907      	ldr	r1, [pc, #28]	@ (800b0d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b0b2:	4808      	ldr	r0, [pc, #32]	@ (800b0d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b0b4:	f7ff fddf 	bl	800ac76 <USBD_GetString>
 800b0b8:	e004      	b.n	800b0c4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b0ba:	683a      	ldr	r2, [r7, #0]
 800b0bc:	4904      	ldr	r1, [pc, #16]	@ (800b0d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b0be:	4805      	ldr	r0, [pc, #20]	@ (800b0d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b0c0:	f7ff fdd9 	bl	800ac76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0c4:	4b02      	ldr	r3, [pc, #8]	@ (800b0d0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3708      	adds	r7, #8
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	200016ec 	.word	0x200016ec
 800b0d4:	0800c98c 	.word	0x0800c98c

0800b0d8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	4603      	mov	r3, r0
 800b0e0:	6039      	str	r1, [r7, #0]
 800b0e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b0e4:	683a      	ldr	r2, [r7, #0]
 800b0e6:	4904      	ldr	r1, [pc, #16]	@ (800b0f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800b0e8:	4804      	ldr	r0, [pc, #16]	@ (800b0fc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800b0ea:	f7ff fdc4 	bl	800ac76 <USBD_GetString>
  return USBD_StrDesc;
 800b0ee:	4b02      	ldr	r3, [pc, #8]	@ (800b0f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3708      	adds	r7, #8
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}
 800b0f8:	200016ec 	.word	0x200016ec
 800b0fc:	0800c9a4 	.word	0x0800c9a4

0800b100 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	4603      	mov	r3, r0
 800b108:	6039      	str	r1, [r7, #0]
 800b10a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	221a      	movs	r2, #26
 800b110:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b112:	f000 f843 	bl	800b19c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b116:	4b02      	ldr	r3, [pc, #8]	@ (800b120 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	200001bc 	.word	0x200001bc

0800b124 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	af00      	add	r7, sp, #0
 800b12a:	4603      	mov	r3, r0
 800b12c:	6039      	str	r1, [r7, #0]
 800b12e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b130:	79fb      	ldrb	r3, [r7, #7]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d105      	bne.n	800b142 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b136:	683a      	ldr	r2, [r7, #0]
 800b138:	4907      	ldr	r1, [pc, #28]	@ (800b158 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b13a:	4808      	ldr	r0, [pc, #32]	@ (800b15c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b13c:	f7ff fd9b 	bl	800ac76 <USBD_GetString>
 800b140:	e004      	b.n	800b14c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	4904      	ldr	r1, [pc, #16]	@ (800b158 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b146:	4805      	ldr	r0, [pc, #20]	@ (800b15c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b148:	f7ff fd95 	bl	800ac76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b14c:	4b02      	ldr	r3, [pc, #8]	@ (800b158 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}
 800b156:	bf00      	nop
 800b158:	200016ec 	.word	0x200016ec
 800b15c:	0800c9b8 	.word	0x0800c9b8

0800b160 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	4603      	mov	r3, r0
 800b168:	6039      	str	r1, [r7, #0]
 800b16a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b16c:	79fb      	ldrb	r3, [r7, #7]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d105      	bne.n	800b17e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b172:	683a      	ldr	r2, [r7, #0]
 800b174:	4907      	ldr	r1, [pc, #28]	@ (800b194 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b176:	4808      	ldr	r0, [pc, #32]	@ (800b198 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b178:	f7ff fd7d 	bl	800ac76 <USBD_GetString>
 800b17c:	e004      	b.n	800b188 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b17e:	683a      	ldr	r2, [r7, #0]
 800b180:	4904      	ldr	r1, [pc, #16]	@ (800b194 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b182:	4805      	ldr	r0, [pc, #20]	@ (800b198 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b184:	f7ff fd77 	bl	800ac76 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b188:	4b02      	ldr	r3, [pc, #8]	@ (800b194 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3708      	adds	r7, #8
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	200016ec 	.word	0x200016ec
 800b198:	0800c9c4 	.word	0x0800c9c4

0800b19c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b1a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b1e0 <Get_SerialNum+0x44>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b1a8:	4b0e      	ldr	r3, [pc, #56]	@ (800b1e4 <Get_SerialNum+0x48>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b1ae:	4b0e      	ldr	r3, [pc, #56]	@ (800b1e8 <Get_SerialNum+0x4c>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	4413      	add	r3, r2
 800b1ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d009      	beq.n	800b1d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b1c2:	2208      	movs	r2, #8
 800b1c4:	4909      	ldr	r1, [pc, #36]	@ (800b1ec <Get_SerialNum+0x50>)
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	f000 f814 	bl	800b1f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b1cc:	2204      	movs	r2, #4
 800b1ce:	4908      	ldr	r1, [pc, #32]	@ (800b1f0 <Get_SerialNum+0x54>)
 800b1d0:	68b8      	ldr	r0, [r7, #8]
 800b1d2:	f000 f80f 	bl	800b1f4 <IntToUnicode>
  }
}
 800b1d6:	bf00      	nop
 800b1d8:	3710      	adds	r7, #16
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
 800b1de:	bf00      	nop
 800b1e0:	1fff7590 	.word	0x1fff7590
 800b1e4:	1fff7594 	.word	0x1fff7594
 800b1e8:	1fff7598 	.word	0x1fff7598
 800b1ec:	200001be 	.word	0x200001be
 800b1f0:	200001ce 	.word	0x200001ce

0800b1f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b087      	sub	sp, #28
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	4613      	mov	r3, r2
 800b200:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b202:	2300      	movs	r3, #0
 800b204:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b206:	2300      	movs	r3, #0
 800b208:	75fb      	strb	r3, [r7, #23]
 800b20a:	e027      	b.n	800b25c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	0f1b      	lsrs	r3, r3, #28
 800b210:	2b09      	cmp	r3, #9
 800b212:	d80b      	bhi.n	800b22c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	0f1b      	lsrs	r3, r3, #28
 800b218:	b2da      	uxtb	r2, r3
 800b21a:	7dfb      	ldrb	r3, [r7, #23]
 800b21c:	005b      	lsls	r3, r3, #1
 800b21e:	4619      	mov	r1, r3
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	440b      	add	r3, r1
 800b224:	3230      	adds	r2, #48	@ 0x30
 800b226:	b2d2      	uxtb	r2, r2
 800b228:	701a      	strb	r2, [r3, #0]
 800b22a:	e00a      	b.n	800b242 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	0f1b      	lsrs	r3, r3, #28
 800b230:	b2da      	uxtb	r2, r3
 800b232:	7dfb      	ldrb	r3, [r7, #23]
 800b234:	005b      	lsls	r3, r3, #1
 800b236:	4619      	mov	r1, r3
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	440b      	add	r3, r1
 800b23c:	3237      	adds	r2, #55	@ 0x37
 800b23e:	b2d2      	uxtb	r2, r2
 800b240:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	011b      	lsls	r3, r3, #4
 800b246:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b248:	7dfb      	ldrb	r3, [r7, #23]
 800b24a:	005b      	lsls	r3, r3, #1
 800b24c:	3301      	adds	r3, #1
 800b24e:	68ba      	ldr	r2, [r7, #8]
 800b250:	4413      	add	r3, r2
 800b252:	2200      	movs	r2, #0
 800b254:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b256:	7dfb      	ldrb	r3, [r7, #23]
 800b258:	3301      	adds	r3, #1
 800b25a:	75fb      	strb	r3, [r7, #23]
 800b25c:	7dfa      	ldrb	r2, [r7, #23]
 800b25e:	79fb      	ldrb	r3, [r7, #7]
 800b260:	429a      	cmp	r2, r3
 800b262:	d3d3      	bcc.n	800b20c <IntToUnicode+0x18>
  }
}
 800b264:	bf00      	nop
 800b266:	bf00      	nop
 800b268:	371c      	adds	r7, #28
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr
	...

0800b274 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b094      	sub	sp, #80	@ 0x50
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b27c:	f107 030c 	add.w	r3, r7, #12
 800b280:	2244      	movs	r2, #68	@ 0x44
 800b282:	2100      	movs	r1, #0
 800b284:	4618      	mov	r0, r3
 800b286:	f000 fd03 	bl	800bc90 <memset>
  if(pcdHandle->Instance==USB)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	4a15      	ldr	r2, [pc, #84]	@ (800b2e4 <HAL_PCD_MspInit+0x70>)
 800b290:	4293      	cmp	r3, r2
 800b292:	d122      	bne.n	800b2da <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b294:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b298:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800b29a:	2300      	movs	r3, #0
 800b29c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b29e:	f107 030c 	add.w	r3, r7, #12
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f7f9 fd6a 	bl	8004d7c <HAL_RCCEx_PeriphCLKConfig>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d001      	beq.n	800b2b2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800b2ae:	f7f5 faca 	bl	8000846 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b2e8 <HAL_PCD_MspInit+0x74>)
 800b2b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2b6:	4a0c      	ldr	r2, [pc, #48]	@ (800b2e8 <HAL_PCD_MspInit+0x74>)
 800b2b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b2bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800b2be:	4b0a      	ldr	r3, [pc, #40]	@ (800b2e8 <HAL_PCD_MspInit+0x74>)
 800b2c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2c6:	60bb      	str	r3, [r7, #8]
 800b2c8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	2100      	movs	r1, #0
 800b2ce:	2014      	movs	r0, #20
 800b2d0:	f7f6 fd33 	bl	8001d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b2d4:	2014      	movs	r0, #20
 800b2d6:	f7f6 fd4a 	bl	8001d6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b2da:	bf00      	nop
 800b2dc:	3750      	adds	r7, #80	@ 0x50
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}
 800b2e2:	bf00      	nop
 800b2e4:	40005c00 	.word	0x40005c00
 800b2e8:	40021000 	.word	0x40021000

0800b2ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b082      	sub	sp, #8
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b300:	4619      	mov	r1, r3
 800b302:	4610      	mov	r0, r2
 800b304:	f7fe fd1a 	bl	8009d3c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800b308:	bf00      	nop
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	460b      	mov	r3, r1
 800b31a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800b322:	78fa      	ldrb	r2, [r7, #3]
 800b324:	6879      	ldr	r1, [r7, #4]
 800b326:	4613      	mov	r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	4413      	add	r3, r2
 800b32c:	00db      	lsls	r3, r3, #3
 800b32e:	440b      	add	r3, r1
 800b330:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	78fb      	ldrb	r3, [r7, #3]
 800b338:	4619      	mov	r1, r3
 800b33a:	f7fe fd54 	bl	8009de6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800b33e:	bf00      	nop
 800b340:	3708      	adds	r7, #8
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}

0800b346 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b346:	b580      	push	{r7, lr}
 800b348:	b082      	sub	sp, #8
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
 800b34e:	460b      	mov	r3, r1
 800b350:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800b358:	78fa      	ldrb	r2, [r7, #3]
 800b35a:	6879      	ldr	r1, [r7, #4]
 800b35c:	4613      	mov	r3, r2
 800b35e:	009b      	lsls	r3, r3, #2
 800b360:	4413      	add	r3, r2
 800b362:	00db      	lsls	r3, r3, #3
 800b364:	440b      	add	r3, r1
 800b366:	3324      	adds	r3, #36	@ 0x24
 800b368:	681a      	ldr	r2, [r3, #0]
 800b36a:	78fb      	ldrb	r3, [r7, #3]
 800b36c:	4619      	mov	r1, r3
 800b36e:	f7fe fd9d 	bl	8009eac <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800b372:	bf00      	nop
 800b374:	3708      	adds	r7, #8
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b082      	sub	sp, #8
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fe feb1 	bl	800a0f0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800b38e:	bf00      	nop
 800b390:	3708      	adds	r7, #8
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	795b      	ldrb	r3, [r3, #5]
 800b3a6:	2b02      	cmp	r3, #2
 800b3a8:	d001      	beq.n	800b3ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b3aa:	f7f5 fa4c 	bl	8000846 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b3b4:	7bfa      	ldrb	r2, [r7, #15]
 800b3b6:	4611      	mov	r1, r2
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f7fe fe5b 	bl	800a074 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7fe fe07 	bl	8009fd8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800b3ca:	bf00      	nop
 800b3cc:	3710      	adds	r7, #16
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
	...

0800b3d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b082      	sub	sp, #8
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7fe fe56 	bl	800a094 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	7a5b      	ldrb	r3, [r3, #9]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d005      	beq.n	800b3fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b3f0:	4b04      	ldr	r3, [pc, #16]	@ (800b404 <HAL_PCD_SuspendCallback+0x30>)
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	4a03      	ldr	r2, [pc, #12]	@ (800b404 <HAL_PCD_SuspendCallback+0x30>)
 800b3f6:	f043 0306 	orr.w	r3, r3, #6
 800b3fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800b3fc:	bf00      	nop
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	e000ed00 	.word	0xe000ed00

0800b408 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b082      	sub	sp, #8
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	7a5b      	ldrb	r3, [r3, #9]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d007      	beq.n	800b428 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b418:	4b08      	ldr	r3, [pc, #32]	@ (800b43c <HAL_PCD_ResumeCallback+0x34>)
 800b41a:	691b      	ldr	r3, [r3, #16]
 800b41c:	4a07      	ldr	r2, [pc, #28]	@ (800b43c <HAL_PCD_ResumeCallback+0x34>)
 800b41e:	f023 0306 	bic.w	r3, r3, #6
 800b422:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b424:	f000 f9f8 	bl	800b818 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b42e:	4618      	mov	r0, r3
 800b430:	f7fe fe46 	bl	800a0c0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800b434:	bf00      	nop
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}
 800b43c:	e000ed00 	.word	0xe000ed00

0800b440 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800b448:	4a2b      	ldr	r2, [pc, #172]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	4a29      	ldr	r2, [pc, #164]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b454:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800b458:	4b27      	ldr	r3, [pc, #156]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b45a:	4a28      	ldr	r2, [pc, #160]	@ (800b4fc <USBD_LL_Init+0xbc>)
 800b45c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b45e:	4b26      	ldr	r3, [pc, #152]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b460:	2208      	movs	r2, #8
 800b462:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b464:	4b24      	ldr	r3, [pc, #144]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b466:	2202      	movs	r2, #2
 800b468:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b46a:	4b23      	ldr	r3, [pc, #140]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b46c:	2202      	movs	r2, #2
 800b46e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800b470:	4b21      	ldr	r3, [pc, #132]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b472:	2200      	movs	r2, #0
 800b474:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b476:	4b20      	ldr	r3, [pc, #128]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b478:	2200      	movs	r2, #0
 800b47a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b47c:	4b1e      	ldr	r3, [pc, #120]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b47e:	2200      	movs	r2, #0
 800b480:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b482:	4b1d      	ldr	r3, [pc, #116]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b484:	2200      	movs	r2, #0
 800b486:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b488:	481b      	ldr	r0, [pc, #108]	@ (800b4f8 <USBD_LL_Init+0xb8>)
 800b48a:	f7f7 f994 	bl	80027b6 <HAL_PCD_Init>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d001      	beq.n	800b498 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800b494:	f7f5 f9d7 	bl	8000846 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b49e:	2318      	movs	r3, #24
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	f7f8 fe1b 	bl	80040de <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b4ae:	2358      	movs	r3, #88	@ 0x58
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	2180      	movs	r1, #128	@ 0x80
 800b4b4:	f7f8 fe13 	bl	80040de <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b4be:	23c0      	movs	r3, #192	@ 0xc0
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	2181      	movs	r1, #129	@ 0x81
 800b4c4:	f7f8 fe0b 	bl	80040de <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b4ce:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	2101      	movs	r1, #1
 800b4d6:	f7f8 fe02 	bl	80040de <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b4e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	2182      	movs	r1, #130	@ 0x82
 800b4e8:	f7f8 fdf9 	bl	80040de <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b4ec:	2300      	movs	r3, #0
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3708      	adds	r7, #8
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}
 800b4f6:	bf00      	nop
 800b4f8:	200018ec 	.word	0x200018ec
 800b4fc:	40005c00 	.word	0x40005c00

0800b500 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b508:	2300      	movs	r3, #0
 800b50a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b50c:	2300      	movs	r3, #0
 800b50e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b516:	4618      	mov	r0, r3
 800b518:	f7f7 fa1b 	bl	8002952 <HAL_PCD_Start>
 800b51c:	4603      	mov	r3, r0
 800b51e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b520:	7bfb      	ldrb	r3, [r7, #15]
 800b522:	4618      	mov	r0, r3
 800b524:	f000 f97e 	bl	800b824 <USBD_Get_USB_Status>
 800b528:	4603      	mov	r3, r0
 800b52a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b52c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}

0800b536 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b536:	b580      	push	{r7, lr}
 800b538:	b084      	sub	sp, #16
 800b53a:	af00      	add	r7, sp, #0
 800b53c:	6078      	str	r0, [r7, #4]
 800b53e:	4608      	mov	r0, r1
 800b540:	4611      	mov	r1, r2
 800b542:	461a      	mov	r2, r3
 800b544:	4603      	mov	r3, r0
 800b546:	70fb      	strb	r3, [r7, #3]
 800b548:	460b      	mov	r3, r1
 800b54a:	70bb      	strb	r3, [r7, #2]
 800b54c:	4613      	mov	r3, r2
 800b54e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b550:	2300      	movs	r3, #0
 800b552:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b554:	2300      	movs	r3, #0
 800b556:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b55e:	78bb      	ldrb	r3, [r7, #2]
 800b560:	883a      	ldrh	r2, [r7, #0]
 800b562:	78f9      	ldrb	r1, [r7, #3]
 800b564:	f7f7 fb62 	bl	8002c2c <HAL_PCD_EP_Open>
 800b568:	4603      	mov	r3, r0
 800b56a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b56c:	7bfb      	ldrb	r3, [r7, #15]
 800b56e:	4618      	mov	r0, r3
 800b570:	f000 f958 	bl	800b824 <USBD_Get_USB_Status>
 800b574:	4603      	mov	r3, r0
 800b576:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b578:	7bbb      	ldrb	r3, [r7, #14]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3710      	adds	r7, #16
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}

0800b582 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b582:	b580      	push	{r7, lr}
 800b584:	b084      	sub	sp, #16
 800b586:	af00      	add	r7, sp, #0
 800b588:	6078      	str	r0, [r7, #4]
 800b58a:	460b      	mov	r3, r1
 800b58c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b58e:	2300      	movs	r3, #0
 800b590:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b592:	2300      	movs	r3, #0
 800b594:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b59c:	78fa      	ldrb	r2, [r7, #3]
 800b59e:	4611      	mov	r1, r2
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7f7 fba2 	bl	8002cea <HAL_PCD_EP_Close>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5aa:	7bfb      	ldrb	r3, [r7, #15]
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	f000 f939 	bl	800b824 <USBD_Get_USB_Status>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3710      	adds	r7, #16
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	460b      	mov	r3, r1
 800b5ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b5da:	78fa      	ldrb	r2, [r7, #3]
 800b5dc:	4611      	mov	r1, r2
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f7f7 fc4b 	bl	8002e7a <HAL_PCD_EP_SetStall>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5e8:	7bfb      	ldrb	r3, [r7, #15]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f000 f91a 	bl	800b824 <USBD_Get_USB_Status>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}

0800b5fe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5fe:	b580      	push	{r7, lr}
 800b600:	b084      	sub	sp, #16
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
 800b606:	460b      	mov	r3, r1
 800b608:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b60a:	2300      	movs	r3, #0
 800b60c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b60e:	2300      	movs	r3, #0
 800b610:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b618:	78fa      	ldrb	r2, [r7, #3]
 800b61a:	4611      	mov	r1, r2
 800b61c:	4618      	mov	r0, r3
 800b61e:	f7f7 fc7e 	bl	8002f1e <HAL_PCD_EP_ClrStall>
 800b622:	4603      	mov	r3, r0
 800b624:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b626:	7bfb      	ldrb	r3, [r7, #15]
 800b628:	4618      	mov	r0, r3
 800b62a:	f000 f8fb 	bl	800b824 <USBD_Get_USB_Status>
 800b62e:	4603      	mov	r3, r0
 800b630:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b632:	7bbb      	ldrb	r3, [r7, #14]
}
 800b634:	4618      	mov	r0, r3
 800b636:	3710      	adds	r7, #16
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}

0800b63c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b64e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b650:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b654:	2b00      	cmp	r3, #0
 800b656:	da0b      	bge.n	800b670 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b658:	78fb      	ldrb	r3, [r7, #3]
 800b65a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b65e:	68f9      	ldr	r1, [r7, #12]
 800b660:	4613      	mov	r3, r2
 800b662:	009b      	lsls	r3, r3, #2
 800b664:	4413      	add	r3, r2
 800b666:	00db      	lsls	r3, r3, #3
 800b668:	440b      	add	r3, r1
 800b66a:	3312      	adds	r3, #18
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	e00b      	b.n	800b688 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b670:	78fb      	ldrb	r3, [r7, #3]
 800b672:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b676:	68f9      	ldr	r1, [r7, #12]
 800b678:	4613      	mov	r3, r2
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4413      	add	r3, r2
 800b67e:	00db      	lsls	r3, r3, #3
 800b680:	440b      	add	r3, r1
 800b682:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b686:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3714      	adds	r7, #20
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	460b      	mov	r3, r1
 800b69e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b6ae:	78fa      	ldrb	r2, [r7, #3]
 800b6b0:	4611      	mov	r1, r2
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7f7 fa96 	bl	8002be4 <HAL_PCD_SetAddress>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6bc:	7bfb      	ldrb	r3, [r7, #15]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 f8b0 	bl	800b824 <USBD_Get_USB_Status>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b086      	sub	sp, #24
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	60f8      	str	r0, [r7, #12]
 800b6da:	607a      	str	r2, [r7, #4]
 800b6dc:	603b      	str	r3, [r7, #0]
 800b6de:	460b      	mov	r3, r1
 800b6e0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b6f0:	7af9      	ldrb	r1, [r7, #11]
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	687a      	ldr	r2, [r7, #4]
 800b6f6:	f7f7 fb89 	bl	8002e0c <HAL_PCD_EP_Transmit>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6fe:	7dfb      	ldrb	r3, [r7, #23]
 800b700:	4618      	mov	r0, r3
 800b702:	f000 f88f 	bl	800b824 <USBD_Get_USB_Status>
 800b706:	4603      	mov	r3, r0
 800b708:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b70a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b70c:	4618      	mov	r0, r3
 800b70e:	3718      	adds	r7, #24
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b086      	sub	sp, #24
 800b718:	af00      	add	r7, sp, #0
 800b71a:	60f8      	str	r0, [r7, #12]
 800b71c:	607a      	str	r2, [r7, #4]
 800b71e:	603b      	str	r3, [r7, #0]
 800b720:	460b      	mov	r3, r1
 800b722:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b724:	2300      	movs	r3, #0
 800b726:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b732:	7af9      	ldrb	r1, [r7, #11]
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	687a      	ldr	r2, [r7, #4]
 800b738:	f7f7 fb1f 	bl	8002d7a <HAL_PCD_EP_Receive>
 800b73c:	4603      	mov	r3, r0
 800b73e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b740:	7dfb      	ldrb	r3, [r7, #23]
 800b742:	4618      	mov	r0, r3
 800b744:	f000 f86e 	bl	800b824 <USBD_Get_USB_Status>
 800b748:	4603      	mov	r3, r0
 800b74a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b74c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3718      	adds	r7, #24
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}

0800b756 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b756:	b580      	push	{r7, lr}
 800b758:	b082      	sub	sp, #8
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	6078      	str	r0, [r7, #4]
 800b75e:	460b      	mov	r3, r1
 800b760:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b768:	78fa      	ldrb	r2, [r7, #3]
 800b76a:	4611      	mov	r1, r2
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7f7 fb35 	bl	8002ddc <HAL_PCD_EP_GetRxCount>
 800b772:	4603      	mov	r3, r0
}
 800b774:	4618      	mov	r0, r3
 800b776:	3708      	adds	r7, #8
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}

0800b77c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b082      	sub	sp, #8
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	460b      	mov	r3, r1
 800b786:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800b788:	78fb      	ldrb	r3, [r7, #3]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d002      	beq.n	800b794 <HAL_PCDEx_LPM_Callback+0x18>
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d013      	beq.n	800b7ba <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800b792:	e023      	b.n	800b7dc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	7a5b      	ldrb	r3, [r3, #9]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d007      	beq.n	800b7ac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b79c:	f000 f83c 	bl	800b818 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b7a0:	4b10      	ldr	r3, [pc, #64]	@ (800b7e4 <HAL_PCDEx_LPM_Callback+0x68>)
 800b7a2:	691b      	ldr	r3, [r3, #16]
 800b7a4:	4a0f      	ldr	r2, [pc, #60]	@ (800b7e4 <HAL_PCDEx_LPM_Callback+0x68>)
 800b7a6:	f023 0306 	bic.w	r3, r3, #6
 800b7aa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f7fe fc84 	bl	800a0c0 <USBD_LL_Resume>
    break;
 800b7b8:	e010      	b.n	800b7dc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f7fe fc67 	bl	800a094 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	7a5b      	ldrb	r3, [r3, #9]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d005      	beq.n	800b7da <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b7ce:	4b05      	ldr	r3, [pc, #20]	@ (800b7e4 <HAL_PCDEx_LPM_Callback+0x68>)
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	4a04      	ldr	r2, [pc, #16]	@ (800b7e4 <HAL_PCDEx_LPM_Callback+0x68>)
 800b7d4:	f043 0306 	orr.w	r3, r3, #6
 800b7d8:	6113      	str	r3, [r2, #16]
    break;
 800b7da:	bf00      	nop
}
 800b7dc:	bf00      	nop
 800b7de:	3708      	adds	r7, #8
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}
 800b7e4:	e000ed00 	.word	0xe000ed00

0800b7e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b083      	sub	sp, #12
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b7f0:	4b03      	ldr	r3, [pc, #12]	@ (800b800 <USBD_static_malloc+0x18>)
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	370c      	adds	r7, #12
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	20001bc8 	.word	0x20001bc8

0800b804 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b804:	b480      	push	{r7}
 800b806:	b083      	sub	sp, #12
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]

}
 800b80c:	bf00      	nop
 800b80e:	370c      	adds	r7, #12
 800b810:	46bd      	mov	sp, r7
 800b812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b816:	4770      	bx	lr

0800b818 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b81c:	f7f4 ffc8 	bl	80007b0 <SystemClock_Config>
}
 800b820:	bf00      	nop
 800b822:	bd80      	pop	{r7, pc}

0800b824 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b824:	b480      	push	{r7}
 800b826:	b085      	sub	sp, #20
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b82e:	2300      	movs	r3, #0
 800b830:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b832:	79fb      	ldrb	r3, [r7, #7]
 800b834:	2b03      	cmp	r3, #3
 800b836:	d817      	bhi.n	800b868 <USBD_Get_USB_Status+0x44>
 800b838:	a201      	add	r2, pc, #4	@ (adr r2, 800b840 <USBD_Get_USB_Status+0x1c>)
 800b83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b83e:	bf00      	nop
 800b840:	0800b851 	.word	0x0800b851
 800b844:	0800b857 	.word	0x0800b857
 800b848:	0800b85d 	.word	0x0800b85d
 800b84c:	0800b863 	.word	0x0800b863
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b850:	2300      	movs	r3, #0
 800b852:	73fb      	strb	r3, [r7, #15]
    break;
 800b854:	e00b      	b.n	800b86e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b856:	2303      	movs	r3, #3
 800b858:	73fb      	strb	r3, [r7, #15]
    break;
 800b85a:	e008      	b.n	800b86e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b85c:	2301      	movs	r3, #1
 800b85e:	73fb      	strb	r3, [r7, #15]
    break;
 800b860:	e005      	b.n	800b86e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b862:	2303      	movs	r3, #3
 800b864:	73fb      	strb	r3, [r7, #15]
    break;
 800b866:	e002      	b.n	800b86e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b868:	2303      	movs	r3, #3
 800b86a:	73fb      	strb	r3, [r7, #15]
    break;
 800b86c:	bf00      	nop
  }
  return usb_status;
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b870:	4618      	mov	r0, r3
 800b872:	3714      	adds	r7, #20
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <std>:
 800b87c:	2300      	movs	r3, #0
 800b87e:	b510      	push	{r4, lr}
 800b880:	4604      	mov	r4, r0
 800b882:	e9c0 3300 	strd	r3, r3, [r0]
 800b886:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b88a:	6083      	str	r3, [r0, #8]
 800b88c:	8181      	strh	r1, [r0, #12]
 800b88e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b890:	81c2      	strh	r2, [r0, #14]
 800b892:	6183      	str	r3, [r0, #24]
 800b894:	4619      	mov	r1, r3
 800b896:	2208      	movs	r2, #8
 800b898:	305c      	adds	r0, #92	@ 0x5c
 800b89a:	f000 f9f9 	bl	800bc90 <memset>
 800b89e:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d4 <std+0x58>)
 800b8a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d8 <std+0x5c>)
 800b8a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b8dc <std+0x60>)
 800b8a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e0 <std+0x64>)
 800b8ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e4 <std+0x68>)
 800b8b0:	6224      	str	r4, [r4, #32]
 800b8b2:	429c      	cmp	r4, r3
 800b8b4:	d006      	beq.n	800b8c4 <std+0x48>
 800b8b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8ba:	4294      	cmp	r4, r2
 800b8bc:	d002      	beq.n	800b8c4 <std+0x48>
 800b8be:	33d0      	adds	r3, #208	@ 0xd0
 800b8c0:	429c      	cmp	r4, r3
 800b8c2:	d105      	bne.n	800b8d0 <std+0x54>
 800b8c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8cc:	f000 ba58 	b.w	800bd80 <__retarget_lock_init_recursive>
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0800bae1 	.word	0x0800bae1
 800b8d8:	0800bb03 	.word	0x0800bb03
 800b8dc:	0800bb3b 	.word	0x0800bb3b
 800b8e0:	0800bb5f 	.word	0x0800bb5f
 800b8e4:	20001de8 	.word	0x20001de8

0800b8e8 <stdio_exit_handler>:
 800b8e8:	4a02      	ldr	r2, [pc, #8]	@ (800b8f4 <stdio_exit_handler+0xc>)
 800b8ea:	4903      	ldr	r1, [pc, #12]	@ (800b8f8 <stdio_exit_handler+0x10>)
 800b8ec:	4803      	ldr	r0, [pc, #12]	@ (800b8fc <stdio_exit_handler+0x14>)
 800b8ee:	f000 b869 	b.w	800b9c4 <_fwalk_sglue>
 800b8f2:	bf00      	nop
 800b8f4:	200001d8 	.word	0x200001d8
 800b8f8:	0800c63d 	.word	0x0800c63d
 800b8fc:	200001e8 	.word	0x200001e8

0800b900 <cleanup_stdio>:
 800b900:	6841      	ldr	r1, [r0, #4]
 800b902:	4b0c      	ldr	r3, [pc, #48]	@ (800b934 <cleanup_stdio+0x34>)
 800b904:	4299      	cmp	r1, r3
 800b906:	b510      	push	{r4, lr}
 800b908:	4604      	mov	r4, r0
 800b90a:	d001      	beq.n	800b910 <cleanup_stdio+0x10>
 800b90c:	f000 fe96 	bl	800c63c <_fflush_r>
 800b910:	68a1      	ldr	r1, [r4, #8]
 800b912:	4b09      	ldr	r3, [pc, #36]	@ (800b938 <cleanup_stdio+0x38>)
 800b914:	4299      	cmp	r1, r3
 800b916:	d002      	beq.n	800b91e <cleanup_stdio+0x1e>
 800b918:	4620      	mov	r0, r4
 800b91a:	f000 fe8f 	bl	800c63c <_fflush_r>
 800b91e:	68e1      	ldr	r1, [r4, #12]
 800b920:	4b06      	ldr	r3, [pc, #24]	@ (800b93c <cleanup_stdio+0x3c>)
 800b922:	4299      	cmp	r1, r3
 800b924:	d004      	beq.n	800b930 <cleanup_stdio+0x30>
 800b926:	4620      	mov	r0, r4
 800b928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b92c:	f000 be86 	b.w	800c63c <_fflush_r>
 800b930:	bd10      	pop	{r4, pc}
 800b932:	bf00      	nop
 800b934:	20001de8 	.word	0x20001de8
 800b938:	20001e50 	.word	0x20001e50
 800b93c:	20001eb8 	.word	0x20001eb8

0800b940 <global_stdio_init.part.0>:
 800b940:	b510      	push	{r4, lr}
 800b942:	4b0b      	ldr	r3, [pc, #44]	@ (800b970 <global_stdio_init.part.0+0x30>)
 800b944:	4c0b      	ldr	r4, [pc, #44]	@ (800b974 <global_stdio_init.part.0+0x34>)
 800b946:	4a0c      	ldr	r2, [pc, #48]	@ (800b978 <global_stdio_init.part.0+0x38>)
 800b948:	601a      	str	r2, [r3, #0]
 800b94a:	4620      	mov	r0, r4
 800b94c:	2200      	movs	r2, #0
 800b94e:	2104      	movs	r1, #4
 800b950:	f7ff ff94 	bl	800b87c <std>
 800b954:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b958:	2201      	movs	r2, #1
 800b95a:	2109      	movs	r1, #9
 800b95c:	f7ff ff8e 	bl	800b87c <std>
 800b960:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b964:	2202      	movs	r2, #2
 800b966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b96a:	2112      	movs	r1, #18
 800b96c:	f7ff bf86 	b.w	800b87c <std>
 800b970:	20001f20 	.word	0x20001f20
 800b974:	20001de8 	.word	0x20001de8
 800b978:	0800b8e9 	.word	0x0800b8e9

0800b97c <__sfp_lock_acquire>:
 800b97c:	4801      	ldr	r0, [pc, #4]	@ (800b984 <__sfp_lock_acquire+0x8>)
 800b97e:	f000 ba00 	b.w	800bd82 <__retarget_lock_acquire_recursive>
 800b982:	bf00      	nop
 800b984:	20001f29 	.word	0x20001f29

0800b988 <__sfp_lock_release>:
 800b988:	4801      	ldr	r0, [pc, #4]	@ (800b990 <__sfp_lock_release+0x8>)
 800b98a:	f000 b9fb 	b.w	800bd84 <__retarget_lock_release_recursive>
 800b98e:	bf00      	nop
 800b990:	20001f29 	.word	0x20001f29

0800b994 <__sinit>:
 800b994:	b510      	push	{r4, lr}
 800b996:	4604      	mov	r4, r0
 800b998:	f7ff fff0 	bl	800b97c <__sfp_lock_acquire>
 800b99c:	6a23      	ldr	r3, [r4, #32]
 800b99e:	b11b      	cbz	r3, 800b9a8 <__sinit+0x14>
 800b9a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a4:	f7ff bff0 	b.w	800b988 <__sfp_lock_release>
 800b9a8:	4b04      	ldr	r3, [pc, #16]	@ (800b9bc <__sinit+0x28>)
 800b9aa:	6223      	str	r3, [r4, #32]
 800b9ac:	4b04      	ldr	r3, [pc, #16]	@ (800b9c0 <__sinit+0x2c>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d1f5      	bne.n	800b9a0 <__sinit+0xc>
 800b9b4:	f7ff ffc4 	bl	800b940 <global_stdio_init.part.0>
 800b9b8:	e7f2      	b.n	800b9a0 <__sinit+0xc>
 800b9ba:	bf00      	nop
 800b9bc:	0800b901 	.word	0x0800b901
 800b9c0:	20001f20 	.word	0x20001f20

0800b9c4 <_fwalk_sglue>:
 800b9c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9c8:	4607      	mov	r7, r0
 800b9ca:	4688      	mov	r8, r1
 800b9cc:	4614      	mov	r4, r2
 800b9ce:	2600      	movs	r6, #0
 800b9d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9d4:	f1b9 0901 	subs.w	r9, r9, #1
 800b9d8:	d505      	bpl.n	800b9e6 <_fwalk_sglue+0x22>
 800b9da:	6824      	ldr	r4, [r4, #0]
 800b9dc:	2c00      	cmp	r4, #0
 800b9de:	d1f7      	bne.n	800b9d0 <_fwalk_sglue+0xc>
 800b9e0:	4630      	mov	r0, r6
 800b9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9e6:	89ab      	ldrh	r3, [r5, #12]
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d907      	bls.n	800b9fc <_fwalk_sglue+0x38>
 800b9ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	d003      	beq.n	800b9fc <_fwalk_sglue+0x38>
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	4638      	mov	r0, r7
 800b9f8:	47c0      	blx	r8
 800b9fa:	4306      	orrs	r6, r0
 800b9fc:	3568      	adds	r5, #104	@ 0x68
 800b9fe:	e7e9      	b.n	800b9d4 <_fwalk_sglue+0x10>

0800ba00 <iprintf>:
 800ba00:	b40f      	push	{r0, r1, r2, r3}
 800ba02:	b507      	push	{r0, r1, r2, lr}
 800ba04:	4906      	ldr	r1, [pc, #24]	@ (800ba20 <iprintf+0x20>)
 800ba06:	ab04      	add	r3, sp, #16
 800ba08:	6808      	ldr	r0, [r1, #0]
 800ba0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba0e:	6881      	ldr	r1, [r0, #8]
 800ba10:	9301      	str	r3, [sp, #4]
 800ba12:	f000 fae9 	bl	800bfe8 <_vfiprintf_r>
 800ba16:	b003      	add	sp, #12
 800ba18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba1c:	b004      	add	sp, #16
 800ba1e:	4770      	bx	lr
 800ba20:	200001e4 	.word	0x200001e4

0800ba24 <_puts_r>:
 800ba24:	6a03      	ldr	r3, [r0, #32]
 800ba26:	b570      	push	{r4, r5, r6, lr}
 800ba28:	6884      	ldr	r4, [r0, #8]
 800ba2a:	4605      	mov	r5, r0
 800ba2c:	460e      	mov	r6, r1
 800ba2e:	b90b      	cbnz	r3, 800ba34 <_puts_r+0x10>
 800ba30:	f7ff ffb0 	bl	800b994 <__sinit>
 800ba34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba36:	07db      	lsls	r3, r3, #31
 800ba38:	d405      	bmi.n	800ba46 <_puts_r+0x22>
 800ba3a:	89a3      	ldrh	r3, [r4, #12]
 800ba3c:	0598      	lsls	r0, r3, #22
 800ba3e:	d402      	bmi.n	800ba46 <_puts_r+0x22>
 800ba40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba42:	f000 f99e 	bl	800bd82 <__retarget_lock_acquire_recursive>
 800ba46:	89a3      	ldrh	r3, [r4, #12]
 800ba48:	0719      	lsls	r1, r3, #28
 800ba4a:	d502      	bpl.n	800ba52 <_puts_r+0x2e>
 800ba4c:	6923      	ldr	r3, [r4, #16]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d135      	bne.n	800babe <_puts_r+0x9a>
 800ba52:	4621      	mov	r1, r4
 800ba54:	4628      	mov	r0, r5
 800ba56:	f000 f8c5 	bl	800bbe4 <__swsetup_r>
 800ba5a:	b380      	cbz	r0, 800babe <_puts_r+0x9a>
 800ba5c:	f04f 35ff 	mov.w	r5, #4294967295
 800ba60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba62:	07da      	lsls	r2, r3, #31
 800ba64:	d405      	bmi.n	800ba72 <_puts_r+0x4e>
 800ba66:	89a3      	ldrh	r3, [r4, #12]
 800ba68:	059b      	lsls	r3, r3, #22
 800ba6a:	d402      	bmi.n	800ba72 <_puts_r+0x4e>
 800ba6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba6e:	f000 f989 	bl	800bd84 <__retarget_lock_release_recursive>
 800ba72:	4628      	mov	r0, r5
 800ba74:	bd70      	pop	{r4, r5, r6, pc}
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	da04      	bge.n	800ba84 <_puts_r+0x60>
 800ba7a:	69a2      	ldr	r2, [r4, #24]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	dc17      	bgt.n	800bab0 <_puts_r+0x8c>
 800ba80:	290a      	cmp	r1, #10
 800ba82:	d015      	beq.n	800bab0 <_puts_r+0x8c>
 800ba84:	6823      	ldr	r3, [r4, #0]
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	6022      	str	r2, [r4, #0]
 800ba8a:	7019      	strb	r1, [r3, #0]
 800ba8c:	68a3      	ldr	r3, [r4, #8]
 800ba8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ba92:	3b01      	subs	r3, #1
 800ba94:	60a3      	str	r3, [r4, #8]
 800ba96:	2900      	cmp	r1, #0
 800ba98:	d1ed      	bne.n	800ba76 <_puts_r+0x52>
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	da11      	bge.n	800bac2 <_puts_r+0x9e>
 800ba9e:	4622      	mov	r2, r4
 800baa0:	210a      	movs	r1, #10
 800baa2:	4628      	mov	r0, r5
 800baa4:	f000 f85f 	bl	800bb66 <__swbuf_r>
 800baa8:	3001      	adds	r0, #1
 800baaa:	d0d7      	beq.n	800ba5c <_puts_r+0x38>
 800baac:	250a      	movs	r5, #10
 800baae:	e7d7      	b.n	800ba60 <_puts_r+0x3c>
 800bab0:	4622      	mov	r2, r4
 800bab2:	4628      	mov	r0, r5
 800bab4:	f000 f857 	bl	800bb66 <__swbuf_r>
 800bab8:	3001      	adds	r0, #1
 800baba:	d1e7      	bne.n	800ba8c <_puts_r+0x68>
 800babc:	e7ce      	b.n	800ba5c <_puts_r+0x38>
 800babe:	3e01      	subs	r6, #1
 800bac0:	e7e4      	b.n	800ba8c <_puts_r+0x68>
 800bac2:	6823      	ldr	r3, [r4, #0]
 800bac4:	1c5a      	adds	r2, r3, #1
 800bac6:	6022      	str	r2, [r4, #0]
 800bac8:	220a      	movs	r2, #10
 800baca:	701a      	strb	r2, [r3, #0]
 800bacc:	e7ee      	b.n	800baac <_puts_r+0x88>
	...

0800bad0 <puts>:
 800bad0:	4b02      	ldr	r3, [pc, #8]	@ (800badc <puts+0xc>)
 800bad2:	4601      	mov	r1, r0
 800bad4:	6818      	ldr	r0, [r3, #0]
 800bad6:	f7ff bfa5 	b.w	800ba24 <_puts_r>
 800bada:	bf00      	nop
 800badc:	200001e4 	.word	0x200001e4

0800bae0 <__sread>:
 800bae0:	b510      	push	{r4, lr}
 800bae2:	460c      	mov	r4, r1
 800bae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae8:	f000 f8fc 	bl	800bce4 <_read_r>
 800baec:	2800      	cmp	r0, #0
 800baee:	bfab      	itete	ge
 800baf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800baf2:	89a3      	ldrhlt	r3, [r4, #12]
 800baf4:	181b      	addge	r3, r3, r0
 800baf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bafa:	bfac      	ite	ge
 800bafc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bafe:	81a3      	strhlt	r3, [r4, #12]
 800bb00:	bd10      	pop	{r4, pc}

0800bb02 <__swrite>:
 800bb02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb06:	461f      	mov	r7, r3
 800bb08:	898b      	ldrh	r3, [r1, #12]
 800bb0a:	05db      	lsls	r3, r3, #23
 800bb0c:	4605      	mov	r5, r0
 800bb0e:	460c      	mov	r4, r1
 800bb10:	4616      	mov	r6, r2
 800bb12:	d505      	bpl.n	800bb20 <__swrite+0x1e>
 800bb14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb18:	2302      	movs	r3, #2
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	f000 f8d0 	bl	800bcc0 <_lseek_r>
 800bb20:	89a3      	ldrh	r3, [r4, #12]
 800bb22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb2a:	81a3      	strh	r3, [r4, #12]
 800bb2c:	4632      	mov	r2, r6
 800bb2e:	463b      	mov	r3, r7
 800bb30:	4628      	mov	r0, r5
 800bb32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb36:	f000 b8e7 	b.w	800bd08 <_write_r>

0800bb3a <__sseek>:
 800bb3a:	b510      	push	{r4, lr}
 800bb3c:	460c      	mov	r4, r1
 800bb3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb42:	f000 f8bd 	bl	800bcc0 <_lseek_r>
 800bb46:	1c43      	adds	r3, r0, #1
 800bb48:	89a3      	ldrh	r3, [r4, #12]
 800bb4a:	bf15      	itete	ne
 800bb4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bb56:	81a3      	strheq	r3, [r4, #12]
 800bb58:	bf18      	it	ne
 800bb5a:	81a3      	strhne	r3, [r4, #12]
 800bb5c:	bd10      	pop	{r4, pc}

0800bb5e <__sclose>:
 800bb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb62:	f000 b89d 	b.w	800bca0 <_close_r>

0800bb66 <__swbuf_r>:
 800bb66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb68:	460e      	mov	r6, r1
 800bb6a:	4614      	mov	r4, r2
 800bb6c:	4605      	mov	r5, r0
 800bb6e:	b118      	cbz	r0, 800bb78 <__swbuf_r+0x12>
 800bb70:	6a03      	ldr	r3, [r0, #32]
 800bb72:	b90b      	cbnz	r3, 800bb78 <__swbuf_r+0x12>
 800bb74:	f7ff ff0e 	bl	800b994 <__sinit>
 800bb78:	69a3      	ldr	r3, [r4, #24]
 800bb7a:	60a3      	str	r3, [r4, #8]
 800bb7c:	89a3      	ldrh	r3, [r4, #12]
 800bb7e:	071a      	lsls	r2, r3, #28
 800bb80:	d501      	bpl.n	800bb86 <__swbuf_r+0x20>
 800bb82:	6923      	ldr	r3, [r4, #16]
 800bb84:	b943      	cbnz	r3, 800bb98 <__swbuf_r+0x32>
 800bb86:	4621      	mov	r1, r4
 800bb88:	4628      	mov	r0, r5
 800bb8a:	f000 f82b 	bl	800bbe4 <__swsetup_r>
 800bb8e:	b118      	cbz	r0, 800bb98 <__swbuf_r+0x32>
 800bb90:	f04f 37ff 	mov.w	r7, #4294967295
 800bb94:	4638      	mov	r0, r7
 800bb96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	6922      	ldr	r2, [r4, #16]
 800bb9c:	1a98      	subs	r0, r3, r2
 800bb9e:	6963      	ldr	r3, [r4, #20]
 800bba0:	b2f6      	uxtb	r6, r6
 800bba2:	4283      	cmp	r3, r0
 800bba4:	4637      	mov	r7, r6
 800bba6:	dc05      	bgt.n	800bbb4 <__swbuf_r+0x4e>
 800bba8:	4621      	mov	r1, r4
 800bbaa:	4628      	mov	r0, r5
 800bbac:	f000 fd46 	bl	800c63c <_fflush_r>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d1ed      	bne.n	800bb90 <__swbuf_r+0x2a>
 800bbb4:	68a3      	ldr	r3, [r4, #8]
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	60a3      	str	r3, [r4, #8]
 800bbba:	6823      	ldr	r3, [r4, #0]
 800bbbc:	1c5a      	adds	r2, r3, #1
 800bbbe:	6022      	str	r2, [r4, #0]
 800bbc0:	701e      	strb	r6, [r3, #0]
 800bbc2:	6962      	ldr	r2, [r4, #20]
 800bbc4:	1c43      	adds	r3, r0, #1
 800bbc6:	429a      	cmp	r2, r3
 800bbc8:	d004      	beq.n	800bbd4 <__swbuf_r+0x6e>
 800bbca:	89a3      	ldrh	r3, [r4, #12]
 800bbcc:	07db      	lsls	r3, r3, #31
 800bbce:	d5e1      	bpl.n	800bb94 <__swbuf_r+0x2e>
 800bbd0:	2e0a      	cmp	r6, #10
 800bbd2:	d1df      	bne.n	800bb94 <__swbuf_r+0x2e>
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	4628      	mov	r0, r5
 800bbd8:	f000 fd30 	bl	800c63c <_fflush_r>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d0d9      	beq.n	800bb94 <__swbuf_r+0x2e>
 800bbe0:	e7d6      	b.n	800bb90 <__swbuf_r+0x2a>
	...

0800bbe4 <__swsetup_r>:
 800bbe4:	b538      	push	{r3, r4, r5, lr}
 800bbe6:	4b29      	ldr	r3, [pc, #164]	@ (800bc8c <__swsetup_r+0xa8>)
 800bbe8:	4605      	mov	r5, r0
 800bbea:	6818      	ldr	r0, [r3, #0]
 800bbec:	460c      	mov	r4, r1
 800bbee:	b118      	cbz	r0, 800bbf8 <__swsetup_r+0x14>
 800bbf0:	6a03      	ldr	r3, [r0, #32]
 800bbf2:	b90b      	cbnz	r3, 800bbf8 <__swsetup_r+0x14>
 800bbf4:	f7ff fece 	bl	800b994 <__sinit>
 800bbf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbfc:	0719      	lsls	r1, r3, #28
 800bbfe:	d422      	bmi.n	800bc46 <__swsetup_r+0x62>
 800bc00:	06da      	lsls	r2, r3, #27
 800bc02:	d407      	bmi.n	800bc14 <__swsetup_r+0x30>
 800bc04:	2209      	movs	r2, #9
 800bc06:	602a      	str	r2, [r5, #0]
 800bc08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc12:	e033      	b.n	800bc7c <__swsetup_r+0x98>
 800bc14:	0758      	lsls	r0, r3, #29
 800bc16:	d512      	bpl.n	800bc3e <__swsetup_r+0x5a>
 800bc18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc1a:	b141      	cbz	r1, 800bc2e <__swsetup_r+0x4a>
 800bc1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc20:	4299      	cmp	r1, r3
 800bc22:	d002      	beq.n	800bc2a <__swsetup_r+0x46>
 800bc24:	4628      	mov	r0, r5
 800bc26:	f000 f8bd 	bl	800bda4 <_free_r>
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc2e:	89a3      	ldrh	r3, [r4, #12]
 800bc30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc34:	81a3      	strh	r3, [r4, #12]
 800bc36:	2300      	movs	r3, #0
 800bc38:	6063      	str	r3, [r4, #4]
 800bc3a:	6923      	ldr	r3, [r4, #16]
 800bc3c:	6023      	str	r3, [r4, #0]
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	f043 0308 	orr.w	r3, r3, #8
 800bc44:	81a3      	strh	r3, [r4, #12]
 800bc46:	6923      	ldr	r3, [r4, #16]
 800bc48:	b94b      	cbnz	r3, 800bc5e <__swsetup_r+0x7a>
 800bc4a:	89a3      	ldrh	r3, [r4, #12]
 800bc4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc54:	d003      	beq.n	800bc5e <__swsetup_r+0x7a>
 800bc56:	4621      	mov	r1, r4
 800bc58:	4628      	mov	r0, r5
 800bc5a:	f000 fd3d 	bl	800c6d8 <__smakebuf_r>
 800bc5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc62:	f013 0201 	ands.w	r2, r3, #1
 800bc66:	d00a      	beq.n	800bc7e <__swsetup_r+0x9a>
 800bc68:	2200      	movs	r2, #0
 800bc6a:	60a2      	str	r2, [r4, #8]
 800bc6c:	6962      	ldr	r2, [r4, #20]
 800bc6e:	4252      	negs	r2, r2
 800bc70:	61a2      	str	r2, [r4, #24]
 800bc72:	6922      	ldr	r2, [r4, #16]
 800bc74:	b942      	cbnz	r2, 800bc88 <__swsetup_r+0xa4>
 800bc76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc7a:	d1c5      	bne.n	800bc08 <__swsetup_r+0x24>
 800bc7c:	bd38      	pop	{r3, r4, r5, pc}
 800bc7e:	0799      	lsls	r1, r3, #30
 800bc80:	bf58      	it	pl
 800bc82:	6962      	ldrpl	r2, [r4, #20]
 800bc84:	60a2      	str	r2, [r4, #8]
 800bc86:	e7f4      	b.n	800bc72 <__swsetup_r+0x8e>
 800bc88:	2000      	movs	r0, #0
 800bc8a:	e7f7      	b.n	800bc7c <__swsetup_r+0x98>
 800bc8c:	200001e4 	.word	0x200001e4

0800bc90 <memset>:
 800bc90:	4402      	add	r2, r0
 800bc92:	4603      	mov	r3, r0
 800bc94:	4293      	cmp	r3, r2
 800bc96:	d100      	bne.n	800bc9a <memset+0xa>
 800bc98:	4770      	bx	lr
 800bc9a:	f803 1b01 	strb.w	r1, [r3], #1
 800bc9e:	e7f9      	b.n	800bc94 <memset+0x4>

0800bca0 <_close_r>:
 800bca0:	b538      	push	{r3, r4, r5, lr}
 800bca2:	4d06      	ldr	r5, [pc, #24]	@ (800bcbc <_close_r+0x1c>)
 800bca4:	2300      	movs	r3, #0
 800bca6:	4604      	mov	r4, r0
 800bca8:	4608      	mov	r0, r1
 800bcaa:	602b      	str	r3, [r5, #0]
 800bcac:	f7f5 f883 	bl	8000db6 <_close>
 800bcb0:	1c43      	adds	r3, r0, #1
 800bcb2:	d102      	bne.n	800bcba <_close_r+0x1a>
 800bcb4:	682b      	ldr	r3, [r5, #0]
 800bcb6:	b103      	cbz	r3, 800bcba <_close_r+0x1a>
 800bcb8:	6023      	str	r3, [r4, #0]
 800bcba:	bd38      	pop	{r3, r4, r5, pc}
 800bcbc:	20001f24 	.word	0x20001f24

0800bcc0 <_lseek_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4d07      	ldr	r5, [pc, #28]	@ (800bce0 <_lseek_r+0x20>)
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	4608      	mov	r0, r1
 800bcc8:	4611      	mov	r1, r2
 800bcca:	2200      	movs	r2, #0
 800bccc:	602a      	str	r2, [r5, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	f7f5 f898 	bl	8000e04 <_lseek>
 800bcd4:	1c43      	adds	r3, r0, #1
 800bcd6:	d102      	bne.n	800bcde <_lseek_r+0x1e>
 800bcd8:	682b      	ldr	r3, [r5, #0]
 800bcda:	b103      	cbz	r3, 800bcde <_lseek_r+0x1e>
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	bd38      	pop	{r3, r4, r5, pc}
 800bce0:	20001f24 	.word	0x20001f24

0800bce4 <_read_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d07      	ldr	r5, [pc, #28]	@ (800bd04 <_read_r+0x20>)
 800bce8:	4604      	mov	r4, r0
 800bcea:	4608      	mov	r0, r1
 800bcec:	4611      	mov	r1, r2
 800bcee:	2200      	movs	r2, #0
 800bcf0:	602a      	str	r2, [r5, #0]
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	f7f5 f842 	bl	8000d7c <_read>
 800bcf8:	1c43      	adds	r3, r0, #1
 800bcfa:	d102      	bne.n	800bd02 <_read_r+0x1e>
 800bcfc:	682b      	ldr	r3, [r5, #0]
 800bcfe:	b103      	cbz	r3, 800bd02 <_read_r+0x1e>
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	bd38      	pop	{r3, r4, r5, pc}
 800bd04:	20001f24 	.word	0x20001f24

0800bd08 <_write_r>:
 800bd08:	b538      	push	{r3, r4, r5, lr}
 800bd0a:	4d07      	ldr	r5, [pc, #28]	@ (800bd28 <_write_r+0x20>)
 800bd0c:	4604      	mov	r4, r0
 800bd0e:	4608      	mov	r0, r1
 800bd10:	4611      	mov	r1, r2
 800bd12:	2200      	movs	r2, #0
 800bd14:	602a      	str	r2, [r5, #0]
 800bd16:	461a      	mov	r2, r3
 800bd18:	f7f5 fa20 	bl	800115c <_write>
 800bd1c:	1c43      	adds	r3, r0, #1
 800bd1e:	d102      	bne.n	800bd26 <_write_r+0x1e>
 800bd20:	682b      	ldr	r3, [r5, #0]
 800bd22:	b103      	cbz	r3, 800bd26 <_write_r+0x1e>
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	bd38      	pop	{r3, r4, r5, pc}
 800bd28:	20001f24 	.word	0x20001f24

0800bd2c <__errno>:
 800bd2c:	4b01      	ldr	r3, [pc, #4]	@ (800bd34 <__errno+0x8>)
 800bd2e:	6818      	ldr	r0, [r3, #0]
 800bd30:	4770      	bx	lr
 800bd32:	bf00      	nop
 800bd34:	200001e4 	.word	0x200001e4

0800bd38 <__libc_init_array>:
 800bd38:	b570      	push	{r4, r5, r6, lr}
 800bd3a:	4d0d      	ldr	r5, [pc, #52]	@ (800bd70 <__libc_init_array+0x38>)
 800bd3c:	4c0d      	ldr	r4, [pc, #52]	@ (800bd74 <__libc_init_array+0x3c>)
 800bd3e:	1b64      	subs	r4, r4, r5
 800bd40:	10a4      	asrs	r4, r4, #2
 800bd42:	2600      	movs	r6, #0
 800bd44:	42a6      	cmp	r6, r4
 800bd46:	d109      	bne.n	800bd5c <__libc_init_array+0x24>
 800bd48:	4d0b      	ldr	r5, [pc, #44]	@ (800bd78 <__libc_init_array+0x40>)
 800bd4a:	4c0c      	ldr	r4, [pc, #48]	@ (800bd7c <__libc_init_array+0x44>)
 800bd4c:	f000 fd32 	bl	800c7b4 <_init>
 800bd50:	1b64      	subs	r4, r4, r5
 800bd52:	10a4      	asrs	r4, r4, #2
 800bd54:	2600      	movs	r6, #0
 800bd56:	42a6      	cmp	r6, r4
 800bd58:	d105      	bne.n	800bd66 <__libc_init_array+0x2e>
 800bd5a:	bd70      	pop	{r4, r5, r6, pc}
 800bd5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd60:	4798      	blx	r3
 800bd62:	3601      	adds	r6, #1
 800bd64:	e7ee      	b.n	800bd44 <__libc_init_array+0xc>
 800bd66:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd6a:	4798      	blx	r3
 800bd6c:	3601      	adds	r6, #1
 800bd6e:	e7f2      	b.n	800bd56 <__libc_init_array+0x1e>
 800bd70:	0800ca50 	.word	0x0800ca50
 800bd74:	0800ca50 	.word	0x0800ca50
 800bd78:	0800ca50 	.word	0x0800ca50
 800bd7c:	0800ca54 	.word	0x0800ca54

0800bd80 <__retarget_lock_init_recursive>:
 800bd80:	4770      	bx	lr

0800bd82 <__retarget_lock_acquire_recursive>:
 800bd82:	4770      	bx	lr

0800bd84 <__retarget_lock_release_recursive>:
 800bd84:	4770      	bx	lr

0800bd86 <memcpy>:
 800bd86:	440a      	add	r2, r1
 800bd88:	4291      	cmp	r1, r2
 800bd8a:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd8e:	d100      	bne.n	800bd92 <memcpy+0xc>
 800bd90:	4770      	bx	lr
 800bd92:	b510      	push	{r4, lr}
 800bd94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd9c:	4291      	cmp	r1, r2
 800bd9e:	d1f9      	bne.n	800bd94 <memcpy+0xe>
 800bda0:	bd10      	pop	{r4, pc}
	...

0800bda4 <_free_r>:
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	4605      	mov	r5, r0
 800bda8:	2900      	cmp	r1, #0
 800bdaa:	d041      	beq.n	800be30 <_free_r+0x8c>
 800bdac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdb0:	1f0c      	subs	r4, r1, #4
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	bfb8      	it	lt
 800bdb6:	18e4      	addlt	r4, r4, r3
 800bdb8:	f000 f8e0 	bl	800bf7c <__malloc_lock>
 800bdbc:	4a1d      	ldr	r2, [pc, #116]	@ (800be34 <_free_r+0x90>)
 800bdbe:	6813      	ldr	r3, [r2, #0]
 800bdc0:	b933      	cbnz	r3, 800bdd0 <_free_r+0x2c>
 800bdc2:	6063      	str	r3, [r4, #4]
 800bdc4:	6014      	str	r4, [r2, #0]
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdcc:	f000 b8dc 	b.w	800bf88 <__malloc_unlock>
 800bdd0:	42a3      	cmp	r3, r4
 800bdd2:	d908      	bls.n	800bde6 <_free_r+0x42>
 800bdd4:	6820      	ldr	r0, [r4, #0]
 800bdd6:	1821      	adds	r1, r4, r0
 800bdd8:	428b      	cmp	r3, r1
 800bdda:	bf01      	itttt	eq
 800bddc:	6819      	ldreq	r1, [r3, #0]
 800bdde:	685b      	ldreq	r3, [r3, #4]
 800bde0:	1809      	addeq	r1, r1, r0
 800bde2:	6021      	streq	r1, [r4, #0]
 800bde4:	e7ed      	b.n	800bdc2 <_free_r+0x1e>
 800bde6:	461a      	mov	r2, r3
 800bde8:	685b      	ldr	r3, [r3, #4]
 800bdea:	b10b      	cbz	r3, 800bdf0 <_free_r+0x4c>
 800bdec:	42a3      	cmp	r3, r4
 800bdee:	d9fa      	bls.n	800bde6 <_free_r+0x42>
 800bdf0:	6811      	ldr	r1, [r2, #0]
 800bdf2:	1850      	adds	r0, r2, r1
 800bdf4:	42a0      	cmp	r0, r4
 800bdf6:	d10b      	bne.n	800be10 <_free_r+0x6c>
 800bdf8:	6820      	ldr	r0, [r4, #0]
 800bdfa:	4401      	add	r1, r0
 800bdfc:	1850      	adds	r0, r2, r1
 800bdfe:	4283      	cmp	r3, r0
 800be00:	6011      	str	r1, [r2, #0]
 800be02:	d1e0      	bne.n	800bdc6 <_free_r+0x22>
 800be04:	6818      	ldr	r0, [r3, #0]
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	6053      	str	r3, [r2, #4]
 800be0a:	4408      	add	r0, r1
 800be0c:	6010      	str	r0, [r2, #0]
 800be0e:	e7da      	b.n	800bdc6 <_free_r+0x22>
 800be10:	d902      	bls.n	800be18 <_free_r+0x74>
 800be12:	230c      	movs	r3, #12
 800be14:	602b      	str	r3, [r5, #0]
 800be16:	e7d6      	b.n	800bdc6 <_free_r+0x22>
 800be18:	6820      	ldr	r0, [r4, #0]
 800be1a:	1821      	adds	r1, r4, r0
 800be1c:	428b      	cmp	r3, r1
 800be1e:	bf04      	itt	eq
 800be20:	6819      	ldreq	r1, [r3, #0]
 800be22:	685b      	ldreq	r3, [r3, #4]
 800be24:	6063      	str	r3, [r4, #4]
 800be26:	bf04      	itt	eq
 800be28:	1809      	addeq	r1, r1, r0
 800be2a:	6021      	streq	r1, [r4, #0]
 800be2c:	6054      	str	r4, [r2, #4]
 800be2e:	e7ca      	b.n	800bdc6 <_free_r+0x22>
 800be30:	bd38      	pop	{r3, r4, r5, pc}
 800be32:	bf00      	nop
 800be34:	20001f30 	.word	0x20001f30

0800be38 <sbrk_aligned>:
 800be38:	b570      	push	{r4, r5, r6, lr}
 800be3a:	4e0f      	ldr	r6, [pc, #60]	@ (800be78 <sbrk_aligned+0x40>)
 800be3c:	460c      	mov	r4, r1
 800be3e:	6831      	ldr	r1, [r6, #0]
 800be40:	4605      	mov	r5, r0
 800be42:	b911      	cbnz	r1, 800be4a <sbrk_aligned+0x12>
 800be44:	f000 fca6 	bl	800c794 <_sbrk_r>
 800be48:	6030      	str	r0, [r6, #0]
 800be4a:	4621      	mov	r1, r4
 800be4c:	4628      	mov	r0, r5
 800be4e:	f000 fca1 	bl	800c794 <_sbrk_r>
 800be52:	1c43      	adds	r3, r0, #1
 800be54:	d103      	bne.n	800be5e <sbrk_aligned+0x26>
 800be56:	f04f 34ff 	mov.w	r4, #4294967295
 800be5a:	4620      	mov	r0, r4
 800be5c:	bd70      	pop	{r4, r5, r6, pc}
 800be5e:	1cc4      	adds	r4, r0, #3
 800be60:	f024 0403 	bic.w	r4, r4, #3
 800be64:	42a0      	cmp	r0, r4
 800be66:	d0f8      	beq.n	800be5a <sbrk_aligned+0x22>
 800be68:	1a21      	subs	r1, r4, r0
 800be6a:	4628      	mov	r0, r5
 800be6c:	f000 fc92 	bl	800c794 <_sbrk_r>
 800be70:	3001      	adds	r0, #1
 800be72:	d1f2      	bne.n	800be5a <sbrk_aligned+0x22>
 800be74:	e7ef      	b.n	800be56 <sbrk_aligned+0x1e>
 800be76:	bf00      	nop
 800be78:	20001f2c 	.word	0x20001f2c

0800be7c <_malloc_r>:
 800be7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be80:	1ccd      	adds	r5, r1, #3
 800be82:	f025 0503 	bic.w	r5, r5, #3
 800be86:	3508      	adds	r5, #8
 800be88:	2d0c      	cmp	r5, #12
 800be8a:	bf38      	it	cc
 800be8c:	250c      	movcc	r5, #12
 800be8e:	2d00      	cmp	r5, #0
 800be90:	4606      	mov	r6, r0
 800be92:	db01      	blt.n	800be98 <_malloc_r+0x1c>
 800be94:	42a9      	cmp	r1, r5
 800be96:	d904      	bls.n	800bea2 <_malloc_r+0x26>
 800be98:	230c      	movs	r3, #12
 800be9a:	6033      	str	r3, [r6, #0]
 800be9c:	2000      	movs	r0, #0
 800be9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bea2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf78 <_malloc_r+0xfc>
 800bea6:	f000 f869 	bl	800bf7c <__malloc_lock>
 800beaa:	f8d8 3000 	ldr.w	r3, [r8]
 800beae:	461c      	mov	r4, r3
 800beb0:	bb44      	cbnz	r4, 800bf04 <_malloc_r+0x88>
 800beb2:	4629      	mov	r1, r5
 800beb4:	4630      	mov	r0, r6
 800beb6:	f7ff ffbf 	bl	800be38 <sbrk_aligned>
 800beba:	1c43      	adds	r3, r0, #1
 800bebc:	4604      	mov	r4, r0
 800bebe:	d158      	bne.n	800bf72 <_malloc_r+0xf6>
 800bec0:	f8d8 4000 	ldr.w	r4, [r8]
 800bec4:	4627      	mov	r7, r4
 800bec6:	2f00      	cmp	r7, #0
 800bec8:	d143      	bne.n	800bf52 <_malloc_r+0xd6>
 800beca:	2c00      	cmp	r4, #0
 800becc:	d04b      	beq.n	800bf66 <_malloc_r+0xea>
 800bece:	6823      	ldr	r3, [r4, #0]
 800bed0:	4639      	mov	r1, r7
 800bed2:	4630      	mov	r0, r6
 800bed4:	eb04 0903 	add.w	r9, r4, r3
 800bed8:	f000 fc5c 	bl	800c794 <_sbrk_r>
 800bedc:	4581      	cmp	r9, r0
 800bede:	d142      	bne.n	800bf66 <_malloc_r+0xea>
 800bee0:	6821      	ldr	r1, [r4, #0]
 800bee2:	1a6d      	subs	r5, r5, r1
 800bee4:	4629      	mov	r1, r5
 800bee6:	4630      	mov	r0, r6
 800bee8:	f7ff ffa6 	bl	800be38 <sbrk_aligned>
 800beec:	3001      	adds	r0, #1
 800beee:	d03a      	beq.n	800bf66 <_malloc_r+0xea>
 800bef0:	6823      	ldr	r3, [r4, #0]
 800bef2:	442b      	add	r3, r5
 800bef4:	6023      	str	r3, [r4, #0]
 800bef6:	f8d8 3000 	ldr.w	r3, [r8]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	bb62      	cbnz	r2, 800bf58 <_malloc_r+0xdc>
 800befe:	f8c8 7000 	str.w	r7, [r8]
 800bf02:	e00f      	b.n	800bf24 <_malloc_r+0xa8>
 800bf04:	6822      	ldr	r2, [r4, #0]
 800bf06:	1b52      	subs	r2, r2, r5
 800bf08:	d420      	bmi.n	800bf4c <_malloc_r+0xd0>
 800bf0a:	2a0b      	cmp	r2, #11
 800bf0c:	d917      	bls.n	800bf3e <_malloc_r+0xc2>
 800bf0e:	1961      	adds	r1, r4, r5
 800bf10:	42a3      	cmp	r3, r4
 800bf12:	6025      	str	r5, [r4, #0]
 800bf14:	bf18      	it	ne
 800bf16:	6059      	strne	r1, [r3, #4]
 800bf18:	6863      	ldr	r3, [r4, #4]
 800bf1a:	bf08      	it	eq
 800bf1c:	f8c8 1000 	streq.w	r1, [r8]
 800bf20:	5162      	str	r2, [r4, r5]
 800bf22:	604b      	str	r3, [r1, #4]
 800bf24:	4630      	mov	r0, r6
 800bf26:	f000 f82f 	bl	800bf88 <__malloc_unlock>
 800bf2a:	f104 000b 	add.w	r0, r4, #11
 800bf2e:	1d23      	adds	r3, r4, #4
 800bf30:	f020 0007 	bic.w	r0, r0, #7
 800bf34:	1ac2      	subs	r2, r0, r3
 800bf36:	bf1c      	itt	ne
 800bf38:	1a1b      	subne	r3, r3, r0
 800bf3a:	50a3      	strne	r3, [r4, r2]
 800bf3c:	e7af      	b.n	800be9e <_malloc_r+0x22>
 800bf3e:	6862      	ldr	r2, [r4, #4]
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	bf0c      	ite	eq
 800bf44:	f8c8 2000 	streq.w	r2, [r8]
 800bf48:	605a      	strne	r2, [r3, #4]
 800bf4a:	e7eb      	b.n	800bf24 <_malloc_r+0xa8>
 800bf4c:	4623      	mov	r3, r4
 800bf4e:	6864      	ldr	r4, [r4, #4]
 800bf50:	e7ae      	b.n	800beb0 <_malloc_r+0x34>
 800bf52:	463c      	mov	r4, r7
 800bf54:	687f      	ldr	r7, [r7, #4]
 800bf56:	e7b6      	b.n	800bec6 <_malloc_r+0x4a>
 800bf58:	461a      	mov	r2, r3
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	d1fb      	bne.n	800bf58 <_malloc_r+0xdc>
 800bf60:	2300      	movs	r3, #0
 800bf62:	6053      	str	r3, [r2, #4]
 800bf64:	e7de      	b.n	800bf24 <_malloc_r+0xa8>
 800bf66:	230c      	movs	r3, #12
 800bf68:	6033      	str	r3, [r6, #0]
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	f000 f80c 	bl	800bf88 <__malloc_unlock>
 800bf70:	e794      	b.n	800be9c <_malloc_r+0x20>
 800bf72:	6005      	str	r5, [r0, #0]
 800bf74:	e7d6      	b.n	800bf24 <_malloc_r+0xa8>
 800bf76:	bf00      	nop
 800bf78:	20001f30 	.word	0x20001f30

0800bf7c <__malloc_lock>:
 800bf7c:	4801      	ldr	r0, [pc, #4]	@ (800bf84 <__malloc_lock+0x8>)
 800bf7e:	f7ff bf00 	b.w	800bd82 <__retarget_lock_acquire_recursive>
 800bf82:	bf00      	nop
 800bf84:	20001f28 	.word	0x20001f28

0800bf88 <__malloc_unlock>:
 800bf88:	4801      	ldr	r0, [pc, #4]	@ (800bf90 <__malloc_unlock+0x8>)
 800bf8a:	f7ff befb 	b.w	800bd84 <__retarget_lock_release_recursive>
 800bf8e:	bf00      	nop
 800bf90:	20001f28 	.word	0x20001f28

0800bf94 <__sfputc_r>:
 800bf94:	6893      	ldr	r3, [r2, #8]
 800bf96:	3b01      	subs	r3, #1
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	b410      	push	{r4}
 800bf9c:	6093      	str	r3, [r2, #8]
 800bf9e:	da08      	bge.n	800bfb2 <__sfputc_r+0x1e>
 800bfa0:	6994      	ldr	r4, [r2, #24]
 800bfa2:	42a3      	cmp	r3, r4
 800bfa4:	db01      	blt.n	800bfaa <__sfputc_r+0x16>
 800bfa6:	290a      	cmp	r1, #10
 800bfa8:	d103      	bne.n	800bfb2 <__sfputc_r+0x1e>
 800bfaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfae:	f7ff bdda 	b.w	800bb66 <__swbuf_r>
 800bfb2:	6813      	ldr	r3, [r2, #0]
 800bfb4:	1c58      	adds	r0, r3, #1
 800bfb6:	6010      	str	r0, [r2, #0]
 800bfb8:	7019      	strb	r1, [r3, #0]
 800bfba:	4608      	mov	r0, r1
 800bfbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfc0:	4770      	bx	lr

0800bfc2 <__sfputs_r>:
 800bfc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc4:	4606      	mov	r6, r0
 800bfc6:	460f      	mov	r7, r1
 800bfc8:	4614      	mov	r4, r2
 800bfca:	18d5      	adds	r5, r2, r3
 800bfcc:	42ac      	cmp	r4, r5
 800bfce:	d101      	bne.n	800bfd4 <__sfputs_r+0x12>
 800bfd0:	2000      	movs	r0, #0
 800bfd2:	e007      	b.n	800bfe4 <__sfputs_r+0x22>
 800bfd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfd8:	463a      	mov	r2, r7
 800bfda:	4630      	mov	r0, r6
 800bfdc:	f7ff ffda 	bl	800bf94 <__sfputc_r>
 800bfe0:	1c43      	adds	r3, r0, #1
 800bfe2:	d1f3      	bne.n	800bfcc <__sfputs_r+0xa>
 800bfe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bfe8 <_vfiprintf_r>:
 800bfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfec:	460d      	mov	r5, r1
 800bfee:	b09d      	sub	sp, #116	@ 0x74
 800bff0:	4614      	mov	r4, r2
 800bff2:	4698      	mov	r8, r3
 800bff4:	4606      	mov	r6, r0
 800bff6:	b118      	cbz	r0, 800c000 <_vfiprintf_r+0x18>
 800bff8:	6a03      	ldr	r3, [r0, #32]
 800bffa:	b90b      	cbnz	r3, 800c000 <_vfiprintf_r+0x18>
 800bffc:	f7ff fcca 	bl	800b994 <__sinit>
 800c000:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c002:	07d9      	lsls	r1, r3, #31
 800c004:	d405      	bmi.n	800c012 <_vfiprintf_r+0x2a>
 800c006:	89ab      	ldrh	r3, [r5, #12]
 800c008:	059a      	lsls	r2, r3, #22
 800c00a:	d402      	bmi.n	800c012 <_vfiprintf_r+0x2a>
 800c00c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c00e:	f7ff feb8 	bl	800bd82 <__retarget_lock_acquire_recursive>
 800c012:	89ab      	ldrh	r3, [r5, #12]
 800c014:	071b      	lsls	r3, r3, #28
 800c016:	d501      	bpl.n	800c01c <_vfiprintf_r+0x34>
 800c018:	692b      	ldr	r3, [r5, #16]
 800c01a:	b99b      	cbnz	r3, 800c044 <_vfiprintf_r+0x5c>
 800c01c:	4629      	mov	r1, r5
 800c01e:	4630      	mov	r0, r6
 800c020:	f7ff fde0 	bl	800bbe4 <__swsetup_r>
 800c024:	b170      	cbz	r0, 800c044 <_vfiprintf_r+0x5c>
 800c026:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c028:	07dc      	lsls	r4, r3, #31
 800c02a:	d504      	bpl.n	800c036 <_vfiprintf_r+0x4e>
 800c02c:	f04f 30ff 	mov.w	r0, #4294967295
 800c030:	b01d      	add	sp, #116	@ 0x74
 800c032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c036:	89ab      	ldrh	r3, [r5, #12]
 800c038:	0598      	lsls	r0, r3, #22
 800c03a:	d4f7      	bmi.n	800c02c <_vfiprintf_r+0x44>
 800c03c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c03e:	f7ff fea1 	bl	800bd84 <__retarget_lock_release_recursive>
 800c042:	e7f3      	b.n	800c02c <_vfiprintf_r+0x44>
 800c044:	2300      	movs	r3, #0
 800c046:	9309      	str	r3, [sp, #36]	@ 0x24
 800c048:	2320      	movs	r3, #32
 800c04a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c04e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c052:	2330      	movs	r3, #48	@ 0x30
 800c054:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c204 <_vfiprintf_r+0x21c>
 800c058:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c05c:	f04f 0901 	mov.w	r9, #1
 800c060:	4623      	mov	r3, r4
 800c062:	469a      	mov	sl, r3
 800c064:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c068:	b10a      	cbz	r2, 800c06e <_vfiprintf_r+0x86>
 800c06a:	2a25      	cmp	r2, #37	@ 0x25
 800c06c:	d1f9      	bne.n	800c062 <_vfiprintf_r+0x7a>
 800c06e:	ebba 0b04 	subs.w	fp, sl, r4
 800c072:	d00b      	beq.n	800c08c <_vfiprintf_r+0xa4>
 800c074:	465b      	mov	r3, fp
 800c076:	4622      	mov	r2, r4
 800c078:	4629      	mov	r1, r5
 800c07a:	4630      	mov	r0, r6
 800c07c:	f7ff ffa1 	bl	800bfc2 <__sfputs_r>
 800c080:	3001      	adds	r0, #1
 800c082:	f000 80a7 	beq.w	800c1d4 <_vfiprintf_r+0x1ec>
 800c086:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c088:	445a      	add	r2, fp
 800c08a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c08c:	f89a 3000 	ldrb.w	r3, [sl]
 800c090:	2b00      	cmp	r3, #0
 800c092:	f000 809f 	beq.w	800c1d4 <_vfiprintf_r+0x1ec>
 800c096:	2300      	movs	r3, #0
 800c098:	f04f 32ff 	mov.w	r2, #4294967295
 800c09c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0a0:	f10a 0a01 	add.w	sl, sl, #1
 800c0a4:	9304      	str	r3, [sp, #16]
 800c0a6:	9307      	str	r3, [sp, #28]
 800c0a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0ae:	4654      	mov	r4, sl
 800c0b0:	2205      	movs	r2, #5
 800c0b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0b6:	4853      	ldr	r0, [pc, #332]	@ (800c204 <_vfiprintf_r+0x21c>)
 800c0b8:	f7f4 f8b2 	bl	8000220 <memchr>
 800c0bc:	9a04      	ldr	r2, [sp, #16]
 800c0be:	b9d8      	cbnz	r0, 800c0f8 <_vfiprintf_r+0x110>
 800c0c0:	06d1      	lsls	r1, r2, #27
 800c0c2:	bf44      	itt	mi
 800c0c4:	2320      	movmi	r3, #32
 800c0c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0ca:	0713      	lsls	r3, r2, #28
 800c0cc:	bf44      	itt	mi
 800c0ce:	232b      	movmi	r3, #43	@ 0x2b
 800c0d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0d4:	f89a 3000 	ldrb.w	r3, [sl]
 800c0d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0da:	d015      	beq.n	800c108 <_vfiprintf_r+0x120>
 800c0dc:	9a07      	ldr	r2, [sp, #28]
 800c0de:	4654      	mov	r4, sl
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	f04f 0c0a 	mov.w	ip, #10
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0ec:	3b30      	subs	r3, #48	@ 0x30
 800c0ee:	2b09      	cmp	r3, #9
 800c0f0:	d94b      	bls.n	800c18a <_vfiprintf_r+0x1a2>
 800c0f2:	b1b0      	cbz	r0, 800c122 <_vfiprintf_r+0x13a>
 800c0f4:	9207      	str	r2, [sp, #28]
 800c0f6:	e014      	b.n	800c122 <_vfiprintf_r+0x13a>
 800c0f8:	eba0 0308 	sub.w	r3, r0, r8
 800c0fc:	fa09 f303 	lsl.w	r3, r9, r3
 800c100:	4313      	orrs	r3, r2
 800c102:	9304      	str	r3, [sp, #16]
 800c104:	46a2      	mov	sl, r4
 800c106:	e7d2      	b.n	800c0ae <_vfiprintf_r+0xc6>
 800c108:	9b03      	ldr	r3, [sp, #12]
 800c10a:	1d19      	adds	r1, r3, #4
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	9103      	str	r1, [sp, #12]
 800c110:	2b00      	cmp	r3, #0
 800c112:	bfbb      	ittet	lt
 800c114:	425b      	neglt	r3, r3
 800c116:	f042 0202 	orrlt.w	r2, r2, #2
 800c11a:	9307      	strge	r3, [sp, #28]
 800c11c:	9307      	strlt	r3, [sp, #28]
 800c11e:	bfb8      	it	lt
 800c120:	9204      	strlt	r2, [sp, #16]
 800c122:	7823      	ldrb	r3, [r4, #0]
 800c124:	2b2e      	cmp	r3, #46	@ 0x2e
 800c126:	d10a      	bne.n	800c13e <_vfiprintf_r+0x156>
 800c128:	7863      	ldrb	r3, [r4, #1]
 800c12a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c12c:	d132      	bne.n	800c194 <_vfiprintf_r+0x1ac>
 800c12e:	9b03      	ldr	r3, [sp, #12]
 800c130:	1d1a      	adds	r2, r3, #4
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	9203      	str	r2, [sp, #12]
 800c136:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c13a:	3402      	adds	r4, #2
 800c13c:	9305      	str	r3, [sp, #20]
 800c13e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c214 <_vfiprintf_r+0x22c>
 800c142:	7821      	ldrb	r1, [r4, #0]
 800c144:	2203      	movs	r2, #3
 800c146:	4650      	mov	r0, sl
 800c148:	f7f4 f86a 	bl	8000220 <memchr>
 800c14c:	b138      	cbz	r0, 800c15e <_vfiprintf_r+0x176>
 800c14e:	9b04      	ldr	r3, [sp, #16]
 800c150:	eba0 000a 	sub.w	r0, r0, sl
 800c154:	2240      	movs	r2, #64	@ 0x40
 800c156:	4082      	lsls	r2, r0
 800c158:	4313      	orrs	r3, r2
 800c15a:	3401      	adds	r4, #1
 800c15c:	9304      	str	r3, [sp, #16]
 800c15e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c162:	4829      	ldr	r0, [pc, #164]	@ (800c208 <_vfiprintf_r+0x220>)
 800c164:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c168:	2206      	movs	r2, #6
 800c16a:	f7f4 f859 	bl	8000220 <memchr>
 800c16e:	2800      	cmp	r0, #0
 800c170:	d03f      	beq.n	800c1f2 <_vfiprintf_r+0x20a>
 800c172:	4b26      	ldr	r3, [pc, #152]	@ (800c20c <_vfiprintf_r+0x224>)
 800c174:	bb1b      	cbnz	r3, 800c1be <_vfiprintf_r+0x1d6>
 800c176:	9b03      	ldr	r3, [sp, #12]
 800c178:	3307      	adds	r3, #7
 800c17a:	f023 0307 	bic.w	r3, r3, #7
 800c17e:	3308      	adds	r3, #8
 800c180:	9303      	str	r3, [sp, #12]
 800c182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c184:	443b      	add	r3, r7
 800c186:	9309      	str	r3, [sp, #36]	@ 0x24
 800c188:	e76a      	b.n	800c060 <_vfiprintf_r+0x78>
 800c18a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c18e:	460c      	mov	r4, r1
 800c190:	2001      	movs	r0, #1
 800c192:	e7a8      	b.n	800c0e6 <_vfiprintf_r+0xfe>
 800c194:	2300      	movs	r3, #0
 800c196:	3401      	adds	r4, #1
 800c198:	9305      	str	r3, [sp, #20]
 800c19a:	4619      	mov	r1, r3
 800c19c:	f04f 0c0a 	mov.w	ip, #10
 800c1a0:	4620      	mov	r0, r4
 800c1a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1a6:	3a30      	subs	r2, #48	@ 0x30
 800c1a8:	2a09      	cmp	r2, #9
 800c1aa:	d903      	bls.n	800c1b4 <_vfiprintf_r+0x1cc>
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d0c6      	beq.n	800c13e <_vfiprintf_r+0x156>
 800c1b0:	9105      	str	r1, [sp, #20]
 800c1b2:	e7c4      	b.n	800c13e <_vfiprintf_r+0x156>
 800c1b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e7f0      	b.n	800c1a0 <_vfiprintf_r+0x1b8>
 800c1be:	ab03      	add	r3, sp, #12
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	462a      	mov	r2, r5
 800c1c4:	4b12      	ldr	r3, [pc, #72]	@ (800c210 <_vfiprintf_r+0x228>)
 800c1c6:	a904      	add	r1, sp, #16
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f3af 8000 	nop.w
 800c1ce:	4607      	mov	r7, r0
 800c1d0:	1c78      	adds	r0, r7, #1
 800c1d2:	d1d6      	bne.n	800c182 <_vfiprintf_r+0x19a>
 800c1d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1d6:	07d9      	lsls	r1, r3, #31
 800c1d8:	d405      	bmi.n	800c1e6 <_vfiprintf_r+0x1fe>
 800c1da:	89ab      	ldrh	r3, [r5, #12]
 800c1dc:	059a      	lsls	r2, r3, #22
 800c1de:	d402      	bmi.n	800c1e6 <_vfiprintf_r+0x1fe>
 800c1e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1e2:	f7ff fdcf 	bl	800bd84 <__retarget_lock_release_recursive>
 800c1e6:	89ab      	ldrh	r3, [r5, #12]
 800c1e8:	065b      	lsls	r3, r3, #25
 800c1ea:	f53f af1f 	bmi.w	800c02c <_vfiprintf_r+0x44>
 800c1ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1f0:	e71e      	b.n	800c030 <_vfiprintf_r+0x48>
 800c1f2:	ab03      	add	r3, sp, #12
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	462a      	mov	r2, r5
 800c1f8:	4b05      	ldr	r3, [pc, #20]	@ (800c210 <_vfiprintf_r+0x228>)
 800c1fa:	a904      	add	r1, sp, #16
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f000 f879 	bl	800c2f4 <_printf_i>
 800c202:	e7e4      	b.n	800c1ce <_vfiprintf_r+0x1e6>
 800c204:	0800ca14 	.word	0x0800ca14
 800c208:	0800ca1e 	.word	0x0800ca1e
 800c20c:	00000000 	.word	0x00000000
 800c210:	0800bfc3 	.word	0x0800bfc3
 800c214:	0800ca1a 	.word	0x0800ca1a

0800c218 <_printf_common>:
 800c218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c21c:	4616      	mov	r6, r2
 800c21e:	4698      	mov	r8, r3
 800c220:	688a      	ldr	r2, [r1, #8]
 800c222:	690b      	ldr	r3, [r1, #16]
 800c224:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c228:	4293      	cmp	r3, r2
 800c22a:	bfb8      	it	lt
 800c22c:	4613      	movlt	r3, r2
 800c22e:	6033      	str	r3, [r6, #0]
 800c230:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c234:	4607      	mov	r7, r0
 800c236:	460c      	mov	r4, r1
 800c238:	b10a      	cbz	r2, 800c23e <_printf_common+0x26>
 800c23a:	3301      	adds	r3, #1
 800c23c:	6033      	str	r3, [r6, #0]
 800c23e:	6823      	ldr	r3, [r4, #0]
 800c240:	0699      	lsls	r1, r3, #26
 800c242:	bf42      	ittt	mi
 800c244:	6833      	ldrmi	r3, [r6, #0]
 800c246:	3302      	addmi	r3, #2
 800c248:	6033      	strmi	r3, [r6, #0]
 800c24a:	6825      	ldr	r5, [r4, #0]
 800c24c:	f015 0506 	ands.w	r5, r5, #6
 800c250:	d106      	bne.n	800c260 <_printf_common+0x48>
 800c252:	f104 0a19 	add.w	sl, r4, #25
 800c256:	68e3      	ldr	r3, [r4, #12]
 800c258:	6832      	ldr	r2, [r6, #0]
 800c25a:	1a9b      	subs	r3, r3, r2
 800c25c:	42ab      	cmp	r3, r5
 800c25e:	dc26      	bgt.n	800c2ae <_printf_common+0x96>
 800c260:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c264:	6822      	ldr	r2, [r4, #0]
 800c266:	3b00      	subs	r3, #0
 800c268:	bf18      	it	ne
 800c26a:	2301      	movne	r3, #1
 800c26c:	0692      	lsls	r2, r2, #26
 800c26e:	d42b      	bmi.n	800c2c8 <_printf_common+0xb0>
 800c270:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c274:	4641      	mov	r1, r8
 800c276:	4638      	mov	r0, r7
 800c278:	47c8      	blx	r9
 800c27a:	3001      	adds	r0, #1
 800c27c:	d01e      	beq.n	800c2bc <_printf_common+0xa4>
 800c27e:	6823      	ldr	r3, [r4, #0]
 800c280:	6922      	ldr	r2, [r4, #16]
 800c282:	f003 0306 	and.w	r3, r3, #6
 800c286:	2b04      	cmp	r3, #4
 800c288:	bf02      	ittt	eq
 800c28a:	68e5      	ldreq	r5, [r4, #12]
 800c28c:	6833      	ldreq	r3, [r6, #0]
 800c28e:	1aed      	subeq	r5, r5, r3
 800c290:	68a3      	ldr	r3, [r4, #8]
 800c292:	bf0c      	ite	eq
 800c294:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c298:	2500      	movne	r5, #0
 800c29a:	4293      	cmp	r3, r2
 800c29c:	bfc4      	itt	gt
 800c29e:	1a9b      	subgt	r3, r3, r2
 800c2a0:	18ed      	addgt	r5, r5, r3
 800c2a2:	2600      	movs	r6, #0
 800c2a4:	341a      	adds	r4, #26
 800c2a6:	42b5      	cmp	r5, r6
 800c2a8:	d11a      	bne.n	800c2e0 <_printf_common+0xc8>
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	e008      	b.n	800c2c0 <_printf_common+0xa8>
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	4652      	mov	r2, sl
 800c2b2:	4641      	mov	r1, r8
 800c2b4:	4638      	mov	r0, r7
 800c2b6:	47c8      	blx	r9
 800c2b8:	3001      	adds	r0, #1
 800c2ba:	d103      	bne.n	800c2c4 <_printf_common+0xac>
 800c2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c2c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2c4:	3501      	adds	r5, #1
 800c2c6:	e7c6      	b.n	800c256 <_printf_common+0x3e>
 800c2c8:	18e1      	adds	r1, r4, r3
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	2030      	movs	r0, #48	@ 0x30
 800c2ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c2d2:	4422      	add	r2, r4
 800c2d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c2d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c2dc:	3302      	adds	r3, #2
 800c2de:	e7c7      	b.n	800c270 <_printf_common+0x58>
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	4622      	mov	r2, r4
 800c2e4:	4641      	mov	r1, r8
 800c2e6:	4638      	mov	r0, r7
 800c2e8:	47c8      	blx	r9
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	d0e6      	beq.n	800c2bc <_printf_common+0xa4>
 800c2ee:	3601      	adds	r6, #1
 800c2f0:	e7d9      	b.n	800c2a6 <_printf_common+0x8e>
	...

0800c2f4 <_printf_i>:
 800c2f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2f8:	7e0f      	ldrb	r7, [r1, #24]
 800c2fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c2fc:	2f78      	cmp	r7, #120	@ 0x78
 800c2fe:	4691      	mov	r9, r2
 800c300:	4680      	mov	r8, r0
 800c302:	460c      	mov	r4, r1
 800c304:	469a      	mov	sl, r3
 800c306:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c30a:	d807      	bhi.n	800c31c <_printf_i+0x28>
 800c30c:	2f62      	cmp	r7, #98	@ 0x62
 800c30e:	d80a      	bhi.n	800c326 <_printf_i+0x32>
 800c310:	2f00      	cmp	r7, #0
 800c312:	f000 80d2 	beq.w	800c4ba <_printf_i+0x1c6>
 800c316:	2f58      	cmp	r7, #88	@ 0x58
 800c318:	f000 80b9 	beq.w	800c48e <_printf_i+0x19a>
 800c31c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c320:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c324:	e03a      	b.n	800c39c <_printf_i+0xa8>
 800c326:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c32a:	2b15      	cmp	r3, #21
 800c32c:	d8f6      	bhi.n	800c31c <_printf_i+0x28>
 800c32e:	a101      	add	r1, pc, #4	@ (adr r1, 800c334 <_printf_i+0x40>)
 800c330:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c334:	0800c38d 	.word	0x0800c38d
 800c338:	0800c3a1 	.word	0x0800c3a1
 800c33c:	0800c31d 	.word	0x0800c31d
 800c340:	0800c31d 	.word	0x0800c31d
 800c344:	0800c31d 	.word	0x0800c31d
 800c348:	0800c31d 	.word	0x0800c31d
 800c34c:	0800c3a1 	.word	0x0800c3a1
 800c350:	0800c31d 	.word	0x0800c31d
 800c354:	0800c31d 	.word	0x0800c31d
 800c358:	0800c31d 	.word	0x0800c31d
 800c35c:	0800c31d 	.word	0x0800c31d
 800c360:	0800c4a1 	.word	0x0800c4a1
 800c364:	0800c3cb 	.word	0x0800c3cb
 800c368:	0800c45b 	.word	0x0800c45b
 800c36c:	0800c31d 	.word	0x0800c31d
 800c370:	0800c31d 	.word	0x0800c31d
 800c374:	0800c4c3 	.word	0x0800c4c3
 800c378:	0800c31d 	.word	0x0800c31d
 800c37c:	0800c3cb 	.word	0x0800c3cb
 800c380:	0800c31d 	.word	0x0800c31d
 800c384:	0800c31d 	.word	0x0800c31d
 800c388:	0800c463 	.word	0x0800c463
 800c38c:	6833      	ldr	r3, [r6, #0]
 800c38e:	1d1a      	adds	r2, r3, #4
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	6032      	str	r2, [r6, #0]
 800c394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c398:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c39c:	2301      	movs	r3, #1
 800c39e:	e09d      	b.n	800c4dc <_printf_i+0x1e8>
 800c3a0:	6833      	ldr	r3, [r6, #0]
 800c3a2:	6820      	ldr	r0, [r4, #0]
 800c3a4:	1d19      	adds	r1, r3, #4
 800c3a6:	6031      	str	r1, [r6, #0]
 800c3a8:	0606      	lsls	r6, r0, #24
 800c3aa:	d501      	bpl.n	800c3b0 <_printf_i+0xbc>
 800c3ac:	681d      	ldr	r5, [r3, #0]
 800c3ae:	e003      	b.n	800c3b8 <_printf_i+0xc4>
 800c3b0:	0645      	lsls	r5, r0, #25
 800c3b2:	d5fb      	bpl.n	800c3ac <_printf_i+0xb8>
 800c3b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c3b8:	2d00      	cmp	r5, #0
 800c3ba:	da03      	bge.n	800c3c4 <_printf_i+0xd0>
 800c3bc:	232d      	movs	r3, #45	@ 0x2d
 800c3be:	426d      	negs	r5, r5
 800c3c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3c4:	4859      	ldr	r0, [pc, #356]	@ (800c52c <_printf_i+0x238>)
 800c3c6:	230a      	movs	r3, #10
 800c3c8:	e011      	b.n	800c3ee <_printf_i+0xfa>
 800c3ca:	6821      	ldr	r1, [r4, #0]
 800c3cc:	6833      	ldr	r3, [r6, #0]
 800c3ce:	0608      	lsls	r0, r1, #24
 800c3d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c3d4:	d402      	bmi.n	800c3dc <_printf_i+0xe8>
 800c3d6:	0649      	lsls	r1, r1, #25
 800c3d8:	bf48      	it	mi
 800c3da:	b2ad      	uxthmi	r5, r5
 800c3dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c3de:	4853      	ldr	r0, [pc, #332]	@ (800c52c <_printf_i+0x238>)
 800c3e0:	6033      	str	r3, [r6, #0]
 800c3e2:	bf14      	ite	ne
 800c3e4:	230a      	movne	r3, #10
 800c3e6:	2308      	moveq	r3, #8
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c3ee:	6866      	ldr	r6, [r4, #4]
 800c3f0:	60a6      	str	r6, [r4, #8]
 800c3f2:	2e00      	cmp	r6, #0
 800c3f4:	bfa2      	ittt	ge
 800c3f6:	6821      	ldrge	r1, [r4, #0]
 800c3f8:	f021 0104 	bicge.w	r1, r1, #4
 800c3fc:	6021      	strge	r1, [r4, #0]
 800c3fe:	b90d      	cbnz	r5, 800c404 <_printf_i+0x110>
 800c400:	2e00      	cmp	r6, #0
 800c402:	d04b      	beq.n	800c49c <_printf_i+0x1a8>
 800c404:	4616      	mov	r6, r2
 800c406:	fbb5 f1f3 	udiv	r1, r5, r3
 800c40a:	fb03 5711 	mls	r7, r3, r1, r5
 800c40e:	5dc7      	ldrb	r7, [r0, r7]
 800c410:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c414:	462f      	mov	r7, r5
 800c416:	42bb      	cmp	r3, r7
 800c418:	460d      	mov	r5, r1
 800c41a:	d9f4      	bls.n	800c406 <_printf_i+0x112>
 800c41c:	2b08      	cmp	r3, #8
 800c41e:	d10b      	bne.n	800c438 <_printf_i+0x144>
 800c420:	6823      	ldr	r3, [r4, #0]
 800c422:	07df      	lsls	r7, r3, #31
 800c424:	d508      	bpl.n	800c438 <_printf_i+0x144>
 800c426:	6923      	ldr	r3, [r4, #16]
 800c428:	6861      	ldr	r1, [r4, #4]
 800c42a:	4299      	cmp	r1, r3
 800c42c:	bfde      	ittt	le
 800c42e:	2330      	movle	r3, #48	@ 0x30
 800c430:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c434:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c438:	1b92      	subs	r2, r2, r6
 800c43a:	6122      	str	r2, [r4, #16]
 800c43c:	f8cd a000 	str.w	sl, [sp]
 800c440:	464b      	mov	r3, r9
 800c442:	aa03      	add	r2, sp, #12
 800c444:	4621      	mov	r1, r4
 800c446:	4640      	mov	r0, r8
 800c448:	f7ff fee6 	bl	800c218 <_printf_common>
 800c44c:	3001      	adds	r0, #1
 800c44e:	d14a      	bne.n	800c4e6 <_printf_i+0x1f2>
 800c450:	f04f 30ff 	mov.w	r0, #4294967295
 800c454:	b004      	add	sp, #16
 800c456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c45a:	6823      	ldr	r3, [r4, #0]
 800c45c:	f043 0320 	orr.w	r3, r3, #32
 800c460:	6023      	str	r3, [r4, #0]
 800c462:	4833      	ldr	r0, [pc, #204]	@ (800c530 <_printf_i+0x23c>)
 800c464:	2778      	movs	r7, #120	@ 0x78
 800c466:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c46a:	6823      	ldr	r3, [r4, #0]
 800c46c:	6831      	ldr	r1, [r6, #0]
 800c46e:	061f      	lsls	r7, r3, #24
 800c470:	f851 5b04 	ldr.w	r5, [r1], #4
 800c474:	d402      	bmi.n	800c47c <_printf_i+0x188>
 800c476:	065f      	lsls	r7, r3, #25
 800c478:	bf48      	it	mi
 800c47a:	b2ad      	uxthmi	r5, r5
 800c47c:	6031      	str	r1, [r6, #0]
 800c47e:	07d9      	lsls	r1, r3, #31
 800c480:	bf44      	itt	mi
 800c482:	f043 0320 	orrmi.w	r3, r3, #32
 800c486:	6023      	strmi	r3, [r4, #0]
 800c488:	b11d      	cbz	r5, 800c492 <_printf_i+0x19e>
 800c48a:	2310      	movs	r3, #16
 800c48c:	e7ac      	b.n	800c3e8 <_printf_i+0xf4>
 800c48e:	4827      	ldr	r0, [pc, #156]	@ (800c52c <_printf_i+0x238>)
 800c490:	e7e9      	b.n	800c466 <_printf_i+0x172>
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	f023 0320 	bic.w	r3, r3, #32
 800c498:	6023      	str	r3, [r4, #0]
 800c49a:	e7f6      	b.n	800c48a <_printf_i+0x196>
 800c49c:	4616      	mov	r6, r2
 800c49e:	e7bd      	b.n	800c41c <_printf_i+0x128>
 800c4a0:	6833      	ldr	r3, [r6, #0]
 800c4a2:	6825      	ldr	r5, [r4, #0]
 800c4a4:	6961      	ldr	r1, [r4, #20]
 800c4a6:	1d18      	adds	r0, r3, #4
 800c4a8:	6030      	str	r0, [r6, #0]
 800c4aa:	062e      	lsls	r6, r5, #24
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	d501      	bpl.n	800c4b4 <_printf_i+0x1c0>
 800c4b0:	6019      	str	r1, [r3, #0]
 800c4b2:	e002      	b.n	800c4ba <_printf_i+0x1c6>
 800c4b4:	0668      	lsls	r0, r5, #25
 800c4b6:	d5fb      	bpl.n	800c4b0 <_printf_i+0x1bc>
 800c4b8:	8019      	strh	r1, [r3, #0]
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	6123      	str	r3, [r4, #16]
 800c4be:	4616      	mov	r6, r2
 800c4c0:	e7bc      	b.n	800c43c <_printf_i+0x148>
 800c4c2:	6833      	ldr	r3, [r6, #0]
 800c4c4:	1d1a      	adds	r2, r3, #4
 800c4c6:	6032      	str	r2, [r6, #0]
 800c4c8:	681e      	ldr	r6, [r3, #0]
 800c4ca:	6862      	ldr	r2, [r4, #4]
 800c4cc:	2100      	movs	r1, #0
 800c4ce:	4630      	mov	r0, r6
 800c4d0:	f7f3 fea6 	bl	8000220 <memchr>
 800c4d4:	b108      	cbz	r0, 800c4da <_printf_i+0x1e6>
 800c4d6:	1b80      	subs	r0, r0, r6
 800c4d8:	6060      	str	r0, [r4, #4]
 800c4da:	6863      	ldr	r3, [r4, #4]
 800c4dc:	6123      	str	r3, [r4, #16]
 800c4de:	2300      	movs	r3, #0
 800c4e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4e4:	e7aa      	b.n	800c43c <_printf_i+0x148>
 800c4e6:	6923      	ldr	r3, [r4, #16]
 800c4e8:	4632      	mov	r2, r6
 800c4ea:	4649      	mov	r1, r9
 800c4ec:	4640      	mov	r0, r8
 800c4ee:	47d0      	blx	sl
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	d0ad      	beq.n	800c450 <_printf_i+0x15c>
 800c4f4:	6823      	ldr	r3, [r4, #0]
 800c4f6:	079b      	lsls	r3, r3, #30
 800c4f8:	d413      	bmi.n	800c522 <_printf_i+0x22e>
 800c4fa:	68e0      	ldr	r0, [r4, #12]
 800c4fc:	9b03      	ldr	r3, [sp, #12]
 800c4fe:	4298      	cmp	r0, r3
 800c500:	bfb8      	it	lt
 800c502:	4618      	movlt	r0, r3
 800c504:	e7a6      	b.n	800c454 <_printf_i+0x160>
 800c506:	2301      	movs	r3, #1
 800c508:	4632      	mov	r2, r6
 800c50a:	4649      	mov	r1, r9
 800c50c:	4640      	mov	r0, r8
 800c50e:	47d0      	blx	sl
 800c510:	3001      	adds	r0, #1
 800c512:	d09d      	beq.n	800c450 <_printf_i+0x15c>
 800c514:	3501      	adds	r5, #1
 800c516:	68e3      	ldr	r3, [r4, #12]
 800c518:	9903      	ldr	r1, [sp, #12]
 800c51a:	1a5b      	subs	r3, r3, r1
 800c51c:	42ab      	cmp	r3, r5
 800c51e:	dcf2      	bgt.n	800c506 <_printf_i+0x212>
 800c520:	e7eb      	b.n	800c4fa <_printf_i+0x206>
 800c522:	2500      	movs	r5, #0
 800c524:	f104 0619 	add.w	r6, r4, #25
 800c528:	e7f5      	b.n	800c516 <_printf_i+0x222>
 800c52a:	bf00      	nop
 800c52c:	0800ca25 	.word	0x0800ca25
 800c530:	0800ca36 	.word	0x0800ca36

0800c534 <__sflush_r>:
 800c534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c53c:	0716      	lsls	r6, r2, #28
 800c53e:	4605      	mov	r5, r0
 800c540:	460c      	mov	r4, r1
 800c542:	d454      	bmi.n	800c5ee <__sflush_r+0xba>
 800c544:	684b      	ldr	r3, [r1, #4]
 800c546:	2b00      	cmp	r3, #0
 800c548:	dc02      	bgt.n	800c550 <__sflush_r+0x1c>
 800c54a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	dd48      	ble.n	800c5e2 <__sflush_r+0xae>
 800c550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c552:	2e00      	cmp	r6, #0
 800c554:	d045      	beq.n	800c5e2 <__sflush_r+0xae>
 800c556:	2300      	movs	r3, #0
 800c558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c55c:	682f      	ldr	r7, [r5, #0]
 800c55e:	6a21      	ldr	r1, [r4, #32]
 800c560:	602b      	str	r3, [r5, #0]
 800c562:	d030      	beq.n	800c5c6 <__sflush_r+0x92>
 800c564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	0759      	lsls	r1, r3, #29
 800c56a:	d505      	bpl.n	800c578 <__sflush_r+0x44>
 800c56c:	6863      	ldr	r3, [r4, #4]
 800c56e:	1ad2      	subs	r2, r2, r3
 800c570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c572:	b10b      	cbz	r3, 800c578 <__sflush_r+0x44>
 800c574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c576:	1ad2      	subs	r2, r2, r3
 800c578:	2300      	movs	r3, #0
 800c57a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c57c:	6a21      	ldr	r1, [r4, #32]
 800c57e:	4628      	mov	r0, r5
 800c580:	47b0      	blx	r6
 800c582:	1c43      	adds	r3, r0, #1
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	d106      	bne.n	800c596 <__sflush_r+0x62>
 800c588:	6829      	ldr	r1, [r5, #0]
 800c58a:	291d      	cmp	r1, #29
 800c58c:	d82b      	bhi.n	800c5e6 <__sflush_r+0xb2>
 800c58e:	4a2a      	ldr	r2, [pc, #168]	@ (800c638 <__sflush_r+0x104>)
 800c590:	410a      	asrs	r2, r1
 800c592:	07d6      	lsls	r6, r2, #31
 800c594:	d427      	bmi.n	800c5e6 <__sflush_r+0xb2>
 800c596:	2200      	movs	r2, #0
 800c598:	6062      	str	r2, [r4, #4]
 800c59a:	04d9      	lsls	r1, r3, #19
 800c59c:	6922      	ldr	r2, [r4, #16]
 800c59e:	6022      	str	r2, [r4, #0]
 800c5a0:	d504      	bpl.n	800c5ac <__sflush_r+0x78>
 800c5a2:	1c42      	adds	r2, r0, #1
 800c5a4:	d101      	bne.n	800c5aa <__sflush_r+0x76>
 800c5a6:	682b      	ldr	r3, [r5, #0]
 800c5a8:	b903      	cbnz	r3, 800c5ac <__sflush_r+0x78>
 800c5aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ae:	602f      	str	r7, [r5, #0]
 800c5b0:	b1b9      	cbz	r1, 800c5e2 <__sflush_r+0xae>
 800c5b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5b6:	4299      	cmp	r1, r3
 800c5b8:	d002      	beq.n	800c5c0 <__sflush_r+0x8c>
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f7ff fbf2 	bl	800bda4 <_free_r>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5c4:	e00d      	b.n	800c5e2 <__sflush_r+0xae>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	4628      	mov	r0, r5
 800c5ca:	47b0      	blx	r6
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	1c50      	adds	r0, r2, #1
 800c5d0:	d1c9      	bne.n	800c566 <__sflush_r+0x32>
 800c5d2:	682b      	ldr	r3, [r5, #0]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d0c6      	beq.n	800c566 <__sflush_r+0x32>
 800c5d8:	2b1d      	cmp	r3, #29
 800c5da:	d001      	beq.n	800c5e0 <__sflush_r+0xac>
 800c5dc:	2b16      	cmp	r3, #22
 800c5de:	d11e      	bne.n	800c61e <__sflush_r+0xea>
 800c5e0:	602f      	str	r7, [r5, #0]
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	e022      	b.n	800c62c <__sflush_r+0xf8>
 800c5e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5ea:	b21b      	sxth	r3, r3
 800c5ec:	e01b      	b.n	800c626 <__sflush_r+0xf2>
 800c5ee:	690f      	ldr	r7, [r1, #16]
 800c5f0:	2f00      	cmp	r7, #0
 800c5f2:	d0f6      	beq.n	800c5e2 <__sflush_r+0xae>
 800c5f4:	0793      	lsls	r3, r2, #30
 800c5f6:	680e      	ldr	r6, [r1, #0]
 800c5f8:	bf08      	it	eq
 800c5fa:	694b      	ldreq	r3, [r1, #20]
 800c5fc:	600f      	str	r7, [r1, #0]
 800c5fe:	bf18      	it	ne
 800c600:	2300      	movne	r3, #0
 800c602:	eba6 0807 	sub.w	r8, r6, r7
 800c606:	608b      	str	r3, [r1, #8]
 800c608:	f1b8 0f00 	cmp.w	r8, #0
 800c60c:	dde9      	ble.n	800c5e2 <__sflush_r+0xae>
 800c60e:	6a21      	ldr	r1, [r4, #32]
 800c610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c612:	4643      	mov	r3, r8
 800c614:	463a      	mov	r2, r7
 800c616:	4628      	mov	r0, r5
 800c618:	47b0      	blx	r6
 800c61a:	2800      	cmp	r0, #0
 800c61c:	dc08      	bgt.n	800c630 <__sflush_r+0xfc>
 800c61e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	f04f 30ff 	mov.w	r0, #4294967295
 800c62c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c630:	4407      	add	r7, r0
 800c632:	eba8 0800 	sub.w	r8, r8, r0
 800c636:	e7e7      	b.n	800c608 <__sflush_r+0xd4>
 800c638:	dfbffffe 	.word	0xdfbffffe

0800c63c <_fflush_r>:
 800c63c:	b538      	push	{r3, r4, r5, lr}
 800c63e:	690b      	ldr	r3, [r1, #16]
 800c640:	4605      	mov	r5, r0
 800c642:	460c      	mov	r4, r1
 800c644:	b913      	cbnz	r3, 800c64c <_fflush_r+0x10>
 800c646:	2500      	movs	r5, #0
 800c648:	4628      	mov	r0, r5
 800c64a:	bd38      	pop	{r3, r4, r5, pc}
 800c64c:	b118      	cbz	r0, 800c656 <_fflush_r+0x1a>
 800c64e:	6a03      	ldr	r3, [r0, #32]
 800c650:	b90b      	cbnz	r3, 800c656 <_fflush_r+0x1a>
 800c652:	f7ff f99f 	bl	800b994 <__sinit>
 800c656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d0f3      	beq.n	800c646 <_fflush_r+0xa>
 800c65e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c660:	07d0      	lsls	r0, r2, #31
 800c662:	d404      	bmi.n	800c66e <_fflush_r+0x32>
 800c664:	0599      	lsls	r1, r3, #22
 800c666:	d402      	bmi.n	800c66e <_fflush_r+0x32>
 800c668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c66a:	f7ff fb8a 	bl	800bd82 <__retarget_lock_acquire_recursive>
 800c66e:	4628      	mov	r0, r5
 800c670:	4621      	mov	r1, r4
 800c672:	f7ff ff5f 	bl	800c534 <__sflush_r>
 800c676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c678:	07da      	lsls	r2, r3, #31
 800c67a:	4605      	mov	r5, r0
 800c67c:	d4e4      	bmi.n	800c648 <_fflush_r+0xc>
 800c67e:	89a3      	ldrh	r3, [r4, #12]
 800c680:	059b      	lsls	r3, r3, #22
 800c682:	d4e1      	bmi.n	800c648 <_fflush_r+0xc>
 800c684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c686:	f7ff fb7d 	bl	800bd84 <__retarget_lock_release_recursive>
 800c68a:	e7dd      	b.n	800c648 <_fflush_r+0xc>

0800c68c <__swhatbuf_r>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	460c      	mov	r4, r1
 800c690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c694:	2900      	cmp	r1, #0
 800c696:	b096      	sub	sp, #88	@ 0x58
 800c698:	4615      	mov	r5, r2
 800c69a:	461e      	mov	r6, r3
 800c69c:	da0d      	bge.n	800c6ba <__swhatbuf_r+0x2e>
 800c69e:	89a3      	ldrh	r3, [r4, #12]
 800c6a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c6a4:	f04f 0100 	mov.w	r1, #0
 800c6a8:	bf14      	ite	ne
 800c6aa:	2340      	movne	r3, #64	@ 0x40
 800c6ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c6b0:	2000      	movs	r0, #0
 800c6b2:	6031      	str	r1, [r6, #0]
 800c6b4:	602b      	str	r3, [r5, #0]
 800c6b6:	b016      	add	sp, #88	@ 0x58
 800c6b8:	bd70      	pop	{r4, r5, r6, pc}
 800c6ba:	466a      	mov	r2, sp
 800c6bc:	f000 f848 	bl	800c750 <_fstat_r>
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	dbec      	blt.n	800c69e <__swhatbuf_r+0x12>
 800c6c4:	9901      	ldr	r1, [sp, #4]
 800c6c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6ce:	4259      	negs	r1, r3
 800c6d0:	4159      	adcs	r1, r3
 800c6d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6d6:	e7eb      	b.n	800c6b0 <__swhatbuf_r+0x24>

0800c6d8 <__smakebuf_r>:
 800c6d8:	898b      	ldrh	r3, [r1, #12]
 800c6da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6dc:	079d      	lsls	r5, r3, #30
 800c6de:	4606      	mov	r6, r0
 800c6e0:	460c      	mov	r4, r1
 800c6e2:	d507      	bpl.n	800c6f4 <__smakebuf_r+0x1c>
 800c6e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c6e8:	6023      	str	r3, [r4, #0]
 800c6ea:	6123      	str	r3, [r4, #16]
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	6163      	str	r3, [r4, #20]
 800c6f0:	b003      	add	sp, #12
 800c6f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6f4:	ab01      	add	r3, sp, #4
 800c6f6:	466a      	mov	r2, sp
 800c6f8:	f7ff ffc8 	bl	800c68c <__swhatbuf_r>
 800c6fc:	9f00      	ldr	r7, [sp, #0]
 800c6fe:	4605      	mov	r5, r0
 800c700:	4639      	mov	r1, r7
 800c702:	4630      	mov	r0, r6
 800c704:	f7ff fbba 	bl	800be7c <_malloc_r>
 800c708:	b948      	cbnz	r0, 800c71e <__smakebuf_r+0x46>
 800c70a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c70e:	059a      	lsls	r2, r3, #22
 800c710:	d4ee      	bmi.n	800c6f0 <__smakebuf_r+0x18>
 800c712:	f023 0303 	bic.w	r3, r3, #3
 800c716:	f043 0302 	orr.w	r3, r3, #2
 800c71a:	81a3      	strh	r3, [r4, #12]
 800c71c:	e7e2      	b.n	800c6e4 <__smakebuf_r+0xc>
 800c71e:	89a3      	ldrh	r3, [r4, #12]
 800c720:	6020      	str	r0, [r4, #0]
 800c722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c726:	81a3      	strh	r3, [r4, #12]
 800c728:	9b01      	ldr	r3, [sp, #4]
 800c72a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c72e:	b15b      	cbz	r3, 800c748 <__smakebuf_r+0x70>
 800c730:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c734:	4630      	mov	r0, r6
 800c736:	f000 f81d 	bl	800c774 <_isatty_r>
 800c73a:	b128      	cbz	r0, 800c748 <__smakebuf_r+0x70>
 800c73c:	89a3      	ldrh	r3, [r4, #12]
 800c73e:	f023 0303 	bic.w	r3, r3, #3
 800c742:	f043 0301 	orr.w	r3, r3, #1
 800c746:	81a3      	strh	r3, [r4, #12]
 800c748:	89a3      	ldrh	r3, [r4, #12]
 800c74a:	431d      	orrs	r5, r3
 800c74c:	81a5      	strh	r5, [r4, #12]
 800c74e:	e7cf      	b.n	800c6f0 <__smakebuf_r+0x18>

0800c750 <_fstat_r>:
 800c750:	b538      	push	{r3, r4, r5, lr}
 800c752:	4d07      	ldr	r5, [pc, #28]	@ (800c770 <_fstat_r+0x20>)
 800c754:	2300      	movs	r3, #0
 800c756:	4604      	mov	r4, r0
 800c758:	4608      	mov	r0, r1
 800c75a:	4611      	mov	r1, r2
 800c75c:	602b      	str	r3, [r5, #0]
 800c75e:	f7f4 fb36 	bl	8000dce <_fstat>
 800c762:	1c43      	adds	r3, r0, #1
 800c764:	d102      	bne.n	800c76c <_fstat_r+0x1c>
 800c766:	682b      	ldr	r3, [r5, #0]
 800c768:	b103      	cbz	r3, 800c76c <_fstat_r+0x1c>
 800c76a:	6023      	str	r3, [r4, #0]
 800c76c:	bd38      	pop	{r3, r4, r5, pc}
 800c76e:	bf00      	nop
 800c770:	20001f24 	.word	0x20001f24

0800c774 <_isatty_r>:
 800c774:	b538      	push	{r3, r4, r5, lr}
 800c776:	4d06      	ldr	r5, [pc, #24]	@ (800c790 <_isatty_r+0x1c>)
 800c778:	2300      	movs	r3, #0
 800c77a:	4604      	mov	r4, r0
 800c77c:	4608      	mov	r0, r1
 800c77e:	602b      	str	r3, [r5, #0]
 800c780:	f7f4 fb35 	bl	8000dee <_isatty>
 800c784:	1c43      	adds	r3, r0, #1
 800c786:	d102      	bne.n	800c78e <_isatty_r+0x1a>
 800c788:	682b      	ldr	r3, [r5, #0]
 800c78a:	b103      	cbz	r3, 800c78e <_isatty_r+0x1a>
 800c78c:	6023      	str	r3, [r4, #0]
 800c78e:	bd38      	pop	{r3, r4, r5, pc}
 800c790:	20001f24 	.word	0x20001f24

0800c794 <_sbrk_r>:
 800c794:	b538      	push	{r3, r4, r5, lr}
 800c796:	4d06      	ldr	r5, [pc, #24]	@ (800c7b0 <_sbrk_r+0x1c>)
 800c798:	2300      	movs	r3, #0
 800c79a:	4604      	mov	r4, r0
 800c79c:	4608      	mov	r0, r1
 800c79e:	602b      	str	r3, [r5, #0]
 800c7a0:	f7f4 fb3e 	bl	8000e20 <_sbrk>
 800c7a4:	1c43      	adds	r3, r0, #1
 800c7a6:	d102      	bne.n	800c7ae <_sbrk_r+0x1a>
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	b103      	cbz	r3, 800c7ae <_sbrk_r+0x1a>
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	bd38      	pop	{r3, r4, r5, pc}
 800c7b0:	20001f24 	.word	0x20001f24

0800c7b4 <_init>:
 800c7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7b6:	bf00      	nop
 800c7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ba:	bc08      	pop	{r3}
 800c7bc:	469e      	mov	lr, r3
 800c7be:	4770      	bx	lr

0800c7c0 <_fini>:
 800c7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7c2:	bf00      	nop
 800c7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7c6:	bc08      	pop	{r3}
 800c7c8:	469e      	mov	lr, r3
 800c7ca:	4770      	bx	lr
