<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\RISC_V.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\controller.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\datapath.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\mems.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\micro_RISC.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_SPI.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\peri_reg_led.sv<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\src\uart_rx_tx.v<br>
C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\PABLO-LAP-LENOVO\Documents\gti&nbspprograming&nbspprojects\hdl\Riscv\RiscV_harris_9k_v3\RISCV_harris_9k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 20 07:41:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.288s, Peak memory usage = 287.484MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.079s, Peak memory usage = 287.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 287.973MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 289.340MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 289.891MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 290.133MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 290.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 290.281MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.11s, Peak memory usage = 295.105MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 295.113MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 295.113MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 323.508MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 323.508MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 323.508MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 323.508MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>855</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>662</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLN</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1391</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>515</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>830</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>67</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>160</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>128</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2425(1398 LUT, 67 ALU, 160 RAM16) / 8640</td>
<td>29%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>855 / 6693</td>
<td>13%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>853 / 6693</td>
<td>13%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>18 / 26</td>
<td>70%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_icon_top/n19_s2/O </td>
</tr>
<tr>
<td>gw_gao_inst_0/u_ao_top/n15_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>gw_gao_inst_0/u_ao_top/n15_s2/O </td>
</tr>
<tr>
<td>uart_tx/cs[5]</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>d1/cs_5_s29/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>53.4(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>gw_gao_inst_0/u_icon_top/n19_6</td>
<td>50.0(MHz)</td>
<td>747.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>gw_gao_inst_0/u_ao_top/n15_6</td>
<td>50.0(MHz)</td>
<td>747.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/MemWrite_s1/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>rvsingle/c/md/MemWrite_s1/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s1/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rvsingle/c/md/Jump_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s0/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>192</td>
<td>rvsingle/c/md/Jump_s0/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[0]</td>
</tr>
<tr>
<td>6.806</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>7.286</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/I1</td>
</tr>
<tr>
<td>8.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/F</td>
</tr>
<tr>
<td>8.865</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>9.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>9.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>10.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>10.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>10.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>rvsingle/dp/alu/S_5_s/SUM</td>
</tr>
<tr>
<td>11.181</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>dmem/RAM_RAM_14_7_s/AD[3]</td>
</tr>
<tr>
<td>11.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_RAM_14_7_s/DO[1]</td>
</tr>
<tr>
<td>11.921</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/F</td>
</tr>
<tr>
<td>13.500</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.649</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/O</td>
</tr>
<tr>
<td>14.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.292</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/O</td>
</tr>
<tr>
<td>14.772</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/O</td>
</tr>
<tr>
<td>15.415</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/ReadData_29_s/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dmem/ReadData_29_s/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/I0</td>
</tr>
<tr>
<td>18.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/F</td>
</tr>
<tr>
<td>18.506</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s/I0</td>
</tr>
<tr>
<td>19.538</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>20.018</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.014, 58.986%; route: 7.200, 38.559%; tC2Q: 0.458, 2.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/MemWrite_s1/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>rvsingle/c/md/MemWrite_s1/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s1/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rvsingle/c/md/Jump_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s0/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>192</td>
<td>rvsingle/c/md/Jump_s0/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[0]</td>
</tr>
<tr>
<td>6.806</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>7.286</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/I1</td>
</tr>
<tr>
<td>8.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/F</td>
</tr>
<tr>
<td>8.865</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>9.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>9.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>10.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>10.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>10.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>rvsingle/dp/alu/S_5_s/SUM</td>
</tr>
<tr>
<td>11.181</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>dmem/RAM_RAM_14_7_s/AD[3]</td>
</tr>
<tr>
<td>11.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_RAM_14_7_s/DO[1]</td>
</tr>
<tr>
<td>11.921</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/F</td>
</tr>
<tr>
<td>13.500</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.649</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/O</td>
</tr>
<tr>
<td>14.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.292</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/O</td>
</tr>
<tr>
<td>14.772</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/O</td>
</tr>
<tr>
<td>15.415</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/ReadData_29_s/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dmem/ReadData_29_s/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/I0</td>
</tr>
<tr>
<td>18.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/F</td>
</tr>
<tr>
<td>18.506</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s/I0</td>
</tr>
<tr>
<td>19.538</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>20.018</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.014, 58.986%; route: 7.200, 38.559%; tC2Q: 0.458, 2.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/MemWrite_s1/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>rvsingle/c/md/MemWrite_s1/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s1/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rvsingle/c/md/Jump_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s0/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>192</td>
<td>rvsingle/c/md/Jump_s0/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[0]</td>
</tr>
<tr>
<td>6.806</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>7.286</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/I1</td>
</tr>
<tr>
<td>8.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/F</td>
</tr>
<tr>
<td>8.865</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>9.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>9.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>10.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>10.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>10.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>rvsingle/dp/alu/S_5_s/SUM</td>
</tr>
<tr>
<td>11.181</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>dmem/RAM_RAM_14_7_s/AD[3]</td>
</tr>
<tr>
<td>11.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_RAM_14_7_s/DO[1]</td>
</tr>
<tr>
<td>11.921</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/F</td>
</tr>
<tr>
<td>13.500</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.649</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/O</td>
</tr>
<tr>
<td>14.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.292</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/O</td>
</tr>
<tr>
<td>14.772</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/O</td>
</tr>
<tr>
<td>15.415</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/ReadData_29_s/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dmem/ReadData_29_s/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/I0</td>
</tr>
<tr>
<td>18.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/F</td>
</tr>
<tr>
<td>18.506</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s/I0</td>
</tr>
<tr>
<td>19.538</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>20.018</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.014, 58.986%; route: 7.200, 38.559%; tC2Q: 0.458, 2.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/MemWrite_s1/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>rvsingle/c/md/MemWrite_s1/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s1/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rvsingle/c/md/Jump_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s0/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>192</td>
<td>rvsingle/c/md/Jump_s0/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[0]</td>
</tr>
<tr>
<td>6.806</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>7.286</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/I1</td>
</tr>
<tr>
<td>8.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/F</td>
</tr>
<tr>
<td>8.865</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>9.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>9.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>10.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>10.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>10.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>rvsingle/dp/alu/S_5_s/SUM</td>
</tr>
<tr>
<td>11.181</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>dmem/RAM_RAM_14_7_s/AD[3]</td>
</tr>
<tr>
<td>11.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_RAM_14_7_s/DO[1]</td>
</tr>
<tr>
<td>11.921</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s10/F</td>
</tr>
<tr>
<td>13.500</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/I1</td>
</tr>
<tr>
<td>13.649</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s4/O</td>
</tr>
<tr>
<td>14.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/I1</td>
</tr>
<tr>
<td>14.292</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s1/O</td>
</tr>
<tr>
<td>14.772</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/I0</td>
</tr>
<tr>
<td>14.935</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_435_G[0]_s0/O</td>
</tr>
<tr>
<td>15.415</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/ReadData_29_s/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dmem/ReadData_29_s/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/I0</td>
</tr>
<tr>
<td>18.026</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s0/F</td>
</tr>
<tr>
<td>18.506</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_29_s/I0</td>
</tr>
<tr>
<td>19.538</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/resultmux/Result_29_s/F</td>
</tr>
<tr>
<td>20.018</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_0_7_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.014, 58.986%; route: 7.200, 38.559%; tC2Q: 0.458, 2.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>rvsingle/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>rvsingle/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/MemWrite_s1/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>rvsingle/c/md/MemWrite_s1/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s1/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>rvsingle/c/md/Jump_s1/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/c/md/Jump_s0/I3</td>
</tr>
<tr>
<td>6.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>192</td>
<td>rvsingle/c/md/Jump_s0/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/RAD[0]</td>
</tr>
<tr>
<td>6.806</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s/DO[0]</td>
</tr>
<tr>
<td>7.286</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/I1</td>
</tr>
<tr>
<td>8.385</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/Bout_0_s1/F</td>
</tr>
<tr>
<td>8.865</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_0_s/I1</td>
</tr>
<tr>
<td>9.910</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_0_s/COUT</td>
</tr>
<tr>
<td>9.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_1_s/CIN</td>
</tr>
<tr>
<td>9.967</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>9.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>10.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>10.081</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>10.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>10.138</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>10.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rvsingle/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>10.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>257</td>
<td>rvsingle/dp/alu/S_5_s/SUM</td>
</tr>
<tr>
<td>11.181</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>dmem/RAM_RAM_11_0_s/AD[3]</td>
</tr>
<tr>
<td>11.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_RAM_11_0_s/DO[0]</td>
</tr>
<tr>
<td>11.921</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s13/I1</td>
</tr>
<tr>
<td>13.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s13/F</td>
</tr>
<tr>
<td>13.500</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s6/I0</td>
</tr>
<tr>
<td>13.649</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s6/O</td>
</tr>
<tr>
<td>14.129</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>14.292</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s2/O</td>
</tr>
<tr>
<td>14.772</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>14.935</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dmem/RAM_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.415</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ur0/reg_lec1_31_s1/I1</td>
</tr>
<tr>
<td>16.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ur0/reg_lec1_31_s1/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ur0/reg_lec1_31_s/I2</td>
</tr>
<tr>
<td>17.816</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ur0/reg_lec1_31_s/F</td>
</tr>
<tr>
<td>18.296</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/resultmux/Result_0_s/I1</td>
</tr>
<tr>
<td>19.395</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>rvsingle/dp/resultmux/Result_0_s/F</td>
</tr>
<tr>
<td>19.875</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s0/DI[0]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>399</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s0/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rvsingle/dp/rf/rf_rf_1_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.871, 58.669%; route: 7.200, 38.857%; tC2Q: 0.458, 2.474%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
