	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99547867"
	.compiler_invocation	"ctc --dep-file=Libraries\\seekfree_libraries\\.zf_eru_dma.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -ID:\\infineon\\test1\\Balance_Test -ID:\\infineon\\test1\\Balance_Test\\CODE -ID:\\infineon\\test1\\Balance_Test\\Libraries -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Platform -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Platform\\Tricore -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Sfr -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Service -ID:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Service\\CpuGeneric -ID:\\infineon\\test1\\Balance_Test\\Libraries\\seekfree_libraries -ID:\\infineon\\test1\\Balance_Test\\Libraries\\seekfree_libraries\\common -ID:\\infineon\\test1\\Balance_Test\\Libraries\\seekfree_peripheral -ID:\\infineon\\test1\\Balance_Test\\USER -g2 --make-target=Libraries\\seekfree_libraries\\zf_eru_dma.o -t0 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Libraries\\seekfree_libraries\\zf_eru_dma.src ..\\Libraries\\seekfree_libraries\\zf_eru_dma.c"
	.compiler_name		"ctc"
	;source	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c'

	
$TC16X
	
	.sdecl	'.text.zf_eru_dma.eru_dma_init',code,cluster('eru_dma_init')
	.sect	'.text.zf_eru_dma.eru_dma_init'
	.align	2
	
	.global	eru_dma_init

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     1  /*********************************************************************************************************************
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     2   * COPYRIGHT NOTICE
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     3   * Copyright (c) 2020,逐飞科技
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     4   * All rights reserved.
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     5   * 技术讨论QQ群：三群：824575535
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     6   *
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     7   * 以下所有内容版权均属逐飞科技所有，未经允许不得用于商业用途，
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     8   * 欢迎各位使用并传播本程序，修改内容时必须保留逐飞科技的版权声明。
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	     9   *
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    10   * @file       		eru_dma
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    11   * @company	   		成都逐飞科技有限公司
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    12   * @author     		逐飞科技(QQ3184284598)
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    13   * @version    		查看doc内version文件 版本说明
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    14   * @Software 		tasking v6.3r1
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    15   * @Target core		TC264D
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    16   * @Taobao   		https://seekfree.taobao.com/
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    17   * @date       		2020-3-23
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    18   ********************************************************************************************************************/
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    19   
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    20  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    21  #include "IfxDma_Dma.h"
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    22  #include "IfxScuEru.h"
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    23  #include "isr_config.h"
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    24  #include "zf_eru_dma.h"
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    25  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    26  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    27  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    28  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    29  //  @brief      eru触发dma初始化
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    30  //  @param      dma_ch           	选择DMA通道
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    31  //  @param      source_addr         设置源地址
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    32  //  @param      destination_addr    设置目的地址
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    33  //  @param      eru_pin				设置触发的eru通道
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    34  //  @param      trigger				设置触发方式
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    35  //  @param      dma_count			设置dma搬移次数
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    36  //	@return		void
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    37  //  Sample usage:
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    38  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    39  void eru_dma_init(IfxDma_ChannelId dma_ch, uint8 *source_addr, uint8 *destination_addr, ERU_PIN_enum eru_pin, TRIGGER_enum trigger, uint16 dma_count)
; Function eru_dma_init
.L6:
eru_dma_init:	.type	func
	sub.a	a10,#80
.L78:
	mov	d8,d4
.L81:
	mov.aa	a15,a4
.L82:
	mov.aa	a12,a5
.L83:
	mov	d15,d7
.L84:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    40  {
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    41  	IfxDma_Dma_Channel dmaChn;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    42  	//eru触发DMA通道号   在eru文件中设置eru的优先级，即为触发的通道
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    43  	eru_init(eru_pin, trigger);
	mov	d4,d5
.L79:
	mov	d5,d6
.L80:
	call	eru_init
.L44:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    44  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    45  	IfxDma_Dma_Config        dmaConfig;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    46      IfxDma_Dma_initModuleConfig(&dmaConfig, &MODULE_DMA);
	lea	a4,[a10]12
.L102:
	movh.a	a5,#61441
	call	IfxDma_Dma_initModuleConfig
.L47:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    47  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    48      IfxDma_Dma               dma;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    49      IfxDma_Dma_initModule(&dma, &dmaConfig);
	lea	a4,[a10]16
.L103:
	lea	a5,[a10]12
	call	IfxDma_Dma_initModule
.L50:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    50  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    51      IfxDma_Dma_ChannelConfig cfg;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    52      IfxDma_Dma_initChannelConfig(&cfg, &dma);
	lea	a4,[a10]20
.L104:
	lea	a5,[a10]16
	call	IfxDma_Dma_initChannelConfig
.L105:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    53  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    54      cfg.transferCount                   = dma_count;
	st.h	[a10]46,d15
.L106:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    55      cfg.requestMode                     = IfxDma_ChannelRequestMode_oneTransferPerRequest;
	mov	d15,#0
.L85:
	st.b	[a10]49,d15
.L107:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    56      cfg.moveSize                        = IfxDma_ChannelMoveSize_8bit;
	mov	d15,#0
.L108:
	st.b	[a10]51,d15
.L109:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    57  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    58      cfg.busPriority = IfxDma_ChannelBusPriority_high;
	mov	d15,#2
.L110:
	st.b	[a10]54,d15
.L111:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    59  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    60      cfg.sourceAddress      				= (unsigned)(source_addr);
	mov.d	d15,a15
.L86:
	st.w	[a10]26,d15
.L112:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    61      cfg.sourceAddressCircularRange      = IfxDma_ChannelIncrementCircular_none;
	mov	d15,#0
.L87:
	st.b	[a10]58,d15
.L113:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    62      cfg.sourceCircularBufferEnabled     = TRUE;
	mov	d15,#1
.L114:
	st.b	[a10]63,d15
.L115:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    63  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    64      cfg.destinationAddress 				= IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), destination_addr);
	mov.d	d15,a12
.L88:
	insert	d15,d15,#0,#0,#28
.L89:
	movh	d0,#53248
	jne	d15,d0,.L2
.L54:

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     1  /**
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     2   * \file IfxCpu.h
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     3   * \brief CPU  basic functionality
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     4   * \ingroup IfxLld_Cpu
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     5   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     8   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	     9   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    11   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    12   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    17  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    18  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    20  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    27  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    33   * language processor.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    34  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    42  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    43   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    44   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    45   * \defgroup IfxLld_Cpu_Std_Core Cpu Core Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    46   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    47   * \defgroup IfxLld_Cpu_Std_Interrupt Interrupt Utility Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    48   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    49   * \defgroup IfxLld_Cpu_Std_Cache Cache Management Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    50   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    51   * \defgroup IfxLld_Cpu_Std_PerformanceCounter Performance Counter Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    52   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    53   * \defgroup IfxLld_Cpu_Std_Synchronization Synchronization Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    54   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    55   * \defgroup IfxLld_Cpu_Std_Utility Cpu Utility Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    56   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    57   * \defgroup IfxLld_Cpu_Std_Enum Enumerations
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    58   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    59   * \defgroup IfxLld_Cpu_Std_DataStructures Data Structures
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    60   * \ingroup IfxLld_Cpu_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    61   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    62  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    63  #ifndef IFXCPU_H
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    64  #define IFXCPU_H 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    65  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    66  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    67  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    68  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    69  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    70  #include "_Impl/IfxCpu_cfg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    71  #include "IfxSrc_reg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    72  #include "IfxScu_reg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    73  #include "IfxStm_reg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    74  #include "_Impl/IfxScu_cfg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    75  #include "_Utilities/Ifx_Assert.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    76  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    77  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    78  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    79  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    80  /*-----------------------------------Macros-----------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    81  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    82  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    83  /** \brief Convert local DSPR address to global DSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    84   * Use this macro to convert a local DSPR address (in segment 0xd00.....) to
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    85   * a global DSPR address (in segment 0x700....., 0x600....., 0x500..... downwards) depending on
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    86   * the CPU number.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    87   * Example usage:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    88   *  \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    89   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &sourceBuffer[i][0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    90   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &destinationBuffer[i][0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    91   *  \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    92   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    93  #define IFXCPU_GLB_ADDR_DSPR(cpu, address) ((((((unsigned)(address) & 0xF0000000) == 0xD0000000) ? ((((unsigned)(address) & 0x000fffff) | 0x70000000) - ((cpu) * 0x10000000)) : (unsigned)(address))))
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    94  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    95  /** \brief Convert local PSPR address to global PSPR address which can be accessed from the SRI bus.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    96   * Use this macro to convert a local PSPR address (in segment 0xc......) to
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    97   * a global PSPR address (in segment 0x701....., 0x601....., 0x501..... downwards) depending on
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    98   * the CPU number.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	    99   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   100   *   Example usage:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   101   *   \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   102   *     dmaChConfig.sourceAddress      = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &sourceBufferInPsprMemory);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   103   *     dmaChConfig.destinationAddress = IFXCPU_GLB_ADDR_PSPR(IfxCpu_getCoreId(), &destinationBufferInPsprMemory);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   104   *   \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   105   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   106  #define IFXCPU_GLB_ADDR_PSPR(cpu, address) ((((unsigned)(address) & 0x000fffff) | 0x70100000) - ((cpu) * 0x10000000))
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   107  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   108  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   109  /*------------------------------Type Definitions------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   110  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   111  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   112  /** \brief Lock type Spin lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   113   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   114  typedef unsigned int IfxCpu_spinLock;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   115  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   116  /** \brief Lock type Mutex lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   117   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   118  typedef unsigned int IfxCpu_mutexLock;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   119  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   120  /** \brief Event used for synchronisation.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   121   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   122  typedef unsigned int IfxCpu_syncEvent;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   123  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   124  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   125  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   126  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   127  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   128  /** \addtogroup IfxLld_Cpu_Std_Enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   129   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   130  /** \brief Enumeration for the Cpu mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   131   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   132  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   133  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   134      IfxCpu_CoreMode_halt,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   135      IfxCpu_CoreMode_run,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   136      IfxCpu_CoreMode_idle,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   137      IfxCpu_CoreMode_sleep,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   138      IfxCpu_CoreMode_stby,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   139      IfxCpu_CoreMode_unknown
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   140  } IfxCpu_CoreMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   141  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   142  /** \brief Performance conunter modes
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   143   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   144  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   145  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   146      IfxCpu_CounterMode_normal = 0,  /**< \brief Normal counter mode:the counter increments on their respective triggers */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   147      IfxCpu_CounterMode_task   = 1   /**< \brief Normal counter mode:additional gating control from the debug unit which allows the data gathered in the performance counters to be filtered by some specific criteria */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   148  } IfxCpu_CounterMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   149  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   150  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   151  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   152  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   153  /*-----------------------------Data Structures--------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   154  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   155  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   156  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   157   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   158  /** \brief counter
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   159   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   160  typedef struct
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   161  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   162      uint32  counter;        /**< \brief Counter value */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   163      boolean overlfow;       /**< \brief sticky overlfow */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   164  } IfxCpu_Counter;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   165  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   166  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   167  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   168  /** \addtogroup IfxLld_Cpu_Std_DataStructures
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   169   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   170  /** \brief Performance counter result
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   171   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   172  typedef struct
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   173  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   174      IfxCpu_Counter instruction;       /**< \brief Instruction counter */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   175      IfxCpu_Counter clock;             /**< \brief CPU clock counter */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   176      IfxCpu_Counter counter1;          /**< \brief Multi counter 1 */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   177      IfxCpu_Counter counter2;          /**< \brief Multi counter 2 */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   178      IfxCpu_Counter counter3;          /**< \brief Multi counter 3 */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   179  } IfxCpu_Perf;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   180  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   181  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   182  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   183  /** \addtogroup IfxLld_Cpu_Std_Core
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   184   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   185  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   186  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   187  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   188  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   189  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   190  /** \brief API to get the address for CPU HW module register memory map
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   191   * \param cpu Resource index of the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   192   * \return CPU module register address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   193   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   194  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   195  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   196  /** \brief API to get core id of the CPU of the caller.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   197   * Caution: Core id of the cpu's may not be continguous and shouldn't be used to index cpu.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   198   * Use IfxCpu_getCoreIndex() to get cpu no.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   199   * \return Resource index of the CPU.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   200   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   201  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   202  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   203  /** \brief API to get cpu index of the caller CPU.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   204   * Note: This api can be used whereever cpu no/index is needed.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   205   * \return Resource index of the CPU.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   206   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   207  IFX_INLINE IfxCpu_ResourceCpu IfxCpu_getCoreIndex(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   208  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   209  /** \brief API to initialize the context save area of the CPU where this is called.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   210   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   211   * This API can initialize the CSA of the host CPU where this API is called. This API
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   212   * shall not be used to initialize the CSA of another CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   213   * \param csaBegin Pointer to start of context save area
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   214   * \param csaEnd Pointer to end of context save area
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   215   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   216   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   217  IFX_INLINE void IfxCpu_initCSA(uint32 *csaBegin, uint32 *csaEnd);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   218  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   219  /** \brief Set/Clear safety task identifier (PSW.S) on current CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   220   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   221   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   222  IFX_INLINE void IfxCpu_setSafetyTaskIdentifier(boolean safetyId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   223  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   224  /** \brief Triggers Software Reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   225   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   226   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   227  IFX_INLINE void IfxCpu_triggerSwReset(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   228  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   229  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   230  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   231  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   232  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   233  /** \brief API to get current mode of CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   234   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   235   * \return Current mode of the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   236   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   237  IFX_EXTERN IfxCpu_CoreMode IfxCpu_getCoreMode(Ifx_CPU *cpu);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   238  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   239  /** \brief API to get current mode of CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   240   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   241   * \return Resource index of the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   242   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   243  IFX_EXTERN IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   244  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   245  /** \brief API to set mode of the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   246   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   247   * \param mode CPU mode to be set by this API
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   248   * \return Success status of the activity (setting the core mode).
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   249   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   250   * \retval FALSE: If the activity can't be performed.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   251   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   252  IFX_EXTERN boolean IfxCpu_setCoreMode(Ifx_CPU *cpu, IfxCpu_CoreMode mode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   253  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   254  /** \brief API to set the program counter for the CPU specified.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   255   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   256   * \param programCounter Program counter value to be set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   257   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   258   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   259   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   260   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   261  IFX_EXTERN boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   262  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   263  /** \brief API to set the program counter for the CPU specified and start the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   264   * \param cpu Pointer to the CPU HW module (register memory map)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   265   * \param programCounter Program counter value to start the CPU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   266   * \return success status of the activity (setting program counter value).
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   267   * \retval TRUE: If the activity successfully be performed.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   268   * \retval FALSE: If the activity can't be performed
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   269   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   270  IFX_EXTERN boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   271  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   272  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   273  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   274  /** \addtogroup IfxLld_Cpu_Std_Interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   275   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   276  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   277  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   278  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   279  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   280  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   281  /** \brief API to get the status of global interrupt enable (ICR.IE) for the CPU which calls this API
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   282   * This API provides the status of CPU where this API is called
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   283   * \return Status of global interrupt enable bit.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   284   * \retval TRUE: Global interrupts enabled.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   285   * \retval FALSE: Global interrupts disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   286   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   287  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   288  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   289  /** \brief API to disable global interrupt and return the previous status.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   290   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   291   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   292   * used for this activity towards other CPUs
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   293   * \return Previous status of global interrupt enable bit.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   294   * \retval TRUE: Previously, global interrupts enabled.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   295   * \retval FALSE: Previously, global interrupts disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   296   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   297  IFX_INLINE boolean IfxCpu_disableInterrupts(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   298  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   299  /** \brief API to enable global interrupt.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   300   * This API simply enables the global interrupt.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   301   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   302   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   303  IFX_INLINE void IfxCpu_enableInterrupts(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   304  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   305  /** \brief Disable the Global Interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   306   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   307   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   308  IFX_INLINE void IfxCpu_forceDisableInterrupts(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   309  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   310  /** \brief API to restore global interrupt with that of the passed parameter.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   311   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   312   * This API can be used only to disable the global interrupts of caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   313   * used for this activity towards other CPUs
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   314   * \param enabled Previous status of the global interrupt enable bit
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   315   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   316   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   317  IFX_INLINE void IfxCpu_restoreInterrupts(boolean enabled);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   318  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   319  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   320  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   321  /** \addtogroup IfxLld_Cpu_Std_Cache
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   322   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   323  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   324  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   325  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   326  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   327  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   328  /** \brief API to enable/ disable the data cacheability for selected segments
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   329   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   330   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   331   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   332   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   333   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   334   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   335  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   336  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   337  /** \brief API to enable/ disable the instruction cacheability for selected segments
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   338   * With this API cacheability for one or more segment can be enabled/disabled for the CPU core where this API is called.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   339   * \Note This API is to be called only if the PCACHE or DCACHE are not enabled before
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   340   * \param segmentNumberMask Mask where bitfield 0 represents segment 0 and bitfield 16 represent segment F.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   341   * \param enable TRUE: to enable the cacheability for selected segment, FALSE: to disable.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   342   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   343   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   344  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   345  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   346  /** \brief API to invalidate the program cache
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   347   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   348   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   349  IFX_INLINE void IfxCpu_invalidateProgramCache(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   350  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   351  /** \brief API to determine if an address is in a cachable or non-cachable Flash/LMU section
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   352   * \param address Address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   353   * \return Status TRUE/FALSE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   354   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   355  IFX_INLINE boolean IfxCpu_isAddressCachable(void *address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   356  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   357  /** \brief API to enable or bypass the data cache for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   358   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   359   * This API can be used only to enable or bypass the data cache of caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   360   * used for this activity towards other CPUs
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   361   * \param enable Command to enable or bypass the data cache
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   362   * TRUE: Enable the data cache.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   363   * FALSE: Bypass the data cache.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   364   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   365   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   366  IFX_INLINE void IfxCpu_setDataCache(boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   367  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   368  /** \brief API to enable or bypass the program cache for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   369   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   370   * This API can be used only to enable or bypass the program cache of caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   371   * used for this activity towards other CPUs
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   372   * \param enable Command to enable or bypass the program cache.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   373   * TRUE: Enable the program cache.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   374   * FALSE: Bypass the program cache
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   375   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   376   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   377  IFX_INLINE void IfxCpu_setProgramCache(boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   378  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   379  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   380  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   381  /** \addtogroup IfxLld_Cpu_Std_PerformanceCounter
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   382   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   383  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   384  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   385  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   386  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   387  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   388  /** \brief API to read the clock counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   389   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   390   * This API can be used to read clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   391   * used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   392   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   393   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   394  IFX_INLINE uint32 IfxCpu_getClockCounter(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   395  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   396  /** \brief API to get sticky overflow bit of clock counter for the CPU, which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   397   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   398   * This API can be used to get sticky overflow bit of clock counter of only the caller CPU.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   399   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   400   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   401   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   402   * reading the counter
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   403   * \return Status of sticky overflow bit.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   404   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   405   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   406   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   407  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   408  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   409  /** \brief API to read the instruction counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   410   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   411   * This API can be used to read instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   412   * used for this activity towards other CPUs
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   413   * \return Counter value. 0 to 0x7FFFFFFF.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   414   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   415  IFX_INLINE uint32 IfxCpu_getInstructionCounter(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   416  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   417  /** \brief API to get sticky overflow bit of Instruction counter for the CPU, which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   418   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   419   * This API can be used to get sticky overflow bit of Instruction counter of only the caller CPU.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   420   * It cannot be used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   421   * This API also clears the sticky overflow after the read. While reading the sticky bit this API disables
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   422   * the counter for short time. (otherwise sticky bit cannot be cleared). This API shall be used after
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   423   * reading the counter
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   424   * \return Status of sticky overflow bit.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   425   * \retval TRUE: Sticky overflow bit is set.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   426   * \retval FALSE: Sticky overflow bit is reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   427   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   428  IFX_INLINE boolean IfxCpu_getInstructionCounterStickyOverflow(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   429  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   430  /** \brief API to read the performance counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   431   * \param address Address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   432   * \return counter value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   433   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   434  IFX_INLINE uint32 IfxCpu_getPerformanceCounter(uint16 address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   435  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   436  /** \brief API to get sticky overflow bit of performance counter for the CPU, which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   437   * This is generic function to get sticky overflow bit of any performance counters
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   438   * \param address Address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   439   * \return Status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   440   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   441  IFX_INLINE boolean IfxCpu_getPerformanceCounterStickyOverflow(uint16 address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   442  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   443  /** \brief Reset and start instruction, clock and multi counters
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   444   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   445   * Reset and start CCNT, ICNT, M1CNT, M2CNT, M3CNT. the overflow bits are cleared.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   446   * \param mode Counter mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   447   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   448   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   449  IFX_INLINE void IfxCpu_resetAndStartCounters(IfxCpu_CounterMode mode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   450  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   451  /** \brief API to enable or disable performance counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   452   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   453   * This API can be used to enable or disable performance counter of only the caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   454   * used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   455   * \param enable enable Command to enable or disable the performance counter.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   456   * TRUE: Enable the performance counter.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   457   * FALSE: Disable the performance counter
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   458   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   459   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   460  IFX_INLINE void IfxCpu_setPerformanceCountersEnableBit(uint32 enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   461  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   462  #if !((defined(__cplusplus)) && (defined(__TASKING__)))
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   463  /** \brief Stop instruction and clock counters, return their values
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   464   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   465   * Stop CCNT, ICNT, M1CNT, M2CNT, M3CNT and return their values;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   466   *  \Note The CCTRL is reset to 0, for more accurate measurements and has to be initialized again before strating the next performance measurement.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   467   * \return Performance counter result
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   468   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   469  IFX_INLINE IfxCpu_Perf IfxCpu_stopCounters(void);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   470  #endif
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   471  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   472  /** \brief API to update clock counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   473   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   474   * This API can be used to update clock counter of only the caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   475   * used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   476   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   477   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   478   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   479  IFX_INLINE void IfxCpu_updateClockCounter(uint32 count);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   480  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   481  /** \brief API to update Instruction counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   482   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   483   * This API can be used to update Instruction counter of only the caller CPU. It cannot be
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   484   * used for this activity towards other CPUs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   485   * \param count Counter value to be updated. 0 to 0x7FFFFFFF
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   486   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   487   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   488  IFX_INLINE void IfxCpu_updateInstructionCounter(uint32 count);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   489  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   490  /** \brief API to update performance counter for the CPU which calls this API.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   491   * This is generic function to update any of the performance counters
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   492   * \param address Address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   493   * \param count Count
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   494   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   495   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   496  IFX_INLINE void IfxCpu_updatePerformanceCounter(uint32 address, uint32 count);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   497  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   498  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   499  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   500  /** \addtogroup IfxLld_Cpu_Std_Synchronization
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   501   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   502  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   503  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   504  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   505  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   506  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   507  /** \brief API to acquire the mutex (binary semaphore).
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   508   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   509   * This API can be used to acquire/get the mutex.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   510   * \param lock lock pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   511   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   512   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   513   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   514   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   515   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   516   *    if (flag){
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   517   *      // critical section
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   518   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   519   *    }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   520   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   521   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   522   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   523  IFX_EXTERN boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   524  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   525  /** \brief API to unlock the mutex .
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   526   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   527   * This API can be used to unlock the previously acquired mutex
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   528   * \param lock lock pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   529   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   530   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   531   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   532   *    IfxCpu_mutexLock resourceLock;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   533   *    boolean flag = IfxCpu_acquireMutex(&resourceLock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   534   *    if (flag){
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   535   *      // critical section
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   536   *      IfxCpu_releaseMutex(&resourceLock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   537   *    }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   538   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   539   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   540   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   541  IFX_EXTERN void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   542  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   543  /** \brief API to unlock the resource .
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   544   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   545   * This API can be used to unlock the previously acquired lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   546   * \param lock lock pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   547   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   548   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   549  IFX_EXTERN void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   550  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   551  /** \brief API to lock the resource in spin mode with the given timeout.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   552   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   553   * This API can be used to spin lock for the lock for the given timeout period.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   554   * \param lock lock pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   555   * \param timeoutCount loop counter value used for timeout to acquire lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   556   * \return TRUE : lock acquired successfully. FALSE: Failed to acquire the lock
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   557   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   558   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   559   *    IfxCpu_spinLock resourceLock;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   560   *    boolean flag = IfxCpu_setSpinLock(&resourceLock, 0xFFFF);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   561   *    if (flag){
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   562   *      // critical section
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   563   *      IfxCpu_resetSpinLock(&resourceLock);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   564   *    }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   565   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   566   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   567   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   568  IFX_EXTERN boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   569  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   570  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   571  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   572  /** \addtogroup IfxLld_Cpu_Std_Utility
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   573   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   574  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   575  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   576  /*-------------------------Global Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   577  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   578  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   579  /** \brief API to get random value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   580   * \param seed Pointer to seed value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   581   * \return random value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   582   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   583  IFX_EXTERN uint32 IfxCpu_getRandomValue(uint32 *seed);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   584  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   585  /** \brief API to get random value with in the range
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   586   * \param seed Pointer to seed value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   587   * \param min minimum range value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   588   * \param max maximum range value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   589   * \return random value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   590   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   591  IFX_EXTERN uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   592  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   593  /** \brief This function waits till all the cores have set their corresponding bits in the event. This function along with
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   594   * IfxCpu_emitEvent() are used to achieve the synchronisation between the configured cores. By default
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   595   * "IFXCPU_CFG_ALLCORE_DONE" macro defined for all the cores. In case the user wants to check for
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   596   * synchronisation among the required cores, the macro can be redefined with the value accroing to the
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   597   * CORE_ID register.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   598   * The IfxCpu_emitEvent() is to be used in the Main functions of the Cores where the user wants to check for synchronisation.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   599   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   600   * e.g:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   601   * 1. Check for synchronisation between core 0 and core 5
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   602   * # define 0x41U
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   603   * 2. Check for synchronisation between core 0 to core 5
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   604   * # define 0x5FU
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   605   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   606   * Note:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   607   * Core id values read from CORE_ID register will be as shown below. The value indicates the position of the bit needs to be set while building the macro.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   608   * Core 0: 0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   609   * Core 1: 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   610   * Core 2: 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   611   * Core 3: 3
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   612   * Core 4: 4
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   613   * Core 5: 6
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   614   * \param event Synchronous Event
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   615   * \param timeoutMilliSec timeout in millisec
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   616   * \return Error condition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   617   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   618   * The functions IfxCpu_waitEvent and IfxCpu_emitEvent are used to achieve synchronisation between all cores (i.e individual cores wait till all cores have reached the synchronisation point). The IfxCpu_waitEvent returns 1 incase a timeout occurs.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   619   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   620   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   621   * // Global variable. preferably located in  shared memory.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   622   * IfxCpu_syncEvent event;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   623   * boolean errorVal;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   624   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   625   * // Below code should be repeated in Each core
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   626   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   627   * // Upon reaching Synchonisation point
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   628   * IfxCpu_emitEvent(&event);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   629   * errorVal = IfxCpu_waitEvent(&event, timeoutMilliSec); // timeoutMilliSec is timeout value to wait
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   630   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   631   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   632   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   633   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   634  IFX_EXTERN boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   635  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   636  /** \brief This function sets a bit corresponding to the core in the event.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   637   * \param event Synchronous Event
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   638   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   639   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   640   * A coding example can be found in \ref IfxCpu_waitEvent
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   641   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   642   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   643  IFX_EXTERN void IfxCpu_emitEvent(IfxCpu_syncEvent *event);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   644  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   645  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   646  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   647  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   648  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   649  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   650  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   651  IFX_INLINE boolean IfxCpu_areInterruptsEnabled(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   652  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   653      Ifx_CPU_ICR reg;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   654      reg.U = __mfcr(CPU_ICR);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   655      return reg.B.IE != 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   656  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   657  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   658  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   659  IFX_INLINE boolean IfxCpu_disableInterrupts(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   660  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   661      boolean enabled;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   662      enabled = IfxCpu_areInterruptsEnabled();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   663      __disable();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   664      __nop();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   665      return enabled;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   666  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   667  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   668  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   669  IFX_INLINE void IfxCpu_enableInterrupts(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   670  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   671      __enable();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   672  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   673  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   674  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   675  IFX_INLINE void IfxCpu_enableSegmentSpecificDataAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   676  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   677      uint32 cpu_pmaVal;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   678      uint16 checkRestrictionMask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   679      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   680      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   681  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   682      /*resolve the restrictions*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   683      /*In PMA0 Segment-C and Segment[7-CoreID] must have the same value */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   684      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xC);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   685  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   686      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   687      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   688          segmentNumberMask |= checkRestrictionMask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   689      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   690  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   691      cpu_pmaVal = __mfcr(CPU_PMA0);                                                              /* Read the CPU_PMA0 */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   692  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   693      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   694  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   695      /*The CPU_PMA registers are ENDINIT protected*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   696      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   697      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   698      /*Write to PMA0 register for selecting the cacheability for data cache*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   699      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   700      __mtcr(CPU_PMA0, cpu_pmaVal);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   701      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   702      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   703  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   704  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   705  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   706  IFX_INLINE void IfxCpu_enableSegmentSpecificInstructionAccessCacheability(uint16 segmentNumberMask, boolean enable)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   707  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   708      uint32 cpu_pmaVal;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   709      uint16 checkRestrictionMask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   710      uint32 coreIndex   = IfxCpu_getCoreIndex();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   711      uint16 wdtPassword = IfxScuWdt_getCpuWatchdogPasswordInline(&MODULE_SCU.WDTCPU[coreIndex]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   712  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   713      /*resolve the restrictions*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   714      /*In PMA1 Segment-D and Segment[7-CoreID] must have the same value */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   715      checkRestrictionMask = ((uint16)1 << (7 - coreIndex)) | ((uint16)1 << 0xD);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   716  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   717      if ((segmentNumberMask & checkRestrictionMask) != 0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   718      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   719          segmentNumberMask |= checkRestrictionMask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   720      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   721  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   722      cpu_pmaVal = __mfcr(CPU_PMA1);                                                              /* Read the CPU_PMA1 */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   723  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   724      cpu_pmaVal = enable ? (cpu_pmaVal | segmentNumberMask) : (cpu_pmaVal & ~segmentNumberMask); /* enable or disable the corresponding bitfield */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   725  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   726      /*The CPU_PMA registers are ENDINIT protected*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   727      IfxScuWdt_clearCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   728      /*When changing the value of the CPU_PMAx registers both the instruction and data caches should be invalidated*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   729      /*Write to PMA1 register for selecting the cacheability for data cache*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   730      __dsync();      /* DSYNC instruction should be executed immediately prior to the MTCR */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   731      __mtcr(CPU_PMA1, cpu_pmaVal);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   732      __isync();      /* ISYNC instruction executed immediately following MTCR */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   733      IfxScuWdt_setCpuEndinitInline(&MODULE_SCU.WDTCPU[coreIndex], wdtPassword);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   734  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   735  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   736  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   737  IFX_INLINE void IfxCpu_forceDisableInterrupts(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   738  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   739      __disable();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   740      __nop();
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   741  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   742  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   743  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   744  IFX_INLINE Ifx_CPU *IfxCpu_getAddress(IfxCpu_ResourceCpu cpu)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   745  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   746      Ifx_CPU *module;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   747  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   748      if (cpu < IfxCpu_ResourceCpu_none)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   749      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   750          module = (Ifx_CPU *)IfxCpu_cfg_indexMap[cpu].module;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   751      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   752      else
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   753      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   754          module = NULL_PTR;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   755      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   756  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   757      return module;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   758  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   759  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   760  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   761  IFX_INLINE uint32 IfxCpu_getClockCounter(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   762  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   763      return IfxCpu_getPerformanceCounter(CPU_CCNT);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   764  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   765  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   766  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   767  IFX_INLINE boolean IfxCpu_getClockCounterStickyOverflow(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   768  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   769      return IfxCpu_getPerformanceCounterStickyOverflow(CPU_CCNT);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   770  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   771  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   772  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   773  IFX_INLINE IfxCpu_Id IfxCpu_getCoreId(void)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   774  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   775      Ifx_CPU_CORE_ID reg;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   776      reg.U = __mfcr(CPU_CORE_ID);
	mfcr	d15,#65052
.L90:

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;
	and	d15,#7
.L91:

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   777      return (IfxCpu_Id)reg.B.CORE_ID;      (inlined)
	j	.L3

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Cpu\Std\IfxCpu.h	   778  }      (inlined)
.L3:
	mov.d	d0,a12
.L92:
	insert	d0,d0,#0,#20,#12
.L93:
	insert	d0,d0,#7,#28,#3
	movh	d1,#4096
	mul	d15,d1
	sub	d0,d15
	j	.L4
.L2:
	mov.d	d0,a12
.L4:
	st.w	[a10]30,d0
.L116:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    65  pu_getCoreId(), destination_addr);
	mov	d15,#0
.L117:
	st.b	[a10]59,d15
.L118:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    66      cfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1;
	mov	d15,#0
.L119:
	st.b	[a10]50,d15
.L120:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    67      cfg.operationMode       			= IfxDma_ChannelOperationMode_single;
	st.b	[a10]24,d8
.L121:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    68  	cfg.channelId          				= (IfxDma_ChannelId)dma_ch;
	mov	d15,#1
.L122:
	st.b	[a10]55,d15
.L123:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    69  	cfg.hardwareRequestEnabled  		= TRUE;
	mov	d15,#1
.L124:
	st.b	[a10]68,d15
.L125:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    70  	cfg.channelInterruptEnabled       	= TRUE;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    71  
	mov	d15,#60
.L126:
	st.h	[a10]72,d15
.L127:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    72  	cfg.channelInterruptPriority      	= ERU_DMA_INT_PRIO;
	mov	d15,#0
.L128:
	st.b	[a10]74,d15
.L129:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    73  	cfg.channelInterruptTypeOfService 	= (IfxSrc_Tos)ERU_DMA_INT_SERVICE;
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    74  
	lea	a4,[a10]0
.L130:
	lea	a5,[a10]20
	call	IfxDma_Dma_initChannel
.L131:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    75  	IfxDma_Dma_initChannel(&dmaChn, &cfg);
	ret
.L30:
	
__eru_dma_init_function_end:
	.size	eru_dma_init,__eru_dma_init_function_end-eru_dma_init
.L19:
	; End of function
	
	.sdecl	'.text.zf_eru_dma.dma_stop',code,cluster('dma_stop')
	.sect	'.text.zf_eru_dma.dma_stop'
	.align	2
	
	.global	dma_stop

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    76  }
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    77  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    78  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    79  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    80  //  @brief      dma停止
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    81  //  @param      dma_ch           	选择DMA通道
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    82  //	@return		void
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    83  //  Sample usage:
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    84  //-------------------------------------------------------------------------------------------------------------------
; Function dma_stop
.L8:
dma_stop:	.type	func

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    85  void dma_stop(IfxDma_ChannelId dma_ch)
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    86  {
	movh.a	a15,#61441
.L61:

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1268  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1269  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1270  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1271  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1272  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1273      dma->TSR[channelId].B.CTL = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1274  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1275  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1276  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1277  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1278  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1279      if (moveEngine == IfxDma_MoveEngine_1)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1280      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1281          dma->BLK1.CLRE.U = mask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1282      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1283      else
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1284      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1285          dma->BLK0.CLRE.U = mask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1286      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1287  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1288  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1289  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1290  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1291  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1292      dma->CH[channelId].ADICR.B.INTCT &= ~(1 << 1);   // TODO: should we define a special bitmask for this bit manipulation?
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1293  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1294  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1295  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1296  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1297  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1298      dma->TSR[channelId].B.DCH = 1;
	mul	d15,d4,#4
	addsc.a	a2,a15,d15,#0
	mul	d15,d4,#4
	addsc.a	a15,a15,d15,#0
.L136:
	ld.bu	d15,[a15]7682
.L137:
	or	d15,#2
	st.b	[a2]7682,d15
.L62:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    87  lId dma_ch)
	ret
.L58:
	
__dma_stop_function_end:
	.size	dma_stop,__dma_stop_function_end-dma_stop
.L24:
	; End of function
	
	.sdecl	'.text.zf_eru_dma.dma_start',code,cluster('dma_start')
	.sect	'.text.zf_eru_dma.dma_start'
	.align	2
	
	.global	dma_start

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    88  {
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    89  	IfxDma_disableChannelTransaction(&MODULE_DMA, dma_ch);
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    90  }
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    91  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    92  
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    93  //-------------------------------------------------------------------------------------------------------------------
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    94  //  @brief      dma启动
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    95  //  @param      dma_ch           	选择DMA通道
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    96  //	@return		void
; Function dma_start
.L10:
dma_start:	.type	func

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    97  //  Sample usage:
; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    98  //-------------------------------------------------------------------------------------------------------------------
	movh.a	a15,#61441
.L71:

; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     1  /**
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     2   * \file IfxDma.h
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     3   * \brief DMA  basic functionality
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     4   * \ingroup IfxLld_Dma
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     5   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     6   * \version iLLD_1_0_1_11_0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     8   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	     9   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    10   *                                 IMPORTANT NOTICE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    11   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    12   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    16   * terms of use are agreed, use of this file is subject to following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    17  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    18  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    20  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    21   * Permission is hereby granted, free of charge, to any person or 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    22   * organization obtaining a copy of the software and accompanying 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    26   * Software is furnished to do so, all subject to the following:
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    27  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    28   * The copyright notices in the Software and this entire statement, including
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    29   * the above license grant, this restriction and the following disclaimer, must
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    30   * be included in all copies of the Software, in whole or in part, and all
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    31   * derivative works of the Software, unless such copies or derivative works are
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    32   * solely in the form of machine-executable object code generated by a source
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    33   * language processor.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    34  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    41   * DEALINGS IN THE SOFTWARE.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    42  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    43   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    44   * \defgroup IfxLld_Dma_Std_Enum Enumerations
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    45   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    46   * \defgroup IfxLld_Dma_Std_Reset Reset Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    47   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    48   * \defgroup IfxLld_Dma_Std_Channel_Transaction Channel Transaction Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    49   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    50   * \defgroup IfxLld_Dma_Std_Move_Engine Move Engine functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    51   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    52   * \defgroup IfxLld_Dma_Std_Channel_Configure Channel configuration Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    53   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    54   * \defgroup IfxLld_Dma_Std_Channel_Halt Channel Halt Functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    55   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    56   * \defgroup IfxLld_Dma_Std_Double_Buffer Double Buffer functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    57   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    58   * \defgroup IfxLld_Dma_Std_Interrupts Interrupt functions
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    59   * \ingroup IfxLld_Dma_Std
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    60   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    61  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    62  #ifndef IFXDMA_H
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    63  #define IFXDMA_H 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    64  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    65  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    66  /*----------------------------------Includes----------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    67  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    68  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    69  #include "_Impl/IfxDma_cfg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    70  #include "IfxDma_bf.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    72  #include "IfxDma_reg.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    73  #include "Src/Std/IfxSrc.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    74  #include "Scu/Std/IfxScuWdt.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    75  #include "Scu/Std/IfxScuCcu.h"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    76  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    77  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    78  /*--------------------------------Enumerations--------------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    79  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    80  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    81  /** \addtogroup IfxLld_Dma_Std_Enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    82   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    83  /** \brief Bus Master Mode definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    84   * Definition in Ifx_DMA.MODE[4].B.MODE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    85   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    86  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    87  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    88      IfxDma_BusMasterMode_user       = 0, /**< \brief Selected hardware resource performs Bus access in user mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    89      IfxDma_BusMasterMode_supervisor = 1  /**< \brief Selected hardware resource performs Bus access in supervisor mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    90  } IfxDma_BusMasterMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    91  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    92  /** \brief Channel Bus Priority definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    93   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    94  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    95  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    96      IfxDma_ChannelBusPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    97      IfxDma_ChannelBusPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    98      IfxDma_ChannelBusPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	    99  } IfxDma_ChannelBusPriority;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   100  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   101  /** \brief DMA circular buffer (wrap around) definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   102   * Definition in Ifx_DMA.CH[64].ADICR.B.CBLS and Ifx_DMA.CH[64].ADICR.B.CBLD
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   103   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   104  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   105  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   106      IfxDma_ChannelIncrementCircular_none  = 0,   /**< \brief no circular buffer operation */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   107      IfxDma_ChannelIncrementCircular_2     = 1,   /**< \brief circular buffer size is 2 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   108      IfxDma_ChannelIncrementCircular_4     = 2,   /**< \brief circular buffer size is 4 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   109      IfxDma_ChannelIncrementCircular_8     = 3,   /**< \brief circular buffer size is 8 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   110      IfxDma_ChannelIncrementCircular_16    = 4,   /**< \brief circular buffer size is 16 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   111      IfxDma_ChannelIncrementCircular_32    = 5,   /**< \brief circular buffer size is 32 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   112      IfxDma_ChannelIncrementCircular_64    = 6,   /**< \brief circular buffer size is 64 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   113      IfxDma_ChannelIncrementCircular_128   = 7,   /**< \brief circular buffer size is 128 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   114      IfxDma_ChannelIncrementCircular_256   = 8,   /**< \brief circular buffer size is 256 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   115      IfxDma_ChannelIncrementCircular_512   = 9,   /**< \brief circular buffer size is 512 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   116      IfxDma_ChannelIncrementCircular_1024  = 10,  /**< \brief circular buffer size is 1024 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   117      IfxDma_ChannelIncrementCircular_2048  = 11,  /**< \brief circular buffer size is 2048 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   118      IfxDma_ChannelIncrementCircular_4096  = 12,  /**< \brief circular buffer size is 4096 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   119      IfxDma_ChannelIncrementCircular_8192  = 13,  /**< \brief circular buffer size is 8192 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   120      IfxDma_ChannelIncrementCircular_16384 = 14,  /**< \brief circular buffer size is 16384 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   121      IfxDma_ChannelIncrementCircular_32768 = 15   /**< \brief circular buffer size is 32768 byte */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   122  } IfxDma_ChannelIncrementCircular;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   123  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   124  /** \brief DMA incrementation direction definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   125   * Definition in Ifx_DMA.CH[64].ADICR.B.INCS
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   126   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   127  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   128  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   129      IfxDma_ChannelIncrementDirection_negative = 0,  /**< \brief pointer is decremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   130      IfxDma_ChannelIncrementDirection_positive = 1   /**< \brief pointer is incremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   131  } IfxDma_ChannelIncrementDirection;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   132  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   133  /** \brief DMA incrementation definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   134   * Definition in Ifx_DMA.CH[64].ADICR.B.SMF
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   135   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   136  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   137  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   138      IfxDma_ChannelIncrementStep_1   = 0, /**< \brief increment by 1 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   139      IfxDma_ChannelIncrementStep_2   = 1, /**< \brief increment by 2 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   140      IfxDma_ChannelIncrementStep_4   = 2, /**< \brief increment by 4 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   141      IfxDma_ChannelIncrementStep_8   = 3, /**< \brief increment by 8 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   142      IfxDma_ChannelIncrementStep_16  = 4, /**< \brief increment by 16 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   143      IfxDma_ChannelIncrementStep_32  = 5, /**< \brief increment by 32 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   144      IfxDma_ChannelIncrementStep_64  = 6, /**< \brief increment by 64 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   145      IfxDma_ChannelIncrementStep_128 = 7  /**< \brief increment by 128 width */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   146  } IfxDma_ChannelIncrementStep;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   147  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   148  /** \brief Channel Transfer Interrupt generation mechanism.
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   149   * Definition in Ifx_DMA.CH[64].ADICR.B.INTCT (bit 0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   150   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   151  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   152  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   153      IfxDma_ChannelInterruptControl_thresholdLimitMatch      = 0, /**< \brief interrupt when transfer count (TCOUNT) equals the threshold limit (IRDV) */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   154      IfxDma_ChannelInterruptControl_transferCountDecremented = 1  /**< \brief interrupt when transfer count (TCOUNT) is decremented */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   155  } IfxDma_ChannelInterruptControl;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   156  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   157  /** \brief DMA transfer definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   158   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.BLKM and Ifx_DMA.BLK1.ME.CHCR.B.BLKM
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   159   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   160  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   161  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   162      IfxDma_ChannelMove_1  = 0,  /**< \brief 1 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   163      IfxDma_ChannelMove_2  = 1,  /**< \brief 2 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   164      IfxDma_ChannelMove_4  = 2,  /**< \brief 4 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   165      IfxDma_ChannelMove_8  = 3,  /**< \brief 8 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   166      IfxDma_ChannelMove_16 = 4,  /**< \brief 16 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   167      IfxDma_ChannelMove_3  = 5,  /**< \brief 3 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   168      IfxDma_ChannelMove_5  = 6,  /**< \brief 5 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   169      IfxDma_ChannelMove_9  = 7   /**< \brief 9 DMA move per DMA transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   170  } IfxDma_ChannelMove;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   171  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   172  /** \brief DMA move size definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   173   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHDW and Ifx_DMA.BLK1.ME.CHCR.B.CHDW
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   174   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   175  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   176  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   177      IfxDma_ChannelMoveSize_8bit   = 0,  /**< \brief 1 DMA move is 8 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   178      IfxDma_ChannelMoveSize_16bit  = 1,  /**< \brief 1 DMA move is 16 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   179      IfxDma_ChannelMoveSize_32bit  = 2,  /**< \brief 1 DMA move is 32 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   180      IfxDma_ChannelMoveSize_64bit  = 3,  /**< \brief 1 DMA move is 64 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   181      IfxDma_ChannelMoveSize_128bit = 4,  /**< \brief 1 DMA move is 128 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   182      IfxDma_ChannelMoveSize_256bit = 5   /**< \brief 1 DMA move is 256 bit wide */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   183  } IfxDma_ChannelMoveSize;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   184  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   185  /** \brief DMA operation mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   186   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.CHMODE and Ifx_DMA.BLK1.ME.CHCR.B.CHMODE
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   187   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   188  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   189  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   190      IfxDma_ChannelOperationMode_single     = 0, /**< \brief channel disabled after transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   191      IfxDma_ChannelOperationMode_continuous = 1  /**< \brief channel stays enabled after transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   192  } IfxDma_ChannelOperationMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   193  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   194  /** \brief Pattern detection selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   195   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PATSEL and Ifx_DMA.BLK1.ME.CHCR.B.PATSEL
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   196   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   197  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   198  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   199      IfxDma_ChannelPattern_0_disable = 0,  /**< \brief Pattern detect 0 disabled */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   200      IfxDma_ChannelPattern_0_mode1   = 1,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   201      IfxDma_ChannelPattern_0_mode2   = 2,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   202      IfxDma_ChannelPattern_0_mode3   = 3,  /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT0[0] masked by PAT0[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT0[1] masked by PAT0[3] of previous DMA read move */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   203      IfxDma_ChannelPattern_1_disable = 4,  /**< \brief Pattern detect 1 disabled */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   204      IfxDma_ChannelPattern_1_mode1   = 5,  /**< \brief Compare match configuration 1 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   205      IfxDma_ChannelPattern_1_mode2   = 6,  /**< \brief Compare match configuration 2 : pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   206      IfxDma_ChannelPattern_1_mode3   = 7   /**< \brief Compare match configuration 3 : pattern compare of MExR.RD[0] to PAT1[0] masked by PAT1[2] of actual DMA read move and pattern compare of MExR.RD[0] to PAT1[1] masked by PAT1[3] of previous DMA read move */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   207  } IfxDma_ChannelPattern;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   208  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   209  /** \brief Channel Priority definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   210   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   211  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   212  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   213      IfxDma_ChannelPriority_low    = 0,  /**< \brief low priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   214      IfxDma_ChannelPriority_medium = 1,  /**< \brief medium priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   215      IfxDma_ChannelPriority_high   = 2   /**< \brief high priority */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   216  } IfxDma_ChannelPriority;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   217  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   218  /** \brief DMA request mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   219   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.RROAT and Ifx_DMA.BLK1.ME.CHCR.B.RROAT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   220   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   221  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   222  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   223      IfxDma_ChannelRequestMode_oneTransferPerRequest         = 0, /**< \brief a request initiates a single transfer */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   224      IfxDma_ChannelRequestMode_completeTransactionPerRequest = 1  /**< \brief a request initiates a complete transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   225  } IfxDma_ChannelRequestMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   226  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   227  /** \brief DMA request selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   228   * Definition in Ifx_DMA.BLK0.ME.CHCR.B.PRSEL and Ifx_DMA.BLK1.ME.CHCR.B.PRSEL
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   229   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   230  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   231  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   232      IfxDma_ChannelRequestSource_peripheral = 0,  /**< \brief Transfer Request via Hardware Trigger */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   233      IfxDma_ChannelRequestSource_daisyChain = 1   /**< \brief Transfer Request via next (higher priority) channel */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   234  } IfxDma_ChannelRequestSource;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   235  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   236  /** \brief shadow definition definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   237   * Definition in Ifx_DMA.CH[64].ADICR.B.SHCT
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   238   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   239  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   240  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   241      IfxDma_ChannelShadow_none                                 = 0,   /**< \brief shadow address register not used. Source and destination address register are written directly */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   242      IfxDma_ChannelShadow_src                                  = 1,   /**< \brief Shadow address register used for source address buffering. When writing to SADRmx, the address is buffered in SHADRmx and transferred to SADRmx with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   243      IfxDma_ChannelShadow_dst                                  = 2,   /**< \brief Shadow address register used for destination address buffering. When writing to DADRmx, the address is buffered in SHADRmx and transferred to DADRmx with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   244      IfxDma_ChannelShadow_srcDirectWrite                       = 5,   /**< \brief Shadow address used for source buffering. When writing to SADRz, the address is buffered in SHADRz and transferred to SADRz with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   245      IfxDma_ChannelShadow_dstDirectWrite                       = 6,   /**< \brief Shadow address used for destination buffering. When writing to DADRz, the address is buffered in SHADRz and transferred to DADRz with the start of the next DMA transaction */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   246      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch        = 8,   /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   247      IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch      = 9,   /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   248      IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch   = 10,  /**< \brief Software switch only. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   249      IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch = 11,  /**< \brief Automatic Hardware and Software switch. Shadow address used for double buffering */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   250      IfxDma_ChannelShadow_linkedList                           = 12,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 8 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   251      IfxDma_ChannelShadow_accumulatedLinkedList                = 13,  /**< \brief The DMA controller reads a DMA channel transaction control set and overwrites 6 X words in the corresponding DMARAM channel z */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   252      IfxDma_ChannelShadow_safeLinkedList                       = 14,  /**< \brief The DMA controller reads a DMA channel transaction control set. The Linked List only proceeds with the next DMA transaction if the existing SDCRC checksum matches the expected SDCRC checksum in the loaded from the new DMA transaction control set */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   253      IfxDma_ChannelShadow_conditionalLinkedList                = 15   /**< \brief Shadow address register (MExSHADR) and source and destination address CRC register (MExSDCRC) are used as address pointers to a Linked List. The selection of the address pointer is determined by DMA channel pattern detection conditions */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   254  } IfxDma_ChannelShadow;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   255  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   256  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   257  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   258      IfxDma_HardwareResourcePartition_0 = 0,      /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   259      IfxDma_HardwareResourcePartition_1,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   260      IfxDma_HardwareResourcePartition_2,          /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   261      IfxDma_HardwareResourcePartition_3           /**< \brief "Set of DMA channels are associated with hardware resource partition " + str(x)  */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   262  } IfxDma_HardwareResourcePartition;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   263  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   264  /** \brief DMA move engine definition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   265   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   266  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   267  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   268      IfxDma_MoveEngine_0 = 0,  /**< \brief first move engine */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   269      IfxDma_MoveEngine_1 = 1   /**< \brief second move engine */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   270  } IfxDma_MoveEngine;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   271  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   272  /** \brief Enable/disable the sensitivity of the module to sleep signal\n
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   273   * Definition in Ifx_DMA.CLC.B.EDIS
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   274   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   275  typedef enum
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   276  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   277      IfxDma_SleepMode_enable  = 0, /**< \brief enables sleep mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   278      IfxDma_SleepMode_disable = 1  /**< \brief disables sleep mode */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   279  } IfxDma_SleepMode;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   280  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   281  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   282  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   283  /** \addtogroup IfxLld_Dma_Std_Reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   284   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   285  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   286  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   287  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   288  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   289  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   290  /** \brief Return the status of a DMA channel (reset / not reset)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   291   * This API needs to be used after the IfxDma_resetChannel()
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   292   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   293   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   294   * \return TRUE if the channel is reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   295   * FALSE if the channel is not reset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   296   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   297   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   298   *      // check whether the channel is reset or not and also the hardware trigger disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   299   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   300   *      if (IfxDma_isChannelReset(chn[0].dma, chn[0].channelId) &&
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   301   *              (!IfxDma_isChannelTransactionEnabled(chn[0].dma, chn[0].channelId))) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   302   *              // Dma is out of RESET and there is no hardware request enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   303   *              IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   304   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   305   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   306   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   307   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   308  IFX_INLINE boolean IfxDma_isChannelReset(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   309  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   310  /** \brief Reset the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   311   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   312   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   313   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   314   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   315   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   316   *      // Apply reset to the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   317   *      IfxDma_resetChannel(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   318   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   319   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   320   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   321  IFX_INLINE void IfxDma_resetChannel(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   322  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   323  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   324  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   325  /** \addtogroup IfxLld_Dma_Std_Channel_Transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   326   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   327  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   328  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   329  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   330  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   331  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   332  /** \brief Clear the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   333   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   334   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   335   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   336   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   337   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   338   *      // Clear the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   339   *      IfxDma_clearChannelTransactionRequestLost(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   340   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   341   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   342   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   343  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   344  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   345  /** \brief Disable a DMA channel hardware transaction request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   346   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   347   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   348   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   349   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   350   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   351   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   352   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   353  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   354  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   355  /** \brief Disable the generation of a channel transaction lost error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   356   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   357   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   358   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   359   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   360   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   361   *      // Disable the transaction request lost interrupt for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   362   *      IfxDma_disableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   363   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   364   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   365   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   366  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   367  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   368  /** \brief Enable a DMA channel hardware transaction request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   369   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   370   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   371   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   372   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   373   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   374   *      unsigned *src = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   375   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   376   *              IfxSrc_setRequest(src);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   377   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   378   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   379   *      // Do not restrict the hardware triggering to only one transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   380   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   381   *      IfxDma_setChannelContinuousMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   382   *      IfxDma_setChannelContinuousMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   383   *      IfxDma_setChannelContinuousMode(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   384   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   385   *      // Check for end of transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   386   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   387   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   388   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   389   *      // Enable the hardware trigger for channel 3
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   390   *      IfxDma_enableChannelTransaction(chn[3].dma, chn[3].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   391   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   392   *      // Disable the hardware trigger for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   393   *      IfxDma_disableChannelTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   394   *      // Hardware triggers for second time
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   395   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   396   *      unsigned *SRc = (unsigned *)((unsigned)&SRC_DMACH0.U + 4*NUM_CHANNELS);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   397   *      for(int chn=0; chn<NUM_CHANNELS; ++chn, ++src) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   398   *              IfxSrc_setRequest(src);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   399   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   400   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   401   *      // Restrict the hardware triggering to only one transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   402   *      IfxDma_setChannelSingleMode(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   403   *      IfxDma_setChannelSingleMode(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   404   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   405   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   406   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   407  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   408  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   409  /** \brief Enable the generation of  a channel transaction lost error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   410   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   411   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   412   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   413   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   414   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   415   *      // Enable the transaction request lost interrupt for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   416   *      IfxDma_enableChannelTransactionLostError(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   417   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   418   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   419   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   420  IFX_INLINE void IfxDma_enableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   421  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   422  /** \brief Check the channel transaction request lost flag status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   423   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   424   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   425   * \return TRUE if the TRL is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   426   * FALSE if the TRL is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   427   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   428   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   429   *      boolean trlFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   430   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   431   *      // Check whether the channel transaction request lost flag is set or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   432   *      trlFlag = IfxDma_getChannelTransactionRequestLost(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   433   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   434   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   435   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   436  IFX_INLINE boolean IfxDma_getChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   437  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   438  /** \brief Converts DMA circular range to circular code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   439   * \param range DMA circular range
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   440   * \return DMA circular code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   441   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   442  IFX_INLINE IfxDma_ChannelIncrementCircular IfxDma_getCircularRangeCode(uint16 range);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   443  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   444  /** \brief Return the hardware transaction request status of a DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   445   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   446   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   447   * \return TRUE if the hardware transaction request is enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   448   * FALSE if the hardware transaction request is disabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   449   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   450   * A coding example can be found in \ref IfxDma_isChannelReset
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   451   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   452   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   453  IFX_INLINE boolean IfxDma_isChannelTransactionEnabled(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   454  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   455  /** \brief Return the status of a DMA channel (transaction pending)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   456   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   457   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   458   * \return TRUE if a transaction request for the given channel is pending
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   459   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   460   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   461   *      // check for the channel request pending with the channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   462   *      if (IfxDma_isChannelTransactionPending(chn[0].dma, chn[0].channelId) == TRUE) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   463   *              // There is channel request pending for channel 0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   464   *              result |= 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   465   *      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   466   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   467   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   468   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   469  IFX_INLINE boolean IfxDma_isChannelTransactionPending(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   470  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   471  /** \brief Sets the sensitivity of the module to sleep signal
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   472   * \param dma pointer to DMA registers
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   473   * \param mode mode selection (enable/disable)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   474   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   475   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   476  IFX_INLINE void IfxDma_setSleepMode(Ifx_DMA *dma, IfxDma_SleepMode mode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   477  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   478  /** \brief Request a DMA channel transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   479   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   480   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   481   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   482   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   483   * A coding example can be found in \ref IfxDma_Dma_startChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   484   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   485   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   486  IFX_INLINE void IfxDma_startChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   487  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   488  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   489  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   490  /** \addtogroup IfxLld_Dma_Std_Move_Engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   491   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   492  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   493  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   494  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   495  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   496  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   497  /** \brief Clear the DMA error status flags
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   498   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   499   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   500   * \param mask value holds the bits to clear or mask
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   501   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   502   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   503   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   504   *      // Clear the status of the error flags (as defined in _Impl/IfxDma_cfg.h)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   505   *      IfxDma_clearErrorFlags(chn[0].dma,IfxDma_MoveEngine_1,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   506   *                                                  IFXDMA_ERROR_S |    // move engine source error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   507   *                                                  IFXDMA_ERROR_D |    // move engine destination error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   508   *                                                  IFXDMA_ERROR_SPB |  // bus error on SPB
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   509   *                                                  IFXDMA_ERROR_SRI |  // bus error on SRI
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   510   *                                                  IFXDMA_ERROR_RAM |  // RAM error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   511   *                                                  IFXDMA_ERROR_SLL |  // safe linked list CRC checksum error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   512   *                                                  IFXDMA_ERROR_DLL);  // failed linked list load error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   513   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   514   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   515   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   516  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   517  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   518  /** \brief Disable the generation of a Move engine destination error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   519   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   520   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   521   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   522   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   523   * A coding example can be found in \ref IfxDma_disableMoveEngineSourceError
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   524   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   525   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   526  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   527  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   528  /** \brief Disable the generation of a Move engine source error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   529   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   530   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   531   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   532   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   533   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   534   *      // Disable the move engine source and destination move errors
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   535   *      IfxDma_disableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   536   *      IfxDma_disableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   537   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   538   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   539   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   540  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   541  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   542  /** \brief Enable the generation of a Move engine destination error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   543   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   544   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   545   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   546   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   547   * A coding example can be found in \ref IfxDma_enableMoveEngineSourceError
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   548   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   549   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   550  IFX_INLINE void IfxDma_enableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   551  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   552  /** \brief Enable the generation of a Move engine source error interrupt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   553   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   554   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   555   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   556   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   557   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   558   *      // Enable the move engine source and destination move errors
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   559   *      IfxDma_enableMoveEngineSourceError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   560   *      IfxDma_enableMoveEngineDestinationError(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   561   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   562   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   563   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   564  IFX_INLINE void IfxDma_enableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   565  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   566  /** \brief Return the DMA error status flags
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   567   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   568   * \param moveEngine pointer to the DMA move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   569   * \return the content of the DMA.ERRSR register
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   570   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   571   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   572   *      uint32 errorFlags = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   573   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   574   *      // Get the status of the error flags of move engine
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   575   *      errorFlags = IfxDma_getErrorFlags(chn[0].dma,IfxDma_MoveEngine_1);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   576   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   577   *      if( errorFlags & IFXDMA_ERROR_S ) {   // move engine source error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   578   *              }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   579   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   580   *      if( errorFlags & IFXDMA_ERROR_D ) {   // move engine destination error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   581   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   582   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   583   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   584   *      if( errorFlags & IFXDMA_ERROR_SPB ) { // bus error on SPB
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   585   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   586   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   587   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   588   *      if( errorFlags & IFXDMA_ERROR_SRI ) { // bus error on SRI
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   589   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   590   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   591   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   592   *      if( errorFlags & IFXDMA_ERROR_RAM ) { // RAM error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   593   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   594   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   595   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   596   *      if( errorFlags & IFXDMA_ERROR_SLL ) { // safe linked list CRC checksum error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   597   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   598   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   599   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   600   *      if( errorFlags & IFXDMA_ERROR_DLL ) { // failed linked list load error
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   601   *           // ...
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   602   *           }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   603   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   604   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   605   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   606  IFX_INLINE uint32 IfxDma_getErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   607  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   608  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   609  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   610  /** \addtogroup IfxLld_Dma_Std_Channel_Configure
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   611   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   612  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   613  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   614  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   615  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   616  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   617  /** \brief Get a channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   618   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   619   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   620   * \return Actual channel destination address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   621   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   622   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   623   *      uint32 destAddr = IfxDma_getChannelDestinationAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   624   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   625   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   626   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   627   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   628  IFX_INLINE uint32 IfxDma_getChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   629  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   630  /** \brief Get a channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   631   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   632   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   633   * \return Actual channel source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   634   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   635   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   636   *      uint32 sourceAddr = IfxDma_getChannelSourceAddress(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   637   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   638   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   639   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   640  IFX_INLINE uint32 IfxDma_getChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   641  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   642  /** \brief Return the DMA channel suspend Mode status
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   643   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   644   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   645   * \return Channel Suspend Mode or Frozen State Active status (1- DMA channel is in channel suspend mode or frozen state)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   646   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   647  IFX_INLINE boolean IfxDma_getChannelSuspendModeStatus(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   648  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   649  /** \brief Return remaining DMA transfer count
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   650   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   651   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   652   * \return Remaining DMA transfer count
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   653   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   654   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   655   *      // Wait till transfer count (TCOUNT) becomes 0
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   656   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   657   *      bool notFinished;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   658   *      do {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   659   *              notFinished = false;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   660   *                      if( IfxDma_getChannelTransferCount(chn[0].dma, chn[0].channelId) ) {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   661   *                              notFinished = true;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   662   *                              break;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   663   *                      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   664   *      } while( notFinished );
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   665   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   666   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   667   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   668  IFX_INLINE uint32 IfxDma_getChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   669  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   670  /** \brief get the time stamp
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   671   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   672   * \return the current time stamp
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   673   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   674   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   675   *      uint32 timestamp = IfxDma_getTimestamp(chn[0].dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   676   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   677   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   678   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   679  IFX_INLINE uint32 IfxDma_getTimestamp(Ifx_DMA *dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   680  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   681  /** \brief Configure the move count for each DMA channel transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   682   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   683   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   684   * \param blockMode value holds the number of moves with in a DMA transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   685   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   686   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   687   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   688   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   689   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   690  IFX_INLINE void IfxDma_setChannelBlockMode(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMove blockMode);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   691  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   692  /** \brief Configure a DMA channel to "continous transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   693   * After a transaction, the hardware request transaction remain enabled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   694   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   695   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   696   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   697   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   698   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   699   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   700   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   701  IFX_INLINE void IfxDma_setChannelContinuousMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   702  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   703  /** \brief Configure the destination address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   704   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   705   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   706   * \param address is the Initial address of the destination pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   707   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   708   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   709   * A coding example can be found in \ref IfxDma_setChannelSourceAddress
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   710   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   711   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   712  IFX_INLINE void IfxDma_setChannelDestinationAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, void *address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   713  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   714  /** \brief Configure a DMA channel destination pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   715   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   716   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   717   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   718   * \param direction Specifies the incrementation direction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   719   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   720   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   721   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   722   * A coding example can be found in \ref IfxDma_setChannelSourceIncrementStep
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   723   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   724   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   725  IFX_INLINE void IfxDma_setChannelDestinationIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   726  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   727  /** \brief Configure a DMA channel move
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   728   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   729   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   730   * \param moveSize value holds the opcode or size of data of individual moves with in a DMA transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   731   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   732   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   733   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   734   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   735   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   736  IFX_INLINE void IfxDma_setChannelMoveSize(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelMoveSize moveSize);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   737  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   738  /** \brief Configure a DMA channel shadow pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   739   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   740   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   741   * \param shadow Specifies the shadow pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   742   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   743   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   744   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   745   *      // Push the shadow mode into double buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   746   *      IfxDma_setChannelShadow(chn[0].dma, chn[0].channelId,
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   747   *      IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   748   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   749   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   750   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   751  IFX_INLINE void IfxDma_setChannelShadow(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelShadow shadow);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   752  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   753  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   754   * After a transaction, the hardware request transaction is disabled, and must be set by software again
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   755   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   756   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   757   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   758   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   759   * A coding example can be found in \ref IfxDma_enableChannelTransaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   760   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   761   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   762  IFX_INLINE void IfxDma_setChannelSingleMode(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   763  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   764  /** \brief Configure a DMA channel to "single transaction mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   765   * One transfer request starts a complete DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   766   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   767   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   768   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   769   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   770   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   771   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   772   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   773  IFX_INLINE void IfxDma_setChannelSingleTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   774  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   775  /** \brief Configure a DMA channel to "single transfer mode"
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   776   * A transfer request is required for each transfer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   777   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   778   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   779   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   780   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   781   * A coding example can be found in \ref IfxDma_setChannelTransferCount
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   782   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   783   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   784  IFX_INLINE void IfxDma_setChannelSingleTransfer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   785  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   786  /** \brief Configure the source address
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   787   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   788   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   789   * \param address is the Initial address of the source pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   790   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   791   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   792   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   793   *      // Check for the end of current transaction and before trigger the channel request for
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   794   *      // for another channel, re configure the source and destination addresses
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   795   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   796   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[1].dma, chn[1].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   797   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   798   *      // Re-Program the source address for the channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   799   *      IfxDma_setChannelSourceAddress(chn[2].dma, chn[2].channelId,Sadr);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   800   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   801   *      // Re-Program the destination address for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   802   *      IfxDma_setChannelDestinationAddress(chn[2].dma, chn[2].channelId,Dadr);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   803   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   804   *      // Start DMA transaction for channel 2
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   805   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   806   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   807   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   808   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   809  IFX_INLINE void IfxDma_setChannelSourceAddress(Ifx_DMA *dma, IfxDma_ChannelId channelId, const void *address);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   810  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   811  /** \brief Configure a DMA channel source pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   812   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   813   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   814   * \param incStep Specifies the pointer incrementation step
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   815   * \param direction Specifies the incrementation direction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   816   * \param size Specifies the size of the circular buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   817   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   818   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   819   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   820   *      // Re-program the source and destination circular buffer control fields
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   821   *      IfxDma_setChannelSourceIncrementStep(chn[0].dma,  chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   822   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   823   *      IfxDma_setChannelDestinationIncrementStep(chn[0].dma, chn[0].channelId, IfxDma_ChannelIncrementStep_2, IfxDma_ChannelIncrementDirection_negative, IfxDma_ChannelIncrementCircular_16);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   824   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   825   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   826   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   827  IFX_INLINE void IfxDma_setChannelSourceIncrementStep(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_ChannelIncrementStep incStep, IfxDma_ChannelIncrementDirection direction, IfxDma_ChannelIncrementCircular size);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   828  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   829  /** \brief Configure a DMA channel suspend enable
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   830   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   831   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   832   * \param enable enable (1) / disable (0)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   833   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   834   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   835  IFX_INLINE void IfxDma_setChannelSuspendEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId, boolean enable);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   836  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   837  /** \brief Configure the move count of a DMA channel transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   838   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   839   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   840   * \param transferCount value holds the DMA transfers within a transaction (1..16383; 0 handled like 1 transaction)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   841   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   842   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   843   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   844   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   845   *      IfxDma_Dma_startChannelTransaction(&chn[0]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   846   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   847   *      // Wait till end of transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   848   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   849   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   850   *      // Change the TREL configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   851   *      IfxDma_setChannelTransferCount(chn[1].dma, chn[1].channelId,0x6);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   852   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   853   *      // Change the BLKM configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   854   *      IfxDma_setChannelBlockMode(chn[1].dma, chn[1].channelId,IfxDma_ChannelMove_3);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   855   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   856   *      // Change the Move size configuration for channel 1
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   857   *      IfxDma_setChannelMoveSize(chn[1].dma, chn[1].channelId,IfxDma_ChannelMoveSize_64bit);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   858   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   859   *      // Pull down the channel pending request after the first transfer is initiated
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   860   *      IfxDma_setChannelSingleTransfer(chn[1].dma, chn[1].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   861   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   862   *      // Pull down the channel pending request after the transaction gets over
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   863   *      IfxDma_setChannelSingleTransaction(chn[2].dma, chn[2].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   864   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   865   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   866   *      IfxDma_Dma_startChannelTransaction(&chn[1]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   867   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   868   *      // Start DMA transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   869   *      IfxDma_Dma_startChannelTransaction(&chn[2]);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   870   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   871   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   872   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   873  IFX_INLINE void IfxDma_setChannelTransferCount(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint32 transferCount);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   874  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   875  /** \brief Configure the shadow pointer register to read only
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   876   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   877   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   878   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   879   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   880   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   881   *      // Disable the shadow mode to come out of double buffer mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   882   *      IfxDma_writeChannelShadowDisable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   883   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   884   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   885   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   886  IFX_INLINE void IfxDma_writeChannelShadowDisable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   887  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   888  /** \brief Configure the shadow pointer register to write-able
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   889   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   890   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   891   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   892   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   893   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   894   *      // Enable the shadow mode to come out of double buffer mode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   895   *      IfxDma_writeChannelShadowEnable(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   896   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   897   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   898   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   899  IFX_INLINE void IfxDma_writeChannelShadowEnable(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   900  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   901  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   902  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   903  /** \addtogroup IfxLld_Dma_Std_Channel_Halt
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   904   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   905  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   906  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   907  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   908  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   909  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   910  /** \brief Clear channel halt request and aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   911   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   912   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   913   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   914   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   915   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   916   *      // Quit the halt mode of operation
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   917   *      IfxDma_clearChannelHalt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   918   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   919   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   920   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   921  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   922  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   923  /** \brief Get channel halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   924   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   925   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   926   * \return halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   927   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   928   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   929   *      // Check for the channel halt aknowledgement
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   930   *      while(!(IfxDma_getChannelHalt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   931   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   932   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   933   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   934  IFX_INLINE boolean IfxDma_getChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   935  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   936  /** \brief setting channel halt request
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   937   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   938   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   939   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   940   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   941   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   942   *      // Halt the channel processing
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   943   *      IfxDma_setChannelHalt(chn[0].dma,chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   944   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   945   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   946   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   947  IFX_INLINE void IfxDma_setChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   948  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   949  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   950  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   951  /** \addtogroup IfxLld_Dma_Std_Double_Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   952   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   953  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   954  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   955  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   956  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   957  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   958  /** \brief get information on buffer being read by software and clear the notification flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   959   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   960   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   961   * \return TRUE  if one of the buffers is being read by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   962   * FALSE if one of the buffers is already read by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   963   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   964   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   965   *      // Check the buffer being read (Double buffer operation mode)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   966   *      while(!(IfxDma_getDoubleBufferRead(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   967   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   968   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   969   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   970  IFX_INLINE boolean IfxDma_getDoubleBufferRead(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   971  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   972  /** \brief get Double buffer selection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   973   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   974   * \param channelId channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   975   * \return TRUE if buffer 1 is being filled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   976   * FALSE if buffer 0 is being filled
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   977   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   978   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   979   *      boolean buffer_being_filled;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   980   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   981   *      // Check the buffer being filled (Double buffer operation mode)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   982   *      buffer_being_filled = IfxDma_getDoubleBufferSelection(chn[0].dma, chn[0].channelId));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   983   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   984   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   985   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   986  IFX_INLINE boolean IfxDma_getDoubleBufferSelection(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   987  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   988  /** \brief keeps the double buffer active
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   989   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   990   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   991   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   992   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   993   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   994   *      IfxDma_keepDoubleBufferActive(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   995   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   996   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   997   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   998  IFX_INLINE void IfxDma_keepDoubleBufferActive(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	   999  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1000  /** \brief Double buffer switch application
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1001   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1002   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1003   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1004   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1005   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1006   *      // Apply software buffer switch
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1007   *      IfxDma_switchDoubleBuffer(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1008   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1009   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1010   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1011  IFX_INLINE void IfxDma_switchDoubleBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1012  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1013  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1014  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1015  /** \addtogroup IfxLld_Dma_Std_Interrupts
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1016   * \{ */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1017  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1018  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1019  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1020  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1021  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1022  /** \brief Clear a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1023   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1024   * \param channelId channel for which the interrupt flag should be cleared
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1025   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1026   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1027   * see Dma.INTSR
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1028   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1029   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1030  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1031  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1032  /** \brief Disable channel interrupt trigger
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1033   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1034   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1035   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1036   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1037   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1038   * IfxDma_disableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1039   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1040   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1041   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1042  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1043  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1044  /** \brief Enable channel interrupt trigger
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1045   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1046   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1047   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1048   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1049   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1050   * IfxDma_enableChannelInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1051   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1052   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1053   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1054  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1055  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1056  /** \brief Return and clear a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1057   * The flag is automatically cleared with the call to this function
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1058   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1059   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1060   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1061   * FALSE if the interrupt flag is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1062   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1063   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1064   *      // wait for the end of transaction for intended channel by checking the channel interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1065   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1066   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1067   *      // Wait till end of the transaction
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1068   *      while(!(IfxDma_getAndClearChannelInterrupt(chn[2].dma, chn[2].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1069   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1070   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1071   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1072  IFX_INLINE boolean IfxDma_getAndClearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1073  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1074  /** \brief Returns and clears the pattern detection interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1075   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1076   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1077   * \return TRUE  if pattern detection for a given channel is found
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1078   * FALSE if pattern detection for a given channel is not found
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1079   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1080   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1081   *      // wait till pattern match is found for given channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1082   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1083   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1084   *      // Wait for the pattern detection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1085   *      while(!(IfxDma_getAndClearChannelPatternDetectionInterrupt(chn[0].dma, chn[0].channelId)));
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1086   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1087   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1088   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1089  IFX_INLINE boolean IfxDma_getAndClearChannelPatternDetectionInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1090  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1091  /** \brief Returns and clears the status of channel wrap destination buffer interrupt trigger flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1092   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1093   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1094   * \return TRUE  if wrap destination buffer interrupt trigger flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1095   * FALSE if wrap destination buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1096   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1097   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1098   *      // wait for the destination buffer wrap interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1099   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1100   *      boolean destinationWrapFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1101   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1102   *      destinationWrapFlag = IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1103   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1104   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1105   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1106  IFX_INLINE boolean IfxDma_getAndClearChannelWrapDestinationBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1107  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1108  /** \brief Returns and clears the status of channel wrap source buffer interrupt trigger flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1109   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1110   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1111   * \return TRUE  if wrap source buffer interrupt trigger flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1112   * FALSE if wrap source buffer interrupt trigger flag is not set or get cleared already
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1113   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1114   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1115   *      // wait for the source buffer wrap interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1116   *      // and clear it once it is set and checked
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1117   *      boolean sourceWrapFlag;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1118   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1119   *      sourceWrapFlag = IfxDma_getAndClearChannelWrapSourceBufferInterrupt(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1120   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1121   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1122   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1123  IFX_INLINE boolean IfxDma_getAndClearChannelWrapSourceBufferInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1124  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1125  /** \brief Return a channel transfer interrupt flag
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1126   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1127   * \param channelId channel for which the interrupt flag should be returned
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1128   * \return TRUE if the interrupt flag is set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1129   * FALSE if the interrupt flag is not set
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1130   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1131   * see Dma.INTSR
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1132   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1133   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1134  IFX_INLINE boolean IfxDma_getChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1135  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1136  /** \brief Returns whether the old value of pattern detection corresponding pattern comparison operation found a pattern match in previous DMA * read move or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1137   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1138   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1139   * \return TRUE if corresponding pattern comparison operation found a pattern match in previous DMA read move or not
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1140   * FALSE if corresponding pattern comparison operation did not find a pattern match in previous DMA read move
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1141   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1142   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1143   *      boolean patternDetectOldVal;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1144   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1145   *      // Check the old value of the pattern detection
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1146   *      patternDetectOldVal = IfxDma_getChannelPatternDetectionOldValue(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1147   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1148   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1149   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1150  IFX_INLINE boolean IfxDma_getChannelPatternDetectionOldValue(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1151  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1152  /** \brief Returns the SRC pointer for given DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1153   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1154   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1155   * \return SRC pointer for given DMA channel
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1156   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1157   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1158   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1159   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1160   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1161   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1162  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getSrcPointer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1163  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1164  /** \brief Setting of channel interrupt service request by software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1165   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1166   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1167   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1168   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1169   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1170   *      // Set the channel interrupt service request through software
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1171   *      IfxDma_setChannelInterruptServiceRequest(chn[0].dma, chn[0].channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1172   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1173   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1174   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1175  IFX_INLINE void IfxDma_setChannelInterruptServiceRequest(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1176  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1177  /** \} */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1178  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1179  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1180  /*-------------------------Inline Function Prototypes-------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1181  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1182  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1183  /** \brief Configure the hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1184   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1185   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1186   * \param resourcePartition Hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1187   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1188   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1189   * \code
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1190   *      // Set the required hardware resource partition
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1191   *      IfxDma_setChannelHardwareResourcePartition(chn[0].dma, chn[0].channelId,setChannelHardwareResourcePartition);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1192   * \endcode
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1193   *
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1194   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1195  IFX_INLINE void IfxDma_setChannelHardwareResourcePartition(Ifx_DMA *dma, IfxDma_ChannelId channelId, IfxDma_HardwareResourcePartition resourcePartition);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1196  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1197  /** \brief Sets the Interrupt control value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1198   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1199   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1200   * \param value Interrupt control value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1201   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1202   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1203  IFX_INLINE void IfxDma_setInterruptControlValue(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint8 value);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1204  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1205  /** \brief Sets the Circular Buffer Destination Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1206   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1207   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1208   * \param length Circular Buffer Destination Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1209   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1210   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1211  IFX_INLINE void IfxDma_setCircularBufferDestinationLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1212  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1213  /** \brief Sets the Circular Buffer Source Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1214   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1215   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1216   * \param length Circular Buffer Source Length
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1217   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1218   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1219  IFX_INLINE void IfxDma_setCircularBufferSourceLength(Ifx_DMA *dma, IfxDma_ChannelId channelId, uint16 length);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1220  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1221  /** \brief Enable the Source Circular Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1222   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1223   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1224   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1225   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1226  IFX_INLINE void IfxDma_enableSourceCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1227  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1228  /** \brief Enable the Destination Circular Buffer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1229   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1230   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1231   * \return None
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1232   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1233  IFX_INLINE void IfxDma_enableDestinationCircularBuffer(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1234  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1235  /** \brief Returns the Data CRC
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1236   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1237   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1238   * \return The Data CRC value
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1239   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1240  IFX_INLINE uint32 IfxDma_getDataCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1241  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1242  /** \brief Returns the Source and Destination CRC
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1243   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1244   * \param channelId DMA channel number
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1245   * \return The source and destination CRC values
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1246   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1247  IFX_INLINE uint32 IfxDma_getSourceAndDestinationCRC(Ifx_DMA *dma, IfxDma_ChannelId channelId);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1248  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1249  /** \brief Returns the ERR pointer
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1250   * \param dma pointer to DMA module
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1251   * \return ERR pointer for given DMA
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1252   */
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1253  IFX_INLINE volatile Ifx_SRC_SRCR *IfxDma_getErrPointer(Ifx_DMA *dma);
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1254  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1255  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1256  /*---------------------Inline Function Implementations------------------------*/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1257  /******************************************************************************/
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1258  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1259  IFX_INLINE void IfxDma_clearChannelHalt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1260  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1261      dma->TSR[channelId].B.HLTCLR = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1262  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1263  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1264  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1265  IFX_INLINE void IfxDma_clearChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1266  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1267      dma->CH[channelId].CHCSR.B.CICH = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1268  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1269  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1270  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1271  IFX_INLINE void IfxDma_clearChannelTransactionRequestLost(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1272  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1273      dma->TSR[channelId].B.CTL = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1274  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1275  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1276  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1277  IFX_INLINE void IfxDma_clearErrorFlags(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine, uint32 mask)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1278  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1279      if (moveEngine == IfxDma_MoveEngine_1)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1280      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1281          dma->BLK1.CLRE.U = mask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1282      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1283      else
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1284      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1285          dma->BLK0.CLRE.U = mask;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1286      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1287  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1288  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1289  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1290  IFX_INLINE void IfxDma_disableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1291  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1292      dma->CH[channelId].ADICR.B.INTCT &= ~(1 << 1);   // TODO: should we define a special bitmask for this bit manipulation?
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1293  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1294  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1295  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1296  IFX_INLINE void IfxDma_disableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1297  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1298      dma->TSR[channelId].B.DCH = 1;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1299  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1300  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1301  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1302  IFX_INLINE void IfxDma_disableChannelTransactionLostError(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1303  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1304      dma->CH[channelId].ADICR.B.ETRL = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1305  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1306  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1307  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1308  IFX_INLINE void IfxDma_disableMoveEngineDestinationError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1309  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1310      if (moveEngine == IfxDma_MoveEngine_1)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1311      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1312          dma->BLK1.EER.B.EDER = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1313      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1314      else
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1315      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1316          dma->BLK0.EER.B.EDER = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1317      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1318  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1319  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1320  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1321  IFX_INLINE void IfxDma_disableMoveEngineSourceError(Ifx_DMA *dma, IfxDma_MoveEngine moveEngine)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1322  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1323      if (moveEngine == IfxDma_MoveEngine_1)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1324      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1325          dma->BLK1.EER.B.ESER = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1326      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1327      else
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1328      {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1329          dma->BLK0.EER.B.ESER = 0;
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1330      }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1331  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1332  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1333  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1334  IFX_INLINE void IfxDma_enableChannelInterrupt(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1335  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1336      dma->CH[channelId].ADICR.B.INTCT |= (1 << 1);   // TODO: should we define a special bitmask for this bit manipulation?
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1337  }
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1338  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1339  
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1340  IFX_INLINE void IfxDma_enableChannelTransaction(Ifx_DMA *dma, IfxDma_ChannelId channelId)
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1341  {
; D:\infineon\test1\Balance_Test\Libraries\BaseSw\iLLD\TC26B\Tricore\Dma\Std\IfxDma.h	  1342      dma->TSR[channelId].B.ECH = 1;
	mul	d15,d4,#4
	addsc.a	a2,a15,d15,#0
	mul	d15,d4,#4
	addsc.a	a15,a15,d15,#0
.L142:
	ld.bu	d15,[a15]7682
.L143:
	or	d15,#1
	st.b	[a2]7682,d15
.L72:

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	    99  ---
	ret
.L68:
	
__dma_start_function_end:
	.size	dma_start,__dma_start_function_end-dma_start
.L29:
	; End of function
	
	.calls	'eru_dma_init','eru_init'
	.calls	'eru_dma_init','IfxDma_Dma_initModuleConfig'
	.calls	'eru_dma_init','IfxDma_Dma_initModule'
	.calls	'eru_dma_init','IfxDma_Dma_initChannelConfig'
	.calls	'eru_dma_init','IfxDma_Dma_initChannel'
	.calls	'eru_dma_init','',80
	.calls	'dma_stop','',0
	.extern	IfxDma_Dma_initModule
	.extern	IfxDma_Dma_initModuleConfig
	.extern	IfxDma_Dma_initChannel
	.extern	IfxDma_Dma_initChannelConfig
	.extern	eru_init
	.calls	'dma_start','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L12:
	.word	99301
	.half	3
	.word	.L13
	.byte	4
.L11:
	.byte	1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Debug\\',0,12,1
	.word	.L14
	.byte	2,1,1,3
	.word	144
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	147
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	192
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	204
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	316
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	290
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	322
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	322
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	290
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,7
	.byte	'int',0,4,5,7
	.byte	'unsigned char',0,1,8,10
	.byte	'_Ifx_SRC_SRCR_Bits',0,4,45,16,4,11
	.byte	'SRPN',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	431
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	431
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	431
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,4,70,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	448
	.byte	4,2,35,0,0,14
	.word	738
	.byte	3
	.word	777
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,3,250,1,17,1,1,5
	.byte	'src',0,3,250,1,60
	.word	782
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,6,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	830
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	830
	.byte	16,0,2,35,0,0,12,6,247,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	846
	.byte	4,2,35,0,0
.L40:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,6,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,6,255,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1004
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,6,137,9,16,4,11
	.byte	'AE',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,6,135,15,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1248
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,6,175,15,25,12,13
	.byte	'CON0',0
	.word	942
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	1208
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1439
	.byte	4,2,35,8,0,14
	.word	1479
	.byte	3
	.word	1542
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,5,181,3,17,1,1,5
	.byte	'watchdog',0,5,181,3,65
	.word	1547
	.byte	5
	.byte	'password',0,5,181,3,82
	.word	982
	.byte	6,0,4
	.byte	'IfxScuWdt_clearSafetyEndinitInline',0,3,5,204,3,17,1,1,5
	.byte	'password',0,5,204,3,59
	.word	982
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,5,140,4,17,1,1,5
	.byte	'watchdog',0,5,140,4,63
	.word	1547
	.byte	5
	.byte	'password',0,5,140,4,80
	.word	982
	.byte	6,0,4
	.byte	'IfxScuWdt_setSafetyEndinitInline',0,3,5,163,4,17,1,1,5
	.byte	'password',0,5,163,4,57
	.word	982
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,5,227,3,19
	.word	982
	.byte	1,1,5
	.byte	'watchdog',0,5,227,3,74
	.word	1547
	.byte	6,0,8
	.byte	'IfxScuWdt_getSafetyWatchdogPasswordInline',0,3,5,253,3,19
	.word	982
	.byte	1,1,6,0,15,8,127,9,1,16
	.byte	'IfxCpu_Id_0',0,0,16
	.byte	'IfxCpu_Id_1',0,1,16
	.byte	'IfxCpu_Id_none',0,2,0
.L53:
	.byte	8
	.byte	'IfxCpu_getCoreId',0,3,7,133,6,22
	.word	1957
	.byte	1,1
.L55:
	.byte	6,0,15,8,156,1,9,1,16
	.byte	'IfxCpu_ResourceCpu_0',0,0,16
	.byte	'IfxCpu_ResourceCpu_1',0,1,16
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,7,141,6,31
	.word	2039
	.byte	1,1,6,0,8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,7,139,5,20
	.word	431
	.byte	1,1,6,0,7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,7,161,6,19
	.word	2194
	.byte	1,1,5
	.byte	'address',0,7,161,6,55
	.word	982
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,7,190,6,20
	.word	431
	.byte	1,1,5
	.byte	'address',0,7,190,6,70
	.word	982
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,7,172,8,17,1,1,5
	.byte	'address',0,7,172,8,56
	.word	2194
	.byte	5
	.byte	'count',0,7,172,8,72
	.word	2194
	.byte	17,6,0,0,10
	.byte	'_Ifx_P_OUT_Bits',0,10,143,3,16,4,11
	.byte	'P0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,181,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2425
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,10,169,2,16,4,11
	.byte	'PS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,133,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2741
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,10,110,16,4,11
	.byte	'MODREV',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,148,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3312
	.byte	4,2,35,0,0,18,4
	.word	431
	.byte	19,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,10,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	431
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,10,164,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3440
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,10,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	431
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,10,180,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3655
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,10,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	431
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,10,188,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3870
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,10,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	431
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,10,172,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4087
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,10,118,16,4,11
	.byte	'P0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,156,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4307
	.byte	4,2,35,0,0,18,24
	.word	431
	.byte	19,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,10,205,3,16,4,11
	.byte	'PD0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	431
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	431
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	431
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,205,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4630
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,10,226,3,16,4,11
	.byte	'PD8',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	431
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	431
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	431
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,213,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4934
	.byte	4,2,35,0,0,18,8
	.word	431
	.byte	19,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,10,88,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,140,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5259
	.byte	4,2,35,0,0,18,12
	.word	431
	.byte	19,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,10,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,197,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5599
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,10,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	408
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,189,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5965
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,10,206,2,16,4,11
	.byte	'PS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,12,10,149,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6251
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,10,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,12,10,165,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6398
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,10,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	408
	.byte	20,0,2,35,0,0,12,10,173,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6567
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,10,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,157,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6739
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,10,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	982
	.byte	12,0,2,35,2,0,12,10,229,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6914
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,10,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,10,245,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7088
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,10,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,12,10,253,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7262
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,10,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,237,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7438
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,10,249,2,16,4,11
	.byte	'PS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,141,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7594
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,10,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,221,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7927
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,10,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,12,10,196,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8275
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,10,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,10,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,12,10,204,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8399
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	8483
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,10,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,10,213,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8663
	.byte	4,2,35,0,0,18,76
	.word	431
	.byte	19,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,10,82,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,10,132,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8916
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,10,45,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,10,252,3,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	9003
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,10,229,5,25,128,2,13
	.byte	'OUT',0
	.word	2701
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	3272
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	3391
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3431
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	3615
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	3830
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	4047
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	4267
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	3431
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	4581
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	4621
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	4894
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	5210
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	5250
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	5550
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	5590
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	5925
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	6211
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	5250
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	6358
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	6527
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	6699
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	6874
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	7048
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	7222
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	7398
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	7554
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	7887
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	8235
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	5250
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	8359
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	8608
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	8867
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	8907
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	8963
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	9530
	.byte	4,3,35,252,1,0,14
	.word	9570
	.byte	3
	.word	10173
	.byte	15,9,83,9,1,16
	.byte	'IfxPort_InputMode_undefined',0,127,16
	.byte	'IfxPort_InputMode_noPullDevice',0,0,16
	.byte	'IfxPort_InputMode_pullDown',0,8,16
	.byte	'IfxPort_InputMode_pullUp',0,16,0,4
	.byte	'IfxPort_setPinModeInput',0,3,9,196,4,17,1,1,5
	.byte	'port',0,9,196,4,48
	.word	10178
	.byte	5
	.byte	'pinIndex',0,9,196,4,60
	.word	431
	.byte	5
	.byte	'mode',0,9,196,4,88
	.word	10183
	.byte	6,0,15,9,172,1,9,4,16
	.byte	'IfxPort_State_notChanged',0,0,16
	.byte	'IfxPort_State_high',0,1,16
	.byte	'IfxPort_State_low',0,128,128,4,16
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,9,208,4,17,1,1,5
	.byte	'port',0,9,208,4,44
	.word	10178
	.byte	5
	.byte	'pinIndex',0,9,208,4,56
	.word	431
	.byte	5
	.byte	'action',0,9,208,4,80
	.word	10388
	.byte	6,0,10
	.byte	'_Ifx_DMA_CLC_Bits',0,12,131,4,16,4,11
	.byte	'DISR',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,12,12,160,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10569
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ID_Bits',0,12,155,4,16,4,11
	.byte	'MODREV',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	982
	.byte	16,0,2,35,2,0,12,12,184,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10726
	.byte	4,2,35,0,0,18,20
	.word	431
	.byte	19,19,0,10
	.byte	'_Ifx_DMA_MEMCON_Bits',0,12,163,4,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	2,30,2,35,0,11
	.byte	'INTERR',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'RMWERR',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'DATAERR',0,4
	.word	830
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	830
	.byte	1,24,2,35,0,11
	.byte	'PMIC',0,4
	.word	830
	.byte	1,23,2,35,0,11
	.byte	'ERRDIS',0,4
	.word	830
	.byte	1,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	830
	.byte	22,0,2,35,0,0,12,12,192,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10857
	.byte	4,2,35,0,0,18,28
	.word	431
	.byte	19,27,0,10
	.byte	'_Ifx_DMA_ACCEN00_Bits',0,12,45,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,12,128,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11134
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN01_Bits',0,12,82,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,136,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11704
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN10_Bits',0,12,88,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,12,144,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11794
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN11_Bits',0,12,125,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,152,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12364
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN20_Bits',0,12,131,1,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,12,160,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12454
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN21_Bits',0,12,168,1,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,168,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13025
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN30_Bits',0,12,174,1,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,12,176,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13116
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ACCEN31_Bits',0,12,211,1,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,184,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13687
	.byte	4,2,35,0,0,18,192,1
	.word	431
	.byte	19,191,1,0,10
	.byte	'_Ifx_DMA_BLK_EER_Bits',0,12,233,1,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'ESER',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EDER',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	6,0,2,35,2,11
	.byte	'ERER',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'ELER',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,12,200,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13789
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ERRSR_Bits',0,12,246,1,16,4,11
	.byte	'LEC',0,1
	.word	431
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	982
	.byte	9,0,2,35,0,11
	.byte	'SER',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'DER',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	2,4,2,35,2,11
	.byte	'SPBER',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'SRIER',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'RAMER',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'SLLER',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'DLLER',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,12,208,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14013
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_CLRE_Bits',0,12,217,1,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'CSER',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'CDER',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	2,4,2,35,2,11
	.byte	'CSPBER',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'CSRIER',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'CRAMER',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'CSLLER',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'CDLLER',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	5,0,2,35,3,0,12,12,192,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14305
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SR_Bits',0,12,161,3,16,4,11
	.byte	'RS',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	431
	.byte	3,4,2,35,0,11
	.byte	'WS',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	982
	.byte	11,0,2,35,0,11
	.byte	'CH',0,1
	.word	431
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	982
	.byte	9,0,2,35,2,0,12,12,216,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14588
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R0_Bits',0,12,193,2,16,4,11
	.byte	'RD00',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD01',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD02',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD03',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,248,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14768
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R1_Bits',0,12,202,2,16,4,11
	.byte	'RD10',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD11',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD12',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD13',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,128,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14903
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R2_Bits',0,12,211,2,16,4,11
	.byte	'RD20',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD21',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD22',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD23',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,136,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15038
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R3_Bits',0,12,220,2,16,4,11
	.byte	'RD30',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD31',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD32',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD33',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,144,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15173
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R4_Bits',0,12,229,2,16,4,11
	.byte	'RD40',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD41',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD42',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD43',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,152,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15308
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R5_Bits',0,12,238,2,16,4,11
	.byte	'RD50',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD51',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD52',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD53',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,160,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15443
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R6_Bits',0,12,247,2,16,4,11
	.byte	'RD60',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD61',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD62',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD63',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,168,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15578
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_R7_Bits',0,12,128,3,16,4,11
	.byte	'RD70',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'RD71',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'RD72',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'RD73',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,176,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15713
	.byte	4,2,35,0,0,18,32
	.word	431
	.byte	19,31,0,10
	.byte	'_Ifx_DMA_BLK_ME_RDCRC_Bits',0,12,137,3,16,4,11
	.byte	'RDCRC',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,184,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15857
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SDCRC_Bits',0,12,149,3,16,4,11
	.byte	'SDCRC',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,200,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15948
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SADR_Bits',0,12,143,3,16,4,11
	.byte	'SADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,192,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16039
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_DADR_Bits',0,12,187,2,16,4,11
	.byte	'DADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,240,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16128
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_ADICR_Bits',0,12,135,2,16,4,11
	.byte	'SMF',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	431
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	431
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	431
	.byte	4,0,2,35,3,0,12,12,216,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16217
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHCR_Bits',0,12,155,2,16,4,11
	.byte	'TREL',0,2
	.word	982
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	431
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	431
	.byte	2,0,2,35,3,0,12,12,224,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16533
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_SHADR_Bits',0,12,155,3,16,4,11
	.byte	'SHADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,208,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16812
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME_CHSR_Bits',0,12,171,2,16,4,11
	.byte	'TCOUNT',0,2
	.word	982
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	431
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,232,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16903
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_BLK_ME',0,12,144,8,25,112,13
	.byte	'SR',0
	.word	14728
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5590
	.byte	12,2,35,4,13
	.byte	'R0',0
	.word	14863
	.byte	4,2,35,16,13
	.byte	'R1',0
	.word	14998
	.byte	4,2,35,20,13
	.byte	'R2',0
	.word	15133
	.byte	4,2,35,24,13
	.byte	'R3',0
	.word	15268
	.byte	4,2,35,28,13
	.byte	'R4',0
	.word	15403
	.byte	4,2,35,32,13
	.byte	'R5',0
	.word	15538
	.byte	4,2,35,36,13
	.byte	'R6',0
	.word	15673
	.byte	4,2,35,40,13
	.byte	'R7',0
	.word	15808
	.byte	4,2,35,44,13
	.byte	'reserved_30',0
	.word	15848
	.byte	32,2,35,48,13
	.byte	'RDCRC',0
	.word	15908
	.byte	4,2,35,80,13
	.byte	'SDCRC',0
	.word	15999
	.byte	4,2,35,84,13
	.byte	'SADR',0
	.word	16088
	.byte	4,2,35,88,13
	.byte	'DADR',0
	.word	16177
	.byte	4,2,35,92,13
	.byte	'ADICR',0
	.word	16493
	.byte	4,2,35,96,13
	.byte	'CHCR',0
	.word	16772
	.byte	4,2,35,100,13
	.byte	'SHADR',0
	.word	16863
	.byte	4,2,35,104,13
	.byte	'CHSR',0
	.word	17136
	.byte	4,2,35,108,0,14
	.word	17176
	.byte	10
	.byte	'_Ifx_DMA_BLK',0,12,178,8,25,128,1,13
	.byte	'EER',0
	.word	13973
	.byte	4,2,35,0,13
	.byte	'ERRSR',0
	.word	14265
	.byte	4,2,35,4,13
	.byte	'CLRE',0
	.word	14548
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3431
	.byte	4,2,35,12,13
	.byte	'ME',0
	.word	17464
	.byte	112,2,35,16,0,14
	.word	17469
	.byte	18,128,31
	.word	431
	.byte	19,255,30,0,14
	.word	17469
	.byte	18,96
	.word	431
	.byte	19,95,0,10
	.byte	'_Ifx_DMA_OTSS_Bits',0,12,185,4,16,4,11
	.byte	'TGS',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'BS',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,12,12,208,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17594
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_ERRINTR_Bits',0,12,141,4,16,4,11
	.byte	'SIT',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,12,12,168,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17733
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR0_Bits',0,12,194,4,16,4,11
	.byte	'PAT00',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'PAT01',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'PAT02',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'PAT03',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,216,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17839
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_PRR1_Bits',0,12,203,4,16,4,11
	.byte	'PAT10',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'PAT11',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'PAT12',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'PAT13',0,1
	.word	431
	.byte	8,0,2,35,3,0,12,12,224,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17973
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_TIME_Bits',0,12,226,4,16,4,11
	.byte	'COUNT',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,248,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18107
	.byte	4,2,35,0,0,18,236,1
	.word	431
	.byte	19,235,1,0,10
	.byte	'_Ifx_DMA_MODE_Bits',0,12,178,4,16,4,11
	.byte	'MODE',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,12,12,200,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18201
	.byte	4,2,35,0,0,18,16
	.word	18265
	.byte	19,3,0,18,240,9
	.word	431
	.byte	19,239,9,0,10
	.byte	'_Ifx_DMA_HRR_Bits',0,12,148,4,16,4,11
	.byte	'HRP',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,12,12,176,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18325
	.byte	4,2,35,0,0,18,192,1
	.word	18387
	.byte	19,47,0,18,192,2
	.word	431
	.byte	19,191,2,0,10
	.byte	'_Ifx_DMA_SUSENR_Bits',0,12,219,4,16,4,11
	.byte	'SUSEN',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,12,12,240,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18448
	.byte	4,2,35,0,0,18,192,1
	.word	18515
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_SUSACR_Bits',0,12,212,4,16,4,11
	.byte	'SUSAC',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,12,12,232,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18565
	.byte	4,2,35,0,0,18,192,1
	.word	18632
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_TSR_Bits',0,12,232,4,16,4,11
	.byte	'RST',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'HTRE',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'TRL',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'CH',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	431
	.byte	4,0,2,35,0,11
	.byte	'HLTREQ',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'HLTACK',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	6,0,2,35,1,11
	.byte	'ECH',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'DCH',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'CTL',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'HLTCLR',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	431
	.byte	7,0,2,35,3,0,12,12,128,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18682
	.byte	4,2,35,0,0,18,192,1
	.word	18957
	.byte	19,47,0,10
	.byte	'_Ifx_DMA_CH_RDCRCR_Bits',0,12,235,3,16,4,11
	.byte	'RDCRC',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,128,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19007
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SDCRCR_Bits',0,12,247,3,16,4,11
	.byte	'SDCRC',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,144,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19095
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SADR_Bits',0,12,241,3,16,4,11
	.byte	'SADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,136,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19183
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_DADR_Bits',0,12,229,3,16,4,11
	.byte	'DADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,248,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19268
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_ADICR_Bits',0,12,172,3,16,4,11
	.byte	'SMF',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'INCS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'DMF',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'INCD',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'CBLS',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'CBLD',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'SHCT',0,1
	.word	431
	.byte	4,4,2,35,2,11
	.byte	'SCBE',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'DCBE',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'STAMP',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'ETRL',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'WRPSE',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'WRPDE',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'INTCT',0,1
	.word	431
	.byte	2,4,2,35,3,11
	.byte	'IRDV',0,1
	.word	431
	.byte	4,0,2,35,3,0,12,12,224,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19353
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCFGR_Bits',0,12,192,3,16,4,11
	.byte	'TREL',0,2
	.word	982
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'BLKM',0,1
	.word	431
	.byte	3,5,2,35,2,11
	.byte	'RROAT',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'CHMODE',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'CHDW',0,1
	.word	431
	.byte	3,0,2,35,2,11
	.byte	'PATSEL',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'PRSEL',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'DMAPRIO',0,1
	.word	431
	.byte	2,0,2,35,3,0,12,12,232,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19665
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_SHADR_Bits',0,12,253,3,16,4,11
	.byte	'SHADR',0,4
	.word	408
	.byte	32,0,2,35,0,0,12,12,152,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19942
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH_CHCSR_Bits',0,12,208,3,16,4,11
	.byte	'TCOUNT',0,2
	.word	982
	.byte	14,2,2,35,0,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'LXO',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'WRPS',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'WRPD',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'ICH',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'IPM',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,1
	.word	431
	.byte	2,2,2,35,2,11
	.byte	'BUFFER',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'FROZEN',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'SWB',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'CWRP',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'CICH',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'SIT',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	3,1,2,35,3,11
	.byte	'SCH',0,1
	.word	431
	.byte	1,0,2,35,3,0,12,12,240,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20029
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_DMA_CH',0,12,188,8,25,32,13
	.byte	'RDCRCR',0
	.word	19055
	.byte	4,2,35,0,13
	.byte	'SDCRCR',0
	.word	19143
	.byte	4,2,35,4,13
	.byte	'SADR',0
	.word	19228
	.byte	4,2,35,8,13
	.byte	'DADR',0
	.word	19313
	.byte	4,2,35,12,13
	.byte	'ADICR',0
	.word	19625
	.byte	4,2,35,16,13
	.byte	'CHCFGR',0
	.word	19902
	.byte	4,2,35,20,13
	.byte	'SHADR',0
	.word	19989
	.byte	4,2,35,24,13
	.byte	'CHCSR',0
	.word	20336
	.byte	4,2,35,28,0,18,128,12
	.word	20376
	.byte	19,47,0,14
	.word	20516
	.byte	18,128,52
	.word	431
	.byte	19,255,51,0,10
	.byte	'_Ifx_DMA',0,12,211,8,25,128,128,1,13
	.byte	'CLC',0
	.word	10686
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	3431
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	10808
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	10848
	.byte	20,2,35,12,13
	.byte	'MEMCON',0
	.word	11085
	.byte	4,2,35,32,13
	.byte	'reserved_24',0
	.word	11125
	.byte	28,2,35,36,13
	.byte	'ACCEN00',0
	.word	11664
	.byte	4,2,35,64,13
	.byte	'ACCEN01',0
	.word	11754
	.byte	4,2,35,68,13
	.byte	'ACCEN10',0
	.word	12324
	.byte	4,2,35,72,13
	.byte	'ACCEN11',0
	.word	12414
	.byte	4,2,35,76,13
	.byte	'ACCEN20',0
	.word	12985
	.byte	4,2,35,80,13
	.byte	'ACCEN21',0
	.word	13076
	.byte	4,2,35,84,13
	.byte	'ACCEN30',0
	.word	13647
	.byte	4,2,35,88,13
	.byte	'ACCEN31',0
	.word	13738
	.byte	4,2,35,92,13
	.byte	'reserved_60',0
	.word	13778
	.byte	192,1,2,35,96,13
	.byte	'BLK0',0
	.word	17564
	.byte	128,1,3,35,160,2,13
	.byte	'reserved_1A0',0
	.word	17569
	.byte	128,31,3,35,160,3,13
	.byte	'BLK1',0
	.word	17580
	.byte	128,1,3,35,160,34,13
	.byte	'reserved_11A0',0
	.word	17585
	.byte	96,3,35,160,35,13
	.byte	'OTSS',0
	.word	17693
	.byte	4,3,35,128,36,13
	.byte	'ERRINTR',0
	.word	17799
	.byte	4,3,35,132,36,13
	.byte	'PRR0',0
	.word	17933
	.byte	4,3,35,136,36,13
	.byte	'PRR1',0
	.word	18067
	.byte	4,3,35,140,36,13
	.byte	'TIME',0
	.word	18150
	.byte	4,3,35,144,36,13
	.byte	'reserved_1214',0
	.word	18190
	.byte	236,1,3,35,148,36,13
	.byte	'MODE',0
	.word	18305
	.byte	16,3,35,128,38,13
	.byte	'reserved_1310',0
	.word	18314
	.byte	240,9,3,35,144,38,13
	.byte	'HRR',0
	.word	18427
	.byte	192,1,3,35,128,48,13
	.byte	'reserved_18C0',0
	.word	18437
	.byte	192,2,3,35,192,49,13
	.byte	'SUSENR',0
	.word	18555
	.byte	192,1,3,35,128,52,13
	.byte	'reserved_1AC0',0
	.word	18437
	.byte	192,2,3,35,192,53,13
	.byte	'SUSACR',0
	.word	18672
	.byte	192,1,3,35,128,56,13
	.byte	'reserved_1CC0',0
	.word	18437
	.byte	192,2,3,35,192,57,13
	.byte	'TSR',0
	.word	18997
	.byte	192,1,3,35,128,60,13
	.byte	'reserved_1EC0',0
	.word	18437
	.byte	192,2,3,35,192,61,13
	.byte	'CH',0
	.word	20526
	.byte	128,12,3,35,128,64,13
	.byte	'reserved_2600',0
	.word	20531
	.byte	128,52,3,35,128,76,0,14
	.word	20542
	.byte	3
	.word	21248
.L31:
	.byte	15,13,105,9,1,16
	.byte	'IfxDma_ChannelId_none',0,127,16
	.byte	'IfxDma_ChannelId_0',0,0,16
	.byte	'IfxDma_ChannelId_1',0,1,16
	.byte	'IfxDma_ChannelId_2',0,2,16
	.byte	'IfxDma_ChannelId_3',0,3,16
	.byte	'IfxDma_ChannelId_4',0,4,16
	.byte	'IfxDma_ChannelId_5',0,5,16
	.byte	'IfxDma_ChannelId_6',0,6,16
	.byte	'IfxDma_ChannelId_7',0,7,16
	.byte	'IfxDma_ChannelId_8',0,8,16
	.byte	'IfxDma_ChannelId_9',0,9,16
	.byte	'IfxDma_ChannelId_10',0,10,16
	.byte	'IfxDma_ChannelId_11',0,11,16
	.byte	'IfxDma_ChannelId_12',0,12,16
	.byte	'IfxDma_ChannelId_13',0,13,16
	.byte	'IfxDma_ChannelId_14',0,14,16
	.byte	'IfxDma_ChannelId_15',0,15,16
	.byte	'IfxDma_ChannelId_16',0,16,16
	.byte	'IfxDma_ChannelId_17',0,17,16
	.byte	'IfxDma_ChannelId_18',0,18,16
	.byte	'IfxDma_ChannelId_19',0,19,16
	.byte	'IfxDma_ChannelId_20',0,20,16
	.byte	'IfxDma_ChannelId_21',0,21,16
	.byte	'IfxDma_ChannelId_22',0,22,16
	.byte	'IfxDma_ChannelId_23',0,23,16
	.byte	'IfxDma_ChannelId_24',0,24,16
	.byte	'IfxDma_ChannelId_25',0,25,16
	.byte	'IfxDma_ChannelId_26',0,26,16
	.byte	'IfxDma_ChannelId_27',0,27,16
	.byte	'IfxDma_ChannelId_28',0,28,16
	.byte	'IfxDma_ChannelId_29',0,29,16
	.byte	'IfxDma_ChannelId_30',0,30,16
	.byte	'IfxDma_ChannelId_31',0,31,16
	.byte	'IfxDma_ChannelId_32',0,32,16
	.byte	'IfxDma_ChannelId_33',0,33,16
	.byte	'IfxDma_ChannelId_34',0,34,16
	.byte	'IfxDma_ChannelId_35',0,35,16
	.byte	'IfxDma_ChannelId_36',0,36,16
	.byte	'IfxDma_ChannelId_37',0,37,16
	.byte	'IfxDma_ChannelId_38',0,38,16
	.byte	'IfxDma_ChannelId_39',0,39,16
	.byte	'IfxDma_ChannelId_40',0,40,16
	.byte	'IfxDma_ChannelId_41',0,41,16
	.byte	'IfxDma_ChannelId_42',0,42,16
	.byte	'IfxDma_ChannelId_43',0,43,16
	.byte	'IfxDma_ChannelId_44',0,44,16
	.byte	'IfxDma_ChannelId_45',0,45,16
	.byte	'IfxDma_ChannelId_46',0,46,16
	.byte	'IfxDma_ChannelId_47',0,47,0
.L60:
	.byte	4
	.byte	'IfxDma_disableChannelTransaction',0,3,11,144,10,17,1,1
.L63:
	.byte	5
	.byte	'dma',0,11,144,10,59
	.word	21253
.L65:
	.byte	5
	.byte	'channelId',0,11,144,10,81
	.word	21258
.L67:
	.byte	6,0
.L70:
	.byte	4
	.byte	'IfxDma_enableChannelTransaction',0,3,11,188,10,17,1,1
.L73:
	.byte	5
	.byte	'dma',0,11,188,10,58
	.word	21253
.L75:
	.byte	5
	.byte	'channelId',0,11,188,10,80
	.word	21258
.L77:
	.byte	6,0,8
	.byte	'IfxDma_isChannelTransactionPending',0,3,11,148,12,20
	.word	431
	.byte	1,1,5
	.byte	'dma',0,11,148,12,64
	.word	21253
	.byte	5
	.byte	'channelId',0,11,148,12,86
	.word	21258
	.byte	6,0,4
	.byte	'IfxDma_startChannelTransaction',0,3,11,147,13,17,1,1,5
	.byte	'dma',0,11,147,13,57
	.word	21253
	.byte	5
	.byte	'channelId',0,11,147,13,79
	.word	21258
	.byte	6,0,4
	.byte	'IfxDma_setChannelDestinationAddress',0,3,11,178,12,17,1,1,5
	.byte	'dma',0,11,178,12,62
	.word	21253
	.byte	5
	.byte	'channelId',0,11,178,12,84
	.word	21258
	.byte	5
	.byte	'address',0,11,178,12,101
	.word	322
	.byte	6,0,20
	.word	316
	.byte	3
	.word	22732
	.byte	4
	.byte	'IfxDma_setChannelSourceAddress',0,3,11,237,12,17,1,1,5
	.byte	'dma',0,11,237,12,57
	.word	21253
	.byte	5
	.byte	'channelId',0,11,237,12,79
	.word	21258
	.byte	5
	.byte	'address',0,11,237,12,102
	.word	22737
	.byte	6,0,4
	.byte	'IfxDma_setChannelTransferCount',0,3,11,132,13,17,1,1,5
	.byte	'dma',0,11,132,13,57
	.word	21253
	.byte	5
	.byte	'channelId',0,11,132,13,79
	.word	21258
	.byte	5
	.byte	'transferCount',0,11,132,13,97
	.word	2194
	.byte	6,0,4
	.byte	'IfxDma_clearChannelInterrupt',0,3,11,241,9,17,1,1,5
	.byte	'dma',0,11,241,9,55
	.word	21253
	.byte	5
	.byte	'channelId',0,11,241,9,77
	.word	21258
	.byte	6,0,8
	.byte	'IfxDma_getAndClearChannelInterrupt',0,3,11,226,10,20
	.word	431
	.byte	1,1,5
	.byte	'dma',0,11,226,10,64
	.word	21253
	.byte	5
	.byte	'channelId',0,11,226,10,86
	.word	21258
	.byte	6,0,8
	.byte	'IfxDma_getChannelInterrupt',0,3,11,170,11,20
	.word	431
	.byte	1,1,5
	.byte	'dma',0,11,170,11,56
	.word	21253
	.byte	5
	.byte	'channelId',0,11,170,11,78
	.word	21258
	.byte	6,0,8
	.byte	'IfxDma_getSrcPointer',0,3,11,250,11,35
	.word	782
	.byte	1,1,5
	.byte	'dma',0,11,250,11,65
	.word	21253
	.byte	5
	.byte	'channelId',0,11,250,11,87
	.word	21258
	.byte	6,0,20
	.word	424
	.byte	21
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,22
	.word	23220
	.byte	0,14
	.word	408
	.byte	3
	.word	408
	.byte	23
	.byte	'__cmpswapw',0
	.word	23262
	.byte	1,1,1,1,24
	.byte	'p',0
	.word	23267
	.byte	24
	.byte	'value',0
	.word	408
	.byte	24
	.byte	'compare',0
	.word	408
	.byte	0,14
	.word	424
	.byte	23
	.byte	'__mfcr',0
	.word	23324
	.byte	1,1,1,1,22
	.word	424
	.byte	0,25
	.word	152
	.byte	26
	.word	178
	.byte	6,0,25
	.word	213
	.byte	26
	.word	245
	.byte	6,0,25
	.word	258
	.byte	6,0,25
	.word	327
	.byte	26
	.word	346
	.byte	6,0,25
	.word	362
	.byte	26
	.word	377
	.byte	26
	.word	391
	.byte	6,0,25
	.word	787
	.byte	26
	.word	815
	.byte	6,0,25
	.word	1552
	.byte	26
	.word	1592
	.byte	26
	.word	1610
	.byte	6,0,25
	.word	1630
	.byte	26
	.word	1673
	.byte	6,0,25
	.word	1693
	.byte	26
	.word	1731
	.byte	26
	.word	1749
	.byte	6,0,25
	.word	1769
	.byte	26
	.word	1810
	.byte	6,0,25
	.word	1830
	.byte	26
	.word	1881
	.byte	6,0,25
	.word	1901
	.byte	6,0,25
	.word	2008
	.byte	6,0,25
	.word	2118
	.byte	6,0,25
	.word	2152
	.byte	6,0,25
	.word	2215
	.byte	26
	.word	2256
	.byte	6,0,25
	.word	2275
	.byte	26
	.word	2330
	.byte	6,0,25
	.word	2349
	.byte	26
	.word	2389
	.byte	26
	.word	2406
	.byte	17,6,0,0,25
	.word	10308
	.byte	26
	.word	10340
	.byte	26
	.word	10354
	.byte	26
	.word	10372
	.byte	6,0,25
	.word	10491
	.byte	26
	.word	10519
	.byte	26
	.word	10533
	.byte	26
	.word	10551
	.byte	6,0,25
	.word	22334
	.byte	26
	.word	22375
	.byte	26
	.word	22388
	.byte	6,0,25
	.word	22409
	.byte	26
	.word	22449
	.byte	26
	.word	22462
	.byte	6,0,25
	.word	22483
	.byte	26
	.word	22530
	.byte	26
	.word	22543
	.byte	6,0,25
	.word	22564
	.byte	26
	.word	22603
	.byte	26
	.word	22616
	.byte	6,0,25
	.word	22637
	.byte	26
	.word	22681
	.byte	26
	.word	22694
	.byte	26
	.word	22713
	.byte	6,0,25
	.word	22742
	.byte	26
	.word	22781
	.byte	26
	.word	22794
	.byte	26
	.word	22813
	.byte	6,0,25
	.word	22832
	.byte	26
	.word	22871
	.byte	26
	.word	22884
	.byte	26
	.word	22903
	.byte	6,0,25
	.word	22928
	.byte	26
	.word	22965
	.byte	26
	.word	22978
	.byte	6,0,25
	.word	22999
	.byte	26
	.word	23046
	.byte	26
	.word	23059
	.byte	6,0,25
	.word	23080
	.byte	26
	.word	23119
	.byte	26
	.word	23132
	.byte	6,0,25
	.word	23153
	.byte	26
	.word	23186
	.byte	26
	.word	23199
	.byte	6,0
.L48:
	.byte	27,14,207,3,9,4,13
	.byte	'dma',0
	.word	21253
	.byte	4,2,35,0,0,3
	.word	23810
.L45:
	.byte	27,14,139,4,9,4,13
	.byte	'dma',0
	.word	21253
	.byte	4,2,35,0,0,20
	.word	23835
	.byte	3
	.word	23855
	.byte	28
	.byte	'IfxDma_Dma_initModule',0,14,182,4,17,1,1,1,1,5
	.byte	'dma',0,14,182,4,51
	.word	23830
	.byte	5
	.byte	'config',0,14,182,4,81
	.word	23860
	.byte	0,3
	.word	23835
	.byte	28
	.byte	'IfxDma_Dma_initModuleConfig',0,14,192,4,17,1,1,1,1,5
	.byte	'config',0,14,192,4,64
	.word	23926
	.byte	5
	.byte	'dma',0,14,192,4,81
	.word	21253
	.byte	0,14
	.word	20376
	.byte	3
	.word	23998
.L42:
	.byte	27,14,218,3,9,12,13
	.byte	'dma',0
	.word	21253
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	21258
	.byte	1,2,35,4,13
	.byte	'channel',0
	.word	24003
	.byte	4,2,35,8,0,3
	.word	24008
	.byte	15,11,160,1,9,1,16
	.byte	'IfxDma_ChannelMove_1',0,0,16
	.byte	'IfxDma_ChannelMove_2',0,1,16
	.byte	'IfxDma_ChannelMove_4',0,2,16
	.byte	'IfxDma_ChannelMove_8',0,3,16
	.byte	'IfxDma_ChannelMove_16',0,4,16
	.byte	'IfxDma_ChannelMove_3',0,5,16
	.byte	'IfxDma_ChannelMove_5',0,6,16
	.byte	'IfxDma_ChannelMove_9',0,7,0,15,11,221,1,9,1,16
	.byte	'IfxDma_ChannelRequestMode_oneTransferPerRequest',0,0,16
	.byte	'IfxDma_ChannelRequestMode_completeTransactionPerRequest',0,1,0,15,11,188,1,9,1,16
	.byte	'IfxDma_ChannelOperationMode_single',0,0,16
	.byte	'IfxDma_ChannelOperationMode_continuous',0,1,0,15,11,175,1,9,1,16
	.byte	'IfxDma_ChannelMoveSize_8bit',0,0,16
	.byte	'IfxDma_ChannelMoveSize_16bit',0,1,16
	.byte	'IfxDma_ChannelMoveSize_32bit',0,2,16
	.byte	'IfxDma_ChannelMoveSize_64bit',0,3,16
	.byte	'IfxDma_ChannelMoveSize_128bit',0,4,16
	.byte	'IfxDma_ChannelMoveSize_256bit',0,5,0,15,11,197,1,9,1,16
	.byte	'IfxDma_ChannelPattern_0_disable',0,0,16
	.byte	'IfxDma_ChannelPattern_0_mode1',0,1,16
	.byte	'IfxDma_ChannelPattern_0_mode2',0,2,16
	.byte	'IfxDma_ChannelPattern_0_mode3',0,3,16
	.byte	'IfxDma_ChannelPattern_1_disable',0,4,16
	.byte	'IfxDma_ChannelPattern_1_mode1',0,5,16
	.byte	'IfxDma_ChannelPattern_1_mode2',0,6,16
	.byte	'IfxDma_ChannelPattern_1_mode3',0,7,0,15,11,230,1,9,1,16
	.byte	'IfxDma_ChannelRequestSource_peripheral',0,0,16
	.byte	'IfxDma_ChannelRequestSource_daisyChain',0,1,0,15,11,94,9,1,16
	.byte	'IfxDma_ChannelBusPriority_low',0,0,16
	.byte	'IfxDma_ChannelBusPriority_medium',0,1,16
	.byte	'IfxDma_ChannelBusPriority_high',0,2,0,15,11,136,1,9,1,16
	.byte	'IfxDma_ChannelIncrementStep_1',0,0,16
	.byte	'IfxDma_ChannelIncrementStep_2',0,1,16
	.byte	'IfxDma_ChannelIncrementStep_4',0,2,16
	.byte	'IfxDma_ChannelIncrementStep_8',0,3,16
	.byte	'IfxDma_ChannelIncrementStep_16',0,4,16
	.byte	'IfxDma_ChannelIncrementStep_32',0,5,16
	.byte	'IfxDma_ChannelIncrementStep_64',0,6,16
	.byte	'IfxDma_ChannelIncrementStep_128',0,7,0,15,11,127,9,1,16
	.byte	'IfxDma_ChannelIncrementDirection_negative',0,0,16
	.byte	'IfxDma_ChannelIncrementDirection_positive',0,1,0,15,11,104,9,1,16
	.byte	'IfxDma_ChannelIncrementCircular_none',0,0,16
	.byte	'IfxDma_ChannelIncrementCircular_2',0,1,16
	.byte	'IfxDma_ChannelIncrementCircular_4',0,2,16
	.byte	'IfxDma_ChannelIncrementCircular_8',0,3,16
	.byte	'IfxDma_ChannelIncrementCircular_16',0,4,16
	.byte	'IfxDma_ChannelIncrementCircular_32',0,5,16
	.byte	'IfxDma_ChannelIncrementCircular_64',0,6,16
	.byte	'IfxDma_ChannelIncrementCircular_128',0,7,16
	.byte	'IfxDma_ChannelIncrementCircular_256',0,8,16
	.byte	'IfxDma_ChannelIncrementCircular_512',0,9,16
	.byte	'IfxDma_ChannelIncrementCircular_1024',0,10,16
	.byte	'IfxDma_ChannelIncrementCircular_2048',0,11,16
	.byte	'IfxDma_ChannelIncrementCircular_4096',0,12,16
	.byte	'IfxDma_ChannelIncrementCircular_8192',0,13,16
	.byte	'IfxDma_ChannelIncrementCircular_16384',0,14,16
	.byte	'IfxDma_ChannelIncrementCircular_32768',0,15,0,15,11,239,1,9,1,16
	.byte	'IfxDma_ChannelShadow_none',0,0,16
	.byte	'IfxDma_ChannelShadow_src',0,1,16
	.byte	'IfxDma_ChannelShadow_dst',0,2,16
	.byte	'IfxDma_ChannelShadow_srcDirectWrite',0,5,16
	.byte	'IfxDma_ChannelShadow_dstDirectWrite',0,6,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingSwSwitch',0,8,16
	.byte	'IfxDma_ChannelShadow_doubleSourceBufferingHwSwSwitch',0,9,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingSwSwitch',0,10,16
	.byte	'IfxDma_ChannelShadow_doubleDestinationBufferingHwSwSwitch',0,11,16
	.byte	'IfxDma_ChannelShadow_linkedList',0,12,16
	.byte	'IfxDma_ChannelShadow_accumulatedLinkedList',0,13,16
	.byte	'IfxDma_ChannelShadow_safeLinkedList',0,14,16
	.byte	'IfxDma_ChannelShadow_conditionalLinkedList',0,15,0,15,11,151,1,9,1,16
	.byte	'IfxDma_ChannelInterruptControl_thresholdLimitMatch',0,0,16
	.byte	'IfxDma_ChannelInterruptControl_transferCountDecremented',0,1,0,15,15,69,9,1,16
	.byte	'IfxSrc_Tos_cpu0',0,0,16
	.byte	'IfxSrc_Tos_cpu1',0,1,16
	.byte	'IfxSrc_Tos_dma',0,3,0
.L51:
	.byte	27,14,227,3,9,56,13
	.byte	'module',0
	.word	23830
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	21258
	.byte	1,2,35,4,13
	.byte	'sourceAddress',0
	.word	2194
	.byte	4,2,35,6,13
	.byte	'destinationAddress',0
	.word	2194
	.byte	4,2,35,10,13
	.byte	'shadowAddress',0
	.word	2194
	.byte	4,2,35,14,13
	.byte	'readDataCrc',0
	.word	2194
	.byte	4,2,35,18,13
	.byte	'sourceDestinationAddressCrc',0
	.word	2194
	.byte	4,2,35,22,13
	.byte	'transferCount',0
	.word	982
	.byte	2,2,35,26,13
	.byte	'blockMode',0
	.word	24069
	.byte	1,2,35,28,13
	.byte	'requestMode',0
	.word	24261
	.byte	1,2,35,29,13
	.byte	'operationMode',0
	.word	24376
	.byte	1,2,35,30,13
	.byte	'moveSize',0
	.word	24461
	.byte	1,2,35,31,13
	.byte	'pattern',0
	.word	24655
	.byte	1,2,35,32,13
	.byte	'requestSource',0
	.word	24922
	.byte	1,2,35,33,13
	.byte	'busPriority',0
	.word	25011
	.byte	1,2,35,34,13
	.byte	'hardwareRequestEnabled',0
	.word	431
	.byte	1,2,35,35,13
	.byte	'sourceAddressIncrementStep',0
	.word	25117
	.byte	1,2,35,36,13
	.byte	'sourceAddressIncrementDirection',0
	.word	25385
	.byte	1,2,35,37,13
	.byte	'sourceAddressCircularRange',0
	.word	25479
	.byte	1,2,35,38,13
	.byte	'destinationAddressIncrementStep',0
	.word	25117
	.byte	1,2,35,39,13
	.byte	'destinationAddressIncrementDirection',0
	.word	25385
	.byte	1,2,35,40,13
	.byte	'destinationAddressCircularRange',0
	.word	25479
	.byte	1,2,35,41,13
	.byte	'shadowControl',0
	.word	26093
	.byte	1,2,35,42,13
	.byte	'sourceCircularBufferEnabled',0
	.word	431
	.byte	1,2,35,43,13
	.byte	'destinationCircularBufferEnabled',0
	.word	431
	.byte	1,2,35,44,13
	.byte	'timestampEnabled',0
	.word	431
	.byte	1,2,35,45,13
	.byte	'wrapSourceInterruptEnabled',0
	.word	431
	.byte	1,2,35,46,13
	.byte	'wrapDestinationInterruptEnabled',0
	.word	431
	.byte	1,2,35,47,13
	.byte	'channelInterruptEnabled',0
	.word	431
	.byte	1,2,35,48,13
	.byte	'channelInterruptControl',0
	.word	26646
	.byte	1,2,35,49,13
	.byte	'interruptRaiseThreshold',0
	.word	431
	.byte	1,2,35,50,13
	.byte	'transactionRequestLostInterruptEnabled',0
	.word	431
	.byte	1,2,35,51,13
	.byte	'channelInterruptPriority',0
	.word	982
	.byte	2,2,35,52,13
	.byte	'channelInterruptTypeOfService',0
	.word	26764
	.byte	1,2,35,54,0,20
	.word	26823
	.byte	3
	.word	27860
	.byte	28
	.byte	'IfxDma_Dma_initChannel',0,14,211,4,17,1,1,1,1,5
	.byte	'channel',0,14,211,4,60
	.word	24064
	.byte	5
	.byte	'config',0,14,211,4,101
	.word	27865
	.byte	0,3
	.word	26823
	.byte	28
	.byte	'IfxDma_Dma_initChannelConfig',0,14,221,4,17,1,1,1,1,5
	.byte	'config',0,14,221,4,72
	.word	27936
	.byte	5
	.byte	'dma',0,14,221,4,92
	.word	23830
	.byte	0
.L36:
	.byte	15,16,34,9,1,16
	.byte	'ERU_CH0_REQ4_P10_7',0,0,16
	.byte	'ERU_CH0_REQ0_P15_4',0,1,16
	.byte	'ERU_CH1_REQ5_P10_8',0,3,16
	.byte	'ERU_CH1_REQ10_P14_3',0,4,16
	.byte	'ERU_CH2_REQ7_P00_4',0,6,16
	.byte	'ERU_CH2_REQ14_P02_1',0,7,16
	.byte	'ERU_CH2_REQ2_P10_2',0,8,16
	.byte	'ERU_CH3_REQ6_P02_0',0,9,16
	.byte	'ERU_CH3_REQ3_P10_3',0,10,16
	.byte	'ERU_CH3_REQ15_P14_1',0,11,16
	.byte	'ERU_CH4_REQ13_P15_5',0,12,16
	.byte	'ERU_CH4_REQ8_P33_7',0,13,16
	.byte	'ERU_CH5_REQ1_P15_8',0,15,16
	.byte	'ERU_CH6_REQ12_P11_10',0,18,16
	.byte	'ERU_CH6_REQ9_P20_0',0,19,16
	.byte	'ERU_CH7_REQ16_P15_1',0,21,16
	.byte	'ERU_CH7_REQ11_P20_9',0,22,0
.L38:
	.byte	15,16,27,9,1,16
	.byte	'RISING',0,0,16
	.byte	'FALLING',0,1,16
	.byte	'BOTH',0,2,0,28
	.byte	'eru_init',0,16,70,6,1,1,1,1,5
	.byte	'eru_pin',0,16,70,28
	.word	28009
	.byte	5
	.byte	'trigger',0,16,70,50
	.word	28380
	.byte	0
.L33:
	.byte	3
	.word	431
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,17,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	29,0,2,35,0,0
.L56:
	.byte	12,17,223,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	28467
	.byte	4,2,35,0,0,7
	.byte	'short int',0,2,5,29
	.byte	'__wchar_t',0,18,1,1
	.word	28576
	.byte	29
	.byte	'__size_t',0,18,1,1
	.word	408
	.byte	29
	.byte	'__ptrdiff_t',0,18,1,1
	.word	424
	.byte	30,1,3
	.word	28644
	.byte	29
	.byte	'__codeptr',0,18,1,1
	.word	28646
	.byte	29
	.byte	'boolean',0,19,101,29
	.word	431
	.byte	29
	.byte	'uint8',0,19,105,29
	.word	431
	.byte	29
	.byte	'uint16',0,19,109,29
	.word	982
	.byte	29
	.byte	'uint32',0,19,113,29
	.word	2194
	.byte	29
	.byte	'uint64',0,19,118,29
	.word	290
	.byte	29
	.byte	'sint16',0,19,126,29
	.word	28576
	.byte	7
	.byte	'long int',0,4,5,29
	.byte	'sint32',0,19,131,1,29
	.word	28759
	.byte	7
	.byte	'long long int',0,8,5,29
	.byte	'sint64',0,19,138,1,29
	.word	28787
	.byte	29
	.byte	'float32',0,19,167,1,29
	.word	204
	.byte	29
	.byte	'pvoid',0,20,57,28
	.word	322
	.byte	29
	.byte	'Ifx_TickTime',0,20,79,28
	.word	28787
	.byte	29
	.byte	'Ifx_Priority',0,20,103,16
	.word	982
	.byte	15,20,130,1,9,1,16
	.byte	'Ifx_RxSel_a',0,0,16
	.byte	'Ifx_RxSel_b',0,1,16
	.byte	'Ifx_RxSel_c',0,2,16
	.byte	'Ifx_RxSel_d',0,3,16
	.byte	'Ifx_RxSel_e',0,4,16
	.byte	'Ifx_RxSel_f',0,5,16
	.byte	'Ifx_RxSel_g',0,6,16
	.byte	'Ifx_RxSel_h',0,7,0,29
	.byte	'Ifx_RxSel',0,20,140,1,3
	.word	28893
	.byte	29
	.byte	'IfxDma_ChannelId',0,13,156,1,3
	.word	21258
	.byte	29
	.byte	'Ifx_DMA_ACCEN00_Bits',0,12,79,3
	.word	11134
	.byte	29
	.byte	'Ifx_DMA_ACCEN01_Bits',0,12,85,3
	.word	11704
	.byte	29
	.byte	'Ifx_DMA_ACCEN10_Bits',0,12,122,3
	.word	11794
	.byte	29
	.byte	'Ifx_DMA_ACCEN11_Bits',0,12,128,1,3
	.word	12364
	.byte	29
	.byte	'Ifx_DMA_ACCEN20_Bits',0,12,165,1,3
	.word	12454
	.byte	29
	.byte	'Ifx_DMA_ACCEN21_Bits',0,12,171,1,3
	.word	13025
	.byte	29
	.byte	'Ifx_DMA_ACCEN30_Bits',0,12,208,1,3
	.word	13116
	.byte	29
	.byte	'Ifx_DMA_ACCEN31_Bits',0,12,214,1,3
	.word	13687
	.byte	29
	.byte	'Ifx_DMA_BLK_CLRE_Bits',0,12,230,1,3
	.word	14305
	.byte	29
	.byte	'Ifx_DMA_BLK_EER_Bits',0,12,243,1,3
	.word	13789
	.byte	29
	.byte	'Ifx_DMA_BLK_ERRSR_Bits',0,12,132,2,3
	.word	14013
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_ADICR_Bits',0,12,152,2,3
	.word	16217
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_CHCR_Bits',0,12,168,2,3
	.word	16533
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_CHSR_Bits',0,12,184,2,3
	.word	16903
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_DADR_Bits',0,12,190,2,3
	.word	16128
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R0_Bits',0,12,199,2,3
	.word	14768
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R1_Bits',0,12,208,2,3
	.word	14903
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R2_Bits',0,12,217,2,3
	.word	15038
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R3_Bits',0,12,226,2,3
	.word	15173
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R4_Bits',0,12,235,2,3
	.word	15308
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R5_Bits',0,12,244,2,3
	.word	15443
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R6_Bits',0,12,253,2,3
	.word	15578
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R7_Bits',0,12,134,3,3
	.word	15713
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_RDCRC_Bits',0,12,140,3,3
	.word	15857
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SADR_Bits',0,12,146,3,3
	.word	16039
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SDCRC_Bits',0,12,152,3,3
	.word	15948
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SHADR_Bits',0,12,158,3,3
	.word	16812
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SR_Bits',0,12,169,3,3
	.word	14588
	.byte	29
	.byte	'Ifx_DMA_CH_ADICR_Bits',0,12,189,3,3
	.word	19353
	.byte	29
	.byte	'Ifx_DMA_CH_CHCFGR_Bits',0,12,205,3,3
	.word	19665
	.byte	29
	.byte	'Ifx_DMA_CH_CHCSR_Bits',0,12,226,3,3
	.word	20029
	.byte	29
	.byte	'Ifx_DMA_CH_DADR_Bits',0,12,232,3,3
	.word	19268
	.byte	29
	.byte	'Ifx_DMA_CH_RDCRCR_Bits',0,12,238,3,3
	.word	19007
	.byte	29
	.byte	'Ifx_DMA_CH_SADR_Bits',0,12,244,3,3
	.word	19183
	.byte	29
	.byte	'Ifx_DMA_CH_SDCRCR_Bits',0,12,250,3,3
	.word	19095
	.byte	29
	.byte	'Ifx_DMA_CH_SHADR_Bits',0,12,128,4,3
	.word	19942
	.byte	29
	.byte	'Ifx_DMA_CLC_Bits',0,12,138,4,3
	.word	10569
	.byte	29
	.byte	'Ifx_DMA_ERRINTR_Bits',0,12,145,4,3
	.word	17733
	.byte	29
	.byte	'Ifx_DMA_HRR_Bits',0,12,152,4,3
	.word	18325
	.byte	29
	.byte	'Ifx_DMA_ID_Bits',0,12,160,4,3
	.word	10726
	.byte	29
	.byte	'Ifx_DMA_MEMCON_Bits',0,12,175,4,3
	.word	10857
	.byte	29
	.byte	'Ifx_DMA_MODE_Bits',0,12,182,4,3
	.word	18201
	.byte	29
	.byte	'Ifx_DMA_OTSS_Bits',0,12,191,4,3
	.word	17594
	.byte	29
	.byte	'Ifx_DMA_PRR0_Bits',0,12,200,4,3
	.word	17839
	.byte	29
	.byte	'Ifx_DMA_PRR1_Bits',0,12,209,4,3
	.word	17973
	.byte	29
	.byte	'Ifx_DMA_SUSACR_Bits',0,12,216,4,3
	.word	18565
	.byte	29
	.byte	'Ifx_DMA_SUSENR_Bits',0,12,223,4,3
	.word	18448
	.byte	29
	.byte	'Ifx_DMA_TIME_Bits',0,12,229,4,3
	.word	18107
	.byte	29
	.byte	'Ifx_DMA_TSR_Bits',0,12,248,4,3
	.word	18682
	.byte	29
	.byte	'Ifx_DMA_ACCEN00',0,12,133,5,3
	.word	11664
	.byte	29
	.byte	'Ifx_DMA_ACCEN01',0,12,141,5,3
	.word	11754
	.byte	29
	.byte	'Ifx_DMA_ACCEN10',0,12,149,5,3
	.word	12324
	.byte	29
	.byte	'Ifx_DMA_ACCEN11',0,12,157,5,3
	.word	12414
	.byte	29
	.byte	'Ifx_DMA_ACCEN20',0,12,165,5,3
	.word	12985
	.byte	29
	.byte	'Ifx_DMA_ACCEN21',0,12,173,5,3
	.word	13076
	.byte	29
	.byte	'Ifx_DMA_ACCEN30',0,12,181,5,3
	.word	13647
	.byte	29
	.byte	'Ifx_DMA_ACCEN31',0,12,189,5,3
	.word	13738
	.byte	29
	.byte	'Ifx_DMA_BLK_CLRE',0,12,197,5,3
	.word	14548
	.byte	29
	.byte	'Ifx_DMA_BLK_EER',0,12,205,5,3
	.word	13973
	.byte	29
	.byte	'Ifx_DMA_BLK_ERRSR',0,12,213,5,3
	.word	14265
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_ADICR',0,12,221,5,3
	.word	16493
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_CHCR',0,12,229,5,3
	.word	16772
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_CHSR',0,12,237,5,3
	.word	17136
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_DADR',0,12,245,5,3
	.word	16177
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R0',0,12,253,5,3
	.word	14863
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R1',0,12,133,6,3
	.word	14998
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R2',0,12,141,6,3
	.word	15133
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R3',0,12,149,6,3
	.word	15268
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R4',0,12,157,6,3
	.word	15403
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R5',0,12,165,6,3
	.word	15538
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R6',0,12,173,6,3
	.word	15673
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_R7',0,12,181,6,3
	.word	15808
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_RDCRC',0,12,189,6,3
	.word	15908
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SADR',0,12,197,6,3
	.word	16088
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SDCRC',0,12,205,6,3
	.word	15999
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SHADR',0,12,213,6,3
	.word	16863
	.byte	29
	.byte	'Ifx_DMA_BLK_ME_SR',0,12,221,6,3
	.word	14728
	.byte	29
	.byte	'Ifx_DMA_CH_ADICR',0,12,229,6,3
	.word	19625
	.byte	29
	.byte	'Ifx_DMA_CH_CHCFGR',0,12,237,6,3
	.word	19902
	.byte	29
	.byte	'Ifx_DMA_CH_CHCSR',0,12,245,6,3
	.word	20336
	.byte	29
	.byte	'Ifx_DMA_CH_DADR',0,12,253,6,3
	.word	19313
	.byte	29
	.byte	'Ifx_DMA_CH_RDCRCR',0,12,133,7,3
	.word	19055
	.byte	29
	.byte	'Ifx_DMA_CH_SADR',0,12,141,7,3
	.word	19228
	.byte	29
	.byte	'Ifx_DMA_CH_SDCRCR',0,12,149,7,3
	.word	19143
	.byte	29
	.byte	'Ifx_DMA_CH_SHADR',0,12,157,7,3
	.word	19989
	.byte	29
	.byte	'Ifx_DMA_CLC',0,12,165,7,3
	.word	10686
	.byte	29
	.byte	'Ifx_DMA_ERRINTR',0,12,173,7,3
	.word	17799
	.byte	29
	.byte	'Ifx_DMA_HRR',0,12,181,7,3
	.word	18387
	.byte	29
	.byte	'Ifx_DMA_ID',0,12,189,7,3
	.word	10808
	.byte	29
	.byte	'Ifx_DMA_MEMCON',0,12,197,7,3
	.word	11085
	.byte	29
	.byte	'Ifx_DMA_MODE',0,12,205,7,3
	.word	18265
	.byte	29
	.byte	'Ifx_DMA_OTSS',0,12,213,7,3
	.word	17693
	.byte	29
	.byte	'Ifx_DMA_PRR0',0,12,221,7,3
	.word	17933
	.byte	29
	.byte	'Ifx_DMA_PRR1',0,12,229,7,3
	.word	18067
	.byte	29
	.byte	'Ifx_DMA_SUSACR',0,12,237,7,3
	.word	18632
	.byte	29
	.byte	'Ifx_DMA_SUSENR',0,12,245,7,3
	.word	18515
	.byte	29
	.byte	'Ifx_DMA_TIME',0,12,253,7,3
	.word	18150
	.byte	29
	.byte	'Ifx_DMA_TSR',0,12,133,8,3
	.word	18957
	.byte	14
	.word	17176
	.byte	29
	.byte	'Ifx_DMA_BLK_ME',0,12,165,8,3
	.word	31811
	.byte	14
	.word	17469
	.byte	29
	.byte	'Ifx_DMA_BLK',0,12,185,8,3
	.word	31840
	.byte	14
	.word	20376
	.byte	29
	.byte	'Ifx_DMA_CH',0,12,198,8,3
	.word	31866
	.byte	14
	.word	20542
	.byte	29
	.byte	'Ifx_DMA',0,12,250,8,3
	.word	31891
	.byte	29
	.byte	'IfxSrc_Tos',0,15,74,3
	.word	26764
	.byte	29
	.byte	'Ifx_SRC_SRCR_Bits',0,4,62,3
	.word	448
	.byte	29
	.byte	'Ifx_SRC_SRCR',0,4,75,3
	.word	738
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,4,86,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	31979
	.byte	29
	.byte	'Ifx_SRC_AGBT',0,4,89,3
	.word	32011
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,4,92,25,12,13
	.byte	'TX',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,8,0,14
	.word	32037
	.byte	29
	.byte	'Ifx_SRC_ASCLIN',0,4,97,3
	.word	32096
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,4,100,25,4,13
	.byte	'SBSRC',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	32124
	.byte	29
	.byte	'Ifx_SRC_BCUSPB',0,4,103,3
	.word	32161
	.byte	18,64
	.word	738
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_CAN',0,4,106,25,64,13
	.byte	'INT',0
	.word	32189
	.byte	64,2,35,0,0,14
	.word	32198
	.byte	29
	.byte	'Ifx_SRC_CAN',0,4,109,3
	.word	32230
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,4,112,25,16,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	738
	.byte	4,2,35,12,0,14
	.word	32255
	.byte	29
	.byte	'Ifx_SRC_CCU6',0,4,118,3
	.word	32327
	.byte	18,8
	.word	738
	.byte	19,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,4,121,25,8,13
	.byte	'SR',0
	.word	32353
	.byte	8,2,35,0,0,14
	.word	32362
	.byte	29
	.byte	'Ifx_SRC_CERBERUS',0,4,124,3
	.word	32398
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,4,127,25,16,13
	.byte	'MI',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	738
	.byte	4,2,35,12,0,14
	.word	32428
	.byte	29
	.byte	'Ifx_SRC_CIF',0,4,133,1,3
	.word	32501
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,4,136,1,25,4,13
	.byte	'SBSRC',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	32527
	.byte	29
	.byte	'Ifx_SRC_CPU',0,4,139,1,3
	.word	32562
	.byte	18,192,1
	.word	738
	.byte	19,47,0,10
	.byte	'_Ifx_SRC_DMA',0,4,142,1,25,208,1,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	5590
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	32588
	.byte	192,1,2,35,16,0,14
	.word	32598
	.byte	29
	.byte	'Ifx_SRC_DMA',0,4,147,1,3
	.word	32665
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,4,150,1,25,8,13
	.byte	'SRM',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	738
	.byte	4,2,35,4,0,14
	.word	32691
	.byte	29
	.byte	'Ifx_SRC_DSADC',0,4,154,1,3
	.word	32739
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,4,157,1,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	32767
	.byte	29
	.byte	'Ifx_SRC_EMEM',0,4,160,1,3
	.word	32800
	.byte	18,40
	.word	431
	.byte	19,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,4,163,1,25,80,13
	.byte	'INT',0
	.word	32353
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	32353
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	32353
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	32353
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	738
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	738
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	32827
	.byte	40,2,35,40,0,14
	.word	32836
	.byte	29
	.byte	'Ifx_SRC_ERAY',0,4,172,1,3
	.word	32963
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,4,175,1,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	32990
	.byte	29
	.byte	'Ifx_SRC_ETH',0,4,178,1,3
	.word	33022
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,4,181,1,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	33048
	.byte	29
	.byte	'Ifx_SRC_FCE',0,4,184,1,3
	.word	33080
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,4,187,1,25,12,13
	.byte	'DONE',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	738
	.byte	4,2,35,8,0,14
	.word	33106
	.byte	29
	.byte	'Ifx_SRC_FFT',0,4,192,1,3
	.word	33166
	.byte	18,16
	.word	431
	.byte	19,15,0,10
	.byte	'_Ifx_SRC_GPSR',0,4,195,1,25,32,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	738
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	33192
	.byte	16,2,35,16,0,14
	.word	33201
	.byte	29
	.byte	'Ifx_SRC_GPSR',0,4,202,1,3
	.word	33295
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,4,205,1,25,48,13
	.byte	'CIRQ',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	738
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	738
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	738
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	4621
	.byte	24,2,35,24,0,14
	.word	33322
	.byte	29
	.byte	'Ifx_SRC_GPT12',0,4,214,1,3
	.word	33439
	.byte	18,12
	.word	738
	.byte	19,2,0,18,32
	.word	738
	.byte	19,7,0,18,32
	.word	33476
	.byte	19,0,0,18,88
	.word	431
	.byte	19,87,0,18,108
	.word	738
	.byte	19,26,0,18,96
	.word	33476
	.byte	19,2,0,18,160,3
	.word	431
	.byte	19,159,3,0,18,64
	.word	33476
	.byte	19,1,0,18,192,3
	.word	431
	.byte	19,191,3,0,18,16
	.word	738
	.byte	19,3,0,18,64
	.word	33552
	.byte	19,3,0,18,52
	.word	431
	.byte	19,51,0,10
	.byte	'_Ifx_SRC_GTM',0,4,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	33467
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	3431
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	738
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	738
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	32353
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	5250
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	33485
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	33494
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	33503
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	17585
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	738
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	5590
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	33512
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	33521
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	33512
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	33521
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	33532
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	33541
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	33561
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	18437
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	33467
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	33570
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	33467
	.byte	12,3,35,192,18,0,14
	.word	33579
	.byte	29
	.byte	'Ifx_SRC_GTM',0,4,243,1,3
	.word	34039
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,4,246,1,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	34065
	.byte	29
	.byte	'Ifx_SRC_HSCT',0,4,249,1,3
	.word	34098
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,4,252,1,25,16,13
	.byte	'COK',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	738
	.byte	4,2,35,12,0,14
	.word	34125
	.byte	29
	.byte	'Ifx_SRC_HSSL',0,4,130,2,3
	.word	34198
	.byte	18,56
	.word	431
	.byte	19,55,0,10
	.byte	'_Ifx_SRC_I2C',0,4,133,2,25,80,13
	.byte	'BREQ',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	738
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	738
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	34225
	.byte	56,2,35,24,0,14
	.word	34234
	.byte	29
	.byte	'Ifx_SRC_I2C',0,4,142,2,3
	.word	34357
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,4,145,2,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	34383
	.byte	29
	.byte	'Ifx_SRC_LMU',0,4,148,2,3
	.word	34415
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,4,151,2,25,20,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	738
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	738
	.byte	4,2,35,16,0,14
	.word	34441
	.byte	29
	.byte	'Ifx_SRC_MSC',0,4,158,2,3
	.word	34526
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,4,161,2,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	34552
	.byte	29
	.byte	'Ifx_SRC_PMU',0,4,164,2,3
	.word	34584
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,4,167,2,25,32,13
	.byte	'SR',0
	.word	33476
	.byte	32,2,35,0,0,14
	.word	34610
	.byte	29
	.byte	'Ifx_SRC_PSI5',0,4,170,2,3
	.word	34643
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,4,173,2,25,32,13
	.byte	'SR',0
	.word	33476
	.byte	32,2,35,0,0,14
	.word	34670
	.byte	29
	.byte	'Ifx_SRC_PSI5S',0,4,176,2,3
	.word	34704
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,4,179,2,25,24,13
	.byte	'TX',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	738
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	738
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	738
	.byte	4,2,35,20,0,14
	.word	34732
	.byte	29
	.byte	'Ifx_SRC_QSPI',0,4,187,2,3
	.word	34825
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,4,190,2,25,4,13
	.byte	'SR',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	34852
	.byte	29
	.byte	'Ifx_SRC_SCR',0,4,193,2,3
	.word	34884
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,4,196,2,25,20,13
	.byte	'DTS',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	33552
	.byte	16,2,35,4,0,14
	.word	34910
	.byte	29
	.byte	'Ifx_SRC_SCU',0,4,200,2,3
	.word	34956
	.byte	18,24
	.word	738
	.byte	19,5,0,10
	.byte	'_Ifx_SRC_SENT',0,4,203,2,25,24,13
	.byte	'SR',0
	.word	34982
	.byte	24,2,35,0,0,14
	.word	34991
	.byte	29
	.byte	'Ifx_SRC_SENT',0,4,206,2,3
	.word	35024
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,4,209,2,25,12,13
	.byte	'SR',0
	.word	33467
	.byte	12,2,35,0,0,14
	.word	35051
	.byte	29
	.byte	'Ifx_SRC_SMU',0,4,212,2,3
	.word	35083
	.byte	10
	.byte	'_Ifx_SRC_STM',0,4,215,2,25,8,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,0,14
	.word	35109
	.byte	29
	.byte	'Ifx_SRC_STM',0,4,219,2,3
	.word	35155
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,4,222,2,25,16,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	738
	.byte	4,2,35,12,0,14
	.word	35181
	.byte	29
	.byte	'Ifx_SRC_VADCCG',0,4,228,2,3
	.word	35256
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,4,231,2,25,16,13
	.byte	'SR0',0
	.word	738
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	738
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	738
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	738
	.byte	4,2,35,12,0,14
	.word	35285
	.byte	29
	.byte	'Ifx_SRC_VADCG',0,4,237,2,3
	.word	35359
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,4,240,2,25,4,13
	.byte	'SRC',0
	.word	738
	.byte	4,2,35,0,0,14
	.word	35387
	.byte	29
	.byte	'Ifx_SRC_XBAR',0,4,243,2,3
	.word	35421
	.byte	18,4
	.word	31979
	.byte	19,0,0,14
	.word	35448
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,4,128,3,25,4,13
	.byte	'AGBT',0
	.word	35457
	.byte	4,2,35,0,0,14
	.word	35462
	.byte	29
	.byte	'Ifx_SRC_GAGBT',0,4,131,3,3
	.word	35498
	.byte	18,48
	.word	32037
	.byte	19,3,0,14
	.word	35526
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,4,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	35535
	.byte	48,2,35,0,0,14
	.word	35540
	.byte	29
	.byte	'Ifx_SRC_GASCLIN',0,4,137,3,3
	.word	35580
	.byte	14
	.word	32124
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,4,140,3,25,4,13
	.byte	'SPB',0
	.word	35610
	.byte	4,2,35,0,0,14
	.word	35615
	.byte	29
	.byte	'Ifx_SRC_GBCU',0,4,143,3,3
	.word	35649
	.byte	18,64
	.word	32198
	.byte	19,0,0,14
	.word	35676
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,4,146,3,25,64,13
	.byte	'CAN',0
	.word	35685
	.byte	64,2,35,0,0,14
	.word	35690
	.byte	29
	.byte	'Ifx_SRC_GCAN',0,4,149,3,3
	.word	35724
	.byte	18,32
	.word	32255
	.byte	19,1,0,14
	.word	35751
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,4,152,3,25,32,13
	.byte	'CCU6',0
	.word	35760
	.byte	32,2,35,0,0,14
	.word	35765
	.byte	29
	.byte	'Ifx_SRC_GCCU6',0,4,155,3,3
	.word	35801
	.byte	14
	.word	32362
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,4,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	35829
	.byte	8,2,35,0,0,14
	.word	35834
	.byte	29
	.byte	'Ifx_SRC_GCERBERUS',0,4,161,3,3
	.word	35878
	.byte	18,16
	.word	32428
	.byte	19,0,0,14
	.word	35910
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,4,164,3,25,16,13
	.byte	'CIF',0
	.word	35919
	.byte	16,2,35,0,0,14
	.word	35924
	.byte	29
	.byte	'Ifx_SRC_GCIF',0,4,167,3,3
	.word	35958
	.byte	18,8
	.word	32527
	.byte	19,1,0,14
	.word	35985
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,4,170,3,25,8,13
	.byte	'CPU',0
	.word	35994
	.byte	8,2,35,0,0,14
	.word	35999
	.byte	29
	.byte	'Ifx_SRC_GCPU',0,4,173,3,3
	.word	36033
	.byte	18,208,1
	.word	32598
	.byte	19,0,0,14
	.word	36060
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,4,176,3,25,208,1,13
	.byte	'DMA',0
	.word	36070
	.byte	208,1,2,35,0,0,14
	.word	36075
	.byte	29
	.byte	'Ifx_SRC_GDMA',0,4,179,3,3
	.word	36111
	.byte	14
	.word	32691
	.byte	14
	.word	32691
	.byte	14
	.word	32691
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,4,182,3,25,32,13
	.byte	'DSADC0',0
	.word	36138
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	5250
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	36143
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	36148
	.byte	8,2,35,24,0,14
	.word	36153
	.byte	29
	.byte	'Ifx_SRC_GDSADC',0,4,188,3,3
	.word	36244
	.byte	18,4
	.word	32767
	.byte	19,0,0,14
	.word	36273
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,4,191,3,25,4,13
	.byte	'EMEM',0
	.word	36282
	.byte	4,2,35,0,0,14
	.word	36287
	.byte	29
	.byte	'Ifx_SRC_GEMEM',0,4,194,3,3
	.word	36323
	.byte	18,80
	.word	32836
	.byte	19,0,0,14
	.word	36351
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,4,197,3,25,80,13
	.byte	'ERAY',0
	.word	36360
	.byte	80,2,35,0,0,14
	.word	36365
	.byte	29
	.byte	'Ifx_SRC_GERAY',0,4,200,3,3
	.word	36401
	.byte	18,4
	.word	32990
	.byte	19,0,0,14
	.word	36429
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,4,203,3,25,4,13
	.byte	'ETH',0
	.word	36438
	.byte	4,2,35,0,0,14
	.word	36443
	.byte	29
	.byte	'Ifx_SRC_GETH',0,4,206,3,3
	.word	36477
	.byte	18,4
	.word	33048
	.byte	19,0,0,14
	.word	36504
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,4,209,3,25,4,13
	.byte	'FCE',0
	.word	36513
	.byte	4,2,35,0,0,14
	.word	36518
	.byte	29
	.byte	'Ifx_SRC_GFCE',0,4,212,3,3
	.word	36552
	.byte	18,12
	.word	33106
	.byte	19,0,0,14
	.word	36579
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,4,215,3,25,12,13
	.byte	'FFT',0
	.word	36588
	.byte	12,2,35,0,0,14
	.word	36593
	.byte	29
	.byte	'Ifx_SRC_GFFT',0,4,218,3,3
	.word	36627
	.byte	18,64
	.word	33201
	.byte	19,1,0,14
	.word	36654
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,4,221,3,25,64,13
	.byte	'GPSR',0
	.word	36663
	.byte	64,2,35,0,0,14
	.word	36668
	.byte	29
	.byte	'Ifx_SRC_GGPSR',0,4,224,3,3
	.word	36704
	.byte	18,48
	.word	33322
	.byte	19,0,0,14
	.word	36732
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,4,227,3,25,48,13
	.byte	'GPT12',0
	.word	36741
	.byte	48,2,35,0,0,14
	.word	36746
	.byte	29
	.byte	'Ifx_SRC_GGPT12',0,4,230,3,3
	.word	36784
	.byte	18,204,18
	.word	33579
	.byte	19,0,0,14
	.word	36813
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,4,233,3,25,204,18,13
	.byte	'GTM',0
	.word	36823
	.byte	204,18,2,35,0,0,14
	.word	36828
	.byte	29
	.byte	'Ifx_SRC_GGTM',0,4,236,3,3
	.word	36864
	.byte	18,4
	.word	34065
	.byte	19,0,0,14
	.word	36891
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,4,239,3,25,4,13
	.byte	'HSCT',0
	.word	36900
	.byte	4,2,35,0,0,14
	.word	36905
	.byte	29
	.byte	'Ifx_SRC_GHSCT',0,4,242,3,3
	.word	36941
	.byte	18,64
	.word	34125
	.byte	19,3,0,14
	.word	36969
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,4,245,3,25,68,13
	.byte	'HSSL',0
	.word	36978
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	738
	.byte	4,2,35,64,0,14
	.word	36983
	.byte	29
	.byte	'Ifx_SRC_GHSSL',0,4,249,3,3
	.word	37032
	.byte	18,80
	.word	34234
	.byte	19,0,0,14
	.word	37060
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,4,252,3,25,80,13
	.byte	'I2C',0
	.word	37069
	.byte	80,2,35,0,0,14
	.word	37074
	.byte	29
	.byte	'Ifx_SRC_GI2C',0,4,255,3,3
	.word	37108
	.byte	18,4
	.word	34383
	.byte	19,0,0,14
	.word	37135
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,4,130,4,25,4,13
	.byte	'LMU',0
	.word	37144
	.byte	4,2,35,0,0,14
	.word	37149
	.byte	29
	.byte	'Ifx_SRC_GLMU',0,4,133,4,3
	.word	37183
	.byte	18,40
	.word	34441
	.byte	19,1,0,14
	.word	37210
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,4,136,4,25,40,13
	.byte	'MSC',0
	.word	37219
	.byte	40,2,35,0,0,14
	.word	37224
	.byte	29
	.byte	'Ifx_SRC_GMSC',0,4,139,4,3
	.word	37258
	.byte	18,8
	.word	34552
	.byte	19,1,0,14
	.word	37285
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,4,142,4,25,8,13
	.byte	'PMU',0
	.word	37294
	.byte	8,2,35,0,0,14
	.word	37299
	.byte	29
	.byte	'Ifx_SRC_GPMU',0,4,145,4,3
	.word	37333
	.byte	18,32
	.word	34610
	.byte	19,0,0,14
	.word	37360
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,4,148,4,25,32,13
	.byte	'PSI5',0
	.word	37369
	.byte	32,2,35,0,0,14
	.word	37374
	.byte	29
	.byte	'Ifx_SRC_GPSI5',0,4,151,4,3
	.word	37410
	.byte	18,32
	.word	34670
	.byte	19,0,0,14
	.word	37438
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,4,154,4,25,32,13
	.byte	'PSI5S',0
	.word	37447
	.byte	32,2,35,0,0,14
	.word	37452
	.byte	29
	.byte	'Ifx_SRC_GPSI5S',0,4,157,4,3
	.word	37490
	.byte	18,96
	.word	34732
	.byte	19,3,0,14
	.word	37519
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,4,160,4,25,96,13
	.byte	'QSPI',0
	.word	37528
	.byte	96,2,35,0,0,14
	.word	37533
	.byte	29
	.byte	'Ifx_SRC_GQSPI',0,4,163,4,3
	.word	37569
	.byte	18,4
	.word	34852
	.byte	19,0,0,14
	.word	37597
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,4,166,4,25,4,13
	.byte	'SCR',0
	.word	37606
	.byte	4,2,35,0,0,14
	.word	37611
	.byte	29
	.byte	'Ifx_SRC_GSCR',0,4,169,4,3
	.word	37645
	.byte	14
	.word	34910
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,4,172,4,25,20,13
	.byte	'SCU',0
	.word	37672
	.byte	20,2,35,0,0,14
	.word	37677
	.byte	29
	.byte	'Ifx_SRC_GSCU',0,4,175,4,3
	.word	37711
	.byte	18,24
	.word	34991
	.byte	19,0,0,14
	.word	37738
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,4,178,4,25,24,13
	.byte	'SENT',0
	.word	37747
	.byte	24,2,35,0,0,14
	.word	37752
	.byte	29
	.byte	'Ifx_SRC_GSENT',0,4,181,4,3
	.word	37788
	.byte	18,12
	.word	35051
	.byte	19,0,0,14
	.word	37816
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,4,184,4,25,12,13
	.byte	'SMU',0
	.word	37825
	.byte	12,2,35,0,0,14
	.word	37830
	.byte	29
	.byte	'Ifx_SRC_GSMU',0,4,187,4,3
	.word	37864
	.byte	18,16
	.word	35109
	.byte	19,1,0,14
	.word	37891
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,4,190,4,25,16,13
	.byte	'STM',0
	.word	37900
	.byte	16,2,35,0,0,14
	.word	37905
	.byte	29
	.byte	'Ifx_SRC_GSTM',0,4,193,4,3
	.word	37939
	.byte	18,64
	.word	35285
	.byte	19,3,0,14
	.word	37966
	.byte	18,224,1
	.word	431
	.byte	19,223,1,0,18,32
	.word	35181
	.byte	19,1,0,14
	.word	37991
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,4,196,4,25,192,2,13
	.byte	'G',0
	.word	37975
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	37980
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	38000
	.byte	32,3,35,160,2,0,14
	.word	38005
	.byte	29
	.byte	'Ifx_SRC_GVADC',0,4,201,4,3
	.word	38074
	.byte	14
	.word	35387
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,4,204,4,25,4,13
	.byte	'XBAR',0
	.word	38102
	.byte	4,2,35,0,0,14
	.word	38107
	.byte	29
	.byte	'Ifx_SRC_GXBAR',0,4,207,4,3
	.word	38143
	.byte	15,21,240,10,9,1,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,16
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,29
	.byte	'IfxScu_CCUCON0_CLKSEL',0,21,244,10,3
	.word	38171
	.byte	15,21,254,10,9,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,16
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,16
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,29
	.byte	'IfxScu_WDTCON1_IR',0,21,131,11,3
	.word	38268
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN0_Bits',0,6,79,3
	.word	38390
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN1_Bits',0,6,85,3
	.word	38947
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,6,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	408
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,6,94,3
	.word	39024
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,6,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	431
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	431
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	431
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	431
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	431
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON0_Bits',0,6,111,3
	.word	39160
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,6,114,16,4,11
	.byte	'CANDIV',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	431
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	431
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	431
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	431
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON1_Bits',0,6,126,3
	.word	39440
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,6,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON2_Bits',0,6,135,1,3
	.word	39678
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,6,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	431
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	431
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON3_Bits',0,6,150,1,3
	.word	39806
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,6,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	431
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	431
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON4_Bits',0,6,165,1,3
	.word	40049
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,6,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON5_Bits',0,6,174,1,3
	.word	40284
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,6,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6_Bits',0,6,181,1,3
	.word	40412
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,6,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7_Bits',0,6,188,1,3
	.word	40512
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,6,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	431
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	431
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CHIPID_Bits',0,6,202,1,3
	.word	40612
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,6,205,1,16,4,11
	.byte	'PWD',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	408
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSCON_Bits',0,6,213,1,3
	.word	40820
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,6,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	982
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	982
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSLIM_Bits',0,6,225,1,3
	.word	40985
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,6,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	982
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,6,235,1,3
	.word	41168
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,6,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	431
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	408
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	431
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	431
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EICR_Bits',0,6,129,2,3
	.word	41322
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,6,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR_Bits',0,6,143,2,3
	.word	41686
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,6,146,2,16,4,11
	.byte	'POL',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	982
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	431
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	431
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EMSR_Bits',0,6,159,2,3
	.word	41897
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,6,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	982
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	408
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFG_Bits',0,6,167,2,3
	.word	42149
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,6,170,2,16,4,11
	.byte	'ARI',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG_Bits',0,6,175,2,3
	.word	42267
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,6,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVR13CON_Bits',0,6,185,2,3
	.word	42378
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,6,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVR33CON_Bits',0,6,195,2,3
	.word	42541
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,6,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,6,205,2,3
	.word	42704
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,6,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,6,215,2,3
	.word	42862
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,6,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	431
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	431
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	431
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	431
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	431
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	982
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,6,232,2,3
	.word	43027
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,6,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	982
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	431
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	431
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	982
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,6,245,2,3
	.word	43356
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,6,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVROVMON_Bits',0,6,255,2,3
	.word	43577
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,6,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,6,142,3,3
	.word	43740
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,6,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,6,152,3,3
	.word	44012
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,6,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,6,162,3,3
	.word	44165
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,6,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,6,172,3,3
	.word	44321
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,6,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,6,181,3,3
	.word	44483
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,6,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,6,191,3,3
	.word	44626
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,6,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,6,200,3,3
	.word	44791
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,6,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,6,211,3,3
	.word	44936
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,6,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	431
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,6,222,3,3
	.word	45117
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,6,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,6,232,3,3
	.word	45291
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,6,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	408
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,6,241,3,3
	.word	45451
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,6,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	408
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,6,130,4,3
	.word	45595
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,6,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,6,139,4,3
	.word	45869
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,6,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,6,149,4,3
	.word	46008
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,6,152,4,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	431
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	982
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	431
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	431
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_EXTCON_Bits',0,6,163,4,3
	.word	46171
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,6,166,4,16,4,11
	.byte	'STEP',0,2
	.word	982
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	431
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	982
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_FDR_Bits',0,6,174,4,3
	.word	46389
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,6,177,4,16,4,11
	.byte	'FS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_FMR_Bits',0,6,197,4,3
	.word	46552
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,6,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_ID_Bits',0,6,205,4,3
	.word	46888
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,6,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	431
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_IGCR_Bits',0,6,232,4,3
	.word	46995
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,6,235,4,16,4,11
	.byte	'P0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_IN_Bits',0,6,240,4,3
	.word	47447
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,6,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	431
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_IOCR_Bits',0,6,250,4,3
	.word	47546
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,6,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	982
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,6,131,5,3
	.word	47696
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,6,134,5,16,4,11
	.byte	'SEED',0,4
	.word	408
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,6,141,5,3
	.word	47845
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,6,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	408
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,6,149,5,3
	.word	48006
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,6,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	982
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON_Bits',0,6,158,5,3
	.word	48136
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,6,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST_Bits',0,6,166,5,3
	.word	48268
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,6,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	982
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_MANID_Bits',0,6,174,5,3
	.word	48383
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,6,177,5,16,4,11
	.byte	'PS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	982
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	982
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_OMR_Bits',0,6,185,5,3
	.word	48494
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,6,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	431
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	431
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	431
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	431
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_OSCCON_Bits',0,6,209,5,3
	.word	48652
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,6,212,5,16,4,11
	.byte	'P0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_OUT_Bits',0,6,217,5,3
	.word	49064
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,6,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	982
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_OVCCON_Bits',0,6,233,5,3
	.word	49165
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,6,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	408
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,6,242,5,3
	.word	49432
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,6,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC_Bits',0,6,250,5,3
	.word	49568
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,6,253,5,16,4,11
	.byte	'PD0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	431
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDR_Bits',0,6,132,6,3
	.word	49679
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,6,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR_Bits',0,6,146,6,3
	.word	49812
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,6,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	982
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_PLLCON0_Bits',0,6,166,6,3
	.word	50015
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,6,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	431
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	431
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	431
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	982
	.byte	9,0,2,35,2,0,29
	.byte	'Ifx_SCU_PLLCON1_Bits',0,6,177,6,3
	.word	50371
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,6,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	982
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_PLLCON2_Bits',0,6,184,6,3
	.word	50549
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,6,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	982
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	431
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	431
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,6,204,6,3
	.word	50649
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,6,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	431
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	431
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	431
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	982
	.byte	9,0,2,35,2,0,29
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,6,215,6,3
	.word	51019
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,6,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,6,227,6,3
	.word	51205
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,6,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,6,241,6,3
	.word	51403
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,6,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	431
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	408
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR_Bits',0,6,251,6,3
	.word	51636
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,6,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	431
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	431
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	431
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	431
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,6,153,7,3
	.word	51788
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,6,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	431
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	431
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	431
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	431
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,6,170,7,3
	.word	52355
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,6,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	431
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	431
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,6,187,7,3
	.word	52649
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,6,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	431
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	431
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	982
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	431
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,6,214,7,3
	.word	52927
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,6,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	982
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,6,230,7,3
	.word	53423
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,6,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	982
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON2_Bits',0,6,243,7,3
	.word	53736
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,6,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	431
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	431
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	431
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	431
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	431
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON_Bits',0,6,129,8,3
	.word	53945
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,6,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	431
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	431
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,6,155,8,3
	.word	54156
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,6,158,8,16,4,11
	.byte	'HBT',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_SCU_SAFECON_Bits',0,6,162,8,3
	.word	54588
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,6,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	431
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	431
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	431
	.byte	7,0,2,35,3,0,29
	.byte	'Ifx_SCU_STSTAT_Bits',0,6,178,8,3
	.word	54684
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,6,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,6,186,8,3
	.word	54944
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,6,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	431
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	408
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON_Bits',0,6,198,8,3
	.word	55069
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,6,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,6,208,8,3
	.word	55266
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,6,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,6,218,8,3
	.word	55419
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,6,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET_Bits',0,6,228,8,3
	.word	55572
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,6,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,6,238,8,3
	.word	55725
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,6,247,8,3
	.word	846
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,6,134,9,3
	.word	1004
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,6,150,9,3
	.word	1248
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,6,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	830
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,6,159,9,3
	.word	55980
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,6,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,6,175,9,3
	.word	56106
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,6,178,9,16,4,11
	.byte	'AE',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,6,191,9,3
	.word	56358
	.byte	12,6,199,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38390
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN0',0,6,204,9,3
	.word	56577
	.byte	12,6,207,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38947
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN1',0,6,212,9,3
	.word	56641
	.byte	12,6,215,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39024
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS',0,6,220,9,3
	.word	56705
	.byte	12,6,223,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39160
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON0',0,6,228,9,3
	.word	56770
	.byte	12,6,231,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39440
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON1',0,6,236,9,3
	.word	56835
	.byte	12,6,239,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39678
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON2',0,6,244,9,3
	.word	56900
	.byte	12,6,247,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39806
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON3',0,6,252,9,3
	.word	56965
	.byte	12,6,255,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40049
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON4',0,6,132,10,3
	.word	57030
	.byte	12,6,135,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40284
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON5',0,6,140,10,3
	.word	57095
	.byte	12,6,143,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40412
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6',0,6,148,10,3
	.word	57160
	.byte	12,6,151,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40512
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7',0,6,156,10,3
	.word	57225
	.byte	12,6,159,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40612
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CHIPID',0,6,164,10,3
	.word	57290
	.byte	12,6,167,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40820
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCON',0,6,172,10,3
	.word	57354
	.byte	12,6,175,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40985
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSLIM',0,6,180,10,3
	.word	57418
	.byte	12,6,183,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41168
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSSTAT',0,6,188,10,3
	.word	57482
	.byte	12,6,191,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41322
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICR',0,6,196,10,3
	.word	57547
	.byte	12,6,199,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41686
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR',0,6,204,10,3
	.word	57609
	.byte	12,6,207,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41897
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSR',0,6,212,10,3
	.word	57671
	.byte	12,6,215,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42149
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFG',0,6,220,10,3
	.word	57733
	.byte	12,6,223,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42267
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG',0,6,228,10,3
	.word	57797
	.byte	12,6,231,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42378
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVR13CON',0,6,236,10,3
	.word	57862
	.byte	12,6,239,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42541
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVR33CON',0,6,244,10,3
	.word	57928
	.byte	12,6,247,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42704
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRADCSTAT',0,6,252,10,3
	.word	57994
	.byte	12,6,255,10,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42862
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRDVSTAT',0,6,132,11,3
	.word	58062
	.byte	12,6,135,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43027
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRMONCTRL',0,6,140,11,3
	.word	58129
	.byte	12,6,143,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43356
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVROSCCTRL',0,6,148,11,3
	.word	58197
	.byte	12,6,151,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43577
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVROVMON',0,6,156,11,3
	.word	58265
	.byte	12,6,159,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43740
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRRSTCON',0,6,164,11,3
	.word	58331
	.byte	12,6,167,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44012
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,6,172,11,3
	.word	58398
	.byte	12,6,175,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44165
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,6,180,11,3
	.word	58467
	.byte	12,6,183,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44321
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,6,188,11,3
	.word	58536
	.byte	12,6,191,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44483
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,6,196,11,3
	.word	58605
	.byte	12,6,199,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44626
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,6,204,11,3
	.word	58674
	.byte	12,6,207,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44791
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,6,212,11,3
	.word	58743
	.byte	12,6,215,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44936
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCTRL1',0,6,220,11,3
	.word	58812
	.byte	12,6,223,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45117
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCTRL2',0,6,228,11,3
	.word	58880
	.byte	12,6,231,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45291
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCTRL3',0,6,236,11,3
	.word	58948
	.byte	12,6,239,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45451
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSDCTRL4',0,6,244,11,3
	.word	59016
	.byte	12,6,247,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45595
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRSTAT',0,6,252,11,3
	.word	59084
	.byte	12,6,255,11,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45869
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRTRIM',0,6,132,12,3
	.word	59149
	.byte	12,6,135,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46008
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EVRUVMON',0,6,140,12,3
	.word	59214
	.byte	12,6,143,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46171
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EXTCON',0,6,148,12,3
	.word	59280
	.byte	12,6,151,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46389
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FDR',0,6,156,12,3
	.word	59344
	.byte	12,6,159,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46552
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FMR',0,6,164,12,3
	.word	59405
	.byte	12,6,167,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46888
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ID',0,6,172,12,3
	.word	59466
	.byte	12,6,175,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46995
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IGCR',0,6,180,12,3
	.word	59526
	.byte	12,6,183,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47447
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IN',0,6,188,12,3
	.word	59588
	.byte	12,6,191,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47546
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IOCR',0,6,196,12,3
	.word	59648
	.byte	12,6,199,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47696
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL0',0,6,204,12,3
	.word	59710
	.byte	12,6,207,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47845
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL1',0,6,212,12,3
	.word	59778
	.byte	12,6,215,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48006
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2',0,6,220,12,3
	.word	59846
	.byte	12,6,223,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48136
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON',0,6,228,12,3
	.word	59914
	.byte	12,6,231,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48268
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST',0,6,236,12,3
	.word	59978
	.byte	12,6,239,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48383
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_MANID',0,6,244,12,3
	.word	60043
	.byte	12,6,247,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48494
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OMR',0,6,252,12,3
	.word	60106
	.byte	12,6,255,12,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48652
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OSCCON',0,6,132,13,3
	.word	60167
	.byte	12,6,135,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49064
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OUT',0,6,140,13,3
	.word	60231
	.byte	12,6,143,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49165
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCCON',0,6,148,13,3
	.word	60292
	.byte	12,6,151,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49432
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE',0,6,156,13,3
	.word	60356
	.byte	12,6,159,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49568
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC',0,6,164,13,3
	.word	60423
	.byte	12,6,167,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49679
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDR',0,6,172,13,3
	.word	60486
	.byte	12,6,175,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49812
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR',0,6,180,13,3
	.word	60547
	.byte	12,6,183,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50015
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLCON0',0,6,188,13,3
	.word	60609
	.byte	12,6,191,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50371
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLCON1',0,6,196,13,3
	.word	60674
	.byte	12,6,199,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50549
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLCON2',0,6,204,13,3
	.word	60739
	.byte	12,6,207,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50649
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLERAYCON0',0,6,212,13,3
	.word	60804
	.byte	12,6,215,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51019
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLERAYCON1',0,6,220,13,3
	.word	60873
	.byte	12,6,223,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51205
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLERAYSTAT',0,6,228,13,3
	.word	60942
	.byte	12,6,231,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51403
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PLLSTAT',0,6,236,13,3
	.word	61011
	.byte	12,6,239,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51636
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR',0,6,244,13,3
	.word	61076
	.byte	12,6,247,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51788
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR0',0,6,252,13,3
	.word	61139
	.byte	12,6,255,13,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52355
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR1',0,6,132,14,3
	.word	61204
	.byte	12,6,135,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52649
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR2',0,6,140,14,3
	.word	61269
	.byte	12,6,143,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52927
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWSTAT',0,6,148,14,3
	.word	61334
	.byte	12,6,151,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53423
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWSTATCLR',0,6,156,14,3
	.word	61400
	.byte	12,6,159,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53945
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON',0,6,164,14,3
	.word	61469
	.byte	12,6,167,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53736
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON2',0,6,172,14,3
	.word	61533
	.byte	12,6,175,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54156
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTSTAT',0,6,180,14,3
	.word	61598
	.byte	12,6,183,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54588
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SAFECON',0,6,188,14,3
	.word	61663
	.byte	12,6,191,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54684
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STSTAT',0,6,196,14,3
	.word	61728
	.byte	12,6,199,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54944
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON',0,6,204,14,3
	.word	61792
	.byte	12,6,207,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55069
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON',0,6,212,14,3
	.word	61858
	.byte	12,6,215,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55266
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR',0,6,220,14,3
	.word	61922
	.byte	12,6,223,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55419
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS',0,6,228,14,3
	.word	61987
	.byte	12,6,231,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55572
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET',0,6,236,14,3
	.word	62052
	.byte	12,6,239,14,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55725
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT',0,6,244,14,3
	.word	62117
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_CON0',0,6,252,14,3
	.word	942
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_CON1',0,6,132,15,3
	.word	1208
	.byte	29
	.byte	'Ifx_SCU_WDTCPU_SR',0,6,140,15,3
	.word	1439
	.byte	12,6,143,15,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	55980
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0',0,6,148,15,3
	.word	62268
	.byte	12,6,151,15,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56106
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON1',0,6,156,15,3
	.word	62335
	.byte	12,6,159,15,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	56358
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_SR',0,6,164,15,3
	.word	62402
	.byte	14
	.word	1479
	.byte	29
	.byte	'Ifx_SCU_WDTCPU',0,6,180,15,3
	.word	62467
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,6,183,15,25,12,13
	.byte	'CON0',0
	.word	62268
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	62335
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	62402
	.byte	4,2,35,8,0,14
	.word	62496
	.byte	29
	.byte	'Ifx_SCU_WDTS',0,6,188,15,3
	.word	62557
	.byte	18,8
	.word	57733
	.byte	19,1,0,18,8
	.word	61076
	.byte	19,1,0,14
	.word	62496
	.byte	18,24
	.word	1479
	.byte	19,1,0,14
	.word	62607
	.byte	18,16
	.word	57547
	.byte	19,3,0,18,16
	.word	59526
	.byte	19,3,0,18,180,3
	.word	431
	.byte	19,179,3,0,10
	.byte	'_Ifx_SCU',0,6,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	5250
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	59466
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	3431
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	60167
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	61011
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	60609
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	60674
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	60739
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	60942
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	60804
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	60873
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	56770
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	56835
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	59344
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	59280
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	56900
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	56965
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	57030
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	57095
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	61598
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	3431
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	61469
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	56705
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	61792
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	61533
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	3431
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	58331
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	62584
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	57797
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	61858
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	57160
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	57225
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	10848
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	60486
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	59648
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	60231
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	60106
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	59588
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	59084
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	58062
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	57862
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	57928
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	61728
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	3431
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	61139
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	61334
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	61400
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	62593
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	3431
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	57482
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	57354
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	61204
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	61269
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	62602
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	57671
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	62616
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	5590
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	62117
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	62052
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	61922
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	61987
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	3431
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	59914
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	59978
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	57290
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	60043
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	5250
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	61663
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	33192
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	59710
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	59778
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	59846
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	11125
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	60423
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	5250
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	59149
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	57994
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	59214
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	58265
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	58129
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	3431
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	58812
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	58880
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	58948
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	59016
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	58398
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	58467
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	58536
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	58605
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	58674
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	58743
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	58197
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	3431
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	60356
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	60292
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	32827
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	62621
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	57609
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	59405
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	60547
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	62630
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	3431
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	57418
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	62639
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	56641
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	56577
	.byte	4,3,35,252,7,0,14
	.word	62650
	.byte	29
	.byte	'Ifx_SCU',0,6,181,16,3
	.word	64640
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,17,45,16,4,11
	.byte	'ADDR',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_A_Bits',0,17,48,3
	.word	64662
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,17,51,16,4,11
	.byte	'VSS',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	830
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_CPU_BIV_Bits',0,17,55,3
	.word	64723
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,17,58,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	830
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_CPU_BTV_Bits',0,17,62,3
	.word	64802
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,17,65,16,4,11
	.byte	'CountValue',0,4
	.word	830
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_CCNT_Bits',0,17,69,3
	.word	64888
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,17,72,16,4,11
	.byte	'CM',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	830
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	830
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	830
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	830
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_CPU_CCTRL_Bits',0,17,80,3
	.word	64977
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,17,83,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	830
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_CPU_COMPAT_Bits',0,17,89,3
	.word	65123
	.byte	29
	.byte	'Ifx_CPU_CORE_ID_Bits',0,17,96,3
	.word	28467
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,17,99,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	830
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_CPU_CPR_L_Bits',0,17,103,3
	.word	65279
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,17,106,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	830
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_CPU_CPR_U_Bits',0,17,110,3
	.word	65372
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,17,113,16,4,11
	.byte	'MODREV',0,4
	.word	830
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	830
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_CPU_ID_Bits',0,17,118,3
	.word	65465
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,17,121,16,4,11
	.byte	'XE',0,4
	.word	830
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_CPU_CPXE_Bits',0,17,125,3
	.word	65572
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,17,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	830
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_CPU_CREVT_Bits',0,17,136,1,3
	.word	65659
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,17,139,1,16,4,11
	.byte	'CID',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_CPU_CUS_ID_Bits',0,17,143,1,3
	.word	65813
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,17,146,1,16,4,11
	.byte	'DATA',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_D_Bits',0,17,149,1,3
	.word	65907
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,17,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	830
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	830
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	830
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	830
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	830
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	830
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_DATR_Bits',0,17,163,1,3
	.word	65970
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,17,166,1,16,4,11
	.byte	'DE',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	830
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	830
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	830
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	830
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	830
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_CPU_DBGSR_Bits',0,17,177,1,3
	.word	66188
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,17,180,1,16,4,11
	.byte	'DTA',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	830
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_CPU_DBGTCR_Bits',0,17,184,1,3
	.word	66403
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,17,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	830
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_CPU_DCON0_Bits',0,17,192,1,3
	.word	66497
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,17,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_DCON2_Bits',0,17,199,1,3
	.word	66613
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,17,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	830
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_CPU_DCX_Bits',0,17,206,1,3
	.word	66714
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,17,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_DEADD_Bits',0,17,212,1,3
	.word	66807
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,17,215,1,16,4,11
	.byte	'TA',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_DIEAR_Bits',0,17,218,1,3
	.word	66887
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,17,221,1,16,4,11
	.byte	'IED',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	830
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	830
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	830
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	830
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	830
	.byte	18,0,2,35,0,0,29
	.byte	'Ifx_CPU_DIETR_Bits',0,17,233,1,3
	.word	66956
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,17,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	830
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_CPU_DMS_Bits',0,17,240,1,3
	.word	67185
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,17,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	830
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_CPU_DPR_L_Bits',0,17,247,1,3
	.word	67278
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,17,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	830
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_CPU_DPR_U_Bits',0,17,254,1,3
	.word	67373
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,17,129,2,16,4,11
	.byte	'RE',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_DPRE_Bits',0,17,133,2,3
	.word	67468
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,17,136,2,16,4,11
	.byte	'WE',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_DPWE_Bits',0,17,140,2,3
	.word	67558
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,17,143,2,16,4,11
	.byte	'SRE',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	830
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	830
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	830
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	830
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	830
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	830
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	830
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	830
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	830
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	830
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	830
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	830
	.byte	7,0,2,35,0,0,29
	.byte	'Ifx_CPU_DSTR_Bits',0,17,161,2,3
	.word	67648
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,17,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	830
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_CPU_EXEVT_Bits',0,17,172,2,3
	.word	67972
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,17,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	830
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	830
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_CPU_FCX_Bits',0,17,180,2,3
	.word	68126
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,17,183,2,16,4,11
	.byte	'TST',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	830
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	830
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	830
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	830
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	830
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	830
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	830
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	830
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	830
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	830
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	830
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	830
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	830
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	830
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,17,202,2,3
	.word	68232
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,17,205,2,16,4,11
	.byte	'OPC',0,4
	.word	830
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	830
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	830
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	830
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	830
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,17,212,2,3
	.word	68581
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,17,215,2,16,4,11
	.byte	'PC',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,17,218,2,3
	.word	68741
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,17,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,17,224,2,3
	.word	68822
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,17,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,17,230,2,3
	.word	68909
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,17,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,17,236,2,3
	.word	68996
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,17,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	830
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_ICNT_Bits',0,17,243,2,3
	.word	69083
	.byte	10
	.byte	'_Ifx_CPU_ICR_Bits',0,17,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	830
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	830
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	830
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	830
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	830
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_CPU_ICR_Bits',0,17,253,2,3
	.word	69174
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,17,128,3,16,4,11
	.byte	'ISP',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_ISP_Bits',0,17,131,3,3
	.word	69317
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,17,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	830
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	830
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_CPU_LCX_Bits',0,17,139,3,3
	.word	69383
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,17,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	830
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_M1CNT_Bits',0,17,146,3,3
	.word	69489
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,17,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	830
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_M2CNT_Bits',0,17,153,3,3
	.word	69582
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,17,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	830
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_M3CNT_Bits',0,17,160,3,3
	.word	69675
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,17,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	830
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_CPU_PC_Bits',0,17,167,3,3
	.word	69768
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,17,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	830
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_CPU_PCON0_Bits',0,17,175,3,3
	.word	69853
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,17,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	830
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_CPU_PCON1_Bits',0,17,183,3,3
	.word	69969
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,17,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_PCON2_Bits',0,17,190,3,3
	.word	70080
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,17,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	830
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	830
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	830
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	830
	.byte	10,0,2,35,0,0,29
	.byte	'Ifx_CPU_PCXI_Bits',0,17,200,3,3
	.word	70181
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,17,203,3,16,4,11
	.byte	'TA',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_PIEAR_Bits',0,17,206,3,3
	.word	70311
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,17,209,3,16,4,11
	.byte	'IED',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	830
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	830
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	830
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	830
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	830
	.byte	18,0,2,35,0,0,29
	.byte	'Ifx_CPU_PIETR_Bits',0,17,221,3,3
	.word	70380
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,17,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	830
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_PMA0_Bits',0,17,229,3,3
	.word	70609
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,17,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	830
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	830
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_PMA1_Bits',0,17,237,3,3
	.word	70722
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,17,240,3,16,4,11
	.byte	'PSI',0,4
	.word	830
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	830
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_CPU_PMA2_Bits',0,17,244,3,3
	.word	70835
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,17,247,3,16,4,11
	.byte	'FRE',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	830
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	830
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	830
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	830
	.byte	17,0,2,35,0,0,29
	.byte	'Ifx_CPU_PSTR_Bits',0,17,129,4,3
	.word	70926
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,17,132,4,16,4,11
	.byte	'CDC',0,4
	.word	830
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	830
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	830
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	830
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	830
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	830
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	830
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	830
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	830
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	830
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	830
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	830
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_PSW_Bits',0,17,147,4,3
	.word	71129
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,17,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	830
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	830
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	830
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	830
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_CPU_SEGEN_Bits',0,17,156,4,3
	.word	71372
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,17,159,4,16,4,11
	.byte	'PC',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	830
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	830
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	830
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	830
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	830
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	830
	.byte	7,0,2,35,0,0,29
	.byte	'Ifx_CPU_SMACON_Bits',0,17,171,4,3
	.word	71500
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,17,174,4,16,4,11
	.byte	'EN',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,17,177,4,3
	.word	71741
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,17,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,17,183,4,3
	.word	71824
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,17,186,4,16,4,11
	.byte	'EN',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,17,189,4,3
	.word	71915
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,17,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,17,195,4,3
	.word	72006
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,17,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	408
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,17,202,4,3
	.word	72105
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,17,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	408
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,17,209,4,3
	.word	72212
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,17,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	830
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_CPU_SWEVT_Bits',0,17,220,4,3
	.word	72319
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,17,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	830
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_CPU_SYSCON_Bits',0,17,231,4,3
	.word	72473
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,17,234,4,16,4,11
	.byte	'ASI',0,4
	.word	830
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	830
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,17,238,4,3
	.word	72634
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,17,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	830
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	830
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	830
	.byte	15,0,2,35,0,0,29
	.byte	'Ifx_CPU_TPS_CON_Bits',0,17,249,4,3
	.word	72732
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,17,252,4,16,4,11
	.byte	'Timer',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,17,255,4,3
	.word	72904
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,17,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	830
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_CPU_TR_ADR_Bits',0,17,133,5,3
	.word	72984
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,17,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	830
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	830
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	830
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	830
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	830
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	830
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	830
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	830
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	830
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	830
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	830
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_CPU_TR_EVT_Bits',0,17,153,5,3
	.word	73057
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,17,156,5,16,4,11
	.byte	'T0',0,4
	.word	830
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	830
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	830
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	830
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	830
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	830
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	830
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	830
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	830
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,17,167,5,3
	.word	73375
	.byte	12,17,175,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64662
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_A',0,17,180,5,3
	.word	73570
	.byte	12,17,183,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64723
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_BIV',0,17,188,5,3
	.word	73629
	.byte	12,17,191,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64802
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_BTV',0,17,196,5,3
	.word	73690
	.byte	12,17,199,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64888
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CCNT',0,17,204,5,3
	.word	73751
	.byte	12,17,207,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64977
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CCTRL',0,17,212,5,3
	.word	73813
	.byte	12,17,215,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65123
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_COMPAT',0,17,220,5,3
	.word	73876
	.byte	29
	.byte	'Ifx_CPU_CORE_ID',0,17,228,5,3
	.word	28536
	.byte	12,17,231,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65279
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CPR_L',0,17,236,5,3
	.word	73965
	.byte	12,17,239,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65372
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CPR_U',0,17,244,5,3
	.word	74028
	.byte	12,17,247,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65465
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CPU_ID',0,17,252,5,3
	.word	74091
	.byte	12,17,255,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65572
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CPXE',0,17,132,6,3
	.word	74155
	.byte	12,17,135,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65659
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CREVT',0,17,140,6,3
	.word	74217
	.byte	12,17,143,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65813
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_CUS_ID',0,17,148,6,3
	.word	74280
	.byte	12,17,151,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65907
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_D',0,17,156,6,3
	.word	74344
	.byte	12,17,159,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65970
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DATR',0,17,164,6,3
	.word	74403
	.byte	12,17,167,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66188
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DBGSR',0,17,172,6,3
	.word	74465
	.byte	12,17,175,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66403
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DBGTCR',0,17,180,6,3
	.word	74528
	.byte	12,17,183,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66497
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DCON0',0,17,188,6,3
	.word	74592
	.byte	12,17,191,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66613
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DCON2',0,17,196,6,3
	.word	74655
	.byte	12,17,199,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66714
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DCX',0,17,204,6,3
	.word	74718
	.byte	12,17,207,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66807
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DEADD',0,17,212,6,3
	.word	74779
	.byte	12,17,215,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66887
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DIEAR',0,17,220,6,3
	.word	74842
	.byte	12,17,223,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	66956
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DIETR',0,17,228,6,3
	.word	74905
	.byte	12,17,231,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67185
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DMS',0,17,236,6,3
	.word	74968
	.byte	12,17,239,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67278
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DPR_L',0,17,244,6,3
	.word	75029
	.byte	12,17,247,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67373
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DPR_U',0,17,252,6,3
	.word	75092
	.byte	12,17,255,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67468
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DPRE',0,17,132,7,3
	.word	75155
	.byte	12,17,135,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67558
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DPWE',0,17,140,7,3
	.word	75217
	.byte	12,17,143,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67648
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_DSTR',0,17,148,7,3
	.word	75279
	.byte	12,17,151,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67972
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_EXEVT',0,17,156,7,3
	.word	75341
	.byte	12,17,159,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68126
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FCX',0,17,164,7,3
	.word	75404
	.byte	12,17,167,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68232
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,17,172,7,3
	.word	75465
	.byte	12,17,175,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68581
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,17,180,7,3
	.word	75535
	.byte	12,17,183,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68741
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,17,188,7,3
	.word	75605
	.byte	12,17,191,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68822
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,17,196,7,3
	.word	75674
	.byte	12,17,199,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68909
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,17,204,7,3
	.word	75745
	.byte	12,17,207,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68996
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,17,212,7,3
	.word	75816
	.byte	12,17,215,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69083
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_ICNT',0,17,220,7,3
	.word	75887
	.byte	12,17,223,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69174
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_ICR',0,17,228,7,3
	.word	75949
	.byte	12,17,231,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69317
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_ISP',0,17,236,7,3
	.word	76010
	.byte	12,17,239,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69383
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_LCX',0,17,244,7,3
	.word	76071
	.byte	12,17,247,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69489
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_M1CNT',0,17,252,7,3
	.word	76132
	.byte	12,17,255,7,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69582
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_M2CNT',0,17,132,8,3
	.word	76195
	.byte	12,17,135,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69675
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_M3CNT',0,17,140,8,3
	.word	76258
	.byte	12,17,143,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69768
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PC',0,17,148,8,3
	.word	76321
	.byte	12,17,151,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69853
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PCON0',0,17,156,8,3
	.word	76381
	.byte	12,17,159,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69969
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PCON1',0,17,164,8,3
	.word	76444
	.byte	12,17,167,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70080
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PCON2',0,17,172,8,3
	.word	76507
	.byte	12,17,175,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70181
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PCXI',0,17,180,8,3
	.word	76570
	.byte	12,17,183,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70311
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PIEAR',0,17,188,8,3
	.word	76632
	.byte	12,17,191,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70380
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PIETR',0,17,196,8,3
	.word	76695
	.byte	12,17,199,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70609
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PMA0',0,17,204,8,3
	.word	76758
	.byte	12,17,207,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70722
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PMA1',0,17,212,8,3
	.word	76820
	.byte	12,17,215,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70835
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PMA2',0,17,220,8,3
	.word	76882
	.byte	12,17,223,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70926
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PSTR',0,17,228,8,3
	.word	76944
	.byte	12,17,231,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71129
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_PSW',0,17,236,8,3
	.word	77006
	.byte	12,17,239,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71372
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SEGEN',0,17,244,8,3
	.word	77067
	.byte	12,17,247,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71500
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SMACON',0,17,252,8,3
	.word	77130
	.byte	12,17,255,8,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71741
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_ACCENA',0,17,132,9,3
	.word	77194
	.byte	12,17,135,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71824
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_ACCENB',0,17,140,9,3
	.word	77264
	.byte	12,17,143,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71915
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,17,148,9,3
	.word	77334
	.byte	12,17,151,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72006
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,17,156,9,3
	.word	77408
	.byte	12,17,159,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72105
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,17,164,9,3
	.word	77482
	.byte	12,17,167,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72212
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,17,172,9,3
	.word	77552
	.byte	12,17,175,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72319
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SWEVT',0,17,180,9,3
	.word	77622
	.byte	12,17,183,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72473
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_SYSCON',0,17,188,9,3
	.word	77685
	.byte	12,17,191,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72634
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TASK_ASI',0,17,196,9,3
	.word	77749
	.byte	12,17,199,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72732
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TPS_CON',0,17,204,9,3
	.word	77815
	.byte	12,17,207,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72904
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TPS_TIMER',0,17,212,9,3
	.word	77880
	.byte	12,17,215,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72984
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TR_ADR',0,17,220,9,3
	.word	77947
	.byte	12,17,223,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73057
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TR_EVT',0,17,228,9,3
	.word	78011
	.byte	12,17,231,9,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73375
	.byte	4,2,35,0,0,29
	.byte	'Ifx_CPU_TRIG_ACC',0,17,236,9,3
	.word	78075
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,17,247,9,25,8,13
	.byte	'L',0
	.word	73965
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	74028
	.byte	4,2,35,4,0,14
	.word	78141
	.byte	29
	.byte	'Ifx_CPU_CPR',0,17,251,9,3
	.word	78183
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,17,254,9,25,8,13
	.byte	'L',0
	.word	75029
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	75092
	.byte	4,2,35,4,0,14
	.word	78209
	.byte	29
	.byte	'Ifx_CPU_DPR',0,17,130,10,3
	.word	78251
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,17,133,10,25,16,13
	.byte	'LA',0
	.word	77482
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	77552
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	77334
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	77408
	.byte	4,2,35,12,0,14
	.word	78277
	.byte	29
	.byte	'Ifx_CPU_SPROT_RGN',0,17,139,10,3
	.word	78359
	.byte	18,12
	.word	77880
	.byte	19,2,0,10
	.byte	'_Ifx_CPU_TPS',0,17,142,10,25,16,13
	.byte	'CON',0
	.word	77815
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	78391
	.byte	12,2,35,4,0,14
	.word	78400
	.byte	29
	.byte	'Ifx_CPU_TPS',0,17,146,10,3
	.word	78448
	.byte	10
	.byte	'_Ifx_CPU_TR',0,17,149,10,25,8,13
	.byte	'EVT',0
	.word	78011
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	77947
	.byte	4,2,35,4,0,14
	.word	78474
	.byte	29
	.byte	'Ifx_CPU_TR',0,17,153,10,3
	.word	78519
	.byte	18,176,32
	.word	431
	.byte	19,175,32,0,18,208,223,1
	.word	431
	.byte	19,207,223,1,0,18,248,1
	.word	431
	.byte	19,247,1,0,18,244,29
	.word	431
	.byte	19,243,29,0,18,188,3
	.word	431
	.byte	19,187,3,0,18,232,3
	.word	431
	.byte	19,231,3,0,18,252,23
	.word	431
	.byte	19,251,23,0,18,228,63
	.word	431
	.byte	19,227,63,0,18,128,1
	.word	78209
	.byte	19,15,0,14
	.word	78634
	.byte	18,64
	.word	78141
	.byte	19,7,0,14
	.word	78649
	.byte	18,192,31
	.word	431
	.byte	19,191,31,0,18,16
	.word	74155
	.byte	19,3,0,18,16
	.word	75155
	.byte	19,3,0,18,16
	.word	75217
	.byte	19,3,0,18,208,7
	.word	431
	.byte	19,207,7,0,14
	.word	78400
	.byte	18,240,23
	.word	431
	.byte	19,239,23,0,18,64
	.word	78474
	.byte	19,7,0,14
	.word	78728
	.byte	18,192,23
	.word	431
	.byte	19,191,23,0,18,232,1
	.word	431
	.byte	19,231,1,0,18,180,1
	.word	431
	.byte	19,179,1,0,18,172,1
	.word	431
	.byte	19,171,1,0,18,64
	.word	74344
	.byte	19,15,0,18,64
	.word	431
	.byte	19,63,0,18,64
	.word	73570
	.byte	19,15,0,10
	.byte	'_Ifx_CPU',0,17,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	78544
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	77067
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	78555
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	77749
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	78568
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	76758
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	76820
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	76882
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	78579
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	74655
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	5250
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	77130
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	75279
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	3431
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	74403
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	74779
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	74842
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	74905
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	4621
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	74592
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	78590
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	76944
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	76444
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	76507
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	76381
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	76632
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	76695
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	78601
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	73876
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	78612
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	75465
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	75605
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	75535
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	3431
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	75674
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	75745
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	75816
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	78623
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	78644
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	17569
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	78658
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	78663
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	78674
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	78683
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	78692
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	78701
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	78712
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	78717
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	78737
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	78742
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	73813
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	73751
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	75887
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	76132
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	76195
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	76258
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	78753
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	74465
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	3431
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	75341
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	74217
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	77622
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	11125
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	78075
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	5590
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	74968
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	74718
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	74528
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	78764
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	76570
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	77006
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	76321
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	5250
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	77685
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	74091
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	28536
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	73629
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	73690
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	76010
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	75949
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	5250
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	75404
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	76071
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	33192
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	74280
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	78775
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	78786
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	78795
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	78804
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	78795
	.byte	64,4,35,192,255,3,0,14
	.word	78813
	.byte	29
	.byte	'Ifx_CPU',0,17,130,11,3
	.word	80604
	.byte	29
	.byte	'IfxCpu_Id',0,8,132,1,3
	.word	1957
	.byte	29
	.byte	'IfxCpu_ResourceCpu',0,8,161,1,3
	.word	2039
	.byte	10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,22,45,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_STM_ACCEN0_Bits',0,22,79,3
	.word	80673
	.byte	10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,22,82,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_ACCEN1_Bits',0,22,85,3
	.word	81230
	.byte	10
	.byte	'_Ifx_STM_CAP_Bits',0,22,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_CAP_Bits',0,22,91,3
	.word	81307
	.byte	10
	.byte	'_Ifx_STM_CAPSV_Bits',0,22,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_CAPSV_Bits',0,22,97,3
	.word	81379
	.byte	10
	.byte	'_Ifx_STM_CLC_Bits',0,22,100,16,4,11
	.byte	'DISR',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_STM_CLC_Bits',0,22,107,3
	.word	81455
	.byte	10
	.byte	'_Ifx_STM_CMCON_Bits',0,22,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	431
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	431
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	431
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	431
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	431
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	431
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_STM_CMCON_Bits',0,22,120,3
	.word	81596
	.byte	10
	.byte	'_Ifx_STM_CMP_Bits',0,22,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_CMP_Bits',0,22,126,3
	.word	81814
	.byte	10
	.byte	'_Ifx_STM_ICR_Bits',0,22,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	408
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_STM_ICR_Bits',0,22,139,1,3
	.word	81881
	.byte	10
	.byte	'_Ifx_STM_ID_Bits',0,22,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_STM_ID_Bits',0,22,147,1,3
	.word	82084
	.byte	10
	.byte	'_Ifx_STM_ISCR_Bits',0,22,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_STM_ISCR_Bits',0,22,157,1,3
	.word	82191
	.byte	10
	.byte	'_Ifx_STM_KRST0_Bits',0,22,160,1,16,4,11
	.byte	'RST',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	408
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_STM_KRST0_Bits',0,22,165,1,3
	.word	82342
	.byte	10
	.byte	'_Ifx_STM_KRST1_Bits',0,22,168,1,16,4,11
	.byte	'RST',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_STM_KRST1_Bits',0,22,172,1,3
	.word	82453
	.byte	10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,22,175,1,16,4,11
	.byte	'CLR',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_STM_KRSTCLR_Bits',0,22,179,1,3
	.word	82545
	.byte	10
	.byte	'_Ifx_STM_OCS_Bits',0,22,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	431
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	431
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_STM_OCS_Bits',0,22,189,1,3
	.word	82641
	.byte	10
	.byte	'_Ifx_STM_TIM0_Bits',0,22,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM0_Bits',0,22,195,1,3
	.word	82787
	.byte	10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,22,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM0SV_Bits',0,22,201,1,3
	.word	82859
	.byte	10
	.byte	'_Ifx_STM_TIM1_Bits',0,22,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM1_Bits',0,22,207,1,3
	.word	82935
	.byte	10
	.byte	'_Ifx_STM_TIM2_Bits',0,22,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM2_Bits',0,22,213,1,3
	.word	83007
	.byte	10
	.byte	'_Ifx_STM_TIM3_Bits',0,22,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM3_Bits',0,22,219,1,3
	.word	83079
	.byte	10
	.byte	'_Ifx_STM_TIM4_Bits',0,22,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM4_Bits',0,22,225,1,3
	.word	83152
	.byte	10
	.byte	'_Ifx_STM_TIM5_Bits',0,22,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM5_Bits',0,22,231,1,3
	.word	83225
	.byte	10
	.byte	'_Ifx_STM_TIM6_Bits',0,22,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_STM_TIM6_Bits',0,22,237,1,3
	.word	83298
	.byte	12,22,245,1,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	80673
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_ACCEN0',0,22,250,1,3
	.word	83371
	.byte	12,22,253,1,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81230
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_ACCEN1',0,22,130,2,3
	.word	83435
	.byte	12,22,133,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81307
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_CAP',0,22,138,2,3
	.word	83499
	.byte	12,22,141,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81379
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_CAPSV',0,22,146,2,3
	.word	83560
	.byte	12,22,149,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81455
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_CLC',0,22,154,2,3
	.word	83623
	.byte	12,22,157,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81596
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_CMCON',0,22,162,2,3
	.word	83684
	.byte	12,22,165,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81814
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_CMP',0,22,170,2,3
	.word	83747
	.byte	12,22,173,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81881
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_ICR',0,22,178,2,3
	.word	83808
	.byte	12,22,181,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82084
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_ID',0,22,186,2,3
	.word	83869
	.byte	12,22,189,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82191
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_ISCR',0,22,194,2,3
	.word	83929
	.byte	12,22,197,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82342
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_KRST0',0,22,202,2,3
	.word	83991
	.byte	12,22,205,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82453
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_KRST1',0,22,210,2,3
	.word	84054
	.byte	12,22,213,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82545
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_KRSTCLR',0,22,218,2,3
	.word	84117
	.byte	12,22,221,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82641
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_OCS',0,22,226,2,3
	.word	84182
	.byte	12,22,229,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82787
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM0',0,22,234,2,3
	.word	84243
	.byte	12,22,237,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82859
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM0SV',0,22,242,2,3
	.word	84305
	.byte	12,22,245,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82935
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM1',0,22,250,2,3
	.word	84369
	.byte	12,22,253,2,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83007
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM2',0,22,130,3,3
	.word	84431
	.byte	12,22,133,3,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83079
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM3',0,22,138,3,3
	.word	84493
	.byte	12,22,141,3,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83152
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM4',0,22,146,3,3
	.word	84555
	.byte	12,22,149,3,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83225
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM5',0,22,154,3,3
	.word	84617
	.byte	12,22,157,3,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83298
	.byte	4,2,35,0,0,29
	.byte	'Ifx_STM_TIM6',0,22,162,3,3
	.word	84679
	.byte	15,7,144,1,9,1,16
	.byte	'IfxCpu_CounterMode_normal',0,0,16
	.byte	'IfxCpu_CounterMode_task',0,1,0,29
	.byte	'IfxCpu_CounterMode',0,7,148,1,3
	.word	84741
	.byte	27,7,160,1,9,6,13
	.byte	'counter',0
	.word	2194
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	431
	.byte	1,2,35,4,0,29
	.byte	'IfxCpu_Counter',0,7,164,1,3
	.word	84830
	.byte	27,7,172,1,9,32,13
	.byte	'instruction',0
	.word	84830
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	84830
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	84830
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	84830
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	84830
	.byte	6,2,35,24,0,29
	.byte	'IfxCpu_Perf',0,7,179,1,3
	.word	84896
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,23,45,16,4,11
	.byte	'EN0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,23,79,3
	.word	85014
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,23,82,16,4,11
	.byte	'reserved_0',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,23,85,3
	.word	85575
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,23,88,16,4,11
	.byte	'SEL',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	408
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,23,95,3
	.word	85656
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,23,98,16,4,11
	.byte	'VLD0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	408
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,23,111,3
	.word	85809
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,23,114,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	408
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	431
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,23,121,3
	.word	86057
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,23,124,16,4,11
	.byte	'STATUS',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	408
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_FLASH_COMM0_Bits',0,23,128,1,3
	.word	86203
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,23,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_COMM1_Bits',0,23,136,1,3
	.word	86301
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,23,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_COMM2_Bits',0,23,144,1,3
	.word	86417
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,23,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	408
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	982
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_ECCRD_Bits',0,23,153,1,3
	.word	86533
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,23,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	408
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	982
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_ECCRP_Bits',0,23,162,1,3
	.word	86673
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,23,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	408
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	982
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_ECCW_Bits',0,23,171,1,3
	.word	86813
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,23,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	431
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	431
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	982
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	431
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	431
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_FCON_Bits',0,23,193,1,3
	.word	86952
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,23,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	431
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	431
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	431
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_FLASH_FPRO_Bits',0,23,218,1,3
	.word	87314
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,23,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	982
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	431
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	431
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	431
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_FSR_Bits',0,23,254,1,3
	.word	87755
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,23,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	431
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	431
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_ID_Bits',0,23,134,2,3
	.word	88361
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,23,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	982
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_MARD_Bits',0,23,147,2,3
	.word	88472
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,23,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	982
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_MARP_Bits',0,23,159,2,3
	.word	88686
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,23,162,2,16,4,11
	.byte	'L',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	431
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	431
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	982
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	431
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_PROCOND_Bits',0,23,179,2,3
	.word	88873
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,23,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	431
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	408
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,23,188,2,3
	.word	89197
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,23,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	982
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,23,199,2,3
	.word	89340
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,23,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	982
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	431
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	431
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	431
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	982
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,23,219,2,3
	.word	89529
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,23,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	431
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,23,254,2,3
	.word	89892
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,23,129,3,16,4,11
	.byte	'S0L',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_PROCONP_Bits',0,23,160,3,3
	.word	90487
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,23,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	431
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	431
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	431
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	431
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	431
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	431
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	431
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	431
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	431
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	431
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	431
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	431
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	431
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	431
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	431
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	431
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	431
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	431
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	431
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	431
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	431
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,23,194,3,3
	.word	91011
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,23,197,3,16,4,11
	.byte	'TAG',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,23,201,3,3
	.word	91593
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,23,204,3,16,4,11
	.byte	'TAG',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,23,208,3,3
	.word	91695
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,23,211,3,16,4,11
	.byte	'TAG',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	408
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,23,215,3,3
	.word	91797
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,23,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	408
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RRAD_Bits',0,23,222,3,3
	.word	91899
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,23,225,3,16,4,11
	.byte	'STRT',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	431
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	431
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	431
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	431
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	431
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	431
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	982
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_FLASH_RRCT_Bits',0,23,236,3,3
	.word	91993
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,23,239,3,16,4,11
	.byte	'DATA',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RRD0_Bits',0,23,242,3,3
	.word	92203
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,23,245,3,16,4,11
	.byte	'DATA',0,4
	.word	408
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_FLASH_RRD1_Bits',0,23,248,3,3
	.word	92276
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,23,251,3,16,4,11
	.byte	'SEL',0,1
	.word	431
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	431
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	431
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	431
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	408
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,23,130,4,3
	.word	92349
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,23,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	431
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	408
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,23,137,4,3
	.word	92504
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,23,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	431
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	408
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	431
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	431
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	431
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,23,147,4,3
	.word	92609
	.byte	12,23,155,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85014
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ACCEN0',0,23,160,4,3
	.word	92757
	.byte	12,23,163,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85575
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ACCEN1',0,23,168,4,3
	.word	92823
	.byte	12,23,171,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85656
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_CBAB_CFG',0,23,176,4,3
	.word	92889
	.byte	12,23,179,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	85809
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_CBAB_STAT',0,23,184,4,3
	.word	92957
	.byte	12,23,187,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86057
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_CBAB_TOP',0,23,192,4,3
	.word	93026
	.byte	12,23,195,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86203
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_COMM0',0,23,200,4,3
	.word	93094
	.byte	12,23,203,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86301
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_COMM1',0,23,208,4,3
	.word	93159
	.byte	12,23,211,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86417
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_COMM2',0,23,216,4,3
	.word	93224
	.byte	12,23,219,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86533
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ECCRD',0,23,224,4,3
	.word	93289
	.byte	12,23,227,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86673
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ECCRP',0,23,232,4,3
	.word	93354
	.byte	12,23,235,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86813
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ECCW',0,23,240,4,3
	.word	93419
	.byte	12,23,243,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	86952
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_FCON',0,23,248,4,3
	.word	93483
	.byte	12,23,251,4,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87314
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_FPRO',0,23,128,5,3
	.word	93547
	.byte	12,23,131,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	87755
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_FSR',0,23,136,5,3
	.word	93611
	.byte	12,23,139,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88361
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_ID',0,23,144,5,3
	.word	93674
	.byte	12,23,147,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88472
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_MARD',0,23,152,5,3
	.word	93736
	.byte	12,23,155,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88686
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_MARP',0,23,160,5,3
	.word	93800
	.byte	12,23,163,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	88873
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCOND',0,23,168,5,3
	.word	93864
	.byte	12,23,171,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89197
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONDBG',0,23,176,5,3
	.word	93931
	.byte	12,23,179,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89340
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONHSM',0,23,184,5,3
	.word	94000
	.byte	12,23,187,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89529
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,23,192,5,3
	.word	94069
	.byte	12,23,195,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	89892
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONOTP',0,23,200,5,3
	.word	94142
	.byte	12,23,203,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	90487
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONP',0,23,208,5,3
	.word	94211
	.byte	12,23,211,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91011
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_PROCONWOP',0,23,216,5,3
	.word	94278
	.byte	12,23,219,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91593
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG0',0,23,224,5,3
	.word	94347
	.byte	12,23,227,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91695
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG1',0,23,232,5,3
	.word	94415
	.byte	12,23,235,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91797
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RDB_CFG2',0,23,240,5,3
	.word	94483
	.byte	12,23,243,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91899
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RRAD',0,23,248,5,3
	.word	94551
	.byte	12,23,251,5,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	91993
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RRCT',0,23,128,6,3
	.word	94615
	.byte	12,23,131,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92203
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RRD0',0,23,136,6,3
	.word	94679
	.byte	12,23,139,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92276
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_RRD1',0,23,144,6,3
	.word	94743
	.byte	12,23,147,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92349
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_UBAB_CFG',0,23,152,6,3
	.word	94807
	.byte	12,23,155,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92504
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_UBAB_STAT',0,23,160,6,3
	.word	94875
	.byte	12,23,163,6,9,4,13
	.byte	'U',0
	.word	408
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	424
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	92609
	.byte	4,2,35,0,0,29
	.byte	'Ifx_FLASH_UBAB_TOP',0,23,168,6,3
	.word	94944
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,23,179,6,25,12,13
	.byte	'CFG',0
	.word	92889
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	92957
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	93026
	.byte	4,2,35,8,0,14
	.word	95012
	.byte	29
	.byte	'Ifx_FLASH_CBAB',0,23,184,6,3
	.word	95075
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,23,187,6,25,12,13
	.byte	'CFG0',0
	.word	94347
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	94415
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	94483
	.byte	4,2,35,8,0,14
	.word	95104
	.byte	29
	.byte	'Ifx_FLASH_RDB',0,23,192,6,3
	.word	95168
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,23,195,6,25,12,13
	.byte	'CFG',0
	.word	94807
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	94875
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	94944
	.byte	4,2,35,8,0,14
	.word	95196
	.byte	29
	.byte	'Ifx_FLASH_UBAB',0,23,200,6,3
	.word	95259
	.byte	29
	.byte	'Ifx_P_ACCEN0_Bits',0,10,79,3
	.word	9003
	.byte	29
	.byte	'Ifx_P_ACCEN1_Bits',0,10,85,3
	.word	8916
	.byte	29
	.byte	'Ifx_P_ESR_Bits',0,10,107,3
	.word	5259
	.byte	29
	.byte	'Ifx_P_ID_Bits',0,10,115,3
	.word	3312
	.byte	29
	.byte	'Ifx_P_IN_Bits',0,10,137,1,3
	.word	4307
	.byte	29
	.byte	'Ifx_P_IOCR0_Bits',0,10,150,1,3
	.word	3440
	.byte	29
	.byte	'Ifx_P_IOCR12_Bits',0,10,163,1,3
	.word	4087
	.byte	29
	.byte	'Ifx_P_IOCR4_Bits',0,10,176,1,3
	.word	3655
	.byte	29
	.byte	'Ifx_P_IOCR8_Bits',0,10,189,1,3
	.word	3870
	.byte	29
	.byte	'Ifx_P_LPCR0_Bits',0,10,197,1,3
	.word	8275
	.byte	29
	.byte	'Ifx_P_LPCR1_Bits',0,10,205,1,3
	.word	8399
	.byte	29
	.byte	'Ifx_P_LPCR1_P21_Bits',0,10,215,1,3
	.word	8483
	.byte	29
	.byte	'Ifx_P_LPCR2_Bits',0,10,229,1,3
	.word	8663
	.byte	29
	.byte	'Ifx_P_OMCR0_Bits',0,10,240,1,3
	.word	6914
	.byte	29
	.byte	'Ifx_P_OMCR12_Bits',0,10,250,1,3
	.word	7438
	.byte	29
	.byte	'Ifx_P_OMCR4_Bits',0,10,133,2,3
	.word	7088
	.byte	29
	.byte	'Ifx_P_OMCR8_Bits',0,10,144,2,3
	.word	7262
	.byte	29
	.byte	'Ifx_P_OMCR_Bits',0,10,166,2,3
	.word	7927
	.byte	29
	.byte	'Ifx_P_OMR_Bits',0,10,203,2,3
	.word	2741
	.byte	29
	.byte	'Ifx_P_OMSR0_Bits',0,10,213,2,3
	.word	6251
	.byte	29
	.byte	'Ifx_P_OMSR12_Bits',0,10,224,2,3
	.word	6739
	.byte	29
	.byte	'Ifx_P_OMSR4_Bits',0,10,235,2,3
	.word	6398
	.byte	29
	.byte	'Ifx_P_OMSR8_Bits',0,10,246,2,3
	.word	6567
	.byte	29
	.byte	'Ifx_P_OMSR_Bits',0,10,140,3,3
	.word	7594
	.byte	29
	.byte	'Ifx_P_OUT_Bits',0,10,162,3,3
	.word	2425
	.byte	29
	.byte	'Ifx_P_PCSR_Bits',0,10,180,3,3
	.word	5965
	.byte	29
	.byte	'Ifx_P_PDISC_Bits',0,10,202,3,3
	.word	5599
	.byte	29
	.byte	'Ifx_P_PDR0_Bits',0,10,223,3,3
	.word	4630
	.byte	29
	.byte	'Ifx_P_PDR1_Bits',0,10,244,3,3
	.word	4934
	.byte	29
	.byte	'Ifx_P_ACCEN0',0,10,129,4,3
	.word	9530
	.byte	29
	.byte	'Ifx_P_ACCEN1',0,10,137,4,3
	.word	8963
	.byte	29
	.byte	'Ifx_P_ESR',0,10,145,4,3
	.word	5550
	.byte	29
	.byte	'Ifx_P_ID',0,10,153,4,3
	.word	3391
	.byte	29
	.byte	'Ifx_P_IN',0,10,161,4,3
	.word	4581
	.byte	29
	.byte	'Ifx_P_IOCR0',0,10,169,4,3
	.word	3615
	.byte	29
	.byte	'Ifx_P_IOCR12',0,10,177,4,3
	.word	4267
	.byte	29
	.byte	'Ifx_P_IOCR4',0,10,185,4,3
	.word	3830
	.byte	29
	.byte	'Ifx_P_IOCR8',0,10,193,4,3
	.word	4047
	.byte	29
	.byte	'Ifx_P_LPCR0',0,10,201,4,3
	.word	8359
	.byte	29
	.byte	'Ifx_P_LPCR1',0,10,210,4,3
	.word	8608
	.byte	29
	.byte	'Ifx_P_LPCR2',0,10,218,4,3
	.word	8867
	.byte	29
	.byte	'Ifx_P_OMCR',0,10,226,4,3
	.word	8235
	.byte	29
	.byte	'Ifx_P_OMCR0',0,10,234,4,3
	.word	7048
	.byte	29
	.byte	'Ifx_P_OMCR12',0,10,242,4,3
	.word	7554
	.byte	29
	.byte	'Ifx_P_OMCR4',0,10,250,4,3
	.word	7222
	.byte	29
	.byte	'Ifx_P_OMCR8',0,10,130,5,3
	.word	7398
	.byte	29
	.byte	'Ifx_P_OMR',0,10,138,5,3
	.word	3272
	.byte	29
	.byte	'Ifx_P_OMSR',0,10,146,5,3
	.word	7887
	.byte	29
	.byte	'Ifx_P_OMSR0',0,10,154,5,3
	.word	6358
	.byte	29
	.byte	'Ifx_P_OMSR12',0,10,162,5,3
	.word	6874
	.byte	29
	.byte	'Ifx_P_OMSR4',0,10,170,5,3
	.word	6527
	.byte	29
	.byte	'Ifx_P_OMSR8',0,10,178,5,3
	.word	6699
	.byte	29
	.byte	'Ifx_P_OUT',0,10,186,5,3
	.word	2701
	.byte	29
	.byte	'Ifx_P_PCSR',0,10,194,5,3
	.word	6211
	.byte	29
	.byte	'Ifx_P_PDISC',0,10,202,5,3
	.word	5925
	.byte	29
	.byte	'Ifx_P_PDR0',0,10,210,5,3
	.word	4894
	.byte	29
	.byte	'Ifx_P_PDR1',0,10,218,5,3
	.word	5210
	.byte	14
	.word	9570
	.byte	29
	.byte	'Ifx_P',0,10,139,6,3
	.word	96606
	.byte	29
	.byte	'IfxPort_InputMode',0,9,89,3
	.word	10183
	.byte	15,9,120,9,1,16
	.byte	'IfxPort_OutputIdx_general',0,128,1,16
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,16
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,16
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,16
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,16
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,16
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,16
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,29
	.byte	'IfxPort_OutputIdx',0,9,130,1,3
	.word	96652
	.byte	15,9,134,1,9,1,16
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,16
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,29
	.byte	'IfxPort_OutputMode',0,9,138,1,3
	.word	96896
	.byte	15,9,144,1,9,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,16
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,16
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,16
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,16
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,16
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,16
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,16
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,16
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,16
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,29
	.byte	'IfxPort_PadDriver',0,9,158,1,3
	.word	96994
	.byte	29
	.byte	'IfxPort_State',0,9,178,1,3
	.word	10388
	.byte	27,9,190,1,9,8,13
	.byte	'port',0
	.word	10178
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	431
	.byte	1,2,35,4,0,29
	.byte	'IfxPort_Pin',0,9,194,1,3
	.word	97459
	.byte	14
	.word	62650
	.byte	3
	.word	97519
	.byte	27,24,74,15,20,13
	.byte	'module',0
	.word	97524
	.byte	4,2,35,0,13
	.byte	'channelId',0
	.word	431
	.byte	1,2,35,4,13
	.byte	'pin',0
	.word	97459
	.byte	8,2,35,8,13
	.byte	'select',0
	.word	28893
	.byte	1,2,35,16,0,20
	.word	97529
	.byte	29
	.byte	'IfxScu_Req_In',0,24,80,3
	.word	97599
	.byte	29
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,25,148,1,16
	.word	147
	.byte	27,25,212,5,9,8,13
	.byte	'value',0
	.word	2194
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2194
	.byte	4,2,35,4,0,29
	.byte	'IfxScuCcu_CcuconRegConfig',0,25,216,5,3
	.word	97666
	.byte	27,25,221,5,9,8,13
	.byte	'pDivider',0
	.word	431
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	431
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	431
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	204
	.byte	4,2,35,4,0,29
	.byte	'IfxScuCcu_InitialStepConfig',0,25,227,5,3
	.word	97737
	.byte	27,25,231,5,9,12,13
	.byte	'k2Step',0
	.word	431
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	204
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	97626
	.byte	4,2,35,8,0,29
	.byte	'IfxScuCcu_PllStepsConfig',0,25,236,5,3
	.word	97854
	.byte	3
	.word	144
	.byte	27,25,244,5,9,48,13
	.byte	'ccucon0',0
	.word	97666
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	97666
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	97666
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	97666
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	97666
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	97666
	.byte	8,2,35,40,0,29
	.byte	'IfxScuCcu_ClockDistributionConfig',0,25,252,5,3
	.word	97956
	.byte	27,25,128,6,9,8,13
	.byte	'value',0
	.word	2194
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	2194
	.byte	4,2,35,4,0,29
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,25,132,6,3
	.word	98108
	.byte	3
	.word	97854
	.byte	27,25,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	431
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	98184
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	97737
	.byte	8,2,35,8,0,29
	.byte	'IfxScuCcu_SysPllConfig',0,25,142,6,3
	.word	98189
	.byte	29
	.byte	'IfxDma_ChannelBusPriority',0,11,99,3
	.word	25011
	.byte	29
	.byte	'IfxDma_ChannelIncrementCircular',0,11,122,3
	.word	25479
	.byte	29
	.byte	'IfxDma_ChannelIncrementDirection',0,11,131,1,3
	.word	25385
	.byte	29
	.byte	'IfxDma_ChannelIncrementStep',0,11,146,1,3
	.word	25117
	.byte	29
	.byte	'IfxDma_ChannelInterruptControl',0,11,155,1,3
	.word	26646
	.byte	29
	.byte	'IfxDma_ChannelMove',0,11,170,1,3
	.word	24069
	.byte	29
	.byte	'IfxDma_ChannelMoveSize',0,11,183,1,3
	.word	24461
	.byte	29
	.byte	'IfxDma_ChannelOperationMode',0,11,192,1,3
	.word	24376
	.byte	29
	.byte	'IfxDma_ChannelPattern',0,11,207,1,3
	.word	24655
	.byte	29
	.byte	'IfxDma_ChannelRequestMode',0,11,225,1,3
	.word	24261
	.byte	29
	.byte	'IfxDma_ChannelRequestSource',0,11,234,1,3
	.word	24922
	.byte	29
	.byte	'IfxDma_ChannelShadow',0,11,254,1,3
	.word	26093
	.byte	15,11,128,2,9,1,16
	.byte	'IfxDma_HardwareResourcePartition_0',0,0,16
	.byte	'IfxDma_HardwareResourcePartition_1',0,1,16
	.byte	'IfxDma_HardwareResourcePartition_2',0,2,16
	.byte	'IfxDma_HardwareResourcePartition_3',0,3,0,29
	.byte	'IfxDma_HardwareResourcePartition',0,11,134,2,3
	.word	98729
	.byte	15,11,138,2,9,1,16
	.byte	'IfxDma_MoveEngine_0',0,0,16
	.byte	'IfxDma_MoveEngine_1',0,1,0,29
	.byte	'IfxDma_MoveEngine',0,11,142,2,3
	.word	98926
	.byte	15,11,147,2,9,1,16
	.byte	'IfxDma_SleepMode_enable',0,0,16
	.byte	'IfxDma_SleepMode_disable',0,1,0,29
	.byte	'IfxDma_SleepMode',0,11,151,2,3
	.word	99004
	.byte	29
	.byte	'IfxDma_Dma',0,14,210,3,3
	.word	23810
	.byte	29
	.byte	'IfxDma_Dma_Channel',0,14,223,3,3
	.word	24008
	.byte	29
	.byte	'IfxDma_Dma_ChannelConfig',0,14,135,4,3
	.word	26823
	.byte	29
	.byte	'IfxDma_Dma_Config',0,14,142,4,3
	.word	23835
	.byte	7
	.byte	'char',0,1,6,29
	.byte	'int8',0,26,33,29
	.word	99199
	.byte	29
	.byte	'int16',0,26,34,29
	.word	28576
	.byte	29
	.byte	'int32',0,26,35,29
	.word	28759
	.byte	29
	.byte	'int64',0,26,36,29
	.word	28787
	.byte	29
	.byte	'TRIGGER_enum',0,16,32,2
	.word	28380
	.byte	29
	.byte	'ERU_PIN_enum',0,16,53,2
	.word	28009
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L13:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,4,1,58,15,59,15,57,15,11,15,0,0,16,40,0,3,8,28,13,0,0
	.byte	17,11,1,0,0,18,1,1,11,15,73,19,0,0,19,33,0,47,15,0,0,20,38,0,73,19,0,0,21,46,1,3,8,54,15,39,12,63,12,60
	.byte	12,0,0,22,5,0,73,19,0,0,23,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,24,5,0,3,8,73,19,0,0,25,46,1,49
	.byte	19,0,0,26,5,0,49,19,0,0,27,19,1,58,15,59,15,57,15,11,15,0,0,28,46,1,3,8,58,15,59,15,57,15,54,15,39,12
	.byte	63,12,60,12,0,0,29,22,0,3,8,58,15,59,15,57,15,73,19,0,0,30,21,0,54,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L14:
	.word	.L95-.L94
.L94:
	.half	3
	.word	.L97-.L96
.L96:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\seekfree_libraries\\common',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxSrc.h',0,2,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxScuWdt.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'IfxPort.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxDma.h',0,7,0,0
	.byte	'IfxDma_regdef.h',0,3,0,0
	.byte	'IfxDma_cfg.h',0,5,0,0
	.byte	'IfxDma_Dma.h',0,8,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru.h',0,0,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxScu_PinMap.h',0,9,0,0
	.byte	'IfxScuCcu.h',0,4,0,0
	.byte	'common.h',0,10,0,0,0
.L97:
.L95:
	.sdecl	'.debug_info',debug,cluster('eru_dma_init')
	.sect	'.debug_info'
.L15:
	.word	476
	.half	3
	.word	.L16
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Debug\\',0,12,1
	.word	.L18,.L17
	.byte	2
	.word	.L11
	.byte	3
	.byte	'eru_dma_init',0,1,39,6,1,1,1
	.word	.L6,.L30,.L5
	.byte	4
	.byte	'dma_ch',0,1,39,36
	.word	.L31,.L32
	.byte	4
	.byte	'source_addr',0,1,39,51
	.word	.L33,.L34
	.byte	4
	.byte	'destination_addr',0,1,39,71
	.word	.L33,.L35
	.byte	4
	.byte	'eru_pin',0,1,39,102
	.word	.L36,.L37
	.byte	4
	.byte	'trigger',0,1,39,124
	.word	.L38,.L39
	.byte	4
	.byte	'dma_count',0,1,39,140,1
	.word	.L40,.L41
	.byte	5
	.word	.L6,.L30
	.byte	6
	.byte	'dmaChn',0,1,41,21
	.word	.L42,.L43
	.byte	5
	.word	.L44,.L30
	.byte	6
	.byte	'dmaConfig',0,1,45,27
	.word	.L45,.L46
	.byte	5
	.word	.L47,.L30
	.byte	6
	.byte	'dma',0,1,48,30
	.word	.L48,.L49
	.byte	5
	.word	.L50,.L30
	.byte	6
	.byte	'cfg',0,1,51,30
	.word	.L51,.L52
	.byte	7
	.word	.L53,.L54,.L3
	.byte	8
	.word	.L55,.L54,.L3
	.byte	6
	.byte	'reg',0,2,135,6,21
	.word	.L56,.L57
	.byte	0,0,0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('eru_dma_init')
	.sect	'.debug_abbrev'
.L16:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,1,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('eru_dma_init')
	.sect	'.debug_line'
.L17:
	.word	.L99-.L98
.L98:
	.half	3
	.word	.L101-.L100
.L100:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0,0,0,0
	.byte	'IfxCpu.h',0,1,0,0,0
.L101:
	.byte	5,6,7,0,5,2
	.word	.L6
	.byte	3,38,1,5,20,9
	.half	.L84-.L6
	.byte	3,4,1,5,34,9
	.half	.L44-.L84
	.byte	3,3,1,5,46,9
	.half	.L102-.L44
	.byte	1,5,28,9
	.half	.L47-.L102
	.byte	3,3,1,5,34,9
	.half	.L103-.L47
	.byte	1,5,35,9
	.half	.L50-.L103
	.byte	3,3,1,5,41,9
	.half	.L104-.L50
	.byte	1,9
	.half	.L105-.L104
	.byte	3,2,1,5,43,9
	.half	.L106-.L105
	.byte	3,1,1,5,41,9
	.half	.L85-.L106
	.byte	1,5,43,9
	.half	.L107-.L85
	.byte	3,1,1,5,41,9
	.half	.L108-.L107
	.byte	1,5,23,9
	.half	.L109-.L108
	.byte	3,2,1,5,21,9
	.half	.L110-.L109
	.byte	1,5,45,9
	.half	.L111-.L110
	.byte	3,2,1,5,32,9
	.half	.L86-.L111
	.byte	1,5,43,9
	.half	.L112-.L86
	.byte	3,1,1,5,41,9
	.half	.L87-.L112
	.byte	1,5,43,9
	.half	.L113-.L87
	.byte	3,1,1,5,41,9
	.half	.L114-.L113
	.byte	1,5,34,9
	.half	.L115-.L114
	.byte	3,2,1,4,2,5,19,9
	.half	.L54-.L115
	.byte	3,200,5,1,5,28,9
	.half	.L90-.L54
	.byte	3,1,1,5,5,9
	.half	.L91-.L90
	.byte	1,4,1,5,34,9
	.half	.L3-.L91
	.byte	3,183,122,1,5,32,9
	.half	.L4-.L3
	.byte	1,5,43,9
	.half	.L116-.L4
	.byte	3,1,1,5,41,9
	.half	.L117-.L116
	.byte	1,5,34,9
	.half	.L118-.L117
	.byte	3,1,1,5,32,9
	.half	.L119-.L118
	.byte	1,5,29,9
	.half	.L120-.L119
	.byte	3,1,1,5,34,9
	.half	.L121-.L120
	.byte	3,1,1,5,32,9
	.half	.L122-.L121
	.byte	1,5,39,9
	.half	.L123-.L122
	.byte	3,1,1,5,37,9
	.half	.L124-.L123
	.byte	1,5,39,9
	.half	.L125-.L124
	.byte	3,2,1,5,37,9
	.half	.L126-.L125
	.byte	1,5,39,9
	.half	.L127-.L126
	.byte	3,1,1,5,37,9
	.half	.L128-.L127
	.byte	1,5,26,9
	.half	.L129-.L128
	.byte	3,2,1,5,35,9
	.half	.L130-.L129
	.byte	1,5,1,9
	.half	.L131-.L130
	.byte	3,1,1,7,9
	.half	.L19-.L131
	.byte	0,1,1
.L99:
	.sdecl	'.debug_ranges',debug,cluster('eru_dma_init')
	.sect	'.debug_ranges'
.L18:
	.word	-1,.L6,0,.L19-.L6,0,0
	.sdecl	'.debug_info',debug,cluster('dma_stop')
	.sect	'.debug_info'
.L20:
	.word	253
	.half	3
	.word	.L21
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Debug\\',0,12,1
	.word	.L23,.L22
	.byte	2
	.word	.L11
	.byte	3
	.byte	'dma_stop',0,1,84,6,1,1,1
	.word	.L8,.L58,.L7
	.byte	4
	.byte	'dma_ch',0,1,84,32
	.word	.L31,.L59
	.byte	5
	.word	.L8,.L58
	.byte	6
	.word	.L60,.L61,.L62
	.byte	7
	.word	.L63,.L64
	.byte	7
	.word	.L65,.L66
	.byte	8
	.word	.L67,.L61,.L62
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('dma_stop')
	.sect	'.debug_abbrev'
.L21:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('dma_stop')
	.sect	'.debug_line'
.L22:
	.word	.L133-.L132
.L132:
	.half	3
	.word	.L135-.L134
.L134:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0,0,0,0
	.byte	'IfxDma.h',0,1,0,0,0
.L135:
	.byte	5,36,7,0,5,2
	.word	.L8
	.byte	3,213,0,1,4,2,5,13,9
	.half	.L61-.L8
	.byte	3,188,9,1,5,26,9
	.half	.L136-.L61
	.byte	1,5,31,9
	.half	.L137-.L136
	.byte	1,4,1,5,1,9
	.half	.L62-.L137
	.byte	3,197,118,1,7,9
	.half	.L24-.L62
	.byte	0,1,1
.L133:
	.sdecl	'.debug_ranges',debug,cluster('dma_stop')
	.sect	'.debug_ranges'
.L23:
	.word	-1,.L8,0,.L24-.L8,0,0
	.sdecl	'.debug_info',debug,cluster('dma_start')
	.sect	'.debug_info'
.L25:
	.word	254
	.half	3
	.word	.L26
	.byte	4,1
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\infineon\\test1\\Balance_Test\\Debug\\',0,12,1
	.word	.L28,.L27
	.byte	2
	.word	.L11
	.byte	3
	.byte	'dma_start',0,1,96,6,1,1,1
	.word	.L10,.L68,.L9
	.byte	4
	.byte	'dma_ch',0,1,96,33
	.word	.L31,.L69
	.byte	5
	.word	.L10,.L68
	.byte	6
	.word	.L70,.L71,.L72
	.byte	7
	.word	.L73,.L74
	.byte	7
	.word	.L75,.L76
	.byte	8
	.word	.L77,.L71,.L72
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('dma_start')
	.sect	'.debug_abbrev'
.L26:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('dma_start')
	.sect	'.debug_line'
.L27:
	.word	.L139-.L138
.L138:
	.half	3
	.word	.L141-.L140
.L140:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\infineon\\test1\\Balance_Test\\Libraries\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std',0,0
	.byte	'..\\Libraries\\seekfree_libraries\\zf_eru_dma.c',0,0,0,0
	.byte	'IfxDma.h',0,1,0,0,0
.L141:
	.byte	5,35,7,0,5,2
	.word	.L10
	.byte	3,225,0,1,4,2,5,13,9
	.half	.L71-.L10
	.byte	3,220,9,1,5,26,9
	.half	.L142-.L71
	.byte	1,5,31,9
	.half	.L143-.L142
	.byte	1,4,1,5,1,9
	.half	.L72-.L143
	.byte	3,165,118,1,7,9
	.half	.L29-.L72
	.byte	0,1,1
.L139:
	.sdecl	'.debug_ranges',debug,cluster('dma_start')
	.sect	'.debug_ranges'
.L28:
	.word	-1,.L10,0,.L29-.L10,0,0
	.sdecl	'.debug_loc',debug,cluster('dma_start')
	.sect	'.debug_loc'
.L76:
	.word	0,0
.L74:
	.word	0,0
.L69:
	.word	-1,.L10,0,.L68-.L10
	.half	1
	.byte	84
	.word	0,0
.L9:
	.word	-1,.L10,0,.L68-.L10
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('dma_stop')
	.sect	'.debug_loc'
.L66:
	.word	0,0
.L64:
	.word	0,0
.L59:
	.word	-1,.L8,0,.L58-.L8
	.half	1
	.byte	84
	.word	0,0
.L7:
	.word	-1,.L8,0,.L58-.L8
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('eru_dma_init')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L6,0,.L30-.L6
	.half	2
	.byte	145,68
	.word	0,0
.L35:
	.word	-1,.L6,0,.L44-.L6
	.half	1
	.byte	101
	.word	.L83-.L6,.L30-.L6
	.half	1
	.byte	108
	.word	.L88-.L6,.L89-.L6
	.half	1
	.byte	95
	.word	.L92-.L6,.L93-.L6
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L49:
	.word	-1,.L6,0,.L30-.L6
	.half	2
	.byte	145,64
	.word	0,0
.L43:
	.word	-1,.L6,0,.L30-.L6
	.half	3
	.byte	145,176,127
	.word	0,0
.L46:
	.word	-1,.L6,0,.L30-.L6
	.half	3
	.byte	145,188,127
	.word	0,0
.L32:
	.word	-1,.L6,0,.L79-.L6
	.half	1
	.byte	84
	.word	.L81-.L6,.L30-.L6
	.half	1
	.byte	88
	.word	0,0
.L41:
	.word	-1,.L6,0,.L44-.L6
	.half	1
	.byte	87
	.word	.L84-.L6,.L85-.L6
	.half	1
	.byte	95
	.word	0,0
.L5:
	.word	-1,.L6,0,.L78-.L6
	.half	2
	.byte	138,0
	.word	.L78-.L6,.L30-.L6
	.half	3
	.byte	138,208,0
	.word	.L30-.L6,.L30-.L6
	.half	2
	.byte	138,0
	.word	0,0
.L37:
	.word	-1,.L6,0,.L80-.L6
	.half	1
	.byte	85
	.word	.L79-.L6,.L44-.L6
	.half	1
	.byte	84
	.word	0,0
.L57:
	.word	-1,.L6,.L90-.L6,.L91-.L6
	.half	1
	.byte	95
	.word	0,0
.L34:
	.word	-1,.L6,0,.L44-.L6
	.half	1
	.byte	100
	.word	.L82-.L6,.L30-.L6
	.half	1
	.byte	111
	.word	.L86-.L6,.L87-.L6
	.half	1
	.byte	95
	.word	0,0
.L39:
	.word	-1,.L6,0,.L44-.L6
	.half	1
	.byte	86
	.word	.L80-.L6,.L44-.L6
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L144:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('eru_dma_init')
	.sect	'.debug_frame'
	.word	36
	.word	.L144,.L6,.L30-.L6
	.byte	4
	.word	(.L78-.L6)/2
	.byte	19,208,0,22,26,4,19,138,208,0,4
	.word	(.L30-.L78)/2
	.byte	19,0,8,26
	.sdecl	'.debug_frame',debug,cluster('dma_stop')
	.sect	'.debug_frame'
	.word	24
	.word	.L144,.L8,.L58-.L8
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('dma_start')
	.sect	'.debug_frame'
	.word	24
	.word	.L144,.L10,.L68-.L10
	.byte	8,19,8,20,8,21,8,22,8,23,0,0

; ..\Libraries\seekfree_libraries\zf_eru_dma.c	   100  void dma_start(IfxDma_ChannelId dma_ch)
	; Module end
