// Instances Diagram
digraph {
	graph [bgcolor=snow tooltip="mixed_tb/mixed.yaml + depth 2"]
	node [shape=rect]
	// mixed_tb/mixed.yaml.u_mixed/mixed.yaml subgraph
	subgraph "cluster_mixed_tb/mixed.yaml.u_mixed/mixed.yaml" {
		graph [color="" label=mixed style="" tooltip="The top most block"]
		"mixed_tb/mixed.yaml.u_mixed/mixed.yaml" [label=mixed style=invis]
		"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" [label=blockA fillcolor=white style=filled tooltip="The block named A"]
		"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uAPBDecode/mixed.yaml" [label=apbDecode fillcolor=pink style=filled tooltip="The block to decode apb addresses"]
		"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockC/mixed.yaml" [label=blockC fillcolor=orange style=filled tooltip="The block named C"]
		"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockB/mixed.yaml" [label=blockB fillcolor=lightslateblue style=filled tooltip="The block named B"]
	}
	"mixed_tb/mixed.yaml.uCPU/mixed.yaml" [label=cpu fillcolor=pink style=filled tooltip="A RISC-V CPU"]
	"mixed_tb/mixed.yaml.uCPU/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml" [tooltip="apbReg(apbAddrSt, apbDataSt) CPU access to SoC registers in the design"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockB/mixed.yaml" [tooltip="aStuffIf(aSt, aASt) An interface for A"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockC/mixed.yaml" [tooltip="cStuffIf(seeSt) An interface for C"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockB/mixed.yaml" [tooltip="startDone() A start done interface"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockB/mixed.yaml" [tooltip="dupIf(seeSt) Duplicate interface def"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uAPBDecode/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockA/mixed.yaml" [tooltip="apbReg(apbAddrSt, apbDataSt) CPU access to SoC registers in the design"]
	"mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uAPBDecode/mixed.yaml" -> "mixed_tb/mixed.yaml.u_mixed/mixed.yaml.uBlockB/mixed.yaml" [tooltip="apbReg(apbAddrSt, apbDataSt) CPU access to SoC registers in the design"]
}
