# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ldpc_fifo.srcs/sources_1/ip/clk_wiz_0" \
"fifo_control_tb_time_synth.v" \
"../../../../../ldpc_fifo.srcs/sim_1/imports/my_code/fifo_control_tb.v" \

# Do not sort compile order
nosort
