
LAMP_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020598  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b0  08020658  08020658  00021658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021c08  08021c08  0002323c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08021c08  08021c08  00022c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021c10  08021c10  0002323c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021c10  08021c10  00022c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021c14  08021c14  00022c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  08021c18  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce0  20000240  08021e54  00023240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004f20  08021e54  00023f20  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002323c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a776  00000000  00000000  00023264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a777  00000000  00000000  0006d9da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a60  00000000  00000000  00078158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001fa4  00000000  00000000  0007abb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ee6f  00000000  00000000  0007cb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00048e84  00000000  00000000  000ab9cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e265f  00000000  00000000  000f484f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d6eae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a79c  00000000  00000000  001d6ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001e1690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000240 	.word	0x20000240
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08020640 	.word	0x08020640

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000244 	.word	0x20000244
 8000104:	08020640 	.word	0x08020640

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa7d 	bl	8002950 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f9c1 	bl	80027e8 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 fa6f 	bl	8002950 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 fa65 	bl	8002950 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f9eb 	bl	8002870 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f9e1 	bl	8002870 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fddf 	bl	8001088 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fd67 	bl	8000fa8 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fdd1 	bl	8001088 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fdc7 	bl	8001088 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd75 	bl	8000ff8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fd6b 	bl	8000ff8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__clzsi2>:
 8000530:	211c      	movs	r1, #28
 8000532:	2301      	movs	r3, #1
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	4298      	cmp	r0, r3
 8000538:	d301      	bcc.n	800053e <__clzsi2+0xe>
 800053a:	0c00      	lsrs	r0, r0, #16
 800053c:	3910      	subs	r1, #16
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	4298      	cmp	r0, r3
 8000542:	d301      	bcc.n	8000548 <__clzsi2+0x18>
 8000544:	0a00      	lsrs	r0, r0, #8
 8000546:	3908      	subs	r1, #8
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	4298      	cmp	r0, r3
 800054c:	d301      	bcc.n	8000552 <__clzsi2+0x22>
 800054e:	0900      	lsrs	r0, r0, #4
 8000550:	3904      	subs	r1, #4
 8000552:	a202      	add	r2, pc, #8	@ (adr r2, 800055c <__clzsi2+0x2c>)
 8000554:	5c10      	ldrb	r0, [r2, r0]
 8000556:	1840      	adds	r0, r0, r1
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	02020304 	.word	0x02020304
 8000560:	01010101 	.word	0x01010101
	...

0800056c <__aeabi_ldivmod>:
 800056c:	2b00      	cmp	r3, #0
 800056e:	d115      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000570:	2a00      	cmp	r2, #0
 8000572:	d113      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000574:	2900      	cmp	r1, #0
 8000576:	db06      	blt.n	8000586 <__aeabi_ldivmod+0x1a>
 8000578:	dc01      	bgt.n	800057e <__aeabi_ldivmod+0x12>
 800057a:	2800      	cmp	r0, #0
 800057c:	d006      	beq.n	800058c <__aeabi_ldivmod+0x20>
 800057e:	2000      	movs	r0, #0
 8000580:	43c0      	mvns	r0, r0
 8000582:	0841      	lsrs	r1, r0, #1
 8000584:	e002      	b.n	800058c <__aeabi_ldivmod+0x20>
 8000586:	2180      	movs	r1, #128	@ 0x80
 8000588:	0609      	lsls	r1, r1, #24
 800058a:	2000      	movs	r0, #0
 800058c:	b407      	push	{r0, r1, r2}
 800058e:	4802      	ldr	r0, [pc, #8]	@ (8000598 <__aeabi_ldivmod+0x2c>)
 8000590:	a101      	add	r1, pc, #4	@ (adr r1, 8000598 <__aeabi_ldivmod+0x2c>)
 8000592:	1840      	adds	r0, r0, r1
 8000594:	9002      	str	r0, [sp, #8]
 8000596:	bd03      	pop	{r0, r1, pc}
 8000598:	fffffea5 	.word	0xfffffea5
 800059c:	b403      	push	{r0, r1}
 800059e:	4668      	mov	r0, sp
 80005a0:	b501      	push	{r0, lr}
 80005a2:	9802      	ldr	r0, [sp, #8]
 80005a4:	f000 f9da 	bl	800095c <__gnu_ldivmod_helper>
 80005a8:	9b01      	ldr	r3, [sp, #4]
 80005aa:	469e      	mov	lr, r3
 80005ac:	b002      	add	sp, #8
 80005ae:	bc0c      	pop	{r2, r3}
 80005b0:	4770      	bx	lr
 80005b2:	46c0      	nop			@ (mov r8, r8)

080005b4 <__aeabi_uldivmod>:
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d111      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	d10f      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_uldivmod+0xe>
 80005c0:	2800      	cmp	r0, #0
 80005c2:	d002      	beq.n	80005ca <__aeabi_uldivmod+0x16>
 80005c4:	2100      	movs	r1, #0
 80005c6:	43c9      	mvns	r1, r1
 80005c8:	0008      	movs	r0, r1
 80005ca:	b407      	push	{r0, r1, r2}
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <__aeabi_uldivmod+0x24>)
 80005ce:	a102      	add	r1, pc, #8	@ (adr r1, 80005d8 <__aeabi_uldivmod+0x24>)
 80005d0:	1840      	adds	r0, r0, r1
 80005d2:	9002      	str	r0, [sp, #8]
 80005d4:	bd03      	pop	{r0, r1, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	fffffe65 	.word	0xfffffe65
 80005dc:	b403      	push	{r0, r1}
 80005de:	4668      	mov	r0, sp
 80005e0:	b501      	push	{r0, lr}
 80005e2:	9802      	ldr	r0, [sp, #8]
 80005e4:	f000 f8ee 	bl	80007c4 <__udivmoddi4>
 80005e8:	9b01      	ldr	r3, [sp, #4]
 80005ea:	469e      	mov	lr, r3
 80005ec:	b002      	add	sp, #8
 80005ee:	bc0c      	pop	{r2, r3}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__aeabi_lmul>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	46ce      	mov	lr, r9
 80005f8:	4699      	mov	r9, r3
 80005fa:	0c03      	lsrs	r3, r0, #16
 80005fc:	469c      	mov	ip, r3
 80005fe:	0413      	lsls	r3, r2, #16
 8000600:	4647      	mov	r7, r8
 8000602:	0c1b      	lsrs	r3, r3, #16
 8000604:	001d      	movs	r5, r3
 8000606:	000e      	movs	r6, r1
 8000608:	4661      	mov	r1, ip
 800060a:	0404      	lsls	r4, r0, #16
 800060c:	0c24      	lsrs	r4, r4, #16
 800060e:	b580      	push	{r7, lr}
 8000610:	0007      	movs	r7, r0
 8000612:	0c10      	lsrs	r0, r2, #16
 8000614:	434b      	muls	r3, r1
 8000616:	4365      	muls	r5, r4
 8000618:	4341      	muls	r1, r0
 800061a:	4360      	muls	r0, r4
 800061c:	0c2c      	lsrs	r4, r5, #16
 800061e:	18c0      	adds	r0, r0, r3
 8000620:	1824      	adds	r4, r4, r0
 8000622:	468c      	mov	ip, r1
 8000624:	42a3      	cmp	r3, r4
 8000626:	d903      	bls.n	8000630 <__aeabi_lmul+0x3c>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	44c4      	add	ip, r8
 8000630:	4649      	mov	r1, r9
 8000632:	4379      	muls	r1, r7
 8000634:	4356      	muls	r6, r2
 8000636:	0c23      	lsrs	r3, r4, #16
 8000638:	042d      	lsls	r5, r5, #16
 800063a:	0c2d      	lsrs	r5, r5, #16
 800063c:	1989      	adds	r1, r1, r6
 800063e:	4463      	add	r3, ip
 8000640:	0424      	lsls	r4, r4, #16
 8000642:	1960      	adds	r0, r4, r5
 8000644:	18c9      	adds	r1, r1, r3
 8000646:	bcc0      	pop	{r6, r7}
 8000648:	46b9      	mov	r9, r7
 800064a:	46b0      	mov	r8, r6
 800064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <__aeabi_f2uiz>:
 8000650:	219e      	movs	r1, #158	@ 0x9e
 8000652:	b510      	push	{r4, lr}
 8000654:	05c9      	lsls	r1, r1, #23
 8000656:	1c04      	adds	r4, r0, #0
 8000658:	f7ff ff60 	bl	800051c <__aeabi_fcmpge>
 800065c:	2800      	cmp	r0, #0
 800065e:	d103      	bne.n	8000668 <__aeabi_f2uiz+0x18>
 8000660:	1c20      	adds	r0, r4, #0
 8000662:	f001 f92d 	bl	80018c0 <__aeabi_f2iz>
 8000666:	bd10      	pop	{r4, pc}
 8000668:	219e      	movs	r1, #158	@ 0x9e
 800066a:	1c20      	adds	r0, r4, #0
 800066c:	05c9      	lsls	r1, r1, #23
 800066e:	f000 fead 	bl	80013cc <__aeabi_fsub>
 8000672:	f001 f925 	bl	80018c0 <__aeabi_f2iz>
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	061b      	lsls	r3, r3, #24
 800067a:	469c      	mov	ip, r3
 800067c:	4460      	add	r0, ip
 800067e:	e7f2      	b.n	8000666 <__aeabi_f2uiz+0x16>

08000680 <__aeabi_d2uiz>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2200      	movs	r2, #0
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 8000686:	0004      	movs	r4, r0
 8000688:	000d      	movs	r5, r1
 800068a:	f7ff ff0d 	bl	80004a8 <__aeabi_dcmpge>
 800068e:	2800      	cmp	r0, #0
 8000690:	d104      	bne.n	800069c <__aeabi_d2uiz+0x1c>
 8000692:	0020      	movs	r0, r4
 8000694:	0029      	movs	r1, r5
 8000696:	f003 f8db 	bl	8003850 <__aeabi_d2iz>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0020      	movs	r0, r4
 80006a2:	0029      	movs	r1, r5
 80006a4:	f002 fca8 	bl	8002ff8 <__aeabi_dsub>
 80006a8:	f003 f8d2 	bl	8003850 <__aeabi_d2iz>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	061b      	lsls	r3, r3, #24
 80006b0:	469c      	mov	ip, r3
 80006b2:	4460      	add	r0, ip
 80006b4:	e7f1      	b.n	800069a <__aeabi_d2uiz+0x1a>
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	41e00000 	.word	0x41e00000

080006bc <__aeabi_d2lz>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	0004      	movs	r4, r0
 80006c4:	000d      	movs	r5, r1
 80006c6:	f7ff fed1 	bl	800046c <__aeabi_dcmplt>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d108      	bne.n	80006e0 <__aeabi_d2lz+0x24>
 80006ce:	0020      	movs	r0, r4
 80006d0:	0029      	movs	r1, r5
 80006d2:	f000 f80f 	bl	80006f4 <__aeabi_d2ulz>
 80006d6:	0002      	movs	r2, r0
 80006d8:	000b      	movs	r3, r1
 80006da:	0010      	movs	r0, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	061b      	lsls	r3, r3, #24
 80006e4:	18e9      	adds	r1, r5, r3
 80006e6:	0020      	movs	r0, r4
 80006e8:	f000 f804 	bl	80006f4 <__aeabi_d2ulz>
 80006ec:	2300      	movs	r3, #0
 80006ee:	4242      	negs	r2, r0
 80006f0:	418b      	sbcs	r3, r1
 80006f2:	e7f2      	b.n	80006da <__aeabi_d2lz+0x1e>

080006f4 <__aeabi_d2ulz>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <__aeabi_d2ulz+0x34>)
 80006fa:	000d      	movs	r5, r1
 80006fc:	0004      	movs	r4, r0
 80006fe:	f002 f995 	bl	8002a2c <__aeabi_dmul>
 8000702:	f7ff ffbd 	bl	8000680 <__aeabi_d2uiz>
 8000706:	0006      	movs	r6, r0
 8000708:	f003 f90c 	bl	8003924 <__aeabi_ui2d>
 800070c:	2200      	movs	r2, #0
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <__aeabi_d2ulz+0x38>)
 8000710:	f002 f98c 	bl	8002a2c <__aeabi_dmul>
 8000714:	0002      	movs	r2, r0
 8000716:	000b      	movs	r3, r1
 8000718:	0020      	movs	r0, r4
 800071a:	0029      	movs	r1, r5
 800071c:	f002 fc6c 	bl	8002ff8 <__aeabi_dsub>
 8000720:	f7ff ffae 	bl	8000680 <__aeabi_d2uiz>
 8000724:	0031      	movs	r1, r6
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	3df00000 	.word	0x3df00000
 800072c:	41f00000 	.word	0x41f00000

08000730 <__aeabi_l2f>:
 8000730:	2201      	movs	r2, #1
 8000732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000734:	000d      	movs	r5, r1
 8000736:	0004      	movs	r4, r0
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <__aeabi_l2f+0x5c>)
 800073a:	4252      	negs	r2, r2
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	1912      	adds	r2, r2, r4
 8000740:	416b      	adcs	r3, r5
 8000742:	03c9      	lsls	r1, r1, #15
 8000744:	428b      	cmp	r3, r1
 8000746:	d217      	bcs.n	8000778 <__aeabi_l2f+0x48>
 8000748:	4911      	ldr	r1, [pc, #68]	@ (8000790 <__aeabi_l2f+0x60>)
 800074a:	428b      	cmp	r3, r1
 800074c:	d012      	beq.n	8000774 <__aeabi_l2f+0x44>
 800074e:	0028      	movs	r0, r5
 8000750:	f003 f8ba 	bl	80038c8 <__aeabi_i2d>
 8000754:	2200      	movs	r2, #0
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <__aeabi_l2f+0x64>)
 8000758:	f002 f968 	bl	8002a2c <__aeabi_dmul>
 800075c:	0006      	movs	r6, r0
 800075e:	000f      	movs	r7, r1
 8000760:	0020      	movs	r0, r4
 8000762:	f003 f8df 	bl	8003924 <__aeabi_ui2d>
 8000766:	0032      	movs	r2, r6
 8000768:	003b      	movs	r3, r7
 800076a:	f001 f95f 	bl	8001a2c <__aeabi_dadd>
 800076e:	f003 f945 	bl	80039fc <__aeabi_d2f>
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000774:	3202      	adds	r2, #2
 8000776:	d9ea      	bls.n	800074e <__aeabi_l2f+0x1e>
 8000778:	0563      	lsls	r3, r4, #21
 800077a:	d0e8      	beq.n	800074e <__aeabi_l2f+0x1e>
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	0ae3      	lsrs	r3, r4, #11
 8000780:	02db      	lsls	r3, r3, #11
 8000782:	0109      	lsls	r1, r1, #4
 8000784:	4319      	orrs	r1, r3
 8000786:	000c      	movs	r4, r1
 8000788:	e7e1      	b.n	800074e <__aeabi_l2f+0x1e>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	001fffff 	.word	0x001fffff
 8000790:	003fffff 	.word	0x003fffff
 8000794:	41f00000 	.word	0x41f00000

08000798 <__aeabi_l2d>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0006      	movs	r6, r0
 800079c:	0008      	movs	r0, r1
 800079e:	f003 f893 	bl	80038c8 <__aeabi_i2d>
 80007a2:	2200      	movs	r2, #0
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <__aeabi_l2d+0x28>)
 80007a6:	f002 f941 	bl	8002a2c <__aeabi_dmul>
 80007aa:	000d      	movs	r5, r1
 80007ac:	0004      	movs	r4, r0
 80007ae:	0030      	movs	r0, r6
 80007b0:	f003 f8b8 	bl	8003924 <__aeabi_ui2d>
 80007b4:	002b      	movs	r3, r5
 80007b6:	0022      	movs	r2, r4
 80007b8:	f001 f938 	bl	8001a2c <__aeabi_dadd>
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	41f00000 	.word	0x41f00000

080007c4 <__udivmoddi4>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	4657      	mov	r7, sl
 80007c8:	464e      	mov	r6, r9
 80007ca:	4645      	mov	r5, r8
 80007cc:	46de      	mov	lr, fp
 80007ce:	b5e0      	push	{r5, r6, r7, lr}
 80007d0:	0004      	movs	r4, r0
 80007d2:	000d      	movs	r5, r1
 80007d4:	4692      	mov	sl, r2
 80007d6:	4699      	mov	r9, r3
 80007d8:	b083      	sub	sp, #12
 80007da:	428b      	cmp	r3, r1
 80007dc:	d830      	bhi.n	8000840 <__udivmoddi4+0x7c>
 80007de:	d02d      	beq.n	800083c <__udivmoddi4+0x78>
 80007e0:	4649      	mov	r1, r9
 80007e2:	4650      	mov	r0, sl
 80007e4:	f003 f98c 	bl	8003b00 <__clzdi2>
 80007e8:	0029      	movs	r1, r5
 80007ea:	0006      	movs	r6, r0
 80007ec:	0020      	movs	r0, r4
 80007ee:	f003 f987 	bl	8003b00 <__clzdi2>
 80007f2:	1a33      	subs	r3, r6, r0
 80007f4:	4698      	mov	r8, r3
 80007f6:	3b20      	subs	r3, #32
 80007f8:	d434      	bmi.n	8000864 <__udivmoddi4+0xa0>
 80007fa:	469b      	mov	fp, r3
 80007fc:	4653      	mov	r3, sl
 80007fe:	465a      	mov	r2, fp
 8000800:	4093      	lsls	r3, r2
 8000802:	4642      	mov	r2, r8
 8000804:	001f      	movs	r7, r3
 8000806:	4653      	mov	r3, sl
 8000808:	4093      	lsls	r3, r2
 800080a:	001e      	movs	r6, r3
 800080c:	42af      	cmp	r7, r5
 800080e:	d83b      	bhi.n	8000888 <__udivmoddi4+0xc4>
 8000810:	42af      	cmp	r7, r5
 8000812:	d100      	bne.n	8000816 <__udivmoddi4+0x52>
 8000814:	e079      	b.n	800090a <__udivmoddi4+0x146>
 8000816:	465b      	mov	r3, fp
 8000818:	1ba4      	subs	r4, r4, r6
 800081a:	41bd      	sbcs	r5, r7
 800081c:	2b00      	cmp	r3, #0
 800081e:	da00      	bge.n	8000822 <__udivmoddi4+0x5e>
 8000820:	e076      	b.n	8000910 <__udivmoddi4+0x14c>
 8000822:	2200      	movs	r2, #0
 8000824:	2300      	movs	r3, #0
 8000826:	9200      	str	r2, [sp, #0]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	465a      	mov	r2, fp
 800082e:	4093      	lsls	r3, r2
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2301      	movs	r3, #1
 8000834:	4642      	mov	r2, r8
 8000836:	4093      	lsls	r3, r2
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	e029      	b.n	8000890 <__udivmoddi4+0xcc>
 800083c:	4282      	cmp	r2, r0
 800083e:	d9cf      	bls.n	80007e0 <__udivmoddi4+0x1c>
 8000840:	2200      	movs	r2, #0
 8000842:	2300      	movs	r3, #0
 8000844:	9200      	str	r2, [sp, #0]
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <__udivmoddi4+0x8e>
 800084e:	601c      	str	r4, [r3, #0]
 8000850:	605d      	str	r5, [r3, #4]
 8000852:	9800      	ldr	r0, [sp, #0]
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	b003      	add	sp, #12
 8000858:	bcf0      	pop	{r4, r5, r6, r7}
 800085a:	46bb      	mov	fp, r7
 800085c:	46b2      	mov	sl, r6
 800085e:	46a9      	mov	r9, r5
 8000860:	46a0      	mov	r8, r4
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000864:	4642      	mov	r2, r8
 8000866:	469b      	mov	fp, r3
 8000868:	2320      	movs	r3, #32
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	4652      	mov	r2, sl
 800086e:	40da      	lsrs	r2, r3
 8000870:	4641      	mov	r1, r8
 8000872:	0013      	movs	r3, r2
 8000874:	464a      	mov	r2, r9
 8000876:	408a      	lsls	r2, r1
 8000878:	0017      	movs	r7, r2
 800087a:	4642      	mov	r2, r8
 800087c:	431f      	orrs	r7, r3
 800087e:	4653      	mov	r3, sl
 8000880:	4093      	lsls	r3, r2
 8000882:	001e      	movs	r6, r3
 8000884:	42af      	cmp	r7, r5
 8000886:	d9c3      	bls.n	8000810 <__udivmoddi4+0x4c>
 8000888:	2200      	movs	r2, #0
 800088a:	2300      	movs	r3, #0
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0d8      	beq.n	8000848 <__udivmoddi4+0x84>
 8000896:	07fb      	lsls	r3, r7, #31
 8000898:	0872      	lsrs	r2, r6, #1
 800089a:	431a      	orrs	r2, r3
 800089c:	4646      	mov	r6, r8
 800089e:	087b      	lsrs	r3, r7, #1
 80008a0:	e00e      	b.n	80008c0 <__udivmoddi4+0xfc>
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	d101      	bne.n	80008aa <__udivmoddi4+0xe6>
 80008a6:	42a2      	cmp	r2, r4
 80008a8:	d80c      	bhi.n	80008c4 <__udivmoddi4+0x100>
 80008aa:	1aa4      	subs	r4, r4, r2
 80008ac:	419d      	sbcs	r5, r3
 80008ae:	2001      	movs	r0, #1
 80008b0:	1924      	adds	r4, r4, r4
 80008b2:	416d      	adcs	r5, r5
 80008b4:	2100      	movs	r1, #0
 80008b6:	3e01      	subs	r6, #1
 80008b8:	1824      	adds	r4, r4, r0
 80008ba:	414d      	adcs	r5, r1
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d006      	beq.n	80008ce <__udivmoddi4+0x10a>
 80008c0:	42ab      	cmp	r3, r5
 80008c2:	d9ee      	bls.n	80008a2 <__udivmoddi4+0xde>
 80008c4:	3e01      	subs	r6, #1
 80008c6:	1924      	adds	r4, r4, r4
 80008c8:	416d      	adcs	r5, r5
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d1f8      	bne.n	80008c0 <__udivmoddi4+0xfc>
 80008ce:	9800      	ldr	r0, [sp, #0]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	465b      	mov	r3, fp
 80008d4:	1900      	adds	r0, r0, r4
 80008d6:	4169      	adcs	r1, r5
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db24      	blt.n	8000926 <__udivmoddi4+0x162>
 80008dc:	002b      	movs	r3, r5
 80008de:	465a      	mov	r2, fp
 80008e0:	4644      	mov	r4, r8
 80008e2:	40d3      	lsrs	r3, r2
 80008e4:	002a      	movs	r2, r5
 80008e6:	40e2      	lsrs	r2, r4
 80008e8:	001c      	movs	r4, r3
 80008ea:	465b      	mov	r3, fp
 80008ec:	0015      	movs	r5, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db2a      	blt.n	8000948 <__udivmoddi4+0x184>
 80008f2:	0026      	movs	r6, r4
 80008f4:	409e      	lsls	r6, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	0026      	movs	r6, r4
 80008fa:	4647      	mov	r7, r8
 80008fc:	40be      	lsls	r6, r7
 80008fe:	0032      	movs	r2, r6
 8000900:	1a80      	subs	r0, r0, r2
 8000902:	4199      	sbcs	r1, r3
 8000904:	9000      	str	r0, [sp, #0]
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	e79e      	b.n	8000848 <__udivmoddi4+0x84>
 800090a:	42a3      	cmp	r3, r4
 800090c:	d8bc      	bhi.n	8000888 <__udivmoddi4+0xc4>
 800090e:	e782      	b.n	8000816 <__udivmoddi4+0x52>
 8000910:	4642      	mov	r2, r8
 8000912:	2320      	movs	r3, #32
 8000914:	2100      	movs	r1, #0
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	40da      	lsrs	r2, r3
 8000922:	9201      	str	r2, [sp, #4]
 8000924:	e785      	b.n	8000832 <__udivmoddi4+0x6e>
 8000926:	4642      	mov	r2, r8
 8000928:	2320      	movs	r3, #32
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	002a      	movs	r2, r5
 800092e:	4646      	mov	r6, r8
 8000930:	409a      	lsls	r2, r3
 8000932:	0023      	movs	r3, r4
 8000934:	40f3      	lsrs	r3, r6
 8000936:	4644      	mov	r4, r8
 8000938:	4313      	orrs	r3, r2
 800093a:	002a      	movs	r2, r5
 800093c:	40e2      	lsrs	r2, r4
 800093e:	001c      	movs	r4, r3
 8000940:	465b      	mov	r3, fp
 8000942:	0015      	movs	r5, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	dad4      	bge.n	80008f2 <__udivmoddi4+0x12e>
 8000948:	4642      	mov	r2, r8
 800094a:	002f      	movs	r7, r5
 800094c:	2320      	movs	r3, #32
 800094e:	0026      	movs	r6, r4
 8000950:	4097      	lsls	r7, r2
 8000952:	1a9b      	subs	r3, r3, r2
 8000954:	40de      	lsrs	r6, r3
 8000956:	003b      	movs	r3, r7
 8000958:	4333      	orrs	r3, r6
 800095a:	e7cd      	b.n	80008f8 <__udivmoddi4+0x134>

0800095c <__gnu_ldivmod_helper>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	46ce      	mov	lr, r9
 8000960:	4647      	mov	r7, r8
 8000962:	b580      	push	{r7, lr}
 8000964:	4691      	mov	r9, r2
 8000966:	4698      	mov	r8, r3
 8000968:	0004      	movs	r4, r0
 800096a:	000d      	movs	r5, r1
 800096c:	f003 f8d4 	bl	8003b18 <__divdi3>
 8000970:	0007      	movs	r7, r0
 8000972:	000e      	movs	r6, r1
 8000974:	0002      	movs	r2, r0
 8000976:	000b      	movs	r3, r1
 8000978:	4648      	mov	r0, r9
 800097a:	4641      	mov	r1, r8
 800097c:	f7ff fe3a 	bl	80005f4 <__aeabi_lmul>
 8000980:	1a24      	subs	r4, r4, r0
 8000982:	418d      	sbcs	r5, r1
 8000984:	9b08      	ldr	r3, [sp, #32]
 8000986:	0038      	movs	r0, r7
 8000988:	0031      	movs	r1, r6
 800098a:	601c      	str	r4, [r3, #0]
 800098c:	605d      	str	r5, [r3, #4]
 800098e:	bcc0      	pop	{r6, r7}
 8000990:	46b9      	mov	r9, r7
 8000992:	46b0      	mov	r8, r6
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)

08000998 <__aeabi_fadd>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	024b      	lsls	r3, r1, #9
 800099c:	0a5a      	lsrs	r2, r3, #9
 800099e:	4694      	mov	ip, r2
 80009a0:	004a      	lsls	r2, r1, #1
 80009a2:	0fc9      	lsrs	r1, r1, #31
 80009a4:	46ce      	mov	lr, r9
 80009a6:	4647      	mov	r7, r8
 80009a8:	4689      	mov	r9, r1
 80009aa:	0045      	lsls	r5, r0, #1
 80009ac:	0246      	lsls	r6, r0, #9
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	b580      	push	{r7, lr}
 80009b4:	0999      	lsrs	r1, r3, #6
 80009b6:	0a77      	lsrs	r7, r6, #9
 80009b8:	0fc4      	lsrs	r4, r0, #31
 80009ba:	09b6      	lsrs	r6, r6, #6
 80009bc:	1aab      	subs	r3, r5, r2
 80009be:	454c      	cmp	r4, r9
 80009c0:	d020      	beq.n	8000a04 <__aeabi_fadd+0x6c>
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	dd0c      	ble.n	80009e0 <__aeabi_fadd+0x48>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d134      	bne.n	8000a34 <__aeabi_fadd+0x9c>
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d02a      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x3e>
 80009d4:	e08f      	b.n	8000af6 <__aeabi_fadd+0x15e>
 80009d6:	2bff      	cmp	r3, #255	@ 0xff
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x44>
 80009da:	e0cd      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 80009dc:	0013      	movs	r3, r2
 80009de:	e02f      	b.n	8000a40 <__aeabi_fadd+0xa8>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d060      	beq.n	8000aa6 <__aeabi_fadd+0x10e>
 80009e4:	1b53      	subs	r3, r2, r5
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x54>
 80009ea:	e0ee      	b.n	8000bca <__aeabi_fadd+0x232>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d100      	bne.n	80009f2 <__aeabi_fadd+0x5a>
 80009f0:	e13e      	b.n	8000c70 <__aeabi_fadd+0x2d8>
 80009f2:	1e5c      	subs	r4, r3, #1
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d100      	bne.n	80009fa <__aeabi_fadd+0x62>
 80009f8:	e16b      	b.n	8000cd2 <__aeabi_fadd+0x33a>
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x68>
 80009fe:	e0b9      	b.n	8000b74 <__aeabi_fadd+0x1dc>
 8000a00:	0023      	movs	r3, r4
 8000a02:	e0e7      	b.n	8000bd4 <__aeabi_fadd+0x23c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc00      	bgt.n	8000a0a <__aeabi_fadd+0x72>
 8000a08:	e0a4      	b.n	8000b54 <__aeabi_fadd+0x1bc>
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d069      	beq.n	8000ae2 <__aeabi_fadd+0x14a>
 8000a0e:	2dff      	cmp	r5, #255	@ 0xff
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x7c>
 8000a12:	e0b1      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	2b1b      	cmp	r3, #27
 8000a1c:	dc00      	bgt.n	8000a20 <__aeabi_fadd+0x88>
 8000a1e:	e0e9      	b.n	8000bf4 <__aeabi_fadd+0x25c>
 8000a20:	002b      	movs	r3, r5
 8000a22:	3605      	adds	r6, #5
 8000a24:	08f7      	lsrs	r7, r6, #3
 8000a26:	2bff      	cmp	r3, #255	@ 0xff
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x94>
 8000a2a:	e0a5      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a2c:	027a      	lsls	r2, r7, #9
 8000a2e:	0a52      	lsrs	r2, r2, #9
 8000a30:	b2d8      	uxtb	r0, r3
 8000a32:	e030      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000a34:	2dff      	cmp	r5, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fadd+0xa2>
 8000a38:	e09e      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	04d2      	lsls	r2, r2, #19
 8000a3e:	4311      	orrs	r1, r2
 8000a40:	2001      	movs	r0, #1
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dc08      	bgt.n	8000a58 <__aeabi_fadd+0xc0>
 8000a46:	0008      	movs	r0, r1
 8000a48:	2220      	movs	r2, #32
 8000a4a:	40d8      	lsrs	r0, r3
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	4099      	lsls	r1, r3
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	4318      	orrs	r0, r3
 8000a58:	1a36      	subs	r6, r6, r0
 8000a5a:	0173      	lsls	r3, r6, #5
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_fadd+0xc8>
 8000a5e:	e071      	b.n	8000b44 <__aeabi_fadd+0x1ac>
 8000a60:	01b6      	lsls	r6, r6, #6
 8000a62:	09b7      	lsrs	r7, r6, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f7ff fd63 	bl	8000530 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dd4d      	ble.n	8000b10 <__aeabi_fadd+0x178>
 8000a74:	4eb4      	ldr	r6, [pc, #720]	@ (8000d48 <__aeabi_fadd+0x3b0>)
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	401e      	ands	r6, r3
 8000a7a:	075a      	lsls	r2, r3, #29
 8000a7c:	d068      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a7e:	220f      	movs	r2, #15
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d064      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a86:	3604      	adds	r6, #4
 8000a88:	0173      	lsls	r3, r6, #5
 8000a8a:	d561      	bpl.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a8c:	1c68      	adds	r0, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d154      	bne.n	8000b3c <__aeabi_fadd+0x1a4>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2200      	movs	r2, #0
 8000a96:	05c0      	lsls	r0, r0, #23
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	07e4      	lsls	r4, r4, #31
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	bcc0      	pop	{r6, r7}
 8000aa0:	46b9      	mov	r9, r7
 8000aa2:	46b0      	mov	r8, r6
 8000aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa6:	22fe      	movs	r2, #254	@ 0xfe
 8000aa8:	4690      	mov	r8, r2
 8000aaa:	1c68      	adds	r0, r5, #1
 8000aac:	0002      	movs	r2, r0
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4210      	tst	r0, r2
 8000ab2:	d16b      	bne.n	8000b8c <__aeabi_fadd+0x1f4>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fadd+0x122>
 8000ab8:	e0dd      	b.n	8000c76 <__aeabi_fadd+0x2de>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x128>
 8000abe:	e102      	b.n	8000cc6 <__aeabi_fadd+0x32e>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d0b3      	beq.n	8000a2c <__aeabi_fadd+0x94>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	1a77      	subs	r7, r6, r1
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4217      	tst	r7, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x138>
 8000ace:	e136      	b.n	8000d3e <__aeabi_fadd+0x3a6>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	1b8e      	subs	r6, r1, r6
 8000ad4:	d061      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	4216      	tst	r6, r2
 8000ada:	d130      	bne.n	8000b3e <__aeabi_fadd+0x1a6>
 8000adc:	2300      	movs	r3, #0
 8000ade:	08f7      	lsrs	r7, r6, #3
 8000ae0:	e7a4      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d09e      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 8000ae6:	1e5a      	subs	r2, r3, #1
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_fadd+0x156>
 8000aec:	e0ca      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d042      	beq.n	8000b78 <__aeabi_fadd+0x1e0>
 8000af2:	0013      	movs	r3, r2
 8000af4:	e791      	b.n	8000a1a <__aeabi_fadd+0x82>
 8000af6:	1a71      	subs	r1, r6, r1
 8000af8:	014b      	lsls	r3, r1, #5
 8000afa:	d400      	bmi.n	8000afe <__aeabi_fadd+0x166>
 8000afc:	e0d1      	b.n	8000ca2 <__aeabi_fadd+0x30a>
 8000afe:	018f      	lsls	r7, r1, #6
 8000b00:	09bf      	lsrs	r7, r7, #6
 8000b02:	0038      	movs	r0, r7
 8000b04:	f7ff fd14 	bl	8000530 <__clzsi2>
 8000b08:	003b      	movs	r3, r7
 8000b0a:	3805      	subs	r0, #5
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	2501      	movs	r5, #1
 8000b10:	2220      	movs	r2, #32
 8000b12:	1b40      	subs	r0, r0, r5
 8000b14:	3001      	adds	r0, #1
 8000b16:	1a12      	subs	r2, r2, r0
 8000b18:	001e      	movs	r6, r3
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	40c6      	lsrs	r6, r0
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	4193      	sbcs	r3, r2
 8000b22:	431e      	orrs	r6, r3
 8000b24:	d039      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000b26:	0773      	lsls	r3, r6, #29
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x194>
 8000b2a:	e11b      	b.n	8000d64 <__aeabi_fadd+0x3cc>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2500      	movs	r5, #0
 8000b30:	4033      	ands	r3, r6
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d1a7      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b36:	2001      	movs	r0, #1
 8000b38:	0172      	lsls	r2, r6, #5
 8000b3a:	d57c      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000b3c:	b2c0      	uxtb	r0, r0
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	e7a8      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b44:	0773      	lsls	r3, r6, #29
 8000b46:	d003      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4033      	ands	r3, r6
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d19a      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b50:	002b      	movs	r3, r5
 8000b52:	e767      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d023      	beq.n	8000ba0 <__aeabi_fadd+0x208>
 8000b58:	1b53      	subs	r3, r2, r5
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d17b      	bne.n	8000c56 <__aeabi_fadd+0x2be>
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fadd+0x1cc>
 8000b62:	e086      	b.n	8000c72 <__aeabi_fadd+0x2da>
 8000b64:	1e5d      	subs	r5, r3, #1
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x1d4>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000b6c:	2bff      	cmp	r3, #255	@ 0xff
 8000b6e:	d002      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000b70:	002b      	movs	r3, r5
 8000b72:	e075      	b.n	8000c60 <__aeabi_fadd+0x2c8>
 8000b74:	464c      	mov	r4, r9
 8000b76:	4667      	mov	r7, ip
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x1e6>
 8000b7c:	e789      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	433a      	orrs	r2, r7
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	20ff      	movs	r0, #255	@ 0xff
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	e784      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b8c:	1a77      	subs	r7, r6, r1
 8000b8e:	017b      	lsls	r3, r7, #5
 8000b90:	d46b      	bmi.n	8000c6a <__aeabi_fadd+0x2d2>
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fadd+0x200>
 8000b96:	e765      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000b98:	2400      	movs	r4, #0
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e77a      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000ba0:	22fe      	movs	r2, #254	@ 0xfe
 8000ba2:	1c6b      	adds	r3, r5, #1
 8000ba4:	421a      	tst	r2, r3
 8000ba6:	d149      	bne.n	8000c3c <__aeabi_fadd+0x2a4>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d000      	beq.n	8000bae <__aeabi_fadd+0x216>
 8000bac:	e09f      	b.n	8000cee <__aeabi_fadd+0x356>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fadd+0x21c>
 8000bb2:	e0ba      	b.n	8000d2a <__aeabi_fadd+0x392>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fadd+0x222>
 8000bb8:	e0cf      	b.n	8000d5a <__aeabi_fadd+0x3c2>
 8000bba:	1872      	adds	r2, r6, r1
 8000bbc:	0153      	lsls	r3, r2, #5
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_fadd+0x22a>
 8000bc0:	e0cd      	b.n	8000d5e <__aeabi_fadd+0x3c6>
 8000bc2:	0192      	lsls	r2, r2, #6
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	0a52      	lsrs	r2, r2, #9
 8000bc8:	e765      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d0d2      	beq.n	8000b74 <__aeabi_fadd+0x1dc>
 8000bce:	2080      	movs	r0, #128	@ 0x80
 8000bd0:	04c0      	lsls	r0, r0, #19
 8000bd2:	4306      	orrs	r6, r0
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dc08      	bgt.n	8000bec <__aeabi_fadd+0x254>
 8000bda:	0030      	movs	r0, r6
 8000bdc:	2420      	movs	r4, #32
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1ae3      	subs	r3, r4, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5c      	subs	r4, r3, #1
 8000be8:	41a3      	sbcs	r3, r4
 8000bea:	4318      	orrs	r0, r3
 8000bec:	464c      	mov	r4, r9
 8000bee:	0015      	movs	r5, r2
 8000bf0:	1a0e      	subs	r6, r1, r0
 8000bf2:	e732      	b.n	8000a5a <__aeabi_fadd+0xc2>
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	40d8      	lsrs	r0, r3
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	4099      	lsls	r1, r3
 8000bfe:	000b      	movs	r3, r1
 8000c00:	1e5a      	subs	r2, r3, #1
 8000c02:	4193      	sbcs	r3, r2
 8000c04:	4303      	orrs	r3, r0
 8000c06:	18f6      	adds	r6, r6, r3
 8000c08:	0173      	lsls	r3, r6, #5
 8000c0a:	d59b      	bpl.n	8000b44 <__aeabi_fadd+0x1ac>
 8000c0c:	3501      	adds	r5, #1
 8000c0e:	2dff      	cmp	r5, #255	@ 0xff
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fadd+0x27c>
 8000c12:	e73e      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c14:	2301      	movs	r3, #1
 8000c16:	494d      	ldr	r1, [pc, #308]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c18:	0872      	lsrs	r2, r6, #1
 8000c1a:	4033      	ands	r3, r6
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	0016      	movs	r6, r2
 8000c22:	0753      	lsls	r3, r2, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c26:	230f      	movs	r3, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c2e:	e72a      	b.n	8000a86 <__aeabi_fadd+0xee>
 8000c30:	0173      	lsls	r3, r6, #5
 8000c32:	d500      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000c34:	e72a      	b.n	8000a8c <__aeabi_fadd+0xf4>
 8000c36:	002b      	movs	r3, r5
 8000c38:	08f7      	lsrs	r7, r6, #3
 8000c3a:	e6f7      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000c3c:	2bff      	cmp	r3, #255	@ 0xff
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_fadd+0x2aa>
 8000c40:	e727      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c42:	1871      	adds	r1, r6, r1
 8000c44:	0849      	lsrs	r1, r1, #1
 8000c46:	074a      	lsls	r2, r1, #29
 8000c48:	d02f      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	2a04      	cmp	r2, #4
 8000c50:	d02b      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c52:	1d0e      	adds	r6, r1, #4
 8000c54:	e6e6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d08d      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000c5a:	2080      	movs	r0, #128	@ 0x80
 8000c5c:	04c0      	lsls	r0, r0, #19
 8000c5e:	4306      	orrs	r6, r0
 8000c60:	2b1b      	cmp	r3, #27
 8000c62:	dd24      	ble.n	8000cae <__aeabi_fadd+0x316>
 8000c64:	0013      	movs	r3, r2
 8000c66:	1d4e      	adds	r6, r1, #5
 8000c68:	e6dc      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c6a:	464c      	mov	r4, r9
 8000c6c:	1b8f      	subs	r7, r1, r6
 8000c6e:	e6f9      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000c70:	464c      	mov	r4, r9
 8000c72:	000e      	movs	r6, r1
 8000c74:	e6d6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d149      	bne.n	8000d0e <__aeabi_fadd+0x376>
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d068      	beq.n	8000d50 <__aeabi_fadd+0x3b8>
 8000c7e:	4667      	mov	r7, ip
 8000c80:	464c      	mov	r4, r9
 8000c82:	e77c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000c84:	1870      	adds	r0, r6, r1
 8000c86:	0143      	lsls	r3, r0, #5
 8000c88:	d574      	bpl.n	8000d74 <__aeabi_fadd+0x3dc>
 8000c8a:	4930      	ldr	r1, [pc, #192]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c8c:	0840      	lsrs	r0, r0, #1
 8000c8e:	4001      	ands	r1, r0
 8000c90:	0743      	lsls	r3, r0, #29
 8000c92:	d009      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c94:	230f      	movs	r3, #15
 8000c96:	4003      	ands	r3, r0
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d005      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	1d0e      	adds	r6, r1, #4
 8000ca0:	e6c0      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	08cf      	lsrs	r7, r1, #3
 8000ca6:	e6c1      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ca8:	2302      	movs	r3, #2
 8000caa:	08cf      	lsrs	r7, r1, #3
 8000cac:	e6be      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cae:	2520      	movs	r5, #32
 8000cb0:	0030      	movs	r0, r6
 8000cb2:	40d8      	lsrs	r0, r3
 8000cb4:	1aeb      	subs	r3, r5, r3
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	0033      	movs	r3, r6
 8000cba:	1e5d      	subs	r5, r3, #1
 8000cbc:	41ab      	sbcs	r3, r5
 8000cbe:	4303      	orrs	r3, r0
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	185e      	adds	r6, r3, r1
 8000cc4:	e7a0      	b.n	8000c08 <__aeabi_fadd+0x270>
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fadd+0x334>
 8000cca:	e765      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000ccc:	464c      	mov	r4, r9
 8000cce:	4667      	mov	r7, ip
 8000cd0:	e6ac      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cd2:	1b8f      	subs	r7, r1, r6
 8000cd4:	017b      	lsls	r3, r7, #5
 8000cd6:	d52e      	bpl.n	8000d36 <__aeabi_fadd+0x39e>
 8000cd8:	01bf      	lsls	r7, r7, #6
 8000cda:	09bf      	lsrs	r7, r7, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f7ff fc27 	bl	8000530 <__clzsi2>
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	464c      	mov	r4, r9
 8000cea:	3501      	adds	r5, #1
 8000cec:	e710      	b.n	8000b10 <__aeabi_fadd+0x178>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fadd+0x35c>
 8000cf2:	e740      	b.n	8000b76 <__aeabi_fadd+0x1de>
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fadd+0x362>
 8000cf8:	e741      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	03db      	lsls	r3, r3, #15
 8000cfe:	429f      	cmp	r7, r3
 8000d00:	d200      	bcs.n	8000d04 <__aeabi_fadd+0x36c>
 8000d02:	e73c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d04:	459c      	cmp	ip, r3
 8000d06:	d300      	bcc.n	8000d0a <__aeabi_fadd+0x372>
 8000d08:	e739      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e737      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fadd+0x37c>
 8000d12:	e734      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	03db      	lsls	r3, r3, #15
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	d200      	bcs.n	8000d1e <__aeabi_fadd+0x386>
 8000d1c:	e72f      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d300      	bcc.n	8000d24 <__aeabi_fadd+0x38c>
 8000d22:	e72c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d24:	464c      	mov	r4, r9
 8000d26:	4667      	mov	r7, ip
 8000d28:	e729      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d2a:	2900      	cmp	r1, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fadd+0x398>
 8000d2e:	e734      	b.n	8000b9a <__aeabi_fadd+0x202>
 8000d30:	2300      	movs	r3, #0
 8000d32:	08cf      	lsrs	r7, r1, #3
 8000d34:	e67a      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d36:	464c      	mov	r4, r9
 8000d38:	2301      	movs	r3, #1
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	e676      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fadd+0x3ac>
 8000d42:	e729      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000d44:	08ff      	lsrs	r7, r7, #3
 8000d46:	e671      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d48:	fbffffff 	.word	0xfbffffff
 8000d4c:	7dffffff 	.word	0x7dffffff
 8000d50:	2280      	movs	r2, #128	@ 0x80
 8000d52:	2400      	movs	r4, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	e69d      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e666      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	08d7      	lsrs	r7, r2, #3
 8000d62:	e663      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d64:	2001      	movs	r0, #1
 8000d66:	0172      	lsls	r2, r6, #5
 8000d68:	d500      	bpl.n	8000d6c <__aeabi_fadd+0x3d4>
 8000d6a:	e6e7      	b.n	8000b3c <__aeabi_fadd+0x1a4>
 8000d6c:	0031      	movs	r1, r6
 8000d6e:	2300      	movs	r3, #0
 8000d70:	08cf      	lsrs	r7, r1, #3
 8000d72:	e65b      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d74:	2301      	movs	r3, #1
 8000d76:	08c7      	lsrs	r7, r0, #3
 8000d78:	e658      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d7a:	46c0      	nop			@ (mov r8, r8)

08000d7c <__aeabi_fdiv>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	4646      	mov	r6, r8
 8000d80:	464f      	mov	r7, r9
 8000d82:	46d6      	mov	lr, sl
 8000d84:	0245      	lsls	r5, r0, #9
 8000d86:	b5c0      	push	{r6, r7, lr}
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0047      	lsls	r7, r0, #1
 8000d8c:	4698      	mov	r8, r3
 8000d8e:	1c0e      	adds	r6, r1, #0
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e3f      	lsrs	r7, r7, #24
 8000d94:	d05b      	beq.n	8000e4e <__aeabi_fdiv+0xd2>
 8000d96:	2fff      	cmp	r7, #255	@ 0xff
 8000d98:	d021      	beq.n	8000dde <__aeabi_fdiv+0x62>
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	00ed      	lsls	r5, r5, #3
 8000d9e:	04db      	lsls	r3, r3, #19
 8000da0:	431d      	orrs	r5, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	4699      	mov	r9, r3
 8000da6:	469a      	mov	sl, r3
 8000da8:	3f7f      	subs	r7, #127	@ 0x7f
 8000daa:	0274      	lsls	r4, r6, #9
 8000dac:	0073      	lsls	r3, r6, #1
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	0e1b      	lsrs	r3, r3, #24
 8000db2:	0ff6      	lsrs	r6, r6, #31
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <__aeabi_fdiv+0x7e>
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d043      	beq.n	8000e44 <__aeabi_fdiv+0xc8>
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	00e4      	lsls	r4, r4, #3
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4314      	orrs	r4, r2
 8000dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc8:	4642      	mov	r2, r8
 8000dca:	1aff      	subs	r7, r7, r3
 8000dcc:	464b      	mov	r3, r9
 8000dce:	4072      	eors	r2, r6
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d900      	bls.n	8000dd6 <__aeabi_fdiv+0x5a>
 8000dd4:	e09d      	b.n	8000f12 <__aeabi_fdiv+0x196>
 8000dd6:	4971      	ldr	r1, [pc, #452]	@ (8000f9c <__aeabi_fdiv+0x220>)
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	58cb      	ldr	r3, [r1, r3]
 8000ddc:	469f      	mov	pc, r3
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d15a      	bne.n	8000e98 <__aeabi_fdiv+0x11c>
 8000de2:	2308      	movs	r3, #8
 8000de4:	4699      	mov	r9, r3
 8000de6:	3b06      	subs	r3, #6
 8000de8:	0274      	lsls	r4, r6, #9
 8000dea:	469a      	mov	sl, r3
 8000dec:	0073      	lsls	r3, r6, #1
 8000dee:	27ff      	movs	r7, #255	@ 0xff
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	0ff6      	lsrs	r6, r6, #31
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1de      	bne.n	8000db8 <__aeabi_fdiv+0x3c>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d13b      	bne.n	8000e76 <__aeabi_fdiv+0xfa>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4642      	mov	r2, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	4072      	eors	r2, r6
 8000e06:	4319      	orrs	r1, r3
 8000e08:	290e      	cmp	r1, #14
 8000e0a:	d818      	bhi.n	8000e3e <__aeabi_fdiv+0xc2>
 8000e0c:	4864      	ldr	r0, [pc, #400]	@ (8000fa0 <__aeabi_fdiv+0x224>)
 8000e0e:	0089      	lsls	r1, r1, #2
 8000e10:	5841      	ldr	r1, [r0, r1]
 8000e12:	468f      	mov	pc, r1
 8000e14:	4653      	mov	r3, sl
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fdiv+0xa0>
 8000e1a:	e0b8      	b.n	8000f8e <__aeabi_fdiv+0x212>
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d06e      	beq.n	8000efe <__aeabi_fdiv+0x182>
 8000e20:	4642      	mov	r2, r8
 8000e22:	002c      	movs	r4, r5
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d140      	bne.n	8000eaa <__aeabi_fdiv+0x12e>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	4310      	orrs	r0, r2
 8000e34:	bce0      	pop	{r5, r6, r7}
 8000e36:	46ba      	mov	sl, r7
 8000e38:	46b1      	mov	r9, r6
 8000e3a:	46a8      	mov	r8, r5
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	20ff      	movs	r0, #255	@ 0xff
 8000e40:	2400      	movs	r4, #0
 8000e42:	e7f3      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000e44:	2c00      	cmp	r4, #0
 8000e46:	d120      	bne.n	8000e8a <__aeabi_fdiv+0x10e>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	3fff      	subs	r7, #255	@ 0xff
 8000e4c:	e7d8      	b.n	8000e00 <__aeabi_fdiv+0x84>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	d105      	bne.n	8000e5e <__aeabi_fdiv+0xe2>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	3b03      	subs	r3, #3
 8000e58:	2700      	movs	r7, #0
 8000e5a:	469a      	mov	sl, r3
 8000e5c:	e7a5      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e5e:	0028      	movs	r0, r5
 8000e60:	f7ff fb66 	bl	8000530 <__clzsi2>
 8000e64:	2776      	movs	r7, #118	@ 0x76
 8000e66:	1f43      	subs	r3, r0, #5
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	427f      	negs	r7, r7
 8000e6e:	4699      	mov	r9, r3
 8000e70:	469a      	mov	sl, r3
 8000e72:	1a3f      	subs	r7, r7, r0
 8000e74:	e799      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	f7ff fb5a 	bl	8000530 <__clzsi2>
 8000e7c:	1f43      	subs	r3, r0, #5
 8000e7e:	409c      	lsls	r4, r3
 8000e80:	2376      	movs	r3, #118	@ 0x76
 8000e82:	425b      	negs	r3, r3
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2000      	movs	r0, #0
 8000e88:	e79e      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4691      	mov	r9, r2
 8000e92:	2003      	movs	r0, #3
 8000e94:	33fc      	adds	r3, #252	@ 0xfc
 8000e96:	e797      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e98:	230c      	movs	r3, #12
 8000e9a:	4699      	mov	r9, r3
 8000e9c:	3b09      	subs	r3, #9
 8000e9e:	27ff      	movs	r7, #255	@ 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e782      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000ea4:	2803      	cmp	r0, #3
 8000ea6:	d02c      	beq.n	8000f02 <__aeabi_fdiv+0x186>
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0038      	movs	r0, r7
 8000eac:	307f      	adds	r0, #127	@ 0x7f
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	dd47      	ble.n	8000f42 <__aeabi_fdiv+0x1c6>
 8000eb2:	0763      	lsls	r3, r4, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4023      	ands	r3, r4
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000ebe:	3404      	adds	r4, #4
 8000ec0:	0123      	lsls	r3, r4, #4
 8000ec2:	d503      	bpl.n	8000ecc <__aeabi_fdiv+0x150>
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <__aeabi_fdiv+0x228>)
 8000ec8:	3080      	adds	r0, #128	@ 0x80
 8000eca:	401c      	ands	r4, r3
 8000ecc:	28fe      	cmp	r0, #254	@ 0xfe
 8000ece:	dcb6      	bgt.n	8000e3e <__aeabi_fdiv+0xc2>
 8000ed0:	01a4      	lsls	r4, r4, #6
 8000ed2:	0a64      	lsrs	r4, r4, #9
 8000ed4:	b2c0      	uxtb	r0, r0
 8000ed6:	e7a9      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ed8:	2480      	movs	r4, #128	@ 0x80
 8000eda:	2200      	movs	r2, #0
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	03e4      	lsls	r4, r4, #15
 8000ee0:	e7a4      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	03db      	lsls	r3, r3, #15
 8000ee6:	421d      	tst	r5, r3
 8000ee8:	d001      	beq.n	8000eee <__aeabi_fdiv+0x172>
 8000eea:	421c      	tst	r4, r3
 8000eec:	d00b      	beq.n	8000f06 <__aeabi_fdiv+0x18a>
 8000eee:	2480      	movs	r4, #128	@ 0x80
 8000ef0:	03e4      	lsls	r4, r4, #15
 8000ef2:	432c      	orrs	r4, r5
 8000ef4:	0264      	lsls	r4, r4, #9
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	20ff      	movs	r0, #255	@ 0xff
 8000efa:	0a64      	lsrs	r4, r4, #9
 8000efc:	e796      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000efe:	4646      	mov	r6, r8
 8000f00:	002c      	movs	r4, r5
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	03db      	lsls	r3, r3, #15
 8000f06:	431c      	orrs	r4, r3
 8000f08:	0264      	lsls	r4, r4, #9
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	20ff      	movs	r0, #255	@ 0xff
 8000f0e:	0a64      	lsrs	r4, r4, #9
 8000f10:	e78c      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f12:	016d      	lsls	r5, r5, #5
 8000f14:	0160      	lsls	r0, r4, #5
 8000f16:	4285      	cmp	r5, r0
 8000f18:	d22d      	bcs.n	8000f76 <__aeabi_fdiv+0x1fa>
 8000f1a:	231b      	movs	r3, #27
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	3f01      	subs	r7, #1
 8000f20:	2601      	movs	r6, #1
 8000f22:	0029      	movs	r1, r5
 8000f24:	0064      	lsls	r4, r4, #1
 8000f26:	006d      	lsls	r5, r5, #1
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	db01      	blt.n	8000f30 <__aeabi_fdiv+0x1b4>
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	d301      	bcc.n	8000f34 <__aeabi_fdiv+0x1b8>
 8000f30:	1a2d      	subs	r5, r5, r0
 8000f32:	4334      	orrs	r4, r6
 8000f34:	3b01      	subs	r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f3      	bne.n	8000f22 <__aeabi_fdiv+0x1a6>
 8000f3a:	1e6b      	subs	r3, r5, #1
 8000f3c:	419d      	sbcs	r5, r3
 8000f3e:	432c      	orrs	r4, r5
 8000f40:	e7b3      	b.n	8000eaa <__aeabi_fdiv+0x12e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	1a1b      	subs	r3, r3, r0
 8000f46:	2b1b      	cmp	r3, #27
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_fdiv+0x1d0>
 8000f4a:	e76d      	b.n	8000e28 <__aeabi_fdiv+0xac>
 8000f4c:	0021      	movs	r1, r4
 8000f4e:	379e      	adds	r7, #158	@ 0x9e
 8000f50:	40d9      	lsrs	r1, r3
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	000b      	movs	r3, r1
 8000f56:	1e61      	subs	r1, r4, #1
 8000f58:	418c      	sbcs	r4, r1
 8000f5a:	4323      	orrs	r3, r4
 8000f5c:	0759      	lsls	r1, r3, #29
 8000f5e:	d004      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f60:	210f      	movs	r1, #15
 8000f62:	4019      	ands	r1, r3
 8000f64:	2904      	cmp	r1, #4
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f68:	3304      	adds	r3, #4
 8000f6a:	0159      	lsls	r1, r3, #5
 8000f6c:	d413      	bmi.n	8000f96 <__aeabi_fdiv+0x21a>
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	2000      	movs	r0, #0
 8000f72:	0a5c      	lsrs	r4, r3, #9
 8000f74:	e75a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f76:	231a      	movs	r3, #26
 8000f78:	2401      	movs	r4, #1
 8000f7a:	1a2d      	subs	r5, r5, r0
 8000f7c:	e7d0      	b.n	8000f20 <__aeabi_fdiv+0x1a4>
 8000f7e:	1e98      	subs	r0, r3, #2
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	4240      	negs	r0, r0
 8000f86:	0032      	movs	r2, r6
 8000f88:	2400      	movs	r4, #0
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f8e:	4642      	mov	r2, r8
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	2400      	movs	r4, #0
 8000f94:	e74a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f96:	2001      	movs	r0, #1
 8000f98:	2400      	movs	r4, #0
 8000f9a:	e747      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f9c:	080214ec 	.word	0x080214ec
 8000fa0:	0802152c 	.word	0x0802152c
 8000fa4:	f7ffffff 	.word	0xf7ffffff

08000fa8 <__eqsf2>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	0042      	lsls	r2, r0, #1
 8000fac:	024e      	lsls	r6, r1, #9
 8000fae:	004c      	lsls	r4, r1, #1
 8000fb0:	0245      	lsls	r5, r0, #9
 8000fb2:	0a6d      	lsrs	r5, r5, #9
 8000fb4:	0e12      	lsrs	r2, r2, #24
 8000fb6:	0fc3      	lsrs	r3, r0, #31
 8000fb8:	0a76      	lsrs	r6, r6, #9
 8000fba:	0e24      	lsrs	r4, r4, #24
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	2aff      	cmp	r2, #255	@ 0xff
 8000fc0:	d010      	beq.n	8000fe4 <__eqsf2+0x3c>
 8000fc2:	2cff      	cmp	r4, #255	@ 0xff
 8000fc4:	d00c      	beq.n	8000fe0 <__eqsf2+0x38>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	42a2      	cmp	r2, r4
 8000fca:	d10a      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fcc:	42b5      	cmp	r5, r6
 8000fce:	d108      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	d00f      	beq.n	8000ff4 <__eqsf2+0x4c>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d104      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd8:	0028      	movs	r0, r5
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	e000      	b.n	8000fe2 <__eqsf2+0x3a>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2cff      	cmp	r4, #255	@ 0xff
 8000fe8:	d1fb      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fea:	4335      	orrs	r5, r6
 8000fec:	d1f9      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fee:	404b      	eors	r3, r1
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	e7f6      	b.n	8000fe2 <__eqsf2+0x3a>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	e7f4      	b.n	8000fe2 <__eqsf2+0x3a>

08000ff8 <__gesf2>:
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	0042      	lsls	r2, r0, #1
 8000ffc:	0244      	lsls	r4, r0, #9
 8000ffe:	024d      	lsls	r5, r1, #9
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0048      	lsls	r0, r1, #1
 8001004:	0a64      	lsrs	r4, r4, #9
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	0a6d      	lsrs	r5, r5, #9
 800100a:	0e00      	lsrs	r0, r0, #24
 800100c:	0fc9      	lsrs	r1, r1, #31
 800100e:	2aff      	cmp	r2, #255	@ 0xff
 8001010:	d018      	beq.n	8001044 <__gesf2+0x4c>
 8001012:	28ff      	cmp	r0, #255	@ 0xff
 8001014:	d00a      	beq.n	800102c <__gesf2+0x34>
 8001016:	2a00      	cmp	r2, #0
 8001018:	d11e      	bne.n	8001058 <__gesf2+0x60>
 800101a:	2800      	cmp	r0, #0
 800101c:	d10a      	bne.n	8001034 <__gesf2+0x3c>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d029      	beq.n	8001076 <__gesf2+0x7e>
 8001022:	2c00      	cmp	r4, #0
 8001024:	d12d      	bne.n	8001082 <__gesf2+0x8a>
 8001026:	0048      	lsls	r0, r1, #1
 8001028:	3801      	subs	r0, #1
 800102a:	bd30      	pop	{r4, r5, pc}
 800102c:	2d00      	cmp	r5, #0
 800102e:	d125      	bne.n	800107c <__gesf2+0x84>
 8001030:	2a00      	cmp	r2, #0
 8001032:	d101      	bne.n	8001038 <__gesf2+0x40>
 8001034:	2c00      	cmp	r4, #0
 8001036:	d0f6      	beq.n	8001026 <__gesf2+0x2e>
 8001038:	428b      	cmp	r3, r1
 800103a:	d019      	beq.n	8001070 <__gesf2+0x78>
 800103c:	2001      	movs	r0, #1
 800103e:	425b      	negs	r3, r3
 8001040:	4318      	orrs	r0, r3
 8001042:	e7f2      	b.n	800102a <__gesf2+0x32>
 8001044:	2c00      	cmp	r4, #0
 8001046:	d119      	bne.n	800107c <__gesf2+0x84>
 8001048:	28ff      	cmp	r0, #255	@ 0xff
 800104a:	d1f7      	bne.n	800103c <__gesf2+0x44>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d115      	bne.n	800107c <__gesf2+0x84>
 8001050:	2000      	movs	r0, #0
 8001052:	428b      	cmp	r3, r1
 8001054:	d1f2      	bne.n	800103c <__gesf2+0x44>
 8001056:	e7e8      	b.n	800102a <__gesf2+0x32>
 8001058:	2800      	cmp	r0, #0
 800105a:	d0ef      	beq.n	800103c <__gesf2+0x44>
 800105c:	428b      	cmp	r3, r1
 800105e:	d1ed      	bne.n	800103c <__gesf2+0x44>
 8001060:	4282      	cmp	r2, r0
 8001062:	dceb      	bgt.n	800103c <__gesf2+0x44>
 8001064:	db04      	blt.n	8001070 <__gesf2+0x78>
 8001066:	42ac      	cmp	r4, r5
 8001068:	d8e8      	bhi.n	800103c <__gesf2+0x44>
 800106a:	2000      	movs	r0, #0
 800106c:	42ac      	cmp	r4, r5
 800106e:	d2dc      	bcs.n	800102a <__gesf2+0x32>
 8001070:	0058      	lsls	r0, r3, #1
 8001072:	3801      	subs	r0, #1
 8001074:	e7d9      	b.n	800102a <__gesf2+0x32>
 8001076:	2c00      	cmp	r4, #0
 8001078:	d0d7      	beq.n	800102a <__gesf2+0x32>
 800107a:	e7df      	b.n	800103c <__gesf2+0x44>
 800107c:	2002      	movs	r0, #2
 800107e:	4240      	negs	r0, r0
 8001080:	e7d3      	b.n	800102a <__gesf2+0x32>
 8001082:	428b      	cmp	r3, r1
 8001084:	d1da      	bne.n	800103c <__gesf2+0x44>
 8001086:	e7ee      	b.n	8001066 <__gesf2+0x6e>

08001088 <__lesf2>:
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	0042      	lsls	r2, r0, #1
 800108c:	0244      	lsls	r4, r0, #9
 800108e:	024d      	lsls	r5, r1, #9
 8001090:	0fc3      	lsrs	r3, r0, #31
 8001092:	0048      	lsls	r0, r1, #1
 8001094:	0a64      	lsrs	r4, r4, #9
 8001096:	0e12      	lsrs	r2, r2, #24
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	0e00      	lsrs	r0, r0, #24
 800109c:	0fc9      	lsrs	r1, r1, #31
 800109e:	2aff      	cmp	r2, #255	@ 0xff
 80010a0:	d017      	beq.n	80010d2 <__lesf2+0x4a>
 80010a2:	28ff      	cmp	r0, #255	@ 0xff
 80010a4:	d00a      	beq.n	80010bc <__lesf2+0x34>
 80010a6:	2a00      	cmp	r2, #0
 80010a8:	d11b      	bne.n	80010e2 <__lesf2+0x5a>
 80010aa:	2800      	cmp	r0, #0
 80010ac:	d10a      	bne.n	80010c4 <__lesf2+0x3c>
 80010ae:	2d00      	cmp	r5, #0
 80010b0:	d01d      	beq.n	80010ee <__lesf2+0x66>
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d12d      	bne.n	8001112 <__lesf2+0x8a>
 80010b6:	0048      	lsls	r0, r1, #1
 80010b8:	3801      	subs	r0, #1
 80010ba:	e011      	b.n	80010e0 <__lesf2+0x58>
 80010bc:	2d00      	cmp	r5, #0
 80010be:	d10e      	bne.n	80010de <__lesf2+0x56>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d101      	bne.n	80010c8 <__lesf2+0x40>
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d0f6      	beq.n	80010b6 <__lesf2+0x2e>
 80010c8:	428b      	cmp	r3, r1
 80010ca:	d10c      	bne.n	80010e6 <__lesf2+0x5e>
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	3801      	subs	r0, #1
 80010d0:	e006      	b.n	80010e0 <__lesf2+0x58>
 80010d2:	2c00      	cmp	r4, #0
 80010d4:	d103      	bne.n	80010de <__lesf2+0x56>
 80010d6:	28ff      	cmp	r0, #255	@ 0xff
 80010d8:	d105      	bne.n	80010e6 <__lesf2+0x5e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	d015      	beq.n	800110a <__lesf2+0x82>
 80010de:	2002      	movs	r0, #2
 80010e0:	bd30      	pop	{r4, r5, pc}
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d106      	bne.n	80010f4 <__lesf2+0x6c>
 80010e6:	2001      	movs	r0, #1
 80010e8:	425b      	negs	r3, r3
 80010ea:	4318      	orrs	r0, r3
 80010ec:	e7f8      	b.n	80010e0 <__lesf2+0x58>
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d0f6      	beq.n	80010e0 <__lesf2+0x58>
 80010f2:	e7f8      	b.n	80010e6 <__lesf2+0x5e>
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d1f6      	bne.n	80010e6 <__lesf2+0x5e>
 80010f8:	4282      	cmp	r2, r0
 80010fa:	dcf4      	bgt.n	80010e6 <__lesf2+0x5e>
 80010fc:	dbe6      	blt.n	80010cc <__lesf2+0x44>
 80010fe:	42ac      	cmp	r4, r5
 8001100:	d8f1      	bhi.n	80010e6 <__lesf2+0x5e>
 8001102:	2000      	movs	r0, #0
 8001104:	42ac      	cmp	r4, r5
 8001106:	d2eb      	bcs.n	80010e0 <__lesf2+0x58>
 8001108:	e7e0      	b.n	80010cc <__lesf2+0x44>
 800110a:	2000      	movs	r0, #0
 800110c:	428b      	cmp	r3, r1
 800110e:	d1ea      	bne.n	80010e6 <__lesf2+0x5e>
 8001110:	e7e6      	b.n	80010e0 <__lesf2+0x58>
 8001112:	428b      	cmp	r3, r1
 8001114:	d1e7      	bne.n	80010e6 <__lesf2+0x5e>
 8001116:	e7f2      	b.n	80010fe <__lesf2+0x76>

08001118 <__aeabi_fmul>:
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	464f      	mov	r7, r9
 800111c:	4646      	mov	r6, r8
 800111e:	46d6      	mov	lr, sl
 8001120:	0044      	lsls	r4, r0, #1
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0246      	lsls	r6, r0, #9
 8001126:	1c0f      	adds	r7, r1, #0
 8001128:	0a76      	lsrs	r6, r6, #9
 800112a:	0e24      	lsrs	r4, r4, #24
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	2c00      	cmp	r4, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fmul+0x1c>
 8001132:	e0da      	b.n	80012ea <__aeabi_fmul+0x1d2>
 8001134:	2cff      	cmp	r4, #255	@ 0xff
 8001136:	d074      	beq.n	8001222 <__aeabi_fmul+0x10a>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	00f6      	lsls	r6, r6, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	431e      	orrs	r6, r3
 8001140:	2300      	movs	r3, #0
 8001142:	4699      	mov	r9, r3
 8001144:	469a      	mov	sl, r3
 8001146:	3c7f      	subs	r4, #127	@ 0x7f
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	0fff      	lsrs	r7, r7, #31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d074      	beq.n	8001242 <__aeabi_fmul+0x12a>
 8001158:	2bff      	cmp	r3, #255	@ 0xff
 800115a:	d100      	bne.n	800115e <__aeabi_fmul+0x46>
 800115c:	e08e      	b.n	800127c <__aeabi_fmul+0x164>
 800115e:	4642      	mov	r2, r8
 8001160:	2180      	movs	r1, #128	@ 0x80
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	04c9      	lsls	r1, r1, #19
 8001166:	4311      	orrs	r1, r2
 8001168:	3b7f      	subs	r3, #127	@ 0x7f
 800116a:	002a      	movs	r2, r5
 800116c:	18e4      	adds	r4, r4, r3
 800116e:	464b      	mov	r3, r9
 8001170:	407a      	eors	r2, r7
 8001172:	4688      	mov	r8, r1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dc75      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 800117a:	464b      	mov	r3, r9
 800117c:	2000      	movs	r0, #0
 800117e:	2b02      	cmp	r3, #2
 8001180:	dd0f      	ble.n	80011a2 <__aeabi_fmul+0x8a>
 8001182:	4649      	mov	r1, r9
 8001184:	2301      	movs	r3, #1
 8001186:	408b      	lsls	r3, r1
 8001188:	21a6      	movs	r1, #166	@ 0xa6
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	420b      	tst	r3, r1
 800118e:	d169      	bne.n	8001264 <__aeabi_fmul+0x14c>
 8001190:	2190      	movs	r1, #144	@ 0x90
 8001192:	0089      	lsls	r1, r1, #2
 8001194:	420b      	tst	r3, r1
 8001196:	d000      	beq.n	800119a <__aeabi_fmul+0x82>
 8001198:	e100      	b.n	800139c <__aeabi_fmul+0x284>
 800119a:	2188      	movs	r1, #136	@ 0x88
 800119c:	4219      	tst	r1, r3
 800119e:	d000      	beq.n	80011a2 <__aeabi_fmul+0x8a>
 80011a0:	e0f5      	b.n	800138e <__aeabi_fmul+0x276>
 80011a2:	4641      	mov	r1, r8
 80011a4:	0409      	lsls	r1, r1, #16
 80011a6:	0c09      	lsrs	r1, r1, #16
 80011a8:	4643      	mov	r3, r8
 80011aa:	0008      	movs	r0, r1
 80011ac:	0c35      	lsrs	r5, r6, #16
 80011ae:	0436      	lsls	r6, r6, #16
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	0c36      	lsrs	r6, r6, #16
 80011b4:	4370      	muls	r0, r6
 80011b6:	4369      	muls	r1, r5
 80011b8:	435e      	muls	r6, r3
 80011ba:	435d      	muls	r5, r3
 80011bc:	1876      	adds	r6, r6, r1
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	199b      	adds	r3, r3, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d903      	bls.n	80011ce <__aeabi_fmul+0xb6>
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	468c      	mov	ip, r1
 80011cc:	4465      	add	r5, ip
 80011ce:	0400      	lsls	r0, r0, #16
 80011d0:	0419      	lsls	r1, r3, #16
 80011d2:	0c00      	lsrs	r0, r0, #16
 80011d4:	1809      	adds	r1, r1, r0
 80011d6:	018e      	lsls	r6, r1, #6
 80011d8:	1e70      	subs	r0, r6, #1
 80011da:	4186      	sbcs	r6, r0
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	0e89      	lsrs	r1, r1, #26
 80011e0:	195b      	adds	r3, r3, r5
 80011e2:	430e      	orrs	r6, r1
 80011e4:	019b      	lsls	r3, r3, #6
 80011e6:	431e      	orrs	r6, r3
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	d46c      	bmi.n	80012c6 <__aeabi_fmul+0x1ae>
 80011ec:	0023      	movs	r3, r4
 80011ee:	337f      	adds	r3, #127	@ 0x7f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fmul+0xde>
 80011f4:	e0b1      	b.n	800135a <__aeabi_fmul+0x242>
 80011f6:	0015      	movs	r5, r2
 80011f8:	0771      	lsls	r1, r6, #29
 80011fa:	d00b      	beq.n	8001214 <__aeabi_fmul+0xfc>
 80011fc:	200f      	movs	r0, #15
 80011fe:	0021      	movs	r1, r4
 8001200:	4030      	ands	r0, r6
 8001202:	2804      	cmp	r0, #4
 8001204:	d006      	beq.n	8001214 <__aeabi_fmul+0xfc>
 8001206:	3604      	adds	r6, #4
 8001208:	0132      	lsls	r2, r6, #4
 800120a:	d503      	bpl.n	8001214 <__aeabi_fmul+0xfc>
 800120c:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <__aeabi_fmul+0x2b0>)
 800120e:	401e      	ands	r6, r3
 8001210:	000b      	movs	r3, r1
 8001212:	3380      	adds	r3, #128	@ 0x80
 8001214:	2bfe      	cmp	r3, #254	@ 0xfe
 8001216:	dd00      	ble.n	800121a <__aeabi_fmul+0x102>
 8001218:	e0bd      	b.n	8001396 <__aeabi_fmul+0x27e>
 800121a:	01b2      	lsls	r2, r6, #6
 800121c:	0a52      	lsrs	r2, r2, #9
 800121e:	b2db      	uxtb	r3, r3
 8001220:	e048      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001222:	2e00      	cmp	r6, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fmul+0x110>
 8001226:	e092      	b.n	800134e <__aeabi_fmul+0x236>
 8001228:	2308      	movs	r3, #8
 800122a:	4699      	mov	r9, r3
 800122c:	3b06      	subs	r3, #6
 800122e:	469a      	mov	sl, r3
 8001230:	027b      	lsls	r3, r7, #9
 8001232:	0a5b      	lsrs	r3, r3, #9
 8001234:	4698      	mov	r8, r3
 8001236:	007b      	lsls	r3, r7, #1
 8001238:	24ff      	movs	r4, #255	@ 0xff
 800123a:	0e1b      	lsrs	r3, r3, #24
 800123c:	0fff      	lsrs	r7, r7, #31
 800123e:	2b00      	cmp	r3, #0
 8001240:	d18a      	bne.n	8001158 <__aeabi_fmul+0x40>
 8001242:	4642      	mov	r2, r8
 8001244:	2a00      	cmp	r2, #0
 8001246:	d164      	bne.n	8001312 <__aeabi_fmul+0x1fa>
 8001248:	4649      	mov	r1, r9
 800124a:	3201      	adds	r2, #1
 800124c:	4311      	orrs	r1, r2
 800124e:	4689      	mov	r9, r1
 8001250:	290a      	cmp	r1, #10
 8001252:	dc08      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001254:	407d      	eors	r5, r7
 8001256:	2001      	movs	r0, #1
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	2902      	cmp	r1, #2
 800125c:	dc91      	bgt.n	8001182 <__aeabi_fmul+0x6a>
 800125e:	0015      	movs	r5, r2
 8001260:	2200      	movs	r2, #0
 8001262:	e027      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001264:	0015      	movs	r5, r2
 8001266:	4653      	mov	r3, sl
 8001268:	2b02      	cmp	r3, #2
 800126a:	d100      	bne.n	800126e <__aeabi_fmul+0x156>
 800126c:	e093      	b.n	8001396 <__aeabi_fmul+0x27e>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d01a      	beq.n	80012a8 <__aeabi_fmul+0x190>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12c      	bne.n	80012d0 <__aeabi_fmul+0x1b8>
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	e01b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800127c:	4643      	mov	r3, r8
 800127e:	34ff      	adds	r4, #255	@ 0xff
 8001280:	2b00      	cmp	r3, #0
 8001282:	d055      	beq.n	8001330 <__aeabi_fmul+0x218>
 8001284:	2103      	movs	r1, #3
 8001286:	464b      	mov	r3, r9
 8001288:	430b      	orrs	r3, r1
 800128a:	0019      	movs	r1, r3
 800128c:	2b0a      	cmp	r3, #10
 800128e:	dc00      	bgt.n	8001292 <__aeabi_fmul+0x17a>
 8001290:	e092      	b.n	80013b8 <__aeabi_fmul+0x2a0>
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d000      	beq.n	8001298 <__aeabi_fmul+0x180>
 8001296:	e08c      	b.n	80013b2 <__aeabi_fmul+0x29a>
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	03d2      	lsls	r2, r2, #15
 800129c:	4216      	tst	r6, r2
 800129e:	d003      	beq.n	80012a8 <__aeabi_fmul+0x190>
 80012a0:	4643      	mov	r3, r8
 80012a2:	4213      	tst	r3, r2
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fmul+0x190>
 80012a6:	e07d      	b.n	80013a4 <__aeabi_fmul+0x28c>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	03d2      	lsls	r2, r2, #15
 80012ac:	4332      	orrs	r2, r6
 80012ae:	0252      	lsls	r2, r2, #9
 80012b0:	0a52      	lsrs	r2, r2, #9
 80012b2:	23ff      	movs	r3, #255	@ 0xff
 80012b4:	05d8      	lsls	r0, r3, #23
 80012b6:	07ed      	lsls	r5, r5, #31
 80012b8:	4310      	orrs	r0, r2
 80012ba:	4328      	orrs	r0, r5
 80012bc:	bce0      	pop	{r5, r6, r7}
 80012be:	46ba      	mov	sl, r7
 80012c0:	46b1      	mov	r9, r6
 80012c2:	46a8      	mov	r8, r5
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2301      	movs	r3, #1
 80012c8:	0015      	movs	r5, r2
 80012ca:	0871      	lsrs	r1, r6, #1
 80012cc:	401e      	ands	r6, r3
 80012ce:	430e      	orrs	r6, r1
 80012d0:	0023      	movs	r3, r4
 80012d2:	3380      	adds	r3, #128	@ 0x80
 80012d4:	1c61      	adds	r1, r4, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dd41      	ble.n	800135e <__aeabi_fmul+0x246>
 80012da:	0772      	lsls	r2, r6, #29
 80012dc:	d094      	beq.n	8001208 <__aeabi_fmul+0xf0>
 80012de:	220f      	movs	r2, #15
 80012e0:	4032      	ands	r2, r6
 80012e2:	2a04      	cmp	r2, #4
 80012e4:	d000      	beq.n	80012e8 <__aeabi_fmul+0x1d0>
 80012e6:	e78e      	b.n	8001206 <__aeabi_fmul+0xee>
 80012e8:	e78e      	b.n	8001208 <__aeabi_fmul+0xf0>
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d105      	bne.n	80012fa <__aeabi_fmul+0x1e2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	3b03      	subs	r3, #3
 80012f4:	2400      	movs	r4, #0
 80012f6:	469a      	mov	sl, r3
 80012f8:	e726      	b.n	8001148 <__aeabi_fmul+0x30>
 80012fa:	0030      	movs	r0, r6
 80012fc:	f7ff f918 	bl	8000530 <__clzsi2>
 8001300:	2476      	movs	r4, #118	@ 0x76
 8001302:	1f43      	subs	r3, r0, #5
 8001304:	409e      	lsls	r6, r3
 8001306:	2300      	movs	r3, #0
 8001308:	4264      	negs	r4, r4
 800130a:	4699      	mov	r9, r3
 800130c:	469a      	mov	sl, r3
 800130e:	1a24      	subs	r4, r4, r0
 8001310:	e71a      	b.n	8001148 <__aeabi_fmul+0x30>
 8001312:	4640      	mov	r0, r8
 8001314:	f7ff f90c 	bl	8000530 <__clzsi2>
 8001318:	464b      	mov	r3, r9
 800131a:	1a24      	subs	r4, r4, r0
 800131c:	3c76      	subs	r4, #118	@ 0x76
 800131e:	2b0a      	cmp	r3, #10
 8001320:	dca1      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001322:	4643      	mov	r3, r8
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	407d      	eors	r5, r7
 800132a:	4698      	mov	r8, r3
 800132c:	b2ea      	uxtb	r2, r5
 800132e:	e724      	b.n	800117a <__aeabi_fmul+0x62>
 8001330:	464a      	mov	r2, r9
 8001332:	3302      	adds	r3, #2
 8001334:	4313      	orrs	r3, r2
 8001336:	002a      	movs	r2, r5
 8001338:	407a      	eors	r2, r7
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	2b0a      	cmp	r3, #10
 800133e:	dc92      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001340:	4649      	mov	r1, r9
 8001342:	0015      	movs	r5, r2
 8001344:	2900      	cmp	r1, #0
 8001346:	d026      	beq.n	8001396 <__aeabi_fmul+0x27e>
 8001348:	4699      	mov	r9, r3
 800134a:	2002      	movs	r0, #2
 800134c:	e719      	b.n	8001182 <__aeabi_fmul+0x6a>
 800134e:	230c      	movs	r3, #12
 8001350:	4699      	mov	r9, r3
 8001352:	3b09      	subs	r3, #9
 8001354:	24ff      	movs	r4, #255	@ 0xff
 8001356:	469a      	mov	sl, r3
 8001358:	e6f6      	b.n	8001148 <__aeabi_fmul+0x30>
 800135a:	0015      	movs	r5, r2
 800135c:	0021      	movs	r1, r4
 800135e:	2201      	movs	r2, #1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b1b      	cmp	r3, #27
 8001364:	dd00      	ble.n	8001368 <__aeabi_fmul+0x250>
 8001366:	e786      	b.n	8001276 <__aeabi_fmul+0x15e>
 8001368:	319e      	adds	r1, #158	@ 0x9e
 800136a:	0032      	movs	r2, r6
 800136c:	408e      	lsls	r6, r1
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e73      	subs	r3, r6, #1
 8001372:	419e      	sbcs	r6, r3
 8001374:	4332      	orrs	r2, r6
 8001376:	0753      	lsls	r3, r2, #29
 8001378:	d004      	beq.n	8001384 <__aeabi_fmul+0x26c>
 800137a:	230f      	movs	r3, #15
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fmul+0x26c>
 8001382:	3204      	adds	r2, #4
 8001384:	0153      	lsls	r3, r2, #5
 8001386:	d510      	bpl.n	80013aa <__aeabi_fmul+0x292>
 8001388:	2301      	movs	r3, #1
 800138a:	2200      	movs	r2, #0
 800138c:	e792      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800138e:	003d      	movs	r5, r7
 8001390:	4646      	mov	r6, r8
 8001392:	4682      	mov	sl, r0
 8001394:	e767      	b.n	8001266 <__aeabi_fmul+0x14e>
 8001396:	23ff      	movs	r3, #255	@ 0xff
 8001398:	2200      	movs	r2, #0
 800139a:	e78b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	2500      	movs	r5, #0
 80013a0:	03d2      	lsls	r2, r2, #15
 80013a2:	e786      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013a4:	003d      	movs	r5, r7
 80013a6:	431a      	orrs	r2, r3
 80013a8:	e783      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013aa:	0192      	lsls	r2, r2, #6
 80013ac:	2300      	movs	r3, #0
 80013ae:	0a52      	lsrs	r2, r2, #9
 80013b0:	e780      	b.n	80012b4 <__aeabi_fmul+0x19c>
 80013b2:	003d      	movs	r5, r7
 80013b4:	4646      	mov	r6, r8
 80013b6:	e777      	b.n	80012a8 <__aeabi_fmul+0x190>
 80013b8:	002a      	movs	r2, r5
 80013ba:	2301      	movs	r3, #1
 80013bc:	407a      	eors	r2, r7
 80013be:	408b      	lsls	r3, r1
 80013c0:	2003      	movs	r0, #3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	e6e9      	b.n	800119a <__aeabi_fmul+0x82>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	f7ffffff 	.word	0xf7ffffff

080013cc <__aeabi_fsub>:
 80013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ce:	4647      	mov	r7, r8
 80013d0:	46ce      	mov	lr, r9
 80013d2:	0243      	lsls	r3, r0, #9
 80013d4:	b580      	push	{r7, lr}
 80013d6:	0a5f      	lsrs	r7, r3, #9
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	0045      	lsls	r5, r0, #1
 80013dc:	004a      	lsls	r2, r1, #1
 80013de:	469c      	mov	ip, r3
 80013e0:	024b      	lsls	r3, r1, #9
 80013e2:	0fc4      	lsrs	r4, r0, #31
 80013e4:	0fce      	lsrs	r6, r1, #31
 80013e6:	0e2d      	lsrs	r5, r5, #24
 80013e8:	0a58      	lsrs	r0, r3, #9
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	0999      	lsrs	r1, r3, #6
 80013ee:	2aff      	cmp	r2, #255	@ 0xff
 80013f0:	d06b      	beq.n	80014ca <__aeabi_fsub+0xfe>
 80013f2:	2301      	movs	r3, #1
 80013f4:	405e      	eors	r6, r3
 80013f6:	1aab      	subs	r3, r5, r2
 80013f8:	42b4      	cmp	r4, r6
 80013fa:	d04b      	beq.n	8001494 <__aeabi_fsub+0xc8>
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_fsub+0x36>
 8001400:	e0ff      	b.n	8001602 <__aeabi_fsub+0x236>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d100      	bne.n	8001408 <__aeabi_fsub+0x3c>
 8001406:	e088      	b.n	800151a <__aeabi_fsub+0x14e>
 8001408:	2dff      	cmp	r5, #255	@ 0xff
 800140a:	d100      	bne.n	800140e <__aeabi_fsub+0x42>
 800140c:	e0ef      	b.n	80015ee <__aeabi_fsub+0x222>
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	04d2      	lsls	r2, r2, #19
 8001412:	4311      	orrs	r1, r2
 8001414:	2001      	movs	r0, #1
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc08      	bgt.n	800142c <__aeabi_fsub+0x60>
 800141a:	0008      	movs	r0, r1
 800141c:	2220      	movs	r2, #32
 800141e:	40d8      	lsrs	r0, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	4099      	lsls	r1, r3
 8001424:	000b      	movs	r3, r1
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	4193      	sbcs	r3, r2
 800142a:	4318      	orrs	r0, r3
 800142c:	4663      	mov	r3, ip
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	4663      	mov	r3, ip
 8001434:	015b      	lsls	r3, r3, #5
 8001436:	d400      	bmi.n	800143a <__aeabi_fsub+0x6e>
 8001438:	e0cd      	b.n	80015d6 <__aeabi_fsub+0x20a>
 800143a:	4663      	mov	r3, ip
 800143c:	019f      	lsls	r7, r3, #6
 800143e:	09bf      	lsrs	r7, r7, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f7ff f875 	bl	8000530 <__clzsi2>
 8001446:	003b      	movs	r3, r7
 8001448:	3805      	subs	r0, #5
 800144a:	4083      	lsls	r3, r0
 800144c:	4285      	cmp	r5, r0
 800144e:	dc00      	bgt.n	8001452 <__aeabi_fsub+0x86>
 8001450:	e0a2      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001452:	4ab7      	ldr	r2, [pc, #732]	@ (8001730 <__aeabi_fsub+0x364>)
 8001454:	1a2d      	subs	r5, r5, r0
 8001456:	401a      	ands	r2, r3
 8001458:	4694      	mov	ip, r2
 800145a:	075a      	lsls	r2, r3, #29
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x94>
 800145e:	e0c3      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001460:	220f      	movs	r2, #15
 8001462:	4013      	ands	r3, r2
 8001464:	2b04      	cmp	r3, #4
 8001466:	d100      	bne.n	800146a <__aeabi_fsub+0x9e>
 8001468:	e0be      	b.n	80015e8 <__aeabi_fsub+0x21c>
 800146a:	2304      	movs	r3, #4
 800146c:	4698      	mov	r8, r3
 800146e:	44c4      	add	ip, r8
 8001470:	4663      	mov	r3, ip
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	d400      	bmi.n	8001478 <__aeabi_fsub+0xac>
 8001476:	e0b7      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001478:	1c68      	adds	r0, r5, #1
 800147a:	2dfe      	cmp	r5, #254	@ 0xfe
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0xb4>
 800147e:	e0a5      	b.n	80015cc <__aeabi_fsub+0x200>
 8001480:	20ff      	movs	r0, #255	@ 0xff
 8001482:	2200      	movs	r2, #0
 8001484:	05c0      	lsls	r0, r0, #23
 8001486:	4310      	orrs	r0, r2
 8001488:	07e4      	lsls	r4, r4, #31
 800148a:	4320      	orrs	r0, r4
 800148c:	bcc0      	pop	{r6, r7}
 800148e:	46b9      	mov	r9, r7
 8001490:	46b0      	mov	r8, r6
 8001492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001494:	2b00      	cmp	r3, #0
 8001496:	dc00      	bgt.n	800149a <__aeabi_fsub+0xce>
 8001498:	e1eb      	b.n	8001872 <__aeabi_fsub+0x4a6>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d046      	beq.n	800152c <__aeabi_fsub+0x160>
 800149e:	2dff      	cmp	r5, #255	@ 0xff
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0xd8>
 80014a2:	e0a4      	b.n	80015ee <__aeabi_fsub+0x222>
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	04d2      	lsls	r2, r2, #19
 80014a8:	4311      	orrs	r1, r2
 80014aa:	2b1b      	cmp	r3, #27
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_fsub+0xe4>
 80014ae:	e0fb      	b.n	80016a8 <__aeabi_fsub+0x2dc>
 80014b0:	2305      	movs	r3, #5
 80014b2:	4698      	mov	r8, r3
 80014b4:	002b      	movs	r3, r5
 80014b6:	44c4      	add	ip, r8
 80014b8:	4662      	mov	r2, ip
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	2bff      	cmp	r3, #255	@ 0xff
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0xf6>
 80014c0:	e095      	b.n	80015ee <__aeabi_fsub+0x222>
 80014c2:	027a      	lsls	r2, r7, #9
 80014c4:	0a52      	lsrs	r2, r2, #9
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	e7dc      	b.n	8001484 <__aeabi_fsub+0xb8>
 80014ca:	002b      	movs	r3, r5
 80014cc:	3bff      	subs	r3, #255	@ 0xff
 80014ce:	4699      	mov	r9, r3
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d118      	bne.n	8001506 <__aeabi_fsub+0x13a>
 80014d4:	2301      	movs	r3, #1
 80014d6:	405e      	eors	r6, r3
 80014d8:	42b4      	cmp	r4, r6
 80014da:	d100      	bne.n	80014de <__aeabi_fsub+0x112>
 80014dc:	e0ca      	b.n	8001674 <__aeabi_fsub+0x2a8>
 80014de:	464b      	mov	r3, r9
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02d      	beq.n	8001540 <__aeabi_fsub+0x174>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d000      	beq.n	80014ea <__aeabi_fsub+0x11e>
 80014e8:	e13c      	b.n	8001764 <__aeabi_fsub+0x398>
 80014ea:	23ff      	movs	r3, #255	@ 0xff
 80014ec:	4664      	mov	r4, ip
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x128>
 80014f2:	e15f      	b.n	80017b4 <__aeabi_fsub+0x3e8>
 80014f4:	1e5d      	subs	r5, r3, #1
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x130>
 80014fa:	e174      	b.n	80017e6 <__aeabi_fsub+0x41a>
 80014fc:	0034      	movs	r4, r6
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d074      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001502:	002b      	movs	r3, r5
 8001504:	e103      	b.n	800170e <__aeabi_fsub+0x342>
 8001506:	42b4      	cmp	r4, r6
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x140>
 800150a:	e09c      	b.n	8001646 <__aeabi_fsub+0x27a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <__aeabi_fsub+0x174>
 8001510:	2d00      	cmp	r5, #0
 8001512:	d0ea      	beq.n	80014ea <__aeabi_fsub+0x11e>
 8001514:	0007      	movs	r7, r0
 8001516:	0034      	movs	r4, r6
 8001518:	e06c      	b.n	80015f4 <__aeabi_fsub+0x228>
 800151a:	2900      	cmp	r1, #0
 800151c:	d0cc      	beq.n	80014b8 <__aeabi_fsub+0xec>
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d02b      	beq.n	800157c <__aeabi_fsub+0x1b0>
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d062      	beq.n	80015ee <__aeabi_fsub+0x222>
 8001528:	0013      	movs	r3, r2
 800152a:	e773      	b.n	8001414 <__aeabi_fsub+0x48>
 800152c:	2900      	cmp	r1, #0
 800152e:	d0c3      	beq.n	80014b8 <__aeabi_fsub+0xec>
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x16c>
 8001536:	e11e      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001538:	2bff      	cmp	r3, #255	@ 0xff
 800153a:	d058      	beq.n	80015ee <__aeabi_fsub+0x222>
 800153c:	0013      	movs	r3, r2
 800153e:	e7b4      	b.n	80014aa <__aeabi_fsub+0xde>
 8001540:	22fe      	movs	r2, #254	@ 0xfe
 8001542:	1c6b      	adds	r3, r5, #1
 8001544:	421a      	tst	r2, r3
 8001546:	d10d      	bne.n	8001564 <__aeabi_fsub+0x198>
 8001548:	2d00      	cmp	r5, #0
 800154a:	d060      	beq.n	800160e <__aeabi_fsub+0x242>
 800154c:	4663      	mov	r3, ip
 800154e:	2b00      	cmp	r3, #0
 8001550:	d000      	beq.n	8001554 <__aeabi_fsub+0x188>
 8001552:	e120      	b.n	8001796 <__aeabi_fsub+0x3ca>
 8001554:	2900      	cmp	r1, #0
 8001556:	d000      	beq.n	800155a <__aeabi_fsub+0x18e>
 8001558:	e128      	b.n	80017ac <__aeabi_fsub+0x3e0>
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	2400      	movs	r4, #0
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	03d2      	lsls	r2, r2, #15
 8001562:	e78f      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001564:	4663      	mov	r3, ip
 8001566:	1a5f      	subs	r7, r3, r1
 8001568:	017b      	lsls	r3, r7, #5
 800156a:	d500      	bpl.n	800156e <__aeabi_fsub+0x1a2>
 800156c:	e0fe      	b.n	800176c <__aeabi_fsub+0x3a0>
 800156e:	2f00      	cmp	r7, #0
 8001570:	d000      	beq.n	8001574 <__aeabi_fsub+0x1a8>
 8001572:	e765      	b.n	8001440 <__aeabi_fsub+0x74>
 8001574:	2400      	movs	r4, #0
 8001576:	2000      	movs	r0, #0
 8001578:	2200      	movs	r2, #0
 800157a:	e783      	b.n	8001484 <__aeabi_fsub+0xb8>
 800157c:	4663      	mov	r3, ip
 800157e:	1a59      	subs	r1, r3, r1
 8001580:	014b      	lsls	r3, r1, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fsub+0x1ba>
 8001584:	e119      	b.n	80017ba <__aeabi_fsub+0x3ee>
 8001586:	018f      	lsls	r7, r1, #6
 8001588:	09bf      	lsrs	r7, r7, #6
 800158a:	0038      	movs	r0, r7
 800158c:	f7fe ffd0 	bl	8000530 <__clzsi2>
 8001590:	003b      	movs	r3, r7
 8001592:	3805      	subs	r0, #5
 8001594:	4083      	lsls	r3, r0
 8001596:	2501      	movs	r5, #1
 8001598:	2220      	movs	r2, #32
 800159a:	1b40      	subs	r0, r0, r5
 800159c:	3001      	adds	r0, #1
 800159e:	1a12      	subs	r2, r2, r0
 80015a0:	0019      	movs	r1, r3
 80015a2:	4093      	lsls	r3, r2
 80015a4:	40c1      	lsrs	r1, r0
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	4319      	orrs	r1, r3
 80015ac:	468c      	mov	ip, r1
 80015ae:	1e0b      	subs	r3, r1, #0
 80015b0:	d0e1      	beq.n	8001576 <__aeabi_fsub+0x1aa>
 80015b2:	075b      	lsls	r3, r3, #29
 80015b4:	d100      	bne.n	80015b8 <__aeabi_fsub+0x1ec>
 80015b6:	e152      	b.n	800185e <__aeabi_fsub+0x492>
 80015b8:	230f      	movs	r3, #15
 80015ba:	2500      	movs	r5, #0
 80015bc:	400b      	ands	r3, r1
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d000      	beq.n	80015c4 <__aeabi_fsub+0x1f8>
 80015c2:	e752      	b.n	800146a <__aeabi_fsub+0x9e>
 80015c4:	2001      	movs	r0, #1
 80015c6:	014a      	lsls	r2, r1, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x200>
 80015ca:	e092      	b.n	80016f2 <__aeabi_fsub+0x326>
 80015cc:	b2c0      	uxtb	r0, r0
 80015ce:	4663      	mov	r3, ip
 80015d0:	019a      	lsls	r2, r3, #6
 80015d2:	0a52      	lsrs	r2, r2, #9
 80015d4:	e756      	b.n	8001484 <__aeabi_fsub+0xb8>
 80015d6:	4663      	mov	r3, ip
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d005      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015dc:	230f      	movs	r3, #15
 80015de:	4662      	mov	r2, ip
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d000      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015e6:	e740      	b.n	800146a <__aeabi_fsub+0x9e>
 80015e8:	002b      	movs	r3, r5
 80015ea:	e765      	b.n	80014b8 <__aeabi_fsub+0xec>
 80015ec:	0007      	movs	r7, r0
 80015ee:	2f00      	cmp	r7, #0
 80015f0:	d100      	bne.n	80015f4 <__aeabi_fsub+0x228>
 80015f2:	e745      	b.n	8001480 <__aeabi_fsub+0xb4>
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	03d2      	lsls	r2, r2, #15
 80015f8:	433a      	orrs	r2, r7
 80015fa:	0252      	lsls	r2, r2, #9
 80015fc:	20ff      	movs	r0, #255	@ 0xff
 80015fe:	0a52      	lsrs	r2, r2, #9
 8001600:	e740      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d179      	bne.n	80016fa <__aeabi_fsub+0x32e>
 8001606:	22fe      	movs	r2, #254	@ 0xfe
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	421a      	tst	r2, r3
 800160c:	d1aa      	bne.n	8001564 <__aeabi_fsub+0x198>
 800160e:	4663      	mov	r3, ip
 8001610:	2b00      	cmp	r3, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_fsub+0x24a>
 8001614:	e0f5      	b.n	8001802 <__aeabi_fsub+0x436>
 8001616:	2900      	cmp	r1, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x250>
 800161a:	e0d1      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 800161c:	1a5f      	subs	r7, r3, r1
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	04db      	lsls	r3, r3, #19
 8001622:	421f      	tst	r7, r3
 8001624:	d100      	bne.n	8001628 <__aeabi_fsub+0x25c>
 8001626:	e10e      	b.n	8001846 <__aeabi_fsub+0x47a>
 8001628:	4662      	mov	r2, ip
 800162a:	2401      	movs	r4, #1
 800162c:	1a8a      	subs	r2, r1, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2000      	movs	r0, #0
 8001632:	4034      	ands	r4, r6
 8001634:	2a00      	cmp	r2, #0
 8001636:	d100      	bne.n	800163a <__aeabi_fsub+0x26e>
 8001638:	e724      	b.n	8001484 <__aeabi_fsub+0xb8>
 800163a:	2001      	movs	r0, #1
 800163c:	421a      	tst	r2, r3
 800163e:	d1c6      	bne.n	80015ce <__aeabi_fsub+0x202>
 8001640:	2300      	movs	r3, #0
 8001642:	08d7      	lsrs	r7, r2, #3
 8001644:	e73d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d017      	beq.n	800167a <__aeabi_fsub+0x2ae>
 800164a:	2d00      	cmp	r5, #0
 800164c:	d000      	beq.n	8001650 <__aeabi_fsub+0x284>
 800164e:	e0af      	b.n	80017b0 <__aeabi_fsub+0x3e4>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	4665      	mov	r5, ip
 8001654:	2d00      	cmp	r5, #0
 8001656:	d100      	bne.n	800165a <__aeabi_fsub+0x28e>
 8001658:	e0ad      	b.n	80017b6 <__aeabi_fsub+0x3ea>
 800165a:	1e5e      	subs	r6, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d100      	bne.n	8001662 <__aeabi_fsub+0x296>
 8001660:	e089      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d0c2      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001666:	2e1b      	cmp	r6, #27
 8001668:	dc00      	bgt.n	800166c <__aeabi_fsub+0x2a0>
 800166a:	e0ab      	b.n	80017c4 <__aeabi_fsub+0x3f8>
 800166c:	1d4b      	adds	r3, r1, #5
 800166e:	469c      	mov	ip, r3
 8001670:	0013      	movs	r3, r2
 8001672:	e721      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001674:	464b      	mov	r3, r9
 8001676:	2b00      	cmp	r3, #0
 8001678:	d170      	bne.n	800175c <__aeabi_fsub+0x390>
 800167a:	22fe      	movs	r2, #254	@ 0xfe
 800167c:	1c6b      	adds	r3, r5, #1
 800167e:	421a      	tst	r2, r3
 8001680:	d15e      	bne.n	8001740 <__aeabi_fsub+0x374>
 8001682:	2d00      	cmp	r5, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001686:	e0c3      	b.n	8001810 <__aeabi_fsub+0x444>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x2c4>
 800168e:	e0d0      	b.n	8001832 <__aeabi_fsub+0x466>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x2ca>
 8001694:	e094      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 8001696:	000a      	movs	r2, r1
 8001698:	4462      	add	r2, ip
 800169a:	0153      	lsls	r3, r2, #5
 800169c:	d400      	bmi.n	80016a0 <__aeabi_fsub+0x2d4>
 800169e:	e0d8      	b.n	8001852 <__aeabi_fsub+0x486>
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	2001      	movs	r0, #1
 80016a4:	0a52      	lsrs	r2, r2, #9
 80016a6:	e6ed      	b.n	8001484 <__aeabi_fsub+0xb8>
 80016a8:	0008      	movs	r0, r1
 80016aa:	2220      	movs	r2, #32
 80016ac:	40d8      	lsrs	r0, r3
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4099      	lsls	r1, r3
 80016b2:	000b      	movs	r3, r1
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	4193      	sbcs	r3, r2
 80016b8:	4303      	orrs	r3, r0
 80016ba:	449c      	add	ip, r3
 80016bc:	4663      	mov	r3, ip
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	d589      	bpl.n	80015d6 <__aeabi_fsub+0x20a>
 80016c2:	3501      	adds	r5, #1
 80016c4:	2dff      	cmp	r5, #255	@ 0xff
 80016c6:	d100      	bne.n	80016ca <__aeabi_fsub+0x2fe>
 80016c8:	e6da      	b.n	8001480 <__aeabi_fsub+0xb4>
 80016ca:	4662      	mov	r2, ip
 80016cc:	2301      	movs	r3, #1
 80016ce:	4919      	ldr	r1, [pc, #100]	@ (8001734 <__aeabi_fsub+0x368>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	400a      	ands	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	4694      	mov	ip, r2
 80016dc:	075b      	lsls	r3, r3, #29
 80016de:	d004      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d000      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e8:	e6bf      	b.n	800146a <__aeabi_fsub+0x9e>
 80016ea:	4663      	mov	r3, ip
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_fsub+0x326>
 80016f0:	e6c2      	b.n	8001478 <__aeabi_fsub+0xac>
 80016f2:	4663      	mov	r3, ip
 80016f4:	08df      	lsrs	r7, r3, #3
 80016f6:	002b      	movs	r3, r5
 80016f8:	e6e3      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80016fa:	1b53      	subs	r3, r2, r5
 80016fc:	2d00      	cmp	r5, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_fsub+0x336>
 8001700:	e6f4      	b.n	80014ec <__aeabi_fsub+0x120>
 8001702:	2080      	movs	r0, #128	@ 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	04c0      	lsls	r0, r0, #19
 8001708:	4304      	orrs	r4, r0
 800170a:	46a4      	mov	ip, r4
 800170c:	0034      	movs	r4, r6
 800170e:	2001      	movs	r0, #1
 8001710:	2b1b      	cmp	r3, #27
 8001712:	dc09      	bgt.n	8001728 <__aeabi_fsub+0x35c>
 8001714:	2520      	movs	r5, #32
 8001716:	4660      	mov	r0, ip
 8001718:	40d8      	lsrs	r0, r3
 800171a:	1aeb      	subs	r3, r5, r3
 800171c:	4665      	mov	r5, ip
 800171e:	409d      	lsls	r5, r3
 8001720:	002b      	movs	r3, r5
 8001722:	1e5d      	subs	r5, r3, #1
 8001724:	41ab      	sbcs	r3, r5
 8001726:	4318      	orrs	r0, r3
 8001728:	1a0b      	subs	r3, r1, r0
 800172a:	469c      	mov	ip, r3
 800172c:	0015      	movs	r5, r2
 800172e:	e680      	b.n	8001432 <__aeabi_fsub+0x66>
 8001730:	fbffffff 	.word	0xfbffffff
 8001734:	7dffffff 	.word	0x7dffffff
 8001738:	22fe      	movs	r2, #254	@ 0xfe
 800173a:	1c6b      	adds	r3, r5, #1
 800173c:	4213      	tst	r3, r2
 800173e:	d0a3      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d100      	bne.n	8001746 <__aeabi_fsub+0x37a>
 8001744:	e69c      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001746:	4461      	add	r1, ip
 8001748:	0849      	lsrs	r1, r1, #1
 800174a:	074a      	lsls	r2, r1, #29
 800174c:	d049      	beq.n	80017e2 <__aeabi_fsub+0x416>
 800174e:	220f      	movs	r2, #15
 8001750:	400a      	ands	r2, r1
 8001752:	2a04      	cmp	r2, #4
 8001754:	d045      	beq.n	80017e2 <__aeabi_fsub+0x416>
 8001756:	1d0a      	adds	r2, r1, #4
 8001758:	4694      	mov	ip, r2
 800175a:	e6ad      	b.n	80014b8 <__aeabi_fsub+0xec>
 800175c:	2d00      	cmp	r5, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_fsub+0x396>
 8001760:	e776      	b.n	8001650 <__aeabi_fsub+0x284>
 8001762:	e68d      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001764:	0034      	movs	r4, r6
 8001766:	20ff      	movs	r0, #255	@ 0xff
 8001768:	2200      	movs	r2, #0
 800176a:	e68b      	b.n	8001484 <__aeabi_fsub+0xb8>
 800176c:	4663      	mov	r3, ip
 800176e:	2401      	movs	r4, #1
 8001770:	1acf      	subs	r7, r1, r3
 8001772:	4034      	ands	r4, r6
 8001774:	e664      	b.n	8001440 <__aeabi_fsub+0x74>
 8001776:	4461      	add	r1, ip
 8001778:	014b      	lsls	r3, r1, #5
 800177a:	d56d      	bpl.n	8001858 <__aeabi_fsub+0x48c>
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	4944      	ldr	r1, [pc, #272]	@ (8001890 <__aeabi_fsub+0x4c4>)
 8001780:	4001      	ands	r1, r0
 8001782:	0743      	lsls	r3, r0, #29
 8001784:	d02c      	beq.n	80017e0 <__aeabi_fsub+0x414>
 8001786:	230f      	movs	r3, #15
 8001788:	4003      	ands	r3, r0
 800178a:	2b04      	cmp	r3, #4
 800178c:	d028      	beq.n	80017e0 <__aeabi_fsub+0x414>
 800178e:	1d0b      	adds	r3, r1, #4
 8001790:	469c      	mov	ip, r3
 8001792:	2302      	movs	r3, #2
 8001794:	e690      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001796:	2900      	cmp	r1, #0
 8001798:	d100      	bne.n	800179c <__aeabi_fsub+0x3d0>
 800179a:	e72b      	b.n	80015f4 <__aeabi_fsub+0x228>
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	03db      	lsls	r3, r3, #15
 80017a0:	429f      	cmp	r7, r3
 80017a2:	d200      	bcs.n	80017a6 <__aeabi_fsub+0x3da>
 80017a4:	e726      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017a6:	4298      	cmp	r0, r3
 80017a8:	d300      	bcc.n	80017ac <__aeabi_fsub+0x3e0>
 80017aa:	e723      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017ac:	2401      	movs	r4, #1
 80017ae:	4034      	ands	r4, r6
 80017b0:	0007      	movs	r7, r0
 80017b2:	e71f      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017b4:	0034      	movs	r4, r6
 80017b6:	468c      	mov	ip, r1
 80017b8:	e67e      	b.n	80014b8 <__aeabi_fsub+0xec>
 80017ba:	2301      	movs	r3, #1
 80017bc:	08cf      	lsrs	r7, r1, #3
 80017be:	e680      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c0:	2300      	movs	r3, #0
 80017c2:	e67e      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c4:	2020      	movs	r0, #32
 80017c6:	4665      	mov	r5, ip
 80017c8:	1b80      	subs	r0, r0, r6
 80017ca:	4085      	lsls	r5, r0
 80017cc:	4663      	mov	r3, ip
 80017ce:	0028      	movs	r0, r5
 80017d0:	40f3      	lsrs	r3, r6
 80017d2:	1e45      	subs	r5, r0, #1
 80017d4:	41a8      	sbcs	r0, r5
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469c      	mov	ip, r3
 80017da:	0015      	movs	r5, r2
 80017dc:	448c      	add	ip, r1
 80017de:	e76d      	b.n	80016bc <__aeabi_fsub+0x2f0>
 80017e0:	2302      	movs	r3, #2
 80017e2:	08cf      	lsrs	r7, r1, #3
 80017e4:	e66d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017e6:	1b0f      	subs	r7, r1, r4
 80017e8:	017b      	lsls	r3, r7, #5
 80017ea:	d528      	bpl.n	800183e <__aeabi_fsub+0x472>
 80017ec:	01bf      	lsls	r7, r7, #6
 80017ee:	09bf      	lsrs	r7, r7, #6
 80017f0:	0038      	movs	r0, r7
 80017f2:	f7fe fe9d 	bl	8000530 <__clzsi2>
 80017f6:	003b      	movs	r3, r7
 80017f8:	3805      	subs	r0, #5
 80017fa:	4083      	lsls	r3, r0
 80017fc:	0034      	movs	r4, r6
 80017fe:	2501      	movs	r5, #1
 8001800:	e6ca      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001802:	2900      	cmp	r1, #0
 8001804:	d100      	bne.n	8001808 <__aeabi_fsub+0x43c>
 8001806:	e6b5      	b.n	8001574 <__aeabi_fsub+0x1a8>
 8001808:	2401      	movs	r4, #1
 800180a:	0007      	movs	r7, r0
 800180c:	4034      	ands	r4, r6
 800180e:	e658      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001810:	4663      	mov	r3, ip
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_fsub+0x44c>
 8001816:	e6e9      	b.n	80015ec <__aeabi_fsub+0x220>
 8001818:	2900      	cmp	r1, #0
 800181a:	d100      	bne.n	800181e <__aeabi_fsub+0x452>
 800181c:	e6ea      	b.n	80015f4 <__aeabi_fsub+0x228>
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	03db      	lsls	r3, r3, #15
 8001822:	429f      	cmp	r7, r3
 8001824:	d200      	bcs.n	8001828 <__aeabi_fsub+0x45c>
 8001826:	e6e5      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001828:	4298      	cmp	r0, r3
 800182a:	d300      	bcc.n	800182e <__aeabi_fsub+0x462>
 800182c:	e6e2      	b.n	80015f4 <__aeabi_fsub+0x228>
 800182e:	0007      	movs	r7, r0
 8001830:	e6e0      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001832:	2900      	cmp	r1, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_fsub+0x46c>
 8001836:	e69e      	b.n	8001576 <__aeabi_fsub+0x1aa>
 8001838:	2300      	movs	r3, #0
 800183a:	08cf      	lsrs	r7, r1, #3
 800183c:	e641      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800183e:	0034      	movs	r4, r6
 8001840:	2301      	movs	r3, #1
 8001842:	08ff      	lsrs	r7, r7, #3
 8001844:	e63d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001846:	2f00      	cmp	r7, #0
 8001848:	d100      	bne.n	800184c <__aeabi_fsub+0x480>
 800184a:	e693      	b.n	8001574 <__aeabi_fsub+0x1a8>
 800184c:	2300      	movs	r3, #0
 800184e:	08ff      	lsrs	r7, r7, #3
 8001850:	e637      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001852:	2300      	movs	r3, #0
 8001854:	08d7      	lsrs	r7, r2, #3
 8001856:	e634      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001858:	2301      	movs	r3, #1
 800185a:	08cf      	lsrs	r7, r1, #3
 800185c:	e631      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800185e:	2280      	movs	r2, #128	@ 0x80
 8001860:	000b      	movs	r3, r1
 8001862:	04d2      	lsls	r2, r2, #19
 8001864:	2001      	movs	r0, #1
 8001866:	4013      	ands	r3, r2
 8001868:	4211      	tst	r1, r2
 800186a:	d000      	beq.n	800186e <__aeabi_fsub+0x4a2>
 800186c:	e6ae      	b.n	80015cc <__aeabi_fsub+0x200>
 800186e:	08cf      	lsrs	r7, r1, #3
 8001870:	e627      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_fsub+0x4ac>
 8001876:	e75f      	b.n	8001738 <__aeabi_fsub+0x36c>
 8001878:	1b56      	subs	r6, r2, r5
 800187a:	2d00      	cmp	r5, #0
 800187c:	d101      	bne.n	8001882 <__aeabi_fsub+0x4b6>
 800187e:	0033      	movs	r3, r6
 8001880:	e6e7      	b.n	8001652 <__aeabi_fsub+0x286>
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	4660      	mov	r0, ip
 8001886:	04db      	lsls	r3, r3, #19
 8001888:	4318      	orrs	r0, r3
 800188a:	4684      	mov	ip, r0
 800188c:	e6eb      	b.n	8001666 <__aeabi_fsub+0x29a>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	7dffffff 	.word	0x7dffffff

08001894 <__aeabi_fcmpun>:
 8001894:	0243      	lsls	r3, r0, #9
 8001896:	024a      	lsls	r2, r1, #9
 8001898:	0040      	lsls	r0, r0, #1
 800189a:	0049      	lsls	r1, r1, #1
 800189c:	0a5b      	lsrs	r3, r3, #9
 800189e:	0a52      	lsrs	r2, r2, #9
 80018a0:	0e09      	lsrs	r1, r1, #24
 80018a2:	0e00      	lsrs	r0, r0, #24
 80018a4:	28ff      	cmp	r0, #255	@ 0xff
 80018a6:	d006      	beq.n	80018b6 <__aeabi_fcmpun+0x22>
 80018a8:	2000      	movs	r0, #0
 80018aa:	29ff      	cmp	r1, #255	@ 0xff
 80018ac:	d102      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018ae:	1e53      	subs	r3, r2, #1
 80018b0:	419a      	sbcs	r2, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	4770      	bx	lr
 80018b6:	38fe      	subs	r0, #254	@ 0xfe
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018bc:	e7f4      	b.n	80018a8 <__aeabi_fcmpun+0x14>
 80018be:	46c0      	nop			@ (mov r8, r8)

080018c0 <__aeabi_f2iz>:
 80018c0:	0241      	lsls	r1, r0, #9
 80018c2:	0042      	lsls	r2, r0, #1
 80018c4:	0fc3      	lsrs	r3, r0, #31
 80018c6:	0a49      	lsrs	r1, r1, #9
 80018c8:	2000      	movs	r0, #0
 80018ca:	0e12      	lsrs	r2, r2, #24
 80018cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80018ce:	dd03      	ble.n	80018d8 <__aeabi_f2iz+0x18>
 80018d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80018d2:	dd02      	ble.n	80018da <__aeabi_f2iz+0x1a>
 80018d4:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <__aeabi_f2iz+0x3c>)
 80018d6:	1898      	adds	r0, r3, r2
 80018d8:	4770      	bx	lr
 80018da:	2080      	movs	r0, #128	@ 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a95      	cmp	r2, #149	@ 0x95
 80018e2:	dc07      	bgt.n	80018f4 <__aeabi_f2iz+0x34>
 80018e4:	2096      	movs	r0, #150	@ 0x96
 80018e6:	1a82      	subs	r2, r0, r2
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	4248      	negs	r0, r1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <__aeabi_f2iz+0x18>
 80018f0:	0008      	movs	r0, r1
 80018f2:	e7f1      	b.n	80018d8 <__aeabi_f2iz+0x18>
 80018f4:	3a96      	subs	r2, #150	@ 0x96
 80018f6:	4091      	lsls	r1, r2
 80018f8:	e7f7      	b.n	80018ea <__aeabi_f2iz+0x2a>
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	7fffffff 	.word	0x7fffffff

08001900 <__aeabi_i2f>:
 8001900:	b570      	push	{r4, r5, r6, lr}
 8001902:	2800      	cmp	r0, #0
 8001904:	d012      	beq.n	800192c <__aeabi_i2f+0x2c>
 8001906:	17c3      	asrs	r3, r0, #31
 8001908:	18c5      	adds	r5, r0, r3
 800190a:	405d      	eors	r5, r3
 800190c:	0fc4      	lsrs	r4, r0, #31
 800190e:	0028      	movs	r0, r5
 8001910:	f7fe fe0e 	bl	8000530 <__clzsi2>
 8001914:	239e      	movs	r3, #158	@ 0x9e
 8001916:	1a1b      	subs	r3, r3, r0
 8001918:	2b96      	cmp	r3, #150	@ 0x96
 800191a:	dc0f      	bgt.n	800193c <__aeabi_i2f+0x3c>
 800191c:	2808      	cmp	r0, #8
 800191e:	d038      	beq.n	8001992 <__aeabi_i2f+0x92>
 8001920:	3808      	subs	r0, #8
 8001922:	4085      	lsls	r5, r0
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	0a6d      	lsrs	r5, r5, #9
 8001928:	b2d8      	uxtb	r0, r3
 800192a:	e002      	b.n	8001932 <__aeabi_i2f+0x32>
 800192c:	2400      	movs	r4, #0
 800192e:	2000      	movs	r0, #0
 8001930:	2500      	movs	r5, #0
 8001932:	05c0      	lsls	r0, r0, #23
 8001934:	4328      	orrs	r0, r5
 8001936:	07e4      	lsls	r4, r4, #31
 8001938:	4320      	orrs	r0, r4
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	2b99      	cmp	r3, #153	@ 0x99
 800193e:	dc14      	bgt.n	800196a <__aeabi_i2f+0x6a>
 8001940:	1f42      	subs	r2, r0, #5
 8001942:	4095      	lsls	r5, r2
 8001944:	002a      	movs	r2, r5
 8001946:	4915      	ldr	r1, [pc, #84]	@ (800199c <__aeabi_i2f+0x9c>)
 8001948:	4011      	ands	r1, r2
 800194a:	0755      	lsls	r5, r2, #29
 800194c:	d01c      	beq.n	8001988 <__aeabi_i2f+0x88>
 800194e:	250f      	movs	r5, #15
 8001950:	402a      	ands	r2, r5
 8001952:	2a04      	cmp	r2, #4
 8001954:	d018      	beq.n	8001988 <__aeabi_i2f+0x88>
 8001956:	3104      	adds	r1, #4
 8001958:	08ca      	lsrs	r2, r1, #3
 800195a:	0149      	lsls	r1, r1, #5
 800195c:	d515      	bpl.n	800198a <__aeabi_i2f+0x8a>
 800195e:	239f      	movs	r3, #159	@ 0x9f
 8001960:	0252      	lsls	r2, r2, #9
 8001962:	1a18      	subs	r0, r3, r0
 8001964:	0a55      	lsrs	r5, r2, #9
 8001966:	b2c0      	uxtb	r0, r0
 8001968:	e7e3      	b.n	8001932 <__aeabi_i2f+0x32>
 800196a:	2205      	movs	r2, #5
 800196c:	0029      	movs	r1, r5
 800196e:	1a12      	subs	r2, r2, r0
 8001970:	40d1      	lsrs	r1, r2
 8001972:	0002      	movs	r2, r0
 8001974:	321b      	adds	r2, #27
 8001976:	4095      	lsls	r5, r2
 8001978:	002a      	movs	r2, r5
 800197a:	1e55      	subs	r5, r2, #1
 800197c:	41aa      	sbcs	r2, r5
 800197e:	430a      	orrs	r2, r1
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__aeabi_i2f+0x9c>)
 8001982:	4011      	ands	r1, r2
 8001984:	0755      	lsls	r5, r2, #29
 8001986:	d1e2      	bne.n	800194e <__aeabi_i2f+0x4e>
 8001988:	08ca      	lsrs	r2, r1, #3
 800198a:	0252      	lsls	r2, r2, #9
 800198c:	0a55      	lsrs	r5, r2, #9
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	e7cf      	b.n	8001932 <__aeabi_i2f+0x32>
 8001992:	026d      	lsls	r5, r5, #9
 8001994:	0a6d      	lsrs	r5, r5, #9
 8001996:	308e      	adds	r0, #142	@ 0x8e
 8001998:	e7cb      	b.n	8001932 <__aeabi_i2f+0x32>
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	fbffffff 	.word	0xfbffffff

080019a0 <__aeabi_ui2f>:
 80019a0:	b510      	push	{r4, lr}
 80019a2:	1e04      	subs	r4, r0, #0
 80019a4:	d00d      	beq.n	80019c2 <__aeabi_ui2f+0x22>
 80019a6:	f7fe fdc3 	bl	8000530 <__clzsi2>
 80019aa:	239e      	movs	r3, #158	@ 0x9e
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	2b96      	cmp	r3, #150	@ 0x96
 80019b0:	dc0c      	bgt.n	80019cc <__aeabi_ui2f+0x2c>
 80019b2:	2808      	cmp	r0, #8
 80019b4:	d034      	beq.n	8001a20 <__aeabi_ui2f+0x80>
 80019b6:	3808      	subs	r0, #8
 80019b8:	4084      	lsls	r4, r0
 80019ba:	0264      	lsls	r4, r4, #9
 80019bc:	0a64      	lsrs	r4, r4, #9
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	e001      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019c2:	2000      	movs	r0, #0
 80019c4:	2400      	movs	r4, #0
 80019c6:	05c0      	lsls	r0, r0, #23
 80019c8:	4320      	orrs	r0, r4
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	2b99      	cmp	r3, #153	@ 0x99
 80019ce:	dc13      	bgt.n	80019f8 <__aeabi_ui2f+0x58>
 80019d0:	1f42      	subs	r2, r0, #5
 80019d2:	4094      	lsls	r4, r2
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <__aeabi_ui2f+0x88>)
 80019d6:	4022      	ands	r2, r4
 80019d8:	0761      	lsls	r1, r4, #29
 80019da:	d01c      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019dc:	210f      	movs	r1, #15
 80019de:	4021      	ands	r1, r4
 80019e0:	2904      	cmp	r1, #4
 80019e2:	d018      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019e4:	3204      	adds	r2, #4
 80019e6:	08d4      	lsrs	r4, r2, #3
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	d515      	bpl.n	8001a18 <__aeabi_ui2f+0x78>
 80019ec:	239f      	movs	r3, #159	@ 0x9f
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	1a18      	subs	r0, r3, r0
 80019f2:	0a64      	lsrs	r4, r4, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e7e6      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019f8:	0002      	movs	r2, r0
 80019fa:	0021      	movs	r1, r4
 80019fc:	321b      	adds	r2, #27
 80019fe:	4091      	lsls	r1, r2
 8001a00:	000a      	movs	r2, r1
 8001a02:	1e51      	subs	r1, r2, #1
 8001a04:	418a      	sbcs	r2, r1
 8001a06:	2105      	movs	r1, #5
 8001a08:	1a09      	subs	r1, r1, r0
 8001a0a:	40cc      	lsrs	r4, r1
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4a06      	ldr	r2, [pc, #24]	@ (8001a28 <__aeabi_ui2f+0x88>)
 8001a10:	4022      	ands	r2, r4
 8001a12:	0761      	lsls	r1, r4, #29
 8001a14:	d1e2      	bne.n	80019dc <__aeabi_ui2f+0x3c>
 8001a16:	08d4      	lsrs	r4, r2, #3
 8001a18:	0264      	lsls	r4, r4, #9
 8001a1a:	0a64      	lsrs	r4, r4, #9
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	e7d2      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0a64      	lsrs	r4, r4, #9
 8001a24:	308e      	adds	r0, #142	@ 0x8e
 8001a26:	e7ce      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a28:	fbffffff 	.word	0xfbffffff

08001a2c <__aeabi_dadd>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	464f      	mov	r7, r9
 8001a30:	4646      	mov	r6, r8
 8001a32:	46d6      	mov	lr, sl
 8001a34:	b5c0      	push	{r6, r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	9000      	str	r0, [sp, #0]
 8001a3a:	9101      	str	r1, [sp, #4]
 8001a3c:	030e      	lsls	r6, r1, #12
 8001a3e:	004c      	lsls	r4, r1, #1
 8001a40:	0fcd      	lsrs	r5, r1, #31
 8001a42:	0a71      	lsrs	r1, r6, #9
 8001a44:	9e00      	ldr	r6, [sp, #0]
 8001a46:	005f      	lsls	r7, r3, #1
 8001a48:	0f76      	lsrs	r6, r6, #29
 8001a4a:	430e      	orrs	r6, r1
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	00c9      	lsls	r1, r1, #3
 8001a54:	4689      	mov	r9, r1
 8001a56:	0319      	lsls	r1, r3, #12
 8001a58:	0d7b      	lsrs	r3, r7, #21
 8001a5a:	4698      	mov	r8, r3
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	0a49      	lsrs	r1, r1, #9
 8001a60:	0fdb      	lsrs	r3, r3, #31
 8001a62:	469c      	mov	ip, r3
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	9a00      	ldr	r2, [sp, #0]
 8001a68:	0f5b      	lsrs	r3, r3, #29
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	1a61      	subs	r1, r4, r1
 8001a74:	4565      	cmp	r5, ip
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x4e>
 8001a78:	e0a6      	b.n	8001bc8 <__aeabi_dadd+0x19c>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	dd72      	ble.n	8001b64 <__aeabi_dadd+0x138>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x5a>
 8001a84:	e0dd      	b.n	8001c42 <__aeabi_dadd+0x216>
 8001a86:	4fcc      	ldr	r7, [pc, #816]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001a88:	42bc      	cmp	r4, r7
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x62>
 8001a8c:	e19a      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc17      	bgt.n	8001ac4 <__aeabi_dadd+0x98>
 8001a94:	2780      	movs	r7, #128	@ 0x80
 8001a96:	043f      	lsls	r7, r7, #16
 8001a98:	433b      	orrs	r3, r7
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x74>
 8001a9e:	e1dd      	b.n	8001e5c <__aeabi_dadd+0x430>
 8001aa0:	2720      	movs	r7, #32
 8001aa2:	1a78      	subs	r0, r7, r1
 8001aa4:	001f      	movs	r7, r3
 8001aa6:	4087      	lsls	r7, r0
 8001aa8:	46ba      	mov	sl, r7
 8001aaa:	0017      	movs	r7, r2
 8001aac:	40cf      	lsrs	r7, r1
 8001aae:	4684      	mov	ip, r0
 8001ab0:	0038      	movs	r0, r7
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	4660      	mov	r0, ip
 8001ab8:	4082      	lsls	r2, r0
 8001aba:	40cb      	lsrs	r3, r1
 8001abc:	1e50      	subs	r0, r2, #1
 8001abe:	4182      	sbcs	r2, r0
 8001ac0:	1af6      	subs	r6, r6, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	464b      	mov	r3, r9
 8001ac6:	1bdf      	subs	r7, r3, r7
 8001ac8:	45b9      	cmp	r9, r7
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1a36      	subs	r6, r6, r0
 8001ad0:	0233      	lsls	r3, r6, #8
 8001ad2:	d400      	bmi.n	8001ad6 <__aeabi_dadd+0xaa>
 8001ad4:	e0ff      	b.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001ad6:	0276      	lsls	r6, r6, #9
 8001ad8:	0a76      	lsrs	r6, r6, #9
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dadd+0xb4>
 8001ade:	e13c      	b.n	8001d5a <__aeabi_dadd+0x32e>
 8001ae0:	0030      	movs	r0, r6
 8001ae2:	f7fe fd25 	bl	8000530 <__clzsi2>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	3b08      	subs	r3, #8
 8001aea:	2120      	movs	r1, #32
 8001aec:	0038      	movs	r0, r7
 8001aee:	1aca      	subs	r2, r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	409e      	lsls	r6, r3
 8001af4:	0002      	movs	r2, r0
 8001af6:	409f      	lsls	r7, r3
 8001af8:	4332      	orrs	r2, r6
 8001afa:	429c      	cmp	r4, r3
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dadd+0xd4>
 8001afe:	e1a6      	b.n	8001e4e <__aeabi_dadd+0x422>
 8001b00:	1b18      	subs	r0, r3, r4
 8001b02:	3001      	adds	r0, #1
 8001b04:	1a09      	subs	r1, r1, r0
 8001b06:	003e      	movs	r6, r7
 8001b08:	408f      	lsls	r7, r1
 8001b0a:	40c6      	lsrs	r6, r0
 8001b0c:	1e7b      	subs	r3, r7, #1
 8001b0e:	419f      	sbcs	r7, r3
 8001b10:	0013      	movs	r3, r2
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4337      	orrs	r7, r6
 8001b16:	431f      	orrs	r7, r3
 8001b18:	40c2      	lsrs	r2, r0
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0016      	movs	r6, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0xfa>
 8001b24:	e1df      	b.n	8001ee6 <__aeabi_dadd+0x4ba>
 8001b26:	077b      	lsls	r3, r7, #29
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x100>
 8001b2a:	e332      	b.n	8002192 <__aeabi_dadd+0x766>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	003a      	movs	r2, r7
 8001b30:	403b      	ands	r3, r7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d004      	beq.n	8001b40 <__aeabi_dadd+0x114>
 8001b36:	1d3a      	adds	r2, r7, #4
 8001b38:	42ba      	cmp	r2, r7
 8001b3a:	41bf      	sbcs	r7, r7
 8001b3c:	427f      	negs	r7, r7
 8001b3e:	19f6      	adds	r6, r6, r7
 8001b40:	0233      	lsls	r3, r6, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dadd+0x11a>
 8001b44:	e323      	b.n	800218e <__aeabi_dadd+0x762>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b48:	3401      	adds	r4, #1
 8001b4a:	429c      	cmp	r4, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x124>
 8001b4e:	e0b4      	b.n	8001cba <__aeabi_dadd+0x28e>
 8001b50:	4b9a      	ldr	r3, [pc, #616]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001b52:	0564      	lsls	r4, r4, #21
 8001b54:	401e      	ands	r6, r3
 8001b56:	0d64      	lsrs	r4, r4, #21
 8001b58:	0777      	lsls	r7, r6, #29
 8001b5a:	08d2      	lsrs	r2, r2, #3
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	4317      	orrs	r7, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	e0ac      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001b64:	2900      	cmp	r1, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x13e>
 8001b68:	e07e      	b.n	8001c68 <__aeabi_dadd+0x23c>
 8001b6a:	4641      	mov	r1, r8
 8001b6c:	1b09      	subs	r1, r1, r4
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dadd+0x148>
 8001b72:	e160      	b.n	8001e36 <__aeabi_dadd+0x40a>
 8001b74:	0034      	movs	r4, r6
 8001b76:	4648      	mov	r0, r9
 8001b78:	4304      	orrs	r4, r0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dadd+0x152>
 8001b7c:	e1c9      	b.n	8001f12 <__aeabi_dadd+0x4e6>
 8001b7e:	1e4c      	subs	r4, r1, #1
 8001b80:	2901      	cmp	r1, #1
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dadd+0x15a>
 8001b84:	e22e      	b.n	8001fe4 <__aeabi_dadd+0x5b8>
 8001b86:	4d8c      	ldr	r5, [pc, #560]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b88:	42a9      	cmp	r1, r5
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dadd+0x162>
 8001b8c:	e224      	b.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001b8e:	2701      	movs	r7, #1
 8001b90:	2c38      	cmp	r4, #56	@ 0x38
 8001b92:	dc11      	bgt.n	8001bb8 <__aeabi_dadd+0x18c>
 8001b94:	0021      	movs	r1, r4
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd00      	ble.n	8001b9c <__aeabi_dadd+0x170>
 8001b9a:	e20b      	b.n	8001fb4 <__aeabi_dadd+0x588>
 8001b9c:	2420      	movs	r4, #32
 8001b9e:	0037      	movs	r7, r6
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	1a64      	subs	r4, r4, r1
 8001ba4:	40a7      	lsls	r7, r4
 8001ba6:	40c8      	lsrs	r0, r1
 8001ba8:	4307      	orrs	r7, r0
 8001baa:	4648      	mov	r0, r9
 8001bac:	40a0      	lsls	r0, r4
 8001bae:	40ce      	lsrs	r6, r1
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	1b9b      	subs	r3, r3, r6
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	1bd7      	subs	r7, r2, r7
 8001bba:	42ba      	cmp	r2, r7
 8001bbc:	4192      	sbcs	r2, r2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	4665      	mov	r5, ip
 8001bc2:	4644      	mov	r4, r8
 8001bc4:	1a9e      	subs	r6, r3, r2
 8001bc6:	e783      	b.n	8001ad0 <__aeabi_dadd+0xa4>
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dadd+0x1a2>
 8001bcc:	e09c      	b.n	8001d08 <__aeabi_dadd+0x2dc>
 8001bce:	4647      	mov	r7, r8
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	d167      	bne.n	8001ca4 <__aeabi_dadd+0x278>
 8001bd4:	001f      	movs	r7, r3
 8001bd6:	4317      	orrs	r7, r2
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dadd+0x1b0>
 8001bda:	e0e4      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001bdc:	1e48      	subs	r0, r1, #1
 8001bde:	2901      	cmp	r1, #1
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dadd+0x1b8>
 8001be2:	e19b      	b.n	8001f1c <__aeabi_dadd+0x4f0>
 8001be4:	4f74      	ldr	r7, [pc, #464]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001be6:	42b9      	cmp	r1, r7
 8001be8:	d100      	bne.n	8001bec <__aeabi_dadd+0x1c0>
 8001bea:	e0eb      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001bec:	2701      	movs	r7, #1
 8001bee:	0001      	movs	r1, r0
 8001bf0:	2838      	cmp	r0, #56	@ 0x38
 8001bf2:	dc11      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd00      	ble.n	8001bfa <__aeabi_dadd+0x1ce>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_dadd+0x55e>
 8001bfa:	2720      	movs	r7, #32
 8001bfc:	1a78      	subs	r0, r7, r1
 8001bfe:	001f      	movs	r7, r3
 8001c00:	4684      	mov	ip, r0
 8001c02:	4087      	lsls	r7, r0
 8001c04:	0010      	movs	r0, r2
 8001c06:	40c8      	lsrs	r0, r1
 8001c08:	4307      	orrs	r7, r0
 8001c0a:	4660      	mov	r0, ip
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	40cb      	lsrs	r3, r1
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	18f6      	adds	r6, r6, r3
 8001c16:	4317      	orrs	r7, r2
 8001c18:	444f      	add	r7, r9
 8001c1a:	454f      	cmp	r7, r9
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1836      	adds	r6, r6, r0
 8001c22:	0233      	lsls	r3, r6, #8
 8001c24:	d557      	bpl.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001c26:	4b64      	ldr	r3, [pc, #400]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c28:	3401      	adds	r4, #1
 8001c2a:	429c      	cmp	r4, r3
 8001c2c:	d045      	beq.n	8001cba <__aeabi_dadd+0x28e>
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001c32:	087a      	lsrs	r2, r7, #1
 8001c34:	401e      	ands	r6, r3
 8001c36:	4039      	ands	r1, r7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	07f7      	lsls	r7, r6, #31
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	0876      	lsrs	r6, r6, #1
 8001c40:	e771      	b.n	8001b26 <__aeabi_dadd+0xfa>
 8001c42:	001f      	movs	r7, r3
 8001c44:	4317      	orrs	r7, r2
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dadd+0x21e>
 8001c48:	e0ad      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001c4a:	1e4f      	subs	r7, r1, #1
 8001c4c:	46bc      	mov	ip, r7
 8001c4e:	2901      	cmp	r1, #1
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dadd+0x228>
 8001c52:	e182      	b.n	8001f5a <__aeabi_dadd+0x52e>
 8001c54:	4f58      	ldr	r7, [pc, #352]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c56:	42b9      	cmp	r1, r7
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dadd+0x230>
 8001c5a:	e190      	b.n	8001f7e <__aeabi_dadd+0x552>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	2701      	movs	r7, #1
 8001c60:	2938      	cmp	r1, #56	@ 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dadd+0x23a>
 8001c64:	e72e      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001c66:	e718      	b.n	8001a9a <__aeabi_dadd+0x6e>
 8001c68:	4f55      	ldr	r7, [pc, #340]	@ (8001dc0 <__aeabi_dadd+0x394>)
 8001c6a:	1c61      	adds	r1, r4, #1
 8001c6c:	4239      	tst	r1, r7
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dadd+0x246>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dadd+0x3e8>
 8001c72:	0031      	movs	r1, r6
 8001c74:	4648      	mov	r0, r9
 8001c76:	001f      	movs	r7, r3
 8001c78:	4301      	orrs	r1, r0
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dadd+0x256>
 8001c80:	e13d      	b.n	8001efe <__aeabi_dadd+0x4d2>
 8001c82:	2900      	cmp	r1, #0
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dadd+0x25c>
 8001c86:	e1bc      	b.n	8002002 <__aeabi_dadd+0x5d6>
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x262>
 8001c8c:	e1bf      	b.n	800200e <__aeabi_dadd+0x5e2>
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2100      	movs	r1, #0
 8001c92:	08d8      	lsrs	r0, r3, #3
 8001c94:	0777      	lsls	r7, r6, #29
 8001c96:	4307      	orrs	r7, r0
 8001c98:	08f0      	lsrs	r0, r6, #3
 8001c9a:	0306      	lsls	r6, r0, #12
 8001c9c:	054c      	lsls	r4, r1, #21
 8001c9e:	0b36      	lsrs	r6, r6, #12
 8001ca0:	0d64      	lsrs	r4, r4, #21
 8001ca2:	e00c      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001ca4:	4f44      	ldr	r7, [pc, #272]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ca6:	42bc      	cmp	r4, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dadd+0x280>
 8001caa:	e08b      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001cac:	2701      	movs	r7, #1
 8001cae:	2938      	cmp	r1, #56	@ 0x38
 8001cb0:	dcb2      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001cb2:	2780      	movs	r7, #128	@ 0x80
 8001cb4:	043f      	lsls	r7, r7, #16
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	e79c      	b.n	8001bf4 <__aeabi_dadd+0x1c8>
 8001cba:	2600      	movs	r6, #0
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	0524      	lsls	r4, r4, #20
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	07ed      	lsls	r5, r5, #31
 8001cc4:	432c      	orrs	r4, r5
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	0021      	movs	r1, r4
 8001cca:	b002      	add	sp, #8
 8001ccc:	bce0      	pop	{r5, r6, r7}
 8001cce:	46ba      	mov	sl, r7
 8001cd0:	46b1      	mov	r9, r6
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	077b      	lsls	r3, r7, #29
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	403b      	ands	r3, r7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001ce2:	e728      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001ce4:	08f8      	lsrs	r0, r7, #3
 8001ce6:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ce8:	0777      	lsls	r7, r6, #29
 8001cea:	4307      	orrs	r7, r0
 8001cec:	08f0      	lsrs	r0, r6, #3
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001cf2:	e24a      	b.n	800218a <__aeabi_dadd+0x75e>
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	4303      	orrs	r3, r0
 8001cf8:	d059      	beq.n	8001dae <__aeabi_dadd+0x382>
 8001cfa:	2680      	movs	r6, #128	@ 0x80
 8001cfc:	0336      	lsls	r6, r6, #12
 8001cfe:	4306      	orrs	r6, r0
 8001d00:	0336      	lsls	r6, r6, #12
 8001d02:	4c2d      	ldr	r4, [pc, #180]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d04:	0b36      	lsrs	r6, r6, #12
 8001d06:	e7da      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	d061      	beq.n	8001dd0 <__aeabi_dadd+0x3a4>
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1b09      	subs	r1, r1, r4
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dadd+0x2ea>
 8001d14:	e0b9      	b.n	8001e8a <__aeabi_dadd+0x45e>
 8001d16:	4c28      	ldr	r4, [pc, #160]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dadd+0x2f2>
 8001d1c:	e1a5      	b.n	800206a <__aeabi_dadd+0x63e>
 8001d1e:	2701      	movs	r7, #1
 8001d20:	2938      	cmp	r1, #56	@ 0x38
 8001d22:	dc13      	bgt.n	8001d4c <__aeabi_dadd+0x320>
 8001d24:	2480      	movs	r4, #128	@ 0x80
 8001d26:	0424      	lsls	r4, r4, #16
 8001d28:	4326      	orrs	r6, r4
 8001d2a:	291f      	cmp	r1, #31
 8001d2c:	dd00      	ble.n	8001d30 <__aeabi_dadd+0x304>
 8001d2e:	e1c8      	b.n	80020c2 <__aeabi_dadd+0x696>
 8001d30:	2420      	movs	r4, #32
 8001d32:	0037      	movs	r7, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	1a64      	subs	r4, r4, r1
 8001d38:	40a7      	lsls	r7, r4
 8001d3a:	40c8      	lsrs	r0, r1
 8001d3c:	4307      	orrs	r7, r0
 8001d3e:	4648      	mov	r0, r9
 8001d40:	40a0      	lsls	r0, r4
 8001d42:	40ce      	lsrs	r6, r1
 8001d44:	1e44      	subs	r4, r0, #1
 8001d46:	41a0      	sbcs	r0, r4
 8001d48:	199b      	adds	r3, r3, r6
 8001d4a:	4307      	orrs	r7, r0
 8001d4c:	18bf      	adds	r7, r7, r2
 8001d4e:	4297      	cmp	r7, r2
 8001d50:	4192      	sbcs	r2, r2
 8001d52:	4252      	negs	r2, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	18d6      	adds	r6, r2, r3
 8001d58:	e763      	b.n	8001c22 <__aeabi_dadd+0x1f6>
 8001d5a:	0038      	movs	r0, r7
 8001d5c:	f7fe fbe8 	bl	8000530 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dadd+0x33e>
 8001d68:	e6bf      	b.n	8001aea <__aeabi_dadd+0xbe>
 8001d6a:	003a      	movs	r2, r7
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	429c      	cmp	r4, r3
 8001d72:	dd00      	ble.n	8001d76 <__aeabi_dadd+0x34a>
 8001d74:	e083      	b.n	8001e7e <__aeabi_dadd+0x452>
 8001d76:	1b1b      	subs	r3, r3, r4
 8001d78:	1c58      	adds	r0, r3, #1
 8001d7a:	281f      	cmp	r0, #31
 8001d7c:	dc00      	bgt.n	8001d80 <__aeabi_dadd+0x354>
 8001d7e:	e1b4      	b.n	80020ea <__aeabi_dadd+0x6be>
 8001d80:	0017      	movs	r7, r2
 8001d82:	3b1f      	subs	r3, #31
 8001d84:	40df      	lsrs	r7, r3
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dadd+0x36a>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	1e53      	subs	r3, r2, #1
 8001d92:	419a      	sbcs	r2, r3
 8001d94:	4317      	orrs	r7, r2
 8001d96:	2400      	movs	r4, #0
 8001d98:	2f00      	cmp	r7, #0
 8001d9a:	d00a      	beq.n	8001db2 <__aeabi_dadd+0x386>
 8001d9c:	077b      	lsls	r3, r7, #29
 8001d9e:	d000      	beq.n	8001da2 <__aeabi_dadd+0x376>
 8001da0:	e6c4      	b.n	8001b2c <__aeabi_dadd+0x100>
 8001da2:	0026      	movs	r6, r4
 8001da4:	e79e      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001da6:	464b      	mov	r3, r9
 8001da8:	000c      	movs	r4, r1
 8001daa:	08d8      	lsrs	r0, r3, #3
 8001dac:	e79b      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001dae:	2700      	movs	r7, #0
 8001db0:	4c01      	ldr	r4, [pc, #4]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001db2:	2600      	movs	r6, #0
 8001db4:	e783      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	000007fe 	.word	0x000007fe
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	0777      	lsls	r7, r6, #29
 8001dc8:	08d8      	lsrs	r0, r3, #3
 8001dca:	4307      	orrs	r7, r0
 8001dcc:	08f0      	lsrs	r0, r6, #3
 8001dce:	e791      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001dd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002108 <__aeabi_dadd+0x6dc>)
 8001dd2:	1c61      	adds	r1, r4, #1
 8001dd4:	4239      	tst	r1, r7
 8001dd6:	d16b      	bne.n	8001eb0 <__aeabi_dadd+0x484>
 8001dd8:	0031      	movs	r1, r6
 8001dda:	4648      	mov	r0, r9
 8001ddc:	4301      	orrs	r1, r0
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dadd+0x3b8>
 8001de2:	e14b      	b.n	800207c <__aeabi_dadd+0x650>
 8001de4:	001f      	movs	r7, r3
 8001de6:	4317      	orrs	r7, r2
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dadd+0x3c2>
 8001dec:	e181      	b.n	80020f2 <__aeabi_dadd+0x6c6>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x3c8>
 8001df2:	e74c      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001df4:	444a      	add	r2, r9
 8001df6:	454a      	cmp	r2, r9
 8001df8:	4180      	sbcs	r0, r0
 8001dfa:	18f6      	adds	r6, r6, r3
 8001dfc:	4240      	negs	r0, r0
 8001dfe:	1836      	adds	r6, r6, r0
 8001e00:	0233      	lsls	r3, r6, #8
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dadd+0x3da>
 8001e04:	e1b0      	b.n	8002168 <__aeabi_dadd+0x73c>
 8001e06:	0017      	movs	r7, r2
 8001e08:	4691      	mov	r9, r2
 8001e0a:	4337      	orrs	r7, r6
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dadd+0x3e4>
 8001e0e:	e73e      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001e10:	2600      	movs	r6, #0
 8001e12:	e754      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001e14:	4649      	mov	r1, r9
 8001e16:	1a89      	subs	r1, r1, r2
 8001e18:	4688      	mov	r8, r1
 8001e1a:	45c1      	cmp	r9, r8
 8001e1c:	41bf      	sbcs	r7, r7
 8001e1e:	1af1      	subs	r1, r6, r3
 8001e20:	427f      	negs	r7, r7
 8001e22:	1bc9      	subs	r1, r1, r7
 8001e24:	020f      	lsls	r7, r1, #8
 8001e26:	d461      	bmi.n	8001eec <__aeabi_dadd+0x4c0>
 8001e28:	4647      	mov	r7, r8
 8001e2a:	430f      	orrs	r7, r1
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dadd+0x404>
 8001e2e:	e0bd      	b.n	8001fac <__aeabi_dadd+0x580>
 8001e30:	000e      	movs	r6, r1
 8001e32:	4647      	mov	r7, r8
 8001e34:	e651      	b.n	8001ada <__aeabi_dadd+0xae>
 8001e36:	4cb5      	ldr	r4, [pc, #724]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e38:	45a0      	cmp	r8, r4
 8001e3a:	d100      	bne.n	8001e3e <__aeabi_dadd+0x412>
 8001e3c:	e100      	b.n	8002040 <__aeabi_dadd+0x614>
 8001e3e:	2701      	movs	r7, #1
 8001e40:	2938      	cmp	r1, #56	@ 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dadd+0x41a>
 8001e44:	e6b8      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001e46:	2480      	movs	r4, #128	@ 0x80
 8001e48:	0424      	lsls	r4, r4, #16
 8001e4a:	4326      	orrs	r6, r4
 8001e4c:	e6a3      	b.n	8001b96 <__aeabi_dadd+0x16a>
 8001e4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e50:	1ae4      	subs	r4, r4, r3
 8001e52:	4016      	ands	r6, r2
 8001e54:	077b      	lsls	r3, r7, #29
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dadd+0x42e>
 8001e58:	e73f      	b.n	8001cda <__aeabi_dadd+0x2ae>
 8001e5a:	e743      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001e5c:	000f      	movs	r7, r1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	3f20      	subs	r7, #32
 8001e62:	40f8      	lsrs	r0, r7
 8001e64:	4684      	mov	ip, r0
 8001e66:	2920      	cmp	r1, #32
 8001e68:	d003      	beq.n	8001e72 <__aeabi_dadd+0x446>
 8001e6a:	2740      	movs	r7, #64	@ 0x40
 8001e6c:	1a79      	subs	r1, r7, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	431a      	orrs	r2, r3
 8001e72:	1e53      	subs	r3, r2, #1
 8001e74:	419a      	sbcs	r2, r3
 8001e76:	4663      	mov	r3, ip
 8001e78:	0017      	movs	r7, r2
 8001e7a:	431f      	orrs	r7, r3
 8001e7c:	e622      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001e7e:	48a4      	ldr	r0, [pc, #656]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e80:	1ae1      	subs	r1, r4, r3
 8001e82:	4010      	ands	r0, r2
 8001e84:	0747      	lsls	r7, r0, #29
 8001e86:	08c0      	lsrs	r0, r0, #3
 8001e88:	e707      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001e8a:	0034      	movs	r4, r6
 8001e8c:	4648      	mov	r0, r9
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dadd+0x468>
 8001e92:	e0fa      	b.n	800208a <__aeabi_dadd+0x65e>
 8001e94:	1e4c      	subs	r4, r1, #1
 8001e96:	2901      	cmp	r1, #1
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x470>
 8001e9a:	e0d7      	b.n	800204c <__aeabi_dadd+0x620>
 8001e9c:	4f9b      	ldr	r7, [pc, #620]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e9e:	42b9      	cmp	r1, r7
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x478>
 8001ea2:	e0e2      	b.n	800206a <__aeabi_dadd+0x63e>
 8001ea4:	2701      	movs	r7, #1
 8001ea6:	2c38      	cmp	r4, #56	@ 0x38
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dadd+0x480>
 8001eaa:	e74f      	b.n	8001d4c <__aeabi_dadd+0x320>
 8001eac:	0021      	movs	r1, r4
 8001eae:	e73c      	b.n	8001d2a <__aeabi_dadd+0x2fe>
 8001eb0:	4c96      	ldr	r4, [pc, #600]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001eb2:	42a1      	cmp	r1, r4
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dadd+0x48c>
 8001eb6:	e0dd      	b.n	8002074 <__aeabi_dadd+0x648>
 8001eb8:	444a      	add	r2, r9
 8001eba:	454a      	cmp	r2, r9
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	18f3      	adds	r3, r6, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	1818      	adds	r0, r3, r0
 8001ec4:	07c7      	lsls	r7, r0, #31
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	4317      	orrs	r7, r2
 8001eca:	0846      	lsrs	r6, r0, #1
 8001ecc:	0752      	lsls	r2, r2, #29
 8001ece:	d005      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	000c      	movs	r4, r1
 8001ed4:	403a      	ands	r2, r7
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d000      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001eda:	e62c      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001edc:	0776      	lsls	r6, r6, #29
 8001ede:	08ff      	lsrs	r7, r7, #3
 8001ee0:	4337      	orrs	r7, r6
 8001ee2:	0900      	lsrs	r0, r0, #4
 8001ee4:	e6d9      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001ee6:	2700      	movs	r7, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	e6e8      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001eec:	4649      	mov	r1, r9
 8001eee:	1a57      	subs	r7, r2, r1
 8001ef0:	42ba      	cmp	r2, r7
 8001ef2:	4192      	sbcs	r2, r2
 8001ef4:	1b9e      	subs	r6, r3, r6
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4665      	mov	r5, ip
 8001efa:	1ab6      	subs	r6, r6, r2
 8001efc:	e5ed      	b.n	8001ada <__aeabi_dadd+0xae>
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dadd+0x4d8>
 8001f02:	e0c6      	b.n	8002092 <__aeabi_dadd+0x666>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d167      	bne.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001f08:	2680      	movs	r6, #128	@ 0x80
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4c7f      	ldr	r4, [pc, #508]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001f0e:	0336      	lsls	r6, r6, #12
 8001f10:	e6d5      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001f12:	4665      	mov	r5, ip
 8001f14:	000c      	movs	r4, r1
 8001f16:	001e      	movs	r6, r3
 8001f18:	08d0      	lsrs	r0, r2, #3
 8001f1a:	e6e4      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001f1c:	444a      	add	r2, r9
 8001f1e:	454a      	cmp	r2, r9
 8001f20:	4180      	sbcs	r0, r0
 8001f22:	18f3      	adds	r3, r6, r3
 8001f24:	4240      	negs	r0, r0
 8001f26:	1818      	adds	r0, r3, r0
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0203      	lsls	r3, r0, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_dadd+0x504>
 8001f2e:	e096      	b.n	800205e <__aeabi_dadd+0x632>
 8001f30:	4b77      	ldr	r3, [pc, #476]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	4018      	ands	r0, r3
 8001f36:	07c3      	lsls	r3, r0, #31
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	0844      	lsrs	r4, r0, #1
 8001f3c:	0749      	lsls	r1, r1, #29
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dadd+0x516>
 8001f40:	e129      	b.n	8002196 <__aeabi_dadd+0x76a>
 8001f42:	220f      	movs	r2, #15
 8001f44:	401a      	ands	r2, r3
 8001f46:	2a04      	cmp	r2, #4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dadd+0x520>
 8001f4a:	e0ea      	b.n	8002122 <__aeabi_dadd+0x6f6>
 8001f4c:	1d1f      	adds	r7, r3, #4
 8001f4e:	429f      	cmp	r7, r3
 8001f50:	41b6      	sbcs	r6, r6
 8001f52:	4276      	negs	r6, r6
 8001f54:	1936      	adds	r6, r6, r4
 8001f56:	2402      	movs	r4, #2
 8001f58:	e6c4      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001f5a:	4649      	mov	r1, r9
 8001f5c:	1a8f      	subs	r7, r1, r2
 8001f5e:	45b9      	cmp	r9, r7
 8001f60:	4180      	sbcs	r0, r0
 8001f62:	1af6      	subs	r6, r6, r3
 8001f64:	4240      	negs	r0, r0
 8001f66:	1a36      	subs	r6, r6, r0
 8001f68:	0233      	lsls	r3, r6, #8
 8001f6a:	d406      	bmi.n	8001f7a <__aeabi_dadd+0x54e>
 8001f6c:	0773      	lsls	r3, r6, #29
 8001f6e:	08ff      	lsrs	r7, r7, #3
 8001f70:	2101      	movs	r1, #1
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08f0      	lsrs	r0, r6, #3
 8001f76:	e690      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001f78:	4665      	mov	r5, ip
 8001f7a:	2401      	movs	r4, #1
 8001f7c:	e5ab      	b.n	8001ad6 <__aeabi_dadd+0xaa>
 8001f7e:	464b      	mov	r3, r9
 8001f80:	0777      	lsls	r7, r6, #29
 8001f82:	08d8      	lsrs	r0, r3, #3
 8001f84:	4307      	orrs	r7, r0
 8001f86:	08f0      	lsrs	r0, r6, #3
 8001f88:	e6b4      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000f      	movs	r7, r1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	3f20      	subs	r7, #32
 8001f90:	40f8      	lsrs	r0, r7
 8001f92:	4684      	mov	ip, r0
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d003      	beq.n	8001fa0 <__aeabi_dadd+0x574>
 8001f98:	2740      	movs	r7, #64	@ 0x40
 8001f9a:	1a79      	subs	r1, r7, r1
 8001f9c:	408b      	lsls	r3, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	0017      	movs	r7, r2
 8001fa8:	431f      	orrs	r7, r3
 8001faa:	e635      	b.n	8001c18 <__aeabi_dadd+0x1ec>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2600      	movs	r6, #0
 8001fb2:	e684      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	0035      	movs	r5, r6
 8001fb8:	3c20      	subs	r4, #32
 8001fba:	40e5      	lsrs	r5, r4
 8001fbc:	2920      	cmp	r1, #32
 8001fbe:	d005      	beq.n	8001fcc <__aeabi_dadd+0x5a0>
 8001fc0:	2440      	movs	r4, #64	@ 0x40
 8001fc2:	1a61      	subs	r1, r4, r1
 8001fc4:	408e      	lsls	r6, r1
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	4331      	orrs	r1, r6
 8001fca:	4689      	mov	r9, r1
 8001fcc:	4648      	mov	r0, r9
 8001fce:	1e41      	subs	r1, r0, #1
 8001fd0:	4188      	sbcs	r0, r1
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	432f      	orrs	r7, r5
 8001fd6:	e5ef      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	075f      	lsls	r7, r3, #29
 8001fdc:	4665      	mov	r5, ip
 8001fde:	4317      	orrs	r7, r2
 8001fe0:	08d8      	lsrs	r0, r3, #3
 8001fe2:	e687      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001fe4:	1a17      	subs	r7, r2, r0
 8001fe6:	42ba      	cmp	r2, r7
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1b9e      	subs	r6, r3, r6
 8001fec:	4252      	negs	r2, r2
 8001fee:	1ab6      	subs	r6, r6, r2
 8001ff0:	0233      	lsls	r3, r6, #8
 8001ff2:	d4c1      	bmi.n	8001f78 <__aeabi_dadd+0x54c>
 8001ff4:	0773      	lsls	r3, r6, #29
 8001ff6:	08ff      	lsrs	r7, r7, #3
 8001ff8:	4665      	mov	r5, ip
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	431f      	orrs	r7, r3
 8001ffe:	08f0      	lsrs	r0, r6, #3
 8002000:	e64b      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8002002:	2f00      	cmp	r7, #0
 8002004:	d07b      	beq.n	80020fe <__aeabi_dadd+0x6d2>
 8002006:	4665      	mov	r5, ip
 8002008:	001e      	movs	r6, r3
 800200a:	4691      	mov	r9, r2
 800200c:	e63f      	b.n	8001c8e <__aeabi_dadd+0x262>
 800200e:	1a81      	subs	r1, r0, r2
 8002010:	4688      	mov	r8, r1
 8002012:	45c1      	cmp	r9, r8
 8002014:	41a4      	sbcs	r4, r4
 8002016:	1af1      	subs	r1, r6, r3
 8002018:	4264      	negs	r4, r4
 800201a:	1b09      	subs	r1, r1, r4
 800201c:	2480      	movs	r4, #128	@ 0x80
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4221      	tst	r1, r4
 8002022:	d077      	beq.n	8002114 <__aeabi_dadd+0x6e8>
 8002024:	1a10      	subs	r0, r2, r0
 8002026:	4282      	cmp	r2, r0
 8002028:	4192      	sbcs	r2, r2
 800202a:	0007      	movs	r7, r0
 800202c:	1b9e      	subs	r6, r3, r6
 800202e:	4252      	negs	r2, r2
 8002030:	1ab6      	subs	r6, r6, r2
 8002032:	4337      	orrs	r7, r6
 8002034:	d000      	beq.n	8002038 <__aeabi_dadd+0x60c>
 8002036:	e0a0      	b.n	800217a <__aeabi_dadd+0x74e>
 8002038:	4665      	mov	r5, ip
 800203a:	2400      	movs	r4, #0
 800203c:	2600      	movs	r6, #0
 800203e:	e63e      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002040:	075f      	lsls	r7, r3, #29
 8002042:	08d2      	lsrs	r2, r2, #3
 8002044:	4665      	mov	r5, ip
 8002046:	4317      	orrs	r7, r2
 8002048:	08d8      	lsrs	r0, r3, #3
 800204a:	e653      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800204c:	1881      	adds	r1, r0, r2
 800204e:	4291      	cmp	r1, r2
 8002050:	4192      	sbcs	r2, r2
 8002052:	18f0      	adds	r0, r6, r3
 8002054:	4252      	negs	r2, r2
 8002056:	1880      	adds	r0, r0, r2
 8002058:	0203      	lsls	r3, r0, #8
 800205a:	d500      	bpl.n	800205e <__aeabi_dadd+0x632>
 800205c:	e768      	b.n	8001f30 <__aeabi_dadd+0x504>
 800205e:	0747      	lsls	r7, r0, #29
 8002060:	08c9      	lsrs	r1, r1, #3
 8002062:	430f      	orrs	r7, r1
 8002064:	08c0      	lsrs	r0, r0, #3
 8002066:	2101      	movs	r1, #1
 8002068:	e617      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	4317      	orrs	r7, r2
 8002070:	08d8      	lsrs	r0, r3, #3
 8002072:	e63f      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002074:	000c      	movs	r4, r1
 8002076:	2600      	movs	r6, #0
 8002078:	2700      	movs	r7, #0
 800207a:	e620      	b.n	8001cbe <__aeabi_dadd+0x292>
 800207c:	2900      	cmp	r1, #0
 800207e:	d156      	bne.n	800212e <__aeabi_dadd+0x702>
 8002080:	075f      	lsls	r7, r3, #29
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4317      	orrs	r7, r2
 8002086:	08d8      	lsrs	r0, r3, #3
 8002088:	e634      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800208a:	000c      	movs	r4, r1
 800208c:	001e      	movs	r6, r3
 800208e:	08d0      	lsrs	r0, r2, #3
 8002090:	e629      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8002092:	08c1      	lsrs	r1, r0, #3
 8002094:	0770      	lsls	r0, r6, #29
 8002096:	4301      	orrs	r1, r0
 8002098:	08f0      	lsrs	r0, r6, #3
 800209a:	2f00      	cmp	r7, #0
 800209c:	d062      	beq.n	8002164 <__aeabi_dadd+0x738>
 800209e:	2480      	movs	r4, #128	@ 0x80
 80020a0:	0324      	lsls	r4, r4, #12
 80020a2:	4220      	tst	r0, r4
 80020a4:	d007      	beq.n	80020b6 <__aeabi_dadd+0x68a>
 80020a6:	08de      	lsrs	r6, r3, #3
 80020a8:	4226      	tst	r6, r4
 80020aa:	d104      	bne.n	80020b6 <__aeabi_dadd+0x68a>
 80020ac:	4665      	mov	r5, ip
 80020ae:	0030      	movs	r0, r6
 80020b0:	08d1      	lsrs	r1, r2, #3
 80020b2:	075b      	lsls	r3, r3, #29
 80020b4:	4319      	orrs	r1, r3
 80020b6:	0f4f      	lsrs	r7, r1, #29
 80020b8:	00c9      	lsls	r1, r1, #3
 80020ba:	08c9      	lsrs	r1, r1, #3
 80020bc:	077f      	lsls	r7, r7, #29
 80020be:	430f      	orrs	r7, r1
 80020c0:	e618      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 80020c2:	000c      	movs	r4, r1
 80020c4:	0030      	movs	r0, r6
 80020c6:	3c20      	subs	r4, #32
 80020c8:	40e0      	lsrs	r0, r4
 80020ca:	4684      	mov	ip, r0
 80020cc:	2920      	cmp	r1, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dadd+0x6b0>
 80020d0:	2440      	movs	r4, #64	@ 0x40
 80020d2:	1a61      	subs	r1, r4, r1
 80020d4:	408e      	lsls	r6, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	4331      	orrs	r1, r6
 80020da:	4689      	mov	r9, r1
 80020dc:	4648      	mov	r0, r9
 80020de:	1e41      	subs	r1, r0, #1
 80020e0:	4188      	sbcs	r0, r1
 80020e2:	4661      	mov	r1, ip
 80020e4:	0007      	movs	r7, r0
 80020e6:	430f      	orrs	r7, r1
 80020e8:	e630      	b.n	8001d4c <__aeabi_dadd+0x320>
 80020ea:	2120      	movs	r1, #32
 80020ec:	2700      	movs	r7, #0
 80020ee:	1a09      	subs	r1, r1, r0
 80020f0:	e50e      	b.n	8001b10 <__aeabi_dadd+0xe4>
 80020f2:	001e      	movs	r6, r3
 80020f4:	2f00      	cmp	r7, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dadd+0x6ce>
 80020f8:	e522      	b.n	8001b40 <__aeabi_dadd+0x114>
 80020fa:	2400      	movs	r4, #0
 80020fc:	e758      	b.n	8001fb0 <__aeabi_dadd+0x584>
 80020fe:	2500      	movs	r5, #0
 8002100:	2400      	movs	r4, #0
 8002102:	2600      	movs	r6, #0
 8002104:	e5db      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000007ff 	.word	0x000007ff
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	4647      	mov	r7, r8
 8002116:	430f      	orrs	r7, r1
 8002118:	d100      	bne.n	800211c <__aeabi_dadd+0x6f0>
 800211a:	e747      	b.n	8001fac <__aeabi_dadd+0x580>
 800211c:	000e      	movs	r6, r1
 800211e:	46c1      	mov	r9, r8
 8002120:	e5b5      	b.n	8001c8e <__aeabi_dadd+0x262>
 8002122:	08df      	lsrs	r7, r3, #3
 8002124:	0764      	lsls	r4, r4, #29
 8002126:	2102      	movs	r1, #2
 8002128:	4327      	orrs	r7, r4
 800212a:	0900      	lsrs	r0, r0, #4
 800212c:	e5b5      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800212e:	0019      	movs	r1, r3
 8002130:	08c0      	lsrs	r0, r0, #3
 8002132:	0777      	lsls	r7, r6, #29
 8002134:	4307      	orrs	r7, r0
 8002136:	4311      	orrs	r1, r2
 8002138:	08f0      	lsrs	r0, r6, #3
 800213a:	2900      	cmp	r1, #0
 800213c:	d100      	bne.n	8002140 <__aeabi_dadd+0x714>
 800213e:	e5d9      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	0309      	lsls	r1, r1, #12
 8002144:	4208      	tst	r0, r1
 8002146:	d007      	beq.n	8002158 <__aeabi_dadd+0x72c>
 8002148:	08dc      	lsrs	r4, r3, #3
 800214a:	420c      	tst	r4, r1
 800214c:	d104      	bne.n	8002158 <__aeabi_dadd+0x72c>
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	431a      	orrs	r2, r3
 8002154:	0017      	movs	r7, r2
 8002156:	0020      	movs	r0, r4
 8002158:	0f7b      	lsrs	r3, r7, #29
 800215a:	00ff      	lsls	r7, r7, #3
 800215c:	08ff      	lsrs	r7, r7, #3
 800215e:	075b      	lsls	r3, r3, #29
 8002160:	431f      	orrs	r7, r3
 8002162:	e5c7      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002164:	000f      	movs	r7, r1
 8002166:	e5c5      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <__aeabi_dadd+0x788>)
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	4033      	ands	r3, r6
 800216e:	075f      	lsls	r7, r3, #29
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	2401      	movs	r4, #1
 8002174:	4317      	orrs	r7, r2
 8002176:	0b1e      	lsrs	r6, r3, #12
 8002178:	e5a1      	b.n	8001cbe <__aeabi_dadd+0x292>
 800217a:	4226      	tst	r6, r4
 800217c:	d012      	beq.n	80021a4 <__aeabi_dadd+0x778>
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <__aeabi_dadd+0x788>)
 8002180:	4665      	mov	r5, ip
 8002182:	0002      	movs	r2, r0
 8002184:	2401      	movs	r4, #1
 8002186:	401e      	ands	r6, r3
 8002188:	e4e6      	b.n	8001b58 <__aeabi_dadd+0x12c>
 800218a:	0021      	movs	r1, r4
 800218c:	e585      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800218e:	0017      	movs	r7, r2
 8002190:	e5a8      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8002192:	003a      	movs	r2, r7
 8002194:	e4d4      	b.n	8001b40 <__aeabi_dadd+0x114>
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0764      	lsls	r4, r4, #29
 800219a:	431c      	orrs	r4, r3
 800219c:	0027      	movs	r7, r4
 800219e:	2102      	movs	r1, #2
 80021a0:	0900      	lsrs	r0, r0, #4
 80021a2:	e57a      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	0777      	lsls	r7, r6, #29
 80021a8:	4307      	orrs	r7, r0
 80021aa:	4665      	mov	r5, ip
 80021ac:	2100      	movs	r1, #0
 80021ae:	08f0      	lsrs	r0, r6, #3
 80021b0:	e573      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	ff7fffff 	.word	0xff7fffff

080021b8 <__aeabi_ddiv>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	46de      	mov	lr, fp
 80021bc:	4645      	mov	r5, r8
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	030b      	lsls	r3, r1, #12
 80021cc:	0b1b      	lsrs	r3, r3, #12
 80021ce:	469b      	mov	fp, r3
 80021d0:	0fca      	lsrs	r2, r1, #31
 80021d2:	004b      	lsls	r3, r1, #1
 80021d4:	0004      	movs	r4, r0
 80021d6:	4680      	mov	r8, r0
 80021d8:	0d5b      	lsrs	r3, r3, #21
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x28>
 80021de:	e098      	b.n	8002312 <__aeabi_ddiv+0x15a>
 80021e0:	4a7c      	ldr	r2, [pc, #496]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d037      	beq.n	8002256 <__aeabi_ddiv+0x9e>
 80021e6:	4659      	mov	r1, fp
 80021e8:	0f42      	lsrs	r2, r0, #29
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0409      	lsls	r1, r1, #16
 80021f2:	4311      	orrs	r1, r2
 80021f4:	00c2      	lsls	r2, r0, #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4a77      	ldr	r2, [pc, #476]	@ (80023d8 <__aeabi_ddiv+0x220>)
 80021fa:	4689      	mov	r9, r1
 80021fc:	4692      	mov	sl, r2
 80021fe:	449a      	add	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	2400      	movs	r4, #0
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	9f01      	ldr	r7, [sp, #4]
 800220a:	033b      	lsls	r3, r7, #12
 800220c:	0b1b      	lsrs	r3, r3, #12
 800220e:	469b      	mov	fp, r3
 8002210:	007b      	lsls	r3, r7, #1
 8002212:	0030      	movs	r0, r6
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	0ffd      	lsrs	r5, r7, #31
 8002218:	2b00      	cmp	r3, #0
 800221a:	d059      	beq.n	80022d0 <__aeabi_ddiv+0x118>
 800221c:	4a6d      	ldr	r2, [pc, #436]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <__aeabi_ddiv+0xfc>
 8002222:	4659      	mov	r1, fp
 8002224:	0f72      	lsrs	r2, r6, #29
 8002226:	00c9      	lsls	r1, r1, #3
 8002228:	430a      	orrs	r2, r1
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	4311      	orrs	r1, r2
 8002230:	468b      	mov	fp, r1
 8002232:	4969      	ldr	r1, [pc, #420]	@ (80023d8 <__aeabi_ddiv+0x220>)
 8002234:	00f2      	lsls	r2, r6, #3
 8002236:	468c      	mov	ip, r1
 8002238:	4651      	mov	r1, sl
 800223a:	4463      	add	r3, ip
 800223c:	1acb      	subs	r3, r1, r3
 800223e:	469a      	mov	sl, r3
 8002240:	2100      	movs	r1, #0
 8002242:	9e02      	ldr	r6, [sp, #8]
 8002244:	406e      	eors	r6, r5
 8002246:	b2f6      	uxtb	r6, r6
 8002248:	2c0f      	cmp	r4, #15
 800224a:	d900      	bls.n	800224e <__aeabi_ddiv+0x96>
 800224c:	e0ce      	b.n	80023ec <__aeabi_ddiv+0x234>
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <__aeabi_ddiv+0x224>)
 8002250:	00a4      	lsls	r4, r4, #2
 8002252:	591b      	ldr	r3, [r3, r4]
 8002254:	469f      	mov	pc, r3
 8002256:	465a      	mov	r2, fp
 8002258:	4302      	orrs	r2, r0
 800225a:	4691      	mov	r9, r2
 800225c:	d000      	beq.n	8002260 <__aeabi_ddiv+0xa8>
 800225e:	e090      	b.n	8002382 <__aeabi_ddiv+0x1ca>
 8002260:	469a      	mov	sl, r3
 8002262:	2302      	movs	r3, #2
 8002264:	4690      	mov	r8, r2
 8002266:	2408      	movs	r4, #8
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e7cc      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800226c:	46cb      	mov	fp, r9
 800226e:	4642      	mov	r2, r8
 8002270:	9d02      	ldr	r5, [sp, #8]
 8002272:	9903      	ldr	r1, [sp, #12]
 8002274:	2902      	cmp	r1, #2
 8002276:	d100      	bne.n	800227a <__aeabi_ddiv+0xc2>
 8002278:	e1de      	b.n	8002638 <__aeabi_ddiv+0x480>
 800227a:	2903      	cmp	r1, #3
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0xc8>
 800227e:	e08d      	b.n	800239c <__aeabi_ddiv+0x1e4>
 8002280:	2901      	cmp	r1, #1
 8002282:	d000      	beq.n	8002286 <__aeabi_ddiv+0xce>
 8002284:	e179      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002286:	002e      	movs	r6, r5
 8002288:	2200      	movs	r2, #0
 800228a:	2300      	movs	r3, #0
 800228c:	2400      	movs	r4, #0
 800228e:	4690      	mov	r8, r2
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	4323      	orrs	r3, r4
 8002294:	07f6      	lsls	r6, r6, #31
 8002296:	4333      	orrs	r3, r6
 8002298:	4640      	mov	r0, r8
 800229a:	0019      	movs	r1, r3
 800229c:	b007      	add	sp, #28
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2200      	movs	r2, #0
 80022ac:	2400      	movs	r4, #0
 80022ae:	4690      	mov	r8, r2
 80022b0:	4b48      	ldr	r3, [pc, #288]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80022b2:	e7ed      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80022b4:	465a      	mov	r2, fp
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	4b49      	ldr	r3, [pc, #292]	@ (80023e0 <__aeabi_ddiv+0x228>)
 80022bc:	469c      	mov	ip, r3
 80022be:	44e2      	add	sl, ip
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d159      	bne.n	8002378 <__aeabi_ddiv+0x1c0>
 80022c4:	2302      	movs	r3, #2
 80022c6:	431c      	orrs	r4, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	2102      	movs	r1, #2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e7b8      	b.n	8002242 <__aeabi_ddiv+0x8a>
 80022d0:	465a      	mov	r2, fp
 80022d2:	9b00      	ldr	r3, [sp, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d049      	beq.n	800236c <__aeabi_ddiv+0x1b4>
 80022d8:	465b      	mov	r3, fp
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_ddiv+0x128>
 80022de:	e19c      	b.n	800261a <__aeabi_ddiv+0x462>
 80022e0:	4658      	mov	r0, fp
 80022e2:	f7fe f925 	bl	8000530 <__clzsi2>
 80022e6:	0002      	movs	r2, r0
 80022e8:	0003      	movs	r3, r0
 80022ea:	3a0b      	subs	r2, #11
 80022ec:	271d      	movs	r7, #29
 80022ee:	9e00      	ldr	r6, [sp, #0]
 80022f0:	1aba      	subs	r2, r7, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4658      	mov	r0, fp
 80022f6:	40d6      	lsrs	r6, r2
 80022f8:	3908      	subs	r1, #8
 80022fa:	4088      	lsls	r0, r1
 80022fc:	0032      	movs	r2, r6
 80022fe:	4302      	orrs	r2, r0
 8002300:	4693      	mov	fp, r2
 8002302:	9a00      	ldr	r2, [sp, #0]
 8002304:	408a      	lsls	r2, r1
 8002306:	4937      	ldr	r1, [pc, #220]	@ (80023e4 <__aeabi_ddiv+0x22c>)
 8002308:	4453      	add	r3, sl
 800230a:	468a      	mov	sl, r1
 800230c:	2100      	movs	r1, #0
 800230e:	449a      	add	sl, r3
 8002310:	e797      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002312:	465b      	mov	r3, fp
 8002314:	4303      	orrs	r3, r0
 8002316:	4699      	mov	r9, r3
 8002318:	d021      	beq.n	800235e <__aeabi_ddiv+0x1a6>
 800231a:	465b      	mov	r3, fp
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_ddiv+0x16a>
 8002320:	e169      	b.n	80025f6 <__aeabi_ddiv+0x43e>
 8002322:	4658      	mov	r0, fp
 8002324:	f7fe f904 	bl	8000530 <__clzsi2>
 8002328:	230b      	movs	r3, #11
 800232a:	425b      	negs	r3, r3
 800232c:	469c      	mov	ip, r3
 800232e:	0002      	movs	r2, r0
 8002330:	4484      	add	ip, r0
 8002332:	4666      	mov	r6, ip
 8002334:	231d      	movs	r3, #29
 8002336:	1b9b      	subs	r3, r3, r6
 8002338:	0026      	movs	r6, r4
 800233a:	0011      	movs	r1, r2
 800233c:	4658      	mov	r0, fp
 800233e:	40de      	lsrs	r6, r3
 8002340:	3908      	subs	r1, #8
 8002342:	4088      	lsls	r0, r1
 8002344:	0033      	movs	r3, r6
 8002346:	4303      	orrs	r3, r0
 8002348:	4699      	mov	r9, r3
 800234a:	0023      	movs	r3, r4
 800234c:	408b      	lsls	r3, r1
 800234e:	4698      	mov	r8, r3
 8002350:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <__aeabi_ddiv+0x230>)
 8002352:	2400      	movs	r4, #0
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	469a      	mov	sl, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9303      	str	r3, [sp, #12]
 800235c:	e753      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800235e:	2300      	movs	r3, #0
 8002360:	4698      	mov	r8, r3
 8002362:	469a      	mov	sl, r3
 8002364:	3301      	adds	r3, #1
 8002366:	2404      	movs	r4, #4
 8002368:	9303      	str	r3, [sp, #12]
 800236a:	e74c      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800236c:	2301      	movs	r3, #1
 800236e:	431c      	orrs	r4, r3
 8002370:	2300      	movs	r3, #0
 8002372:	2101      	movs	r1, #1
 8002374:	469b      	mov	fp, r3
 8002376:	e764      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002378:	2303      	movs	r3, #3
 800237a:	0032      	movs	r2, r6
 800237c:	2103      	movs	r1, #3
 800237e:	431c      	orrs	r4, r3
 8002380:	e75f      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002382:	469a      	mov	sl, r3
 8002384:	2303      	movs	r3, #3
 8002386:	46d9      	mov	r9, fp
 8002388:	240c      	movs	r4, #12
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	e73b      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800238e:	2300      	movs	r3, #0
 8002390:	2480      	movs	r4, #128	@ 0x80
 8002392:	4698      	mov	r8, r3
 8002394:	2600      	movs	r6, #0
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 8002398:	0324      	lsls	r4, r4, #12
 800239a:	e779      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	465b      	mov	r3, fp
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	431c      	orrs	r4, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	002e      	movs	r6, r5
 80023a8:	4690      	mov	r8, r2
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ac:	0b24      	lsrs	r4, r4, #12
 80023ae:	e76f      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023b0:	2480      	movs	r4, #128	@ 0x80
 80023b2:	464b      	mov	r3, r9
 80023b4:	0324      	lsls	r4, r4, #12
 80023b6:	4223      	tst	r3, r4
 80023b8:	d002      	beq.n	80023c0 <__aeabi_ddiv+0x208>
 80023ba:	465b      	mov	r3, fp
 80023bc:	4223      	tst	r3, r4
 80023be:	d0f0      	beq.n	80023a2 <__aeabi_ddiv+0x1ea>
 80023c0:	2480      	movs	r4, #128	@ 0x80
 80023c2:	464b      	mov	r3, r9
 80023c4:	0324      	lsls	r4, r4, #12
 80023c6:	431c      	orrs	r4, r3
 80023c8:	0324      	lsls	r4, r4, #12
 80023ca:	9e02      	ldr	r6, [sp, #8]
 80023cc:	4b01      	ldr	r3, [pc, #4]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	e75e      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	000007ff 	.word	0x000007ff
 80023d8:	fffffc01 	.word	0xfffffc01
 80023dc:	08021568 	.word	0x08021568
 80023e0:	fffff801 	.word	0xfffff801
 80023e4:	000003f3 	.word	0x000003f3
 80023e8:	fffffc0d 	.word	0xfffffc0d
 80023ec:	45cb      	cmp	fp, r9
 80023ee:	d200      	bcs.n	80023f2 <__aeabi_ddiv+0x23a>
 80023f0:	e0f8      	b.n	80025e4 <__aeabi_ddiv+0x42c>
 80023f2:	d100      	bne.n	80023f6 <__aeabi_ddiv+0x23e>
 80023f4:	e0f3      	b.n	80025de <__aeabi_ddiv+0x426>
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	469c      	mov	ip, r3
 80023fc:	4644      	mov	r4, r8
 80023fe:	4648      	mov	r0, r9
 8002400:	2500      	movs	r5, #0
 8002402:	44e2      	add	sl, ip
 8002404:	465b      	mov	r3, fp
 8002406:	0e17      	lsrs	r7, r2, #24
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	431f      	orrs	r7, r3
 800240c:	0c19      	lsrs	r1, r3, #16
 800240e:	043b      	lsls	r3, r7, #16
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	9700      	str	r7, [sp, #0]
 8002414:	0c1f      	lsrs	r7, r3, #16
 8002416:	4691      	mov	r9, r2
 8002418:	9102      	str	r1, [sp, #8]
 800241a:	9703      	str	r7, [sp, #12]
 800241c:	f7fd ff20 	bl	8000260 <__aeabi_uidivmod>
 8002420:	0002      	movs	r2, r0
 8002422:	437a      	muls	r2, r7
 8002424:	040b      	lsls	r3, r1, #16
 8002426:	0c21      	lsrs	r1, r4, #16
 8002428:	4680      	mov	r8, r0
 800242a:	4319      	orrs	r1, r3
 800242c:	428a      	cmp	r2, r1
 800242e:	d909      	bls.n	8002444 <__aeabi_ddiv+0x28c>
 8002430:	9f00      	ldr	r7, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	46bc      	mov	ip, r7
 8002436:	425b      	negs	r3, r3
 8002438:	4461      	add	r1, ip
 800243a:	469c      	mov	ip, r3
 800243c:	44e0      	add	r8, ip
 800243e:	428f      	cmp	r7, r1
 8002440:	d800      	bhi.n	8002444 <__aeabi_ddiv+0x28c>
 8002442:	e15c      	b.n	80026fe <__aeabi_ddiv+0x546>
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	9902      	ldr	r1, [sp, #8]
 8002448:	f7fd ff0a 	bl	8000260 <__aeabi_uidivmod>
 800244c:	9a03      	ldr	r2, [sp, #12]
 800244e:	0424      	lsls	r4, r4, #16
 8002450:	4342      	muls	r2, r0
 8002452:	0409      	lsls	r1, r1, #16
 8002454:	0c24      	lsrs	r4, r4, #16
 8002456:	0003      	movs	r3, r0
 8002458:	430c      	orrs	r4, r1
 800245a:	42a2      	cmp	r2, r4
 800245c:	d906      	bls.n	800246c <__aeabi_ddiv+0x2b4>
 800245e:	9900      	ldr	r1, [sp, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	468c      	mov	ip, r1
 8002464:	4464      	add	r4, ip
 8002466:	42a1      	cmp	r1, r4
 8002468:	d800      	bhi.n	800246c <__aeabi_ddiv+0x2b4>
 800246a:	e142      	b.n	80026f2 <__aeabi_ddiv+0x53a>
 800246c:	1aa0      	subs	r0, r4, r2
 800246e:	4642      	mov	r2, r8
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	4693      	mov	fp, r2
 8002476:	464b      	mov	r3, r9
 8002478:	4659      	mov	r1, fp
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	001f      	movs	r7, r3
 800247e:	9304      	str	r3, [sp, #16]
 8002480:	040b      	lsls	r3, r1, #16
 8002482:	4649      	mov	r1, r9
 8002484:	0409      	lsls	r1, r1, #16
 8002486:	0c09      	lsrs	r1, r1, #16
 8002488:	000c      	movs	r4, r1
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	435c      	muls	r4, r3
 800248e:	0c12      	lsrs	r2, r2, #16
 8002490:	437b      	muls	r3, r7
 8002492:	4688      	mov	r8, r1
 8002494:	4351      	muls	r1, r2
 8002496:	437a      	muls	r2, r7
 8002498:	0c27      	lsrs	r7, r4, #16
 800249a:	46bc      	mov	ip, r7
 800249c:	185b      	adds	r3, r3, r1
 800249e:	4463      	add	r3, ip
 80024a0:	4299      	cmp	r1, r3
 80024a2:	d903      	bls.n	80024ac <__aeabi_ddiv+0x2f4>
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	0249      	lsls	r1, r1, #9
 80024a8:	468c      	mov	ip, r1
 80024aa:	4462      	add	r2, ip
 80024ac:	0c19      	lsrs	r1, r3, #16
 80024ae:	0424      	lsls	r4, r4, #16
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c24      	lsrs	r4, r4, #16
 80024b4:	188a      	adds	r2, r1, r2
 80024b6:	191c      	adds	r4, r3, r4
 80024b8:	4290      	cmp	r0, r2
 80024ba:	d302      	bcc.n	80024c2 <__aeabi_ddiv+0x30a>
 80024bc:	d116      	bne.n	80024ec <__aeabi_ddiv+0x334>
 80024be:	42a5      	cmp	r5, r4
 80024c0:	d214      	bcs.n	80024ec <__aeabi_ddiv+0x334>
 80024c2:	465b      	mov	r3, fp
 80024c4:	9f00      	ldr	r7, [sp, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	444d      	add	r5, r9
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	454d      	cmp	r5, r9
 80024ce:	419b      	sbcs	r3, r3
 80024d0:	46bc      	mov	ip, r7
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	4287      	cmp	r7, r0
 80024da:	d300      	bcc.n	80024de <__aeabi_ddiv+0x326>
 80024dc:	e102      	b.n	80026e4 <__aeabi_ddiv+0x52c>
 80024de:	4282      	cmp	r2, r0
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x32c>
 80024e2:	e129      	b.n	8002738 <__aeabi_ddiv+0x580>
 80024e4:	d100      	bne.n	80024e8 <__aeabi_ddiv+0x330>
 80024e6:	e124      	b.n	8002732 <__aeabi_ddiv+0x57a>
 80024e8:	9b05      	ldr	r3, [sp, #20]
 80024ea:	469b      	mov	fp, r3
 80024ec:	1b2c      	subs	r4, r5, r4
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	41ad      	sbcs	r5, r5
 80024f2:	9b00      	ldr	r3, [sp, #0]
 80024f4:	1a80      	subs	r0, r0, r2
 80024f6:	426d      	negs	r5, r5
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	4283      	cmp	r3, r0
 80024fc:	d100      	bne.n	8002500 <__aeabi_ddiv+0x348>
 80024fe:	e10f      	b.n	8002720 <__aeabi_ddiv+0x568>
 8002500:	9902      	ldr	r1, [sp, #8]
 8002502:	f7fd fead 	bl	8000260 <__aeabi_uidivmod>
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	040b      	lsls	r3, r1, #16
 800250a:	4342      	muls	r2, r0
 800250c:	0c21      	lsrs	r1, r4, #16
 800250e:	0005      	movs	r5, r0
 8002510:	4319      	orrs	r1, r3
 8002512:	428a      	cmp	r2, r1
 8002514:	d900      	bls.n	8002518 <__aeabi_ddiv+0x360>
 8002516:	e0cb      	b.n	80026b0 <__aeabi_ddiv+0x4f8>
 8002518:	1a88      	subs	r0, r1, r2
 800251a:	9902      	ldr	r1, [sp, #8]
 800251c:	f7fd fea0 	bl	8000260 <__aeabi_uidivmod>
 8002520:	9a03      	ldr	r2, [sp, #12]
 8002522:	0424      	lsls	r4, r4, #16
 8002524:	4342      	muls	r2, r0
 8002526:	0409      	lsls	r1, r1, #16
 8002528:	0c24      	lsrs	r4, r4, #16
 800252a:	0003      	movs	r3, r0
 800252c:	430c      	orrs	r4, r1
 800252e:	42a2      	cmp	r2, r4
 8002530:	d900      	bls.n	8002534 <__aeabi_ddiv+0x37c>
 8002532:	e0ca      	b.n	80026ca <__aeabi_ddiv+0x512>
 8002534:	4641      	mov	r1, r8
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	042a      	lsls	r2, r5, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	9f04      	ldr	r7, [sp, #16]
 800253e:	0413      	lsls	r3, r2, #16
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	4359      	muls	r1, r3
 8002544:	4640      	mov	r0, r8
 8002546:	437b      	muls	r3, r7
 8002548:	469c      	mov	ip, r3
 800254a:	0c15      	lsrs	r5, r2, #16
 800254c:	4368      	muls	r0, r5
 800254e:	0c0b      	lsrs	r3, r1, #16
 8002550:	4484      	add	ip, r0
 8002552:	4463      	add	r3, ip
 8002554:	437d      	muls	r5, r7
 8002556:	4298      	cmp	r0, r3
 8002558:	d903      	bls.n	8002562 <__aeabi_ddiv+0x3aa>
 800255a:	2080      	movs	r0, #128	@ 0x80
 800255c:	0240      	lsls	r0, r0, #9
 800255e:	4684      	mov	ip, r0
 8002560:	4465      	add	r5, ip
 8002562:	0c18      	lsrs	r0, r3, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c09      	lsrs	r1, r1, #16
 800256a:	1940      	adds	r0, r0, r5
 800256c:	185b      	adds	r3, r3, r1
 800256e:	4284      	cmp	r4, r0
 8002570:	d327      	bcc.n	80025c2 <__aeabi_ddiv+0x40a>
 8002572:	d023      	beq.n	80025bc <__aeabi_ddiv+0x404>
 8002574:	2301      	movs	r3, #1
 8002576:	0035      	movs	r5, r6
 8002578:	431a      	orrs	r2, r3
 800257a:	4b94      	ldr	r3, [pc, #592]	@ (80027cc <__aeabi_ddiv+0x614>)
 800257c:	4453      	add	r3, sl
 800257e:	2b00      	cmp	r3, #0
 8002580:	dd60      	ble.n	8002644 <__aeabi_ddiv+0x48c>
 8002582:	0751      	lsls	r1, r2, #29
 8002584:	d000      	beq.n	8002588 <__aeabi_ddiv+0x3d0>
 8002586:	e086      	b.n	8002696 <__aeabi_ddiv+0x4de>
 8002588:	002e      	movs	r6, r5
 800258a:	08d1      	lsrs	r1, r2, #3
 800258c:	465a      	mov	r2, fp
 800258e:	01d2      	lsls	r2, r2, #7
 8002590:	d506      	bpl.n	80025a0 <__aeabi_ddiv+0x3e8>
 8002592:	465a      	mov	r2, fp
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <__aeabi_ddiv+0x618>)
 8002596:	401a      	ands	r2, r3
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	4693      	mov	fp, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4453      	add	r3, sl
 80025a0:	4a8c      	ldr	r2, [pc, #560]	@ (80027d4 <__aeabi_ddiv+0x61c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	dd00      	ble.n	80025a8 <__aeabi_ddiv+0x3f0>
 80025a6:	e680      	b.n	80022aa <__aeabi_ddiv+0xf2>
 80025a8:	465a      	mov	r2, fp
 80025aa:	0752      	lsls	r2, r2, #29
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4690      	mov	r8, r2
 80025b0:	465a      	mov	r2, fp
 80025b2:	055b      	lsls	r3, r3, #21
 80025b4:	0254      	lsls	r4, r2, #9
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d5b      	lsrs	r3, r3, #21
 80025ba:	e669      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80025bc:	0035      	movs	r5, r6
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0db      	beq.n	800257a <__aeabi_ddiv+0x3c2>
 80025c2:	9d00      	ldr	r5, [sp, #0]
 80025c4:	1e51      	subs	r1, r2, #1
 80025c6:	46ac      	mov	ip, r5
 80025c8:	4464      	add	r4, ip
 80025ca:	42ac      	cmp	r4, r5
 80025cc:	d200      	bcs.n	80025d0 <__aeabi_ddiv+0x418>
 80025ce:	e09e      	b.n	800270e <__aeabi_ddiv+0x556>
 80025d0:	4284      	cmp	r4, r0
 80025d2:	d200      	bcs.n	80025d6 <__aeabi_ddiv+0x41e>
 80025d4:	e0e1      	b.n	800279a <__aeabi_ddiv+0x5e2>
 80025d6:	d100      	bne.n	80025da <__aeabi_ddiv+0x422>
 80025d8:	e0ee      	b.n	80027b8 <__aeabi_ddiv+0x600>
 80025da:	000a      	movs	r2, r1
 80025dc:	e7ca      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 80025de:	4542      	cmp	r2, r8
 80025e0:	d900      	bls.n	80025e4 <__aeabi_ddiv+0x42c>
 80025e2:	e708      	b.n	80023f6 <__aeabi_ddiv+0x23e>
 80025e4:	464b      	mov	r3, r9
 80025e6:	07dc      	lsls	r4, r3, #31
 80025e8:	0858      	lsrs	r0, r3, #1
 80025ea:	4643      	mov	r3, r8
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	431c      	orrs	r4, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	07dd      	lsls	r5, r3, #31
 80025f4:	e706      	b.n	8002404 <__aeabi_ddiv+0x24c>
 80025f6:	f7fd ff9b 	bl	8000530 <__clzsi2>
 80025fa:	2315      	movs	r3, #21
 80025fc:	469c      	mov	ip, r3
 80025fe:	4484      	add	ip, r0
 8002600:	0002      	movs	r2, r0
 8002602:	4663      	mov	r3, ip
 8002604:	3220      	adds	r2, #32
 8002606:	2b1c      	cmp	r3, #28
 8002608:	dc00      	bgt.n	800260c <__aeabi_ddiv+0x454>
 800260a:	e692      	b.n	8002332 <__aeabi_ddiv+0x17a>
 800260c:	0023      	movs	r3, r4
 800260e:	3808      	subs	r0, #8
 8002610:	4083      	lsls	r3, r0
 8002612:	4699      	mov	r9, r3
 8002614:	2300      	movs	r3, #0
 8002616:	4698      	mov	r8, r3
 8002618:	e69a      	b.n	8002350 <__aeabi_ddiv+0x198>
 800261a:	f7fd ff89 	bl	8000530 <__clzsi2>
 800261e:	0002      	movs	r2, r0
 8002620:	0003      	movs	r3, r0
 8002622:	3215      	adds	r2, #21
 8002624:	3320      	adds	r3, #32
 8002626:	2a1c      	cmp	r2, #28
 8002628:	dc00      	bgt.n	800262c <__aeabi_ddiv+0x474>
 800262a:	e65f      	b.n	80022ec <__aeabi_ddiv+0x134>
 800262c:	9900      	ldr	r1, [sp, #0]
 800262e:	3808      	subs	r0, #8
 8002630:	4081      	lsls	r1, r0
 8002632:	2200      	movs	r2, #0
 8002634:	468b      	mov	fp, r1
 8002636:	e666      	b.n	8002306 <__aeabi_ddiv+0x14e>
 8002638:	2200      	movs	r2, #0
 800263a:	002e      	movs	r6, r5
 800263c:	2400      	movs	r4, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <__aeabi_ddiv+0x620>)
 8002642:	e625      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002644:	002e      	movs	r6, r5
 8002646:	2101      	movs	r1, #1
 8002648:	1ac9      	subs	r1, r1, r3
 800264a:	2938      	cmp	r1, #56	@ 0x38
 800264c:	dd00      	ble.n	8002650 <__aeabi_ddiv+0x498>
 800264e:	e61b      	b.n	8002288 <__aeabi_ddiv+0xd0>
 8002650:	291f      	cmp	r1, #31
 8002652:	dc7e      	bgt.n	8002752 <__aeabi_ddiv+0x59a>
 8002654:	4861      	ldr	r0, [pc, #388]	@ (80027dc <__aeabi_ddiv+0x624>)
 8002656:	0014      	movs	r4, r2
 8002658:	4450      	add	r0, sl
 800265a:	465b      	mov	r3, fp
 800265c:	4082      	lsls	r2, r0
 800265e:	4083      	lsls	r3, r0
 8002660:	40cc      	lsrs	r4, r1
 8002662:	1e50      	subs	r0, r2, #1
 8002664:	4182      	sbcs	r2, r0
 8002666:	4323      	orrs	r3, r4
 8002668:	431a      	orrs	r2, r3
 800266a:	465b      	mov	r3, fp
 800266c:	40cb      	lsrs	r3, r1
 800266e:	0751      	lsls	r1, r2, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 8002672:	210f      	movs	r1, #15
 8002674:	4011      	ands	r1, r2
 8002676:	2904      	cmp	r1, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4291      	cmp	r1, r2
 800267e:	4192      	sbcs	r2, r2
 8002680:	4252      	negs	r2, r2
 8002682:	189b      	adds	r3, r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	0219      	lsls	r1, r3, #8
 8002688:	d400      	bmi.n	800268c <__aeabi_ddiv+0x4d4>
 800268a:	e09b      	b.n	80027c4 <__aeabi_ddiv+0x60c>
 800268c:	2200      	movs	r2, #0
 800268e:	2301      	movs	r3, #1
 8002690:	2400      	movs	r4, #0
 8002692:	4690      	mov	r8, r2
 8002694:	e5fc      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d100      	bne.n	80026a0 <__aeabi_ddiv+0x4e8>
 800269e:	e773      	b.n	8002588 <__aeabi_ddiv+0x3d0>
 80026a0:	1d11      	adds	r1, r2, #4
 80026a2:	4291      	cmp	r1, r2
 80026a4:	4192      	sbcs	r2, r2
 80026a6:	4252      	negs	r2, r2
 80026a8:	002e      	movs	r6, r5
 80026aa:	08c9      	lsrs	r1, r1, #3
 80026ac:	4493      	add	fp, r2
 80026ae:	e76d      	b.n	800258c <__aeabi_ddiv+0x3d4>
 80026b0:	9b00      	ldr	r3, [sp, #0]
 80026b2:	3d01      	subs	r5, #1
 80026b4:	469c      	mov	ip, r3
 80026b6:	4461      	add	r1, ip
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d900      	bls.n	80026be <__aeabi_ddiv+0x506>
 80026bc:	e72c      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026be:	428a      	cmp	r2, r1
 80026c0:	d800      	bhi.n	80026c4 <__aeabi_ddiv+0x50c>
 80026c2:	e729      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026c4:	1e85      	subs	r5, r0, #2
 80026c6:	4461      	add	r1, ip
 80026c8:	e726      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	468c      	mov	ip, r1
 80026d0:	4464      	add	r4, ip
 80026d2:	42a1      	cmp	r1, r4
 80026d4:	d900      	bls.n	80026d8 <__aeabi_ddiv+0x520>
 80026d6:	e72d      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026d8:	42a2      	cmp	r2, r4
 80026da:	d800      	bhi.n	80026de <__aeabi_ddiv+0x526>
 80026dc:	e72a      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026de:	1e83      	subs	r3, r0, #2
 80026e0:	4464      	add	r4, ip
 80026e2:	e727      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026e4:	4287      	cmp	r7, r0
 80026e6:	d000      	beq.n	80026ea <__aeabi_ddiv+0x532>
 80026e8:	e6fe      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026ea:	45a9      	cmp	r9, r5
 80026ec:	d900      	bls.n	80026f0 <__aeabi_ddiv+0x538>
 80026ee:	e6fb      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026f0:	e6f5      	b.n	80024de <__aeabi_ddiv+0x326>
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d800      	bhi.n	80026f8 <__aeabi_ddiv+0x540>
 80026f6:	e6b9      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026f8:	1e83      	subs	r3, r0, #2
 80026fa:	4464      	add	r4, ip
 80026fc:	e6b6      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026fe:	428a      	cmp	r2, r1
 8002700:	d800      	bhi.n	8002704 <__aeabi_ddiv+0x54c>
 8002702:	e69f      	b.n	8002444 <__aeabi_ddiv+0x28c>
 8002704:	46bc      	mov	ip, r7
 8002706:	1e83      	subs	r3, r0, #2
 8002708:	4698      	mov	r8, r3
 800270a:	4461      	add	r1, ip
 800270c:	e69a      	b.n	8002444 <__aeabi_ddiv+0x28c>
 800270e:	000a      	movs	r2, r1
 8002710:	4284      	cmp	r4, r0
 8002712:	d000      	beq.n	8002716 <__aeabi_ddiv+0x55e>
 8002714:	e72e      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 8002716:	454b      	cmp	r3, r9
 8002718:	d000      	beq.n	800271c <__aeabi_ddiv+0x564>
 800271a:	e72b      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 800271c:	0035      	movs	r5, r6
 800271e:	e72c      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <__aeabi_ddiv+0x614>)
 8002722:	4a2f      	ldr	r2, [pc, #188]	@ (80027e0 <__aeabi_ddiv+0x628>)
 8002724:	4453      	add	r3, sl
 8002726:	4592      	cmp	sl, r2
 8002728:	db43      	blt.n	80027b2 <__aeabi_ddiv+0x5fa>
 800272a:	2201      	movs	r2, #1
 800272c:	2100      	movs	r1, #0
 800272e:	4493      	add	fp, r2
 8002730:	e72c      	b.n	800258c <__aeabi_ddiv+0x3d4>
 8002732:	42ac      	cmp	r4, r5
 8002734:	d800      	bhi.n	8002738 <__aeabi_ddiv+0x580>
 8002736:	e6d7      	b.n	80024e8 <__aeabi_ddiv+0x330>
 8002738:	2302      	movs	r3, #2
 800273a:	425b      	negs	r3, r3
 800273c:	469c      	mov	ip, r3
 800273e:	9900      	ldr	r1, [sp, #0]
 8002740:	444d      	add	r5, r9
 8002742:	454d      	cmp	r5, r9
 8002744:	419b      	sbcs	r3, r3
 8002746:	44e3      	add	fp, ip
 8002748:	468c      	mov	ip, r1
 800274a:	425b      	negs	r3, r3
 800274c:	4463      	add	r3, ip
 800274e:	18c0      	adds	r0, r0, r3
 8002750:	e6cc      	b.n	80024ec <__aeabi_ddiv+0x334>
 8002752:	201f      	movs	r0, #31
 8002754:	4240      	negs	r0, r0
 8002756:	1ac3      	subs	r3, r0, r3
 8002758:	4658      	mov	r0, fp
 800275a:	40d8      	lsrs	r0, r3
 800275c:	2920      	cmp	r1, #32
 800275e:	d004      	beq.n	800276a <__aeabi_ddiv+0x5b2>
 8002760:	4659      	mov	r1, fp
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <__aeabi_ddiv+0x62c>)
 8002764:	4453      	add	r3, sl
 8002766:	4099      	lsls	r1, r3
 8002768:	430a      	orrs	r2, r1
 800276a:	1e53      	subs	r3, r2, #1
 800276c:	419a      	sbcs	r2, r3
 800276e:	2307      	movs	r3, #7
 8002770:	0019      	movs	r1, r3
 8002772:	4302      	orrs	r2, r0
 8002774:	2400      	movs	r4, #0
 8002776:	4011      	ands	r1, r2
 8002778:	4213      	tst	r3, r2
 800277a:	d009      	beq.n	8002790 <__aeabi_ddiv+0x5d8>
 800277c:	3308      	adds	r3, #8
 800277e:	4013      	ands	r3, r2
 8002780:	2b04      	cmp	r3, #4
 8002782:	d01d      	beq.n	80027c0 <__aeabi_ddiv+0x608>
 8002784:	1d13      	adds	r3, r2, #4
 8002786:	4293      	cmp	r3, r2
 8002788:	4189      	sbcs	r1, r1
 800278a:	001a      	movs	r2, r3
 800278c:	4249      	negs	r1, r1
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	08d2      	lsrs	r2, r2, #3
 8002792:	430a      	orrs	r2, r1
 8002794:	4690      	mov	r8, r2
 8002796:	2300      	movs	r3, #0
 8002798:	e57a      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800279a:	4649      	mov	r1, r9
 800279c:	9f00      	ldr	r7, [sp, #0]
 800279e:	004d      	lsls	r5, r1, #1
 80027a0:	454d      	cmp	r5, r9
 80027a2:	4189      	sbcs	r1, r1
 80027a4:	46bc      	mov	ip, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	4461      	add	r1, ip
 80027aa:	46a9      	mov	r9, r5
 80027ac:	3a02      	subs	r2, #2
 80027ae:	1864      	adds	r4, r4, r1
 80027b0:	e7ae      	b.n	8002710 <__aeabi_ddiv+0x558>
 80027b2:	2201      	movs	r2, #1
 80027b4:	4252      	negs	r2, r2
 80027b6:	e746      	b.n	8002646 <__aeabi_ddiv+0x48e>
 80027b8:	4599      	cmp	r9, r3
 80027ba:	d3ee      	bcc.n	800279a <__aeabi_ddiv+0x5e2>
 80027bc:	000a      	movs	r2, r1
 80027be:	e7aa      	b.n	8002716 <__aeabi_ddiv+0x55e>
 80027c0:	2100      	movs	r1, #0
 80027c2:	e7e5      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	0b1c      	lsrs	r4, r3, #12
 80027ca:	e7e1      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027cc:	000003ff 	.word	0x000003ff
 80027d0:	feffffff 	.word	0xfeffffff
 80027d4:	000007fe 	.word	0x000007fe
 80027d8:	000007ff 	.word	0x000007ff
 80027dc:	0000041e 	.word	0x0000041e
 80027e0:	fffffc02 	.word	0xfffffc02
 80027e4:	0000043e 	.word	0x0000043e

080027e8 <__eqdf2>:
 80027e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ea:	4657      	mov	r7, sl
 80027ec:	46de      	mov	lr, fp
 80027ee:	464e      	mov	r6, r9
 80027f0:	4645      	mov	r5, r8
 80027f2:	b5e0      	push	{r5, r6, r7, lr}
 80027f4:	000d      	movs	r5, r1
 80027f6:	0004      	movs	r4, r0
 80027f8:	0fe8      	lsrs	r0, r5, #31
 80027fa:	4683      	mov	fp, r0
 80027fc:	0309      	lsls	r1, r1, #12
 80027fe:	0fd8      	lsrs	r0, r3, #31
 8002800:	0b09      	lsrs	r1, r1, #12
 8002802:	4682      	mov	sl, r0
 8002804:	4819      	ldr	r0, [pc, #100]	@ (800286c <__eqdf2+0x84>)
 8002806:	468c      	mov	ip, r1
 8002808:	031f      	lsls	r7, r3, #12
 800280a:	0069      	lsls	r1, r5, #1
 800280c:	005e      	lsls	r6, r3, #1
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0b3f      	lsrs	r7, r7, #12
 8002812:	0d76      	lsrs	r6, r6, #21
 8002814:	4281      	cmp	r1, r0
 8002816:	d018      	beq.n	800284a <__eqdf2+0x62>
 8002818:	4286      	cmp	r6, r0
 800281a:	d00f      	beq.n	800283c <__eqdf2+0x54>
 800281c:	2001      	movs	r0, #1
 800281e:	42b1      	cmp	r1, r6
 8002820:	d10d      	bne.n	800283e <__eqdf2+0x56>
 8002822:	45bc      	cmp	ip, r7
 8002824:	d10b      	bne.n	800283e <__eqdf2+0x56>
 8002826:	4294      	cmp	r4, r2
 8002828:	d109      	bne.n	800283e <__eqdf2+0x56>
 800282a:	45d3      	cmp	fp, sl
 800282c:	d01c      	beq.n	8002868 <__eqdf2+0x80>
 800282e:	2900      	cmp	r1, #0
 8002830:	d105      	bne.n	800283e <__eqdf2+0x56>
 8002832:	4660      	mov	r0, ip
 8002834:	4320      	orrs	r0, r4
 8002836:	1e43      	subs	r3, r0, #1
 8002838:	4198      	sbcs	r0, r3
 800283a:	e000      	b.n	800283e <__eqdf2+0x56>
 800283c:	2001      	movs	r0, #1
 800283e:	bcf0      	pop	{r4, r5, r6, r7}
 8002840:	46bb      	mov	fp, r7
 8002842:	46b2      	mov	sl, r6
 8002844:	46a9      	mov	r9, r5
 8002846:	46a0      	mov	r8, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2001      	movs	r0, #1
 800284c:	428e      	cmp	r6, r1
 800284e:	d1f6      	bne.n	800283e <__eqdf2+0x56>
 8002850:	4661      	mov	r1, ip
 8002852:	4339      	orrs	r1, r7
 8002854:	000f      	movs	r7, r1
 8002856:	4317      	orrs	r7, r2
 8002858:	4327      	orrs	r7, r4
 800285a:	d1f0      	bne.n	800283e <__eqdf2+0x56>
 800285c:	465b      	mov	r3, fp
 800285e:	4652      	mov	r2, sl
 8002860:	1a98      	subs	r0, r3, r2
 8002862:	1e43      	subs	r3, r0, #1
 8002864:	4198      	sbcs	r0, r3
 8002866:	e7ea      	b.n	800283e <__eqdf2+0x56>
 8002868:	2000      	movs	r0, #0
 800286a:	e7e8      	b.n	800283e <__eqdf2+0x56>
 800286c:	000007ff 	.word	0x000007ff

08002870 <__gedf2>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	4657      	mov	r7, sl
 8002874:	464e      	mov	r6, r9
 8002876:	4645      	mov	r5, r8
 8002878:	46de      	mov	lr, fp
 800287a:	b5e0      	push	{r5, r6, r7, lr}
 800287c:	000d      	movs	r5, r1
 800287e:	030e      	lsls	r6, r1, #12
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	468a      	mov	sl, r1
 8002886:	0fdf      	lsrs	r7, r3, #31
 8002888:	0fe9      	lsrs	r1, r5, #31
 800288a:	46bc      	mov	ip, r7
 800288c:	b083      	sub	sp, #12
 800288e:	4f2f      	ldr	r7, [pc, #188]	@ (800294c <__gedf2+0xdc>)
 8002890:	0004      	movs	r4, r0
 8002892:	4680      	mov	r8, r0
 8002894:	9101      	str	r1, [sp, #4]
 8002896:	0058      	lsls	r0, r3, #1
 8002898:	0319      	lsls	r1, r3, #12
 800289a:	4691      	mov	r9, r2
 800289c:	0b36      	lsrs	r6, r6, #12
 800289e:	0b09      	lsrs	r1, r1, #12
 80028a0:	0d40      	lsrs	r0, r0, #21
 80028a2:	45ba      	cmp	sl, r7
 80028a4:	d01d      	beq.n	80028e2 <__gedf2+0x72>
 80028a6:	42b8      	cmp	r0, r7
 80028a8:	d00d      	beq.n	80028c6 <__gedf2+0x56>
 80028aa:	4657      	mov	r7, sl
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d12a      	bne.n	8002906 <__gedf2+0x96>
 80028b0:	4334      	orrs	r4, r6
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d124      	bne.n	8002900 <__gedf2+0x90>
 80028b6:	430a      	orrs	r2, r1
 80028b8:	d036      	beq.n	8002928 <__gedf2+0xb8>
 80028ba:	2c00      	cmp	r4, #0
 80028bc:	d141      	bne.n	8002942 <__gedf2+0xd2>
 80028be:	4663      	mov	r3, ip
 80028c0:	0058      	lsls	r0, r3, #1
 80028c2:	3801      	subs	r0, #1
 80028c4:	e015      	b.n	80028f2 <__gedf2+0x82>
 80028c6:	4311      	orrs	r1, r2
 80028c8:	d138      	bne.n	800293c <__gedf2+0xcc>
 80028ca:	4653      	mov	r3, sl
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <__gedf2+0x64>
 80028d0:	4326      	orrs	r6, r4
 80028d2:	d0f4      	beq.n	80028be <__gedf2+0x4e>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	4563      	cmp	r3, ip
 80028d8:	d107      	bne.n	80028ea <__gedf2+0x7a>
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	0058      	lsls	r0, r3, #1
 80028de:	3801      	subs	r0, #1
 80028e0:	e007      	b.n	80028f2 <__gedf2+0x82>
 80028e2:	4326      	orrs	r6, r4
 80028e4:	d12a      	bne.n	800293c <__gedf2+0xcc>
 80028e6:	4550      	cmp	r0, sl
 80028e8:	d021      	beq.n	800292e <__gedf2+0xbe>
 80028ea:	2001      	movs	r0, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	425f      	negs	r7, r3
 80028f0:	4338      	orrs	r0, r7
 80028f2:	b003      	add	sp, #12
 80028f4:	bcf0      	pop	{r4, r5, r6, r7}
 80028f6:	46bb      	mov	fp, r7
 80028f8:	46b2      	mov	sl, r6
 80028fa:	46a9      	mov	r9, r5
 80028fc:	46a0      	mov	r8, r4
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	2c00      	cmp	r4, #0
 8002902:	d0dc      	beq.n	80028be <__gedf2+0x4e>
 8002904:	e7e6      	b.n	80028d4 <__gedf2+0x64>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ef      	beq.n	80028ea <__gedf2+0x7a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	4563      	cmp	r3, ip
 800290e:	d1ec      	bne.n	80028ea <__gedf2+0x7a>
 8002910:	4582      	cmp	sl, r0
 8002912:	dcea      	bgt.n	80028ea <__gedf2+0x7a>
 8002914:	dbe1      	blt.n	80028da <__gedf2+0x6a>
 8002916:	428e      	cmp	r6, r1
 8002918:	d8e7      	bhi.n	80028ea <__gedf2+0x7a>
 800291a:	d1de      	bne.n	80028da <__gedf2+0x6a>
 800291c:	45c8      	cmp	r8, r9
 800291e:	d8e4      	bhi.n	80028ea <__gedf2+0x7a>
 8002920:	2000      	movs	r0, #0
 8002922:	45c8      	cmp	r8, r9
 8002924:	d2e5      	bcs.n	80028f2 <__gedf2+0x82>
 8002926:	e7d8      	b.n	80028da <__gedf2+0x6a>
 8002928:	2c00      	cmp	r4, #0
 800292a:	d0e2      	beq.n	80028f2 <__gedf2+0x82>
 800292c:	e7dd      	b.n	80028ea <__gedf2+0x7a>
 800292e:	4311      	orrs	r1, r2
 8002930:	d104      	bne.n	800293c <__gedf2+0xcc>
 8002932:	9b01      	ldr	r3, [sp, #4]
 8002934:	4563      	cmp	r3, ip
 8002936:	d1d8      	bne.n	80028ea <__gedf2+0x7a>
 8002938:	2000      	movs	r0, #0
 800293a:	e7da      	b.n	80028f2 <__gedf2+0x82>
 800293c:	2002      	movs	r0, #2
 800293e:	4240      	negs	r0, r0
 8002940:	e7d7      	b.n	80028f2 <__gedf2+0x82>
 8002942:	9b01      	ldr	r3, [sp, #4]
 8002944:	4563      	cmp	r3, ip
 8002946:	d0e6      	beq.n	8002916 <__gedf2+0xa6>
 8002948:	e7cf      	b.n	80028ea <__gedf2+0x7a>
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	000007ff 	.word	0x000007ff

08002950 <__ledf2>:
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	4657      	mov	r7, sl
 8002954:	464e      	mov	r6, r9
 8002956:	4645      	mov	r5, r8
 8002958:	46de      	mov	lr, fp
 800295a:	b5e0      	push	{r5, r6, r7, lr}
 800295c:	000d      	movs	r5, r1
 800295e:	030e      	lsls	r6, r1, #12
 8002960:	0049      	lsls	r1, r1, #1
 8002962:	0d49      	lsrs	r1, r1, #21
 8002964:	468a      	mov	sl, r1
 8002966:	0fdf      	lsrs	r7, r3, #31
 8002968:	0fe9      	lsrs	r1, r5, #31
 800296a:	46bc      	mov	ip, r7
 800296c:	b083      	sub	sp, #12
 800296e:	4f2e      	ldr	r7, [pc, #184]	@ (8002a28 <__ledf2+0xd8>)
 8002970:	0004      	movs	r4, r0
 8002972:	4680      	mov	r8, r0
 8002974:	9101      	str	r1, [sp, #4]
 8002976:	0058      	lsls	r0, r3, #1
 8002978:	0319      	lsls	r1, r3, #12
 800297a:	4691      	mov	r9, r2
 800297c:	0b36      	lsrs	r6, r6, #12
 800297e:	0b09      	lsrs	r1, r1, #12
 8002980:	0d40      	lsrs	r0, r0, #21
 8002982:	45ba      	cmp	sl, r7
 8002984:	d01e      	beq.n	80029c4 <__ledf2+0x74>
 8002986:	42b8      	cmp	r0, r7
 8002988:	d00d      	beq.n	80029a6 <__ledf2+0x56>
 800298a:	4657      	mov	r7, sl
 800298c:	2f00      	cmp	r7, #0
 800298e:	d127      	bne.n	80029e0 <__ledf2+0x90>
 8002990:	4334      	orrs	r4, r6
 8002992:	2800      	cmp	r0, #0
 8002994:	d133      	bne.n	80029fe <__ledf2+0xae>
 8002996:	430a      	orrs	r2, r1
 8002998:	d034      	beq.n	8002a04 <__ledf2+0xb4>
 800299a:	2c00      	cmp	r4, #0
 800299c:	d140      	bne.n	8002a20 <__ledf2+0xd0>
 800299e:	4663      	mov	r3, ip
 80029a0:	0058      	lsls	r0, r3, #1
 80029a2:	3801      	subs	r0, #1
 80029a4:	e015      	b.n	80029d2 <__ledf2+0x82>
 80029a6:	4311      	orrs	r1, r2
 80029a8:	d112      	bne.n	80029d0 <__ledf2+0x80>
 80029aa:	4653      	mov	r3, sl
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <__ledf2+0x64>
 80029b0:	4326      	orrs	r6, r4
 80029b2:	d0f4      	beq.n	800299e <__ledf2+0x4e>
 80029b4:	9b01      	ldr	r3, [sp, #4]
 80029b6:	4563      	cmp	r3, ip
 80029b8:	d01d      	beq.n	80029f6 <__ledf2+0xa6>
 80029ba:	2001      	movs	r0, #1
 80029bc:	9b01      	ldr	r3, [sp, #4]
 80029be:	425f      	negs	r7, r3
 80029c0:	4338      	orrs	r0, r7
 80029c2:	e006      	b.n	80029d2 <__ledf2+0x82>
 80029c4:	4326      	orrs	r6, r4
 80029c6:	d103      	bne.n	80029d0 <__ledf2+0x80>
 80029c8:	4550      	cmp	r0, sl
 80029ca:	d1f6      	bne.n	80029ba <__ledf2+0x6a>
 80029cc:	4311      	orrs	r1, r2
 80029ce:	d01c      	beq.n	8002a0a <__ledf2+0xba>
 80029d0:	2002      	movs	r0, #2
 80029d2:	b003      	add	sp, #12
 80029d4:	bcf0      	pop	{r4, r5, r6, r7}
 80029d6:	46bb      	mov	fp, r7
 80029d8:	46b2      	mov	sl, r6
 80029da:	46a9      	mov	r9, r5
 80029dc:	46a0      	mov	r8, r4
 80029de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0ea      	beq.n	80029ba <__ledf2+0x6a>
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	4563      	cmp	r3, ip
 80029e8:	d1e7      	bne.n	80029ba <__ledf2+0x6a>
 80029ea:	4582      	cmp	sl, r0
 80029ec:	dce5      	bgt.n	80029ba <__ledf2+0x6a>
 80029ee:	db02      	blt.n	80029f6 <__ledf2+0xa6>
 80029f0:	428e      	cmp	r6, r1
 80029f2:	d8e2      	bhi.n	80029ba <__ledf2+0x6a>
 80029f4:	d00e      	beq.n	8002a14 <__ledf2+0xc4>
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	0058      	lsls	r0, r3, #1
 80029fa:	3801      	subs	r0, #1
 80029fc:	e7e9      	b.n	80029d2 <__ledf2+0x82>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d0cd      	beq.n	800299e <__ledf2+0x4e>
 8002a02:	e7d7      	b.n	80029b4 <__ledf2+0x64>
 8002a04:	2c00      	cmp	r4, #0
 8002a06:	d0e4      	beq.n	80029d2 <__ledf2+0x82>
 8002a08:	e7d7      	b.n	80029ba <__ledf2+0x6a>
 8002a0a:	9b01      	ldr	r3, [sp, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	4563      	cmp	r3, ip
 8002a10:	d0df      	beq.n	80029d2 <__ledf2+0x82>
 8002a12:	e7d2      	b.n	80029ba <__ledf2+0x6a>
 8002a14:	45c8      	cmp	r8, r9
 8002a16:	d8d0      	bhi.n	80029ba <__ledf2+0x6a>
 8002a18:	2000      	movs	r0, #0
 8002a1a:	45c8      	cmp	r8, r9
 8002a1c:	d2d9      	bcs.n	80029d2 <__ledf2+0x82>
 8002a1e:	e7ea      	b.n	80029f6 <__ledf2+0xa6>
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4563      	cmp	r3, ip
 8002a24:	d0e4      	beq.n	80029f0 <__ledf2+0xa0>
 8002a26:	e7c8      	b.n	80029ba <__ledf2+0x6a>
 8002a28:	000007ff 	.word	0x000007ff

08002a2c <__aeabi_dmul>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4657      	mov	r7, sl
 8002a30:	464e      	mov	r6, r9
 8002a32:	46de      	mov	lr, fp
 8002a34:	4645      	mov	r5, r8
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	001f      	movs	r7, r3
 8002a3a:	030b      	lsls	r3, r1, #12
 8002a3c:	0b1b      	lsrs	r3, r3, #12
 8002a3e:	0016      	movs	r6, r2
 8002a40:	469a      	mov	sl, r3
 8002a42:	0fca      	lsrs	r2, r1, #31
 8002a44:	004b      	lsls	r3, r1, #1
 8002a46:	0004      	movs	r4, r0
 8002a48:	4691      	mov	r9, r2
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	0d5b      	lsrs	r3, r3, #21
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dmul+0x26>
 8002a50:	e1cf      	b.n	8002df2 <__aeabi_dmul+0x3c6>
 8002a52:	4acd      	ldr	r2, [pc, #820]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d055      	beq.n	8002b04 <__aeabi_dmul+0xd8>
 8002a58:	4651      	mov	r1, sl
 8002a5a:	0f42      	lsrs	r2, r0, #29
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0409      	lsls	r1, r1, #16
 8002a64:	4311      	orrs	r1, r2
 8002a66:	00c2      	lsls	r2, r0, #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a6c:	468a      	mov	sl, r1
 8002a6e:	4693      	mov	fp, r2
 8002a70:	449b      	add	fp, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	2500      	movs	r5, #0
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	033c      	lsls	r4, r7, #12
 8002a7a:	007b      	lsls	r3, r7, #1
 8002a7c:	0ffa      	lsrs	r2, r7, #31
 8002a7e:	9601      	str	r6, [sp, #4]
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	9200      	str	r2, [sp, #0]
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x5e>
 8002a88:	e188      	b.n	8002d9c <__aeabi_dmul+0x370>
 8002a8a:	4abf      	ldr	r2, [pc, #764]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x66>
 8002a90:	e092      	b.n	8002bb8 <__aeabi_dmul+0x18c>
 8002a92:	4abe      	ldr	r2, [pc, #760]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a94:	4694      	mov	ip, r2
 8002a96:	4463      	add	r3, ip
 8002a98:	449b      	add	fp, r3
 8002a9a:	2d0a      	cmp	r5, #10
 8002a9c:	dc42      	bgt.n	8002b24 <__aeabi_dmul+0xf8>
 8002a9e:	00e4      	lsls	r4, r4, #3
 8002aa0:	0f73      	lsrs	r3, r6, #29
 8002aa2:	4323      	orrs	r3, r4
 8002aa4:	2480      	movs	r4, #128	@ 0x80
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	0424      	lsls	r4, r4, #16
 8002aaa:	431c      	orrs	r4, r3
 8002aac:	00f3      	lsls	r3, r6, #3
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	9b00      	ldr	r3, [sp, #0]
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4059      	eors	r1, r3
 8002ab6:	b2cb      	uxtb	r3, r1
 8002ab8:	9303      	str	r3, [sp, #12]
 8002aba:	2d02      	cmp	r5, #2
 8002abc:	dc00      	bgt.n	8002ac0 <__aeabi_dmul+0x94>
 8002abe:	e094      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	40ab      	lsls	r3, r5
 8002ac4:	001d      	movs	r5, r3
 8002ac6:	23a6      	movs	r3, #166	@ 0xa6
 8002ac8:	002a      	movs	r2, r5
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	401a      	ands	r2, r3
 8002ace:	421d      	tst	r5, r3
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dmul+0xa8>
 8002ad2:	e229      	b.n	8002f28 <__aeabi_dmul+0x4fc>
 8002ad4:	2390      	movs	r3, #144	@ 0x90
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	421d      	tst	r5, r3
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0xb2>
 8002adc:	e24d      	b.n	8002f7a <__aeabi_dmul+0x54e>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2480      	movs	r4, #128	@ 0x80
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	0324      	lsls	r4, r4, #12
 8002ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002ae8:	0010      	movs	r0, r2
 8002aea:	464a      	mov	r2, r9
 8002aec:	051b      	lsls	r3, r3, #20
 8002aee:	4323      	orrs	r3, r4
 8002af0:	07d2      	lsls	r2, r2, #31
 8002af2:	4313      	orrs	r3, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	b005      	add	sp, #20
 8002af8:	bcf0      	pop	{r4, r5, r6, r7}
 8002afa:	46bb      	mov	fp, r7
 8002afc:	46b2      	mov	sl, r6
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46a0      	mov	r8, r4
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	4652      	mov	r2, sl
 8002b06:	4302      	orrs	r2, r0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	d000      	beq.n	8002b0e <__aeabi_dmul+0xe2>
 8002b0c:	e1ac      	b.n	8002e68 <__aeabi_dmul+0x43c>
 8002b0e:	469b      	mov	fp, r3
 8002b10:	2302      	movs	r3, #2
 8002b12:	4692      	mov	sl, r2
 8002b14:	2508      	movs	r5, #8
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	e7ae      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	4699      	mov	r9, r3
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	4698      	mov	r8, r3
 8002b24:	9b02      	ldr	r3, [sp, #8]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dmul+0x100>
 8002b2a:	e1ca      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dmul+0x106>
 8002b30:	e192      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d110      	bne.n	8002b58 <__aeabi_dmul+0x12c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2400      	movs	r4, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	e7d4      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	087b      	lsrs	r3, r7, #1
 8002b42:	403a      	ands	r2, r7
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4652      	mov	r2, sl
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	4698      	mov	r8, r3
 8002b4e:	4653      	mov	r3, sl
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	469a      	mov	sl, r3
 8002b54:	9b03      	ldr	r3, [sp, #12]
 8002b56:	4699      	mov	r9, r3
 8002b58:	465b      	mov	r3, fp
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	445b      	add	r3, fp
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	dc00      	bgt.n	8002b68 <__aeabi_dmul+0x13c>
 8002b66:	e1b1      	b.n	8002ecc <__aeabi_dmul+0x4a0>
 8002b68:	4642      	mov	r2, r8
 8002b6a:	0752      	lsls	r2, r2, #29
 8002b6c:	d00b      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b6e:	220f      	movs	r2, #15
 8002b70:	4641      	mov	r1, r8
 8002b72:	400a      	ands	r2, r1
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d006      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	1d11      	adds	r1, r2, #4
 8002b7c:	4541      	cmp	r1, r8
 8002b7e:	4192      	sbcs	r2, r2
 8002b80:	4688      	mov	r8, r1
 8002b82:	4252      	negs	r2, r2
 8002b84:	4492      	add	sl, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	01d2      	lsls	r2, r2, #7
 8002b8a:	d506      	bpl.n	8002b9a <__aeabi_dmul+0x16e>
 8002b8c:	4652      	mov	r2, sl
 8002b8e:	4b80      	ldr	r3, [pc, #512]	@ (8002d90 <__aeabi_dmul+0x364>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	4692      	mov	sl, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	18c3      	adds	r3, r0, r3
 8002b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d94 <__aeabi_dmul+0x368>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	dd00      	ble.n	8002ba2 <__aeabi_dmul+0x176>
 8002ba0:	e18f      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002ba2:	4642      	mov	r2, r8
 8002ba4:	08d1      	lsrs	r1, r2, #3
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	430a      	orrs	r2, r1
 8002bac:	4651      	mov	r1, sl
 8002bae:	055b      	lsls	r3, r3, #21
 8002bb0:	024c      	lsls	r4, r1, #9
 8002bb2:	0b24      	lsrs	r4, r4, #12
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	e797      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002bba:	4326      	orrs	r6, r4
 8002bbc:	469c      	mov	ip, r3
 8002bbe:	44e3      	add	fp, ip
 8002bc0:	2e00      	cmp	r6, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dmul+0x19a>
 8002bc4:	e16f      	b.n	8002ea6 <__aeabi_dmul+0x47a>
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4649      	mov	r1, r9
 8002bca:	431d      	orrs	r5, r3
 8002bcc:	9b00      	ldr	r3, [sp, #0]
 8002bce:	4059      	eors	r1, r3
 8002bd0:	b2cb      	uxtb	r3, r1
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	2d0a      	cmp	r5, #10
 8002bd6:	dd00      	ble.n	8002bda <__aeabi_dmul+0x1ae>
 8002bd8:	e133      	b.n	8002e42 <__aeabi_dmul+0x416>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	40ab      	lsls	r3, r5
 8002bde:	001d      	movs	r5, r3
 8002be0:	2303      	movs	r3, #3
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	422a      	tst	r2, r5
 8002be8:	d197      	bne.n	8002b1a <__aeabi_dmul+0xee>
 8002bea:	4642      	mov	r2, r8
 8002bec:	4643      	mov	r3, r8
 8002bee:	0412      	lsls	r2, r2, #16
 8002bf0:	0c12      	lsrs	r2, r2, #16
 8002bf2:	0016      	movs	r6, r2
 8002bf4:	9801      	ldr	r0, [sp, #4]
 8002bf6:	0c1d      	lsrs	r5, r3, #16
 8002bf8:	0c03      	lsrs	r3, r0, #16
 8002bfa:	0400      	lsls	r0, r0, #16
 8002bfc:	0c00      	lsrs	r0, r0, #16
 8002bfe:	4346      	muls	r6, r0
 8002c00:	46b4      	mov	ip, r6
 8002c02:	001e      	movs	r6, r3
 8002c04:	436e      	muls	r6, r5
 8002c06:	9600      	str	r6, [sp, #0]
 8002c08:	0016      	movs	r6, r2
 8002c0a:	0007      	movs	r7, r0
 8002c0c:	435e      	muls	r6, r3
 8002c0e:	4661      	mov	r1, ip
 8002c10:	46b0      	mov	r8, r6
 8002c12:	436f      	muls	r7, r5
 8002c14:	0c0e      	lsrs	r6, r1, #16
 8002c16:	44b8      	add	r8, r7
 8002c18:	4446      	add	r6, r8
 8002c1a:	42b7      	cmp	r7, r6
 8002c1c:	d905      	bls.n	8002c2a <__aeabi_dmul+0x1fe>
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0249      	lsls	r1, r1, #9
 8002c22:	4688      	mov	r8, r1
 8002c24:	9f00      	ldr	r7, [sp, #0]
 8002c26:	4447      	add	r7, r8
 8002c28:	9700      	str	r7, [sp, #0]
 8002c2a:	4661      	mov	r1, ip
 8002c2c:	0409      	lsls	r1, r1, #16
 8002c2e:	0c09      	lsrs	r1, r1, #16
 8002c30:	0c37      	lsrs	r7, r6, #16
 8002c32:	0436      	lsls	r6, r6, #16
 8002c34:	468c      	mov	ip, r1
 8002c36:	0031      	movs	r1, r6
 8002c38:	4461      	add	r1, ip
 8002c3a:	9101      	str	r1, [sp, #4]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0c26      	lsrs	r6, r4, #16
 8002c40:	0424      	lsls	r4, r4, #16
 8002c42:	0c24      	lsrs	r4, r4, #16
 8002c44:	4361      	muls	r1, r4
 8002c46:	468c      	mov	ip, r1
 8002c48:	0021      	movs	r1, r4
 8002c4a:	4369      	muls	r1, r5
 8002c4c:	4689      	mov	r9, r1
 8002c4e:	4661      	mov	r1, ip
 8002c50:	0c09      	lsrs	r1, r1, #16
 8002c52:	4688      	mov	r8, r1
 8002c54:	4372      	muls	r2, r6
 8002c56:	444a      	add	r2, r9
 8002c58:	4442      	add	r2, r8
 8002c5a:	4375      	muls	r5, r6
 8002c5c:	4591      	cmp	r9, r2
 8002c5e:	d903      	bls.n	8002c68 <__aeabi_dmul+0x23c>
 8002c60:	2180      	movs	r1, #128	@ 0x80
 8002c62:	0249      	lsls	r1, r1, #9
 8002c64:	4688      	mov	r8, r1
 8002c66:	4445      	add	r5, r8
 8002c68:	0c11      	lsrs	r1, r2, #16
 8002c6a:	4688      	mov	r8, r1
 8002c6c:	4661      	mov	r1, ip
 8002c6e:	0409      	lsls	r1, r1, #16
 8002c70:	0c09      	lsrs	r1, r1, #16
 8002c72:	468c      	mov	ip, r1
 8002c74:	0412      	lsls	r2, r2, #16
 8002c76:	4462      	add	r2, ip
 8002c78:	18b9      	adds	r1, r7, r2
 8002c7a:	9102      	str	r1, [sp, #8]
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	0c09      	lsrs	r1, r1, #16
 8002c80:	468c      	mov	ip, r1
 8002c82:	4651      	mov	r1, sl
 8002c84:	040f      	lsls	r7, r1, #16
 8002c86:	0c3f      	lsrs	r7, r7, #16
 8002c88:	0039      	movs	r1, r7
 8002c8a:	4341      	muls	r1, r0
 8002c8c:	4445      	add	r5, r8
 8002c8e:	4688      	mov	r8, r1
 8002c90:	4661      	mov	r1, ip
 8002c92:	4341      	muls	r1, r0
 8002c94:	468a      	mov	sl, r1
 8002c96:	4641      	mov	r1, r8
 8002c98:	4660      	mov	r0, ip
 8002c9a:	0c09      	lsrs	r1, r1, #16
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4358      	muls	r0, r3
 8002ca0:	437b      	muls	r3, r7
 8002ca2:	4453      	add	r3, sl
 8002ca4:	444b      	add	r3, r9
 8002ca6:	459a      	cmp	sl, r3
 8002ca8:	d903      	bls.n	8002cb2 <__aeabi_dmul+0x286>
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	4689      	mov	r9, r1
 8002cb0:	4448      	add	r0, r9
 8002cb2:	0c19      	lsrs	r1, r3, #16
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	0409      	lsls	r1, r1, #16
 8002cba:	0c09      	lsrs	r1, r1, #16
 8002cbc:	4688      	mov	r8, r1
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4361      	muls	r1, r4
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	4443      	add	r3, r8
 8002cc6:	4688      	mov	r8, r1
 8002cc8:	4661      	mov	r1, ip
 8002cca:	434c      	muls	r4, r1
 8002ccc:	4371      	muls	r1, r6
 8002cce:	468c      	mov	ip, r1
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4377      	muls	r7, r6
 8002cd4:	0c0e      	lsrs	r6, r1, #16
 8002cd6:	193f      	adds	r7, r7, r4
 8002cd8:	19f6      	adds	r6, r6, r7
 8002cda:	4448      	add	r0, r9
 8002cdc:	42b4      	cmp	r4, r6
 8002cde:	d903      	bls.n	8002ce8 <__aeabi_dmul+0x2bc>
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	4689      	mov	r9, r1
 8002ce6:	44cc      	add	ip, r9
 8002ce8:	9902      	ldr	r1, [sp, #8]
 8002cea:	9f00      	ldr	r7, [sp, #0]
 8002cec:	4689      	mov	r9, r1
 8002cee:	0431      	lsls	r1, r6, #16
 8002cf0:	444f      	add	r7, r9
 8002cf2:	4689      	mov	r9, r1
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4297      	cmp	r7, r2
 8002cf8:	4192      	sbcs	r2, r2
 8002cfa:	040c      	lsls	r4, r1, #16
 8002cfc:	0c24      	lsrs	r4, r4, #16
 8002cfe:	444c      	add	r4, r9
 8002d00:	18ff      	adds	r7, r7, r3
 8002d02:	4252      	negs	r2, r2
 8002d04:	1964      	adds	r4, r4, r5
 8002d06:	18a1      	adds	r1, r4, r2
 8002d08:	429f      	cmp	r7, r3
 8002d0a:	419b      	sbcs	r3, r3
 8002d0c:	4688      	mov	r8, r1
 8002d0e:	4682      	mov	sl, r0
 8002d10:	425b      	negs	r3, r3
 8002d12:	4699      	mov	r9, r3
 8002d14:	4590      	cmp	r8, r2
 8002d16:	4192      	sbcs	r2, r2
 8002d18:	42ac      	cmp	r4, r5
 8002d1a:	41a4      	sbcs	r4, r4
 8002d1c:	44c2      	add	sl, r8
 8002d1e:	44d1      	add	r9, sl
 8002d20:	4252      	negs	r2, r2
 8002d22:	4264      	negs	r4, r4
 8002d24:	4314      	orrs	r4, r2
 8002d26:	4599      	cmp	r9, r3
 8002d28:	419b      	sbcs	r3, r3
 8002d2a:	4582      	cmp	sl, r0
 8002d2c:	4192      	sbcs	r2, r2
 8002d2e:	425b      	negs	r3, r3
 8002d30:	4252      	negs	r2, r2
 8002d32:	4313      	orrs	r3, r2
 8002d34:	464a      	mov	r2, r9
 8002d36:	0c36      	lsrs	r6, r6, #16
 8002d38:	19a4      	adds	r4, r4, r6
 8002d3a:	18e3      	adds	r3, r4, r3
 8002d3c:	4463      	add	r3, ip
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	0dd2      	lsrs	r2, r2, #23
 8002d42:	431a      	orrs	r2, r3
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	4692      	mov	sl, r2
 8002d48:	027a      	lsls	r2, r7, #9
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	1e50      	subs	r0, r2, #1
 8002d4e:	4182      	sbcs	r2, r0
 8002d50:	0dff      	lsrs	r7, r7, #23
 8002d52:	4317      	orrs	r7, r2
 8002d54:	464a      	mov	r2, r9
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	4317      	orrs	r7, r2
 8002d5a:	46b8      	mov	r8, r7
 8002d5c:	01db      	lsls	r3, r3, #7
 8002d5e:	d500      	bpl.n	8002d62 <__aeabi_dmul+0x336>
 8002d60:	e6ed      	b.n	8002b3e <__aeabi_dmul+0x112>
 8002d62:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <__aeabi_dmul+0x36c>)
 8002d64:	9a03      	ldr	r2, [sp, #12]
 8002d66:	445b      	add	r3, fp
 8002d68:	4691      	mov	r9, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dc00      	bgt.n	8002d70 <__aeabi_dmul+0x344>
 8002d6e:	e0ac      	b.n	8002eca <__aeabi_dmul+0x49e>
 8002d70:	003a      	movs	r2, r7
 8002d72:	0752      	lsls	r2, r2, #29
 8002d74:	d100      	bne.n	8002d78 <__aeabi_dmul+0x34c>
 8002d76:	e710      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4658      	mov	r0, fp
 8002d7c:	403a      	ands	r2, r7
 8002d7e:	2a04      	cmp	r2, #4
 8002d80:	d000      	beq.n	8002d84 <__aeabi_dmul+0x358>
 8002d82:	e6f9      	b.n	8002b78 <__aeabi_dmul+0x14c>
 8002d84:	e709      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	000007ff 	.word	0x000007ff
 8002d8c:	fffffc01 	.word	0xfffffc01
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	000003ff 	.word	0x000003ff
 8002d9c:	0022      	movs	r2, r4
 8002d9e:	4332      	orrs	r2, r6
 8002da0:	d06f      	beq.n	8002e82 <__aeabi_dmul+0x456>
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dmul+0x37c>
 8002da6:	e0c2      	b.n	8002f2e <__aeabi_dmul+0x502>
 8002da8:	0020      	movs	r0, r4
 8002daa:	f7fd fbc1 	bl	8000530 <__clzsi2>
 8002dae:	0002      	movs	r2, r0
 8002db0:	0003      	movs	r3, r0
 8002db2:	3a0b      	subs	r2, #11
 8002db4:	201d      	movs	r0, #29
 8002db6:	1a82      	subs	r2, r0, r2
 8002db8:	0030      	movs	r0, r6
 8002dba:	0019      	movs	r1, r3
 8002dbc:	40d0      	lsrs	r0, r2
 8002dbe:	3908      	subs	r1, #8
 8002dc0:	408c      	lsls	r4, r1
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	4322      	orrs	r2, r4
 8002dc6:	0034      	movs	r4, r6
 8002dc8:	408c      	lsls	r4, r1
 8002dca:	4659      	mov	r1, fp
 8002dcc:	1acb      	subs	r3, r1, r3
 8002dce:	4986      	ldr	r1, [pc, #536]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002dd0:	468b      	mov	fp, r1
 8002dd2:	449b      	add	fp, r3
 8002dd4:	2d0a      	cmp	r5, #10
 8002dd6:	dd00      	ble.n	8002dda <__aeabi_dmul+0x3ae>
 8002dd8:	e6a4      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002dda:	4649      	mov	r1, r9
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	9401      	str	r4, [sp, #4]
 8002de0:	4059      	eors	r1, r3
 8002de2:	b2cb      	uxtb	r3, r1
 8002de4:	0014      	movs	r4, r2
 8002de6:	2000      	movs	r0, #0
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	2d02      	cmp	r5, #2
 8002dec:	dd00      	ble.n	8002df0 <__aeabi_dmul+0x3c4>
 8002dee:	e667      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002df0:	e6fb      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002df2:	4653      	mov	r3, sl
 8002df4:	4303      	orrs	r3, r0
 8002df6:	4698      	mov	r8, r3
 8002df8:	d03c      	beq.n	8002e74 <__aeabi_dmul+0x448>
 8002dfa:	4653      	mov	r3, sl
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dmul+0x3d6>
 8002e00:	e0a3      	b.n	8002f4a <__aeabi_dmul+0x51e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	f7fd fb94 	bl	8000530 <__clzsi2>
 8002e08:	230b      	movs	r3, #11
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	469c      	mov	ip, r3
 8002e0e:	0002      	movs	r2, r0
 8002e10:	4484      	add	ip, r0
 8002e12:	0011      	movs	r1, r2
 8002e14:	4650      	mov	r0, sl
 8002e16:	3908      	subs	r1, #8
 8002e18:	4088      	lsls	r0, r1
 8002e1a:	231d      	movs	r3, #29
 8002e1c:	4680      	mov	r8, r0
 8002e1e:	4660      	mov	r0, ip
 8002e20:	1a1b      	subs	r3, r3, r0
 8002e22:	0020      	movs	r0, r4
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	0003      	movs	r3, r0
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4303      	orrs	r3, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	0023      	movs	r3, r4
 8002e30:	408b      	lsls	r3, r1
 8002e32:	4698      	mov	r8, r3
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002e36:	2500      	movs	r5, #0
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	e61a      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e42:	2d0f      	cmp	r5, #15
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dmul+0x41c>
 8002e46:	e0c9      	b.n	8002fdc <__aeabi_dmul+0x5b0>
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	031b      	lsls	r3, r3, #12
 8002e4e:	421a      	tst	r2, r3
 8002e50:	d002      	beq.n	8002e58 <__aeabi_dmul+0x42c>
 8002e52:	421c      	tst	r4, r3
 8002e54:	d100      	bne.n	8002e58 <__aeabi_dmul+0x42c>
 8002e56:	e092      	b.n	8002f7e <__aeabi_dmul+0x552>
 8002e58:	2480      	movs	r4, #128	@ 0x80
 8002e5a:	4653      	mov	r3, sl
 8002e5c:	0324      	lsls	r4, r4, #12
 8002e5e:	431c      	orrs	r4, r3
 8002e60:	0324      	lsls	r4, r4, #12
 8002e62:	4642      	mov	r2, r8
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	e63e      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002e68:	469b      	mov	fp, r3
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	250c      	movs	r5, #12
 8002e70:	9302      	str	r3, [sp, #8]
 8002e72:	e601      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e74:	2300      	movs	r3, #0
 8002e76:	469a      	mov	sl, r3
 8002e78:	469b      	mov	fp, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2504      	movs	r5, #4
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	e5fa      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e82:	2101      	movs	r1, #1
 8002e84:	430d      	orrs	r5, r1
 8002e86:	2d0a      	cmp	r5, #10
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dmul+0x460>
 8002e8a:	e64b      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	9800      	ldr	r0, [sp, #0]
 8002e90:	4041      	eors	r1, r0
 8002e92:	b2c9      	uxtb	r1, r1
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2d02      	cmp	r5, #2
 8002e98:	dc00      	bgt.n	8002e9c <__aeabi_dmul+0x470>
 8002e9a:	e096      	b.n	8002fca <__aeabi_dmul+0x59e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2400      	movs	r4, #0
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	e60c      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	432b      	orrs	r3, r5
 8002eae:	4051      	eors	r1, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	9203      	str	r2, [sp, #12]
 8002eb4:	2b0a      	cmp	r3, #10
 8002eb6:	dd00      	ble.n	8002eba <__aeabi_dmul+0x48e>
 8002eb8:	e634      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d157      	bne.n	8002f6e <__aeabi_dmul+0x542>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	4699      	mov	r9, r3
 8002ec2:	2400      	movs	r4, #0
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <__aeabi_dmul+0x5c0>)
 8002ec8:	e60e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002eca:	4658      	mov	r0, fp
 8002ecc:	2101      	movs	r1, #1
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	2938      	cmp	r1, #56	@ 0x38
 8002ed2:	dd00      	ble.n	8002ed6 <__aeabi_dmul+0x4aa>
 8002ed4:	e62f      	b.n	8002b36 <__aeabi_dmul+0x10a>
 8002ed6:	291f      	cmp	r1, #31
 8002ed8:	dd56      	ble.n	8002f88 <__aeabi_dmul+0x55c>
 8002eda:	221f      	movs	r2, #31
 8002edc:	4654      	mov	r4, sl
 8002ede:	4252      	negs	r2, r2
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	40dc      	lsrs	r4, r3
 8002ee4:	2920      	cmp	r1, #32
 8002ee6:	d007      	beq.n	8002ef8 <__aeabi_dmul+0x4cc>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <__aeabi_dmul+0x5c4>)
 8002eea:	4642      	mov	r2, r8
 8002eec:	469c      	mov	ip, r3
 8002eee:	4653      	mov	r3, sl
 8002ef0:	4460      	add	r0, ip
 8002ef2:	4083      	lsls	r3, r0
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4642      	mov	r2, r8
 8002efa:	2107      	movs	r1, #7
 8002efc:	1e53      	subs	r3, r2, #1
 8002efe:	419a      	sbcs	r2, r3
 8002f00:	000b      	movs	r3, r1
 8002f02:	4322      	orrs	r2, r4
 8002f04:	4013      	ands	r3, r2
 8002f06:	2400      	movs	r4, #0
 8002f08:	4211      	tst	r1, r2
 8002f0a:	d009      	beq.n	8002f20 <__aeabi_dmul+0x4f4>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d05d      	beq.n	8002fd0 <__aeabi_dmul+0x5a4>
 8002f14:	1d11      	adds	r1, r2, #4
 8002f16:	4291      	cmp	r1, r2
 8002f18:	419b      	sbcs	r3, r3
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	075b      	lsls	r3, r3, #29
 8002f20:	08d2      	lsrs	r2, r2, #3
 8002f22:	431a      	orrs	r2, r3
 8002f24:	2300      	movs	r3, #0
 8002f26:	e5df      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e5fa      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002f2e:	9801      	ldr	r0, [sp, #4]
 8002f30:	f7fd fafe 	bl	8000530 <__clzsi2>
 8002f34:	0002      	movs	r2, r0
 8002f36:	0003      	movs	r3, r0
 8002f38:	3215      	adds	r2, #21
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	2a1c      	cmp	r2, #28
 8002f3e:	dc00      	bgt.n	8002f42 <__aeabi_dmul+0x516>
 8002f40:	e738      	b.n	8002db4 <__aeabi_dmul+0x388>
 8002f42:	9a01      	ldr	r2, [sp, #4]
 8002f44:	3808      	subs	r0, #8
 8002f46:	4082      	lsls	r2, r0
 8002f48:	e73f      	b.n	8002dca <__aeabi_dmul+0x39e>
 8002f4a:	f7fd faf1 	bl	8000530 <__clzsi2>
 8002f4e:	2315      	movs	r3, #21
 8002f50:	469c      	mov	ip, r3
 8002f52:	4484      	add	ip, r0
 8002f54:	0002      	movs	r2, r0
 8002f56:	4663      	mov	r3, ip
 8002f58:	3220      	adds	r2, #32
 8002f5a:	2b1c      	cmp	r3, #28
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dmul+0x534>
 8002f5e:	e758      	b.n	8002e12 <__aeabi_dmul+0x3e6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	4698      	mov	r8, r3
 8002f64:	0023      	movs	r3, r4
 8002f66:	3808      	subs	r0, #8
 8002f68:	4083      	lsls	r3, r0
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	e762      	b.n	8002e34 <__aeabi_dmul+0x408>
 8002f6e:	001d      	movs	r5, r3
 8002f70:	2300      	movs	r3, #0
 8002f72:	2400      	movs	r4, #0
 8002f74:	2002      	movs	r0, #2
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	e5a2      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002f7a:	9002      	str	r0, [sp, #8]
 8002f7c:	e632      	b.n	8002be4 <__aeabi_dmul+0x1b8>
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	9b00      	ldr	r3, [sp, #0]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
 8002f86:	e5ae      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002f88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff4 <__aeabi_dmul+0x5c8>)
 8002f8a:	4652      	mov	r2, sl
 8002f8c:	18c3      	adds	r3, r0, r3
 8002f8e:	4640      	mov	r0, r8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	40c8      	lsrs	r0, r1
 8002f94:	4302      	orrs	r2, r0
 8002f96:	4640      	mov	r0, r8
 8002f98:	4098      	lsls	r0, r3
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	1e58      	subs	r0, r3, #1
 8002f9e:	4183      	sbcs	r3, r0
 8002fa0:	4654      	mov	r4, sl
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	40cc      	lsrs	r4, r1
 8002fa6:	0753      	lsls	r3, r2, #29
 8002fa8:	d009      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002faa:	230f      	movs	r3, #15
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d005      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002fb2:	1d13      	adds	r3, r2, #4
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4192      	sbcs	r2, r2
 8002fb8:	4252      	negs	r2, r2
 8002fba:	18a4      	adds	r4, r4, r2
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	0223      	lsls	r3, r4, #8
 8002fc0:	d508      	bpl.n	8002fd4 <__aeabi_dmul+0x5a8>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	2400      	movs	r4, #0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e58e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fca:	4689      	mov	r9, r1
 8002fcc:	2400      	movs	r4, #0
 8002fce:	e58b      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e7a5      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	0264      	lsls	r4, r4, #9
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	e7a1      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fdc:	9b00      	ldr	r3, [sp, #0]
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	9b01      	ldr	r3, [sp, #4]
 8002fe4:	4698      	mov	r8, r3
 8002fe6:	e737      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002fe8:	fffffc0d 	.word	0xfffffc0d
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000043e 	.word	0x0000043e
 8002ff4:	0000041e 	.word	0x0000041e

08002ff8 <__aeabi_dsub>:
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	4657      	mov	r7, sl
 8002ffc:	464e      	mov	r6, r9
 8002ffe:	4645      	mov	r5, r8
 8003000:	46de      	mov	lr, fp
 8003002:	b5e0      	push	{r5, r6, r7, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	9000      	str	r0, [sp, #0]
 8003008:	9101      	str	r1, [sp, #4]
 800300a:	030c      	lsls	r4, r1, #12
 800300c:	004d      	lsls	r5, r1, #1
 800300e:	0fce      	lsrs	r6, r1, #31
 8003010:	0a61      	lsrs	r1, r4, #9
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	005f      	lsls	r7, r3, #1
 8003016:	0f64      	lsrs	r4, r4, #29
 8003018:	430c      	orrs	r4, r1
 800301a:	9900      	ldr	r1, [sp, #0]
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	00c8      	lsls	r0, r1, #3
 8003022:	0319      	lsls	r1, r3, #12
 8003024:	0d7b      	lsrs	r3, r7, #21
 8003026:	4699      	mov	r9, r3
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4fcc      	ldr	r7, [pc, #816]	@ (800335c <__aeabi_dsub+0x364>)
 800302c:	0fdb      	lsrs	r3, r3, #31
 800302e:	469c      	mov	ip, r3
 8003030:	0a4b      	lsrs	r3, r1, #9
 8003032:	9900      	ldr	r1, [sp, #0]
 8003034:	4680      	mov	r8, r0
 8003036:	0f49      	lsrs	r1, r1, #29
 8003038:	4319      	orrs	r1, r3
 800303a:	9b00      	ldr	r3, [sp, #0]
 800303c:	468b      	mov	fp, r1
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	4692      	mov	sl, r2
 8003042:	0d6d      	lsrs	r5, r5, #21
 8003044:	45b9      	cmp	r9, r7
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x52>
 8003048:	e0bf      	b.n	80031ca <__aeabi_dsub+0x1d2>
 800304a:	2301      	movs	r3, #1
 800304c:	4661      	mov	r1, ip
 800304e:	4059      	eors	r1, r3
 8003050:	464b      	mov	r3, r9
 8003052:	468c      	mov	ip, r1
 8003054:	1aeb      	subs	r3, r5, r3
 8003056:	428e      	cmp	r6, r1
 8003058:	d075      	beq.n	8003146 <__aeabi_dsub+0x14e>
 800305a:	2b00      	cmp	r3, #0
 800305c:	dc00      	bgt.n	8003060 <__aeabi_dsub+0x68>
 800305e:	e2a3      	b.n	80035a8 <__aeabi_dsub+0x5b0>
 8003060:	4649      	mov	r1, r9
 8003062:	2900      	cmp	r1, #0
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x70>
 8003066:	e0ce      	b.n	8003206 <__aeabi_dsub+0x20e>
 8003068:	42bd      	cmp	r5, r7
 800306a:	d100      	bne.n	800306e <__aeabi_dsub+0x76>
 800306c:	e200      	b.n	8003470 <__aeabi_dsub+0x478>
 800306e:	2701      	movs	r7, #1
 8003070:	2b38      	cmp	r3, #56	@ 0x38
 8003072:	dc19      	bgt.n	80030a8 <__aeabi_dsub+0xb0>
 8003074:	2780      	movs	r7, #128	@ 0x80
 8003076:	4659      	mov	r1, fp
 8003078:	043f      	lsls	r7, r7, #16
 800307a:	4339      	orrs	r1, r7
 800307c:	468b      	mov	fp, r1
 800307e:	2b1f      	cmp	r3, #31
 8003080:	dd00      	ble.n	8003084 <__aeabi_dsub+0x8c>
 8003082:	e1fa      	b.n	800347a <__aeabi_dsub+0x482>
 8003084:	2720      	movs	r7, #32
 8003086:	1af9      	subs	r1, r7, r3
 8003088:	468c      	mov	ip, r1
 800308a:	4659      	mov	r1, fp
 800308c:	4667      	mov	r7, ip
 800308e:	40b9      	lsls	r1, r7
 8003090:	000f      	movs	r7, r1
 8003092:	0011      	movs	r1, r2
 8003094:	40d9      	lsrs	r1, r3
 8003096:	430f      	orrs	r7, r1
 8003098:	4661      	mov	r1, ip
 800309a:	408a      	lsls	r2, r1
 800309c:	1e51      	subs	r1, r2, #1
 800309e:	418a      	sbcs	r2, r1
 80030a0:	4659      	mov	r1, fp
 80030a2:	40d9      	lsrs	r1, r3
 80030a4:	4317      	orrs	r7, r2
 80030a6:	1a64      	subs	r4, r4, r1
 80030a8:	1bc7      	subs	r7, r0, r7
 80030aa:	42b8      	cmp	r0, r7
 80030ac:	4180      	sbcs	r0, r0
 80030ae:	4240      	negs	r0, r0
 80030b0:	1a24      	subs	r4, r4, r0
 80030b2:	0223      	lsls	r3, r4, #8
 80030b4:	d400      	bmi.n	80030b8 <__aeabi_dsub+0xc0>
 80030b6:	e140      	b.n	800333a <__aeabi_dsub+0x342>
 80030b8:	0264      	lsls	r4, r4, #9
 80030ba:	0a64      	lsrs	r4, r4, #9
 80030bc:	2c00      	cmp	r4, #0
 80030be:	d100      	bne.n	80030c2 <__aeabi_dsub+0xca>
 80030c0:	e154      	b.n	800336c <__aeabi_dsub+0x374>
 80030c2:	0020      	movs	r0, r4
 80030c4:	f7fd fa34 	bl	8000530 <__clzsi2>
 80030c8:	0003      	movs	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	2120      	movs	r1, #32
 80030ce:	0038      	movs	r0, r7
 80030d0:	1aca      	subs	r2, r1, r3
 80030d2:	40d0      	lsrs	r0, r2
 80030d4:	409c      	lsls	r4, r3
 80030d6:	0002      	movs	r2, r0
 80030d8:	409f      	lsls	r7, r3
 80030da:	4322      	orrs	r2, r4
 80030dc:	429d      	cmp	r5, r3
 80030de:	dd00      	ble.n	80030e2 <__aeabi_dsub+0xea>
 80030e0:	e1a6      	b.n	8003430 <__aeabi_dsub+0x438>
 80030e2:	1b58      	subs	r0, r3, r5
 80030e4:	3001      	adds	r0, #1
 80030e6:	1a09      	subs	r1, r1, r0
 80030e8:	003c      	movs	r4, r7
 80030ea:	408f      	lsls	r7, r1
 80030ec:	40c4      	lsrs	r4, r0
 80030ee:	1e7b      	subs	r3, r7, #1
 80030f0:	419f      	sbcs	r7, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	408b      	lsls	r3, r1
 80030f6:	4327      	orrs	r7, r4
 80030f8:	431f      	orrs	r7, r3
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	003b      	movs	r3, r7
 80030fe:	0014      	movs	r4, r2
 8003100:	2500      	movs	r5, #0
 8003102:	4313      	orrs	r3, r2
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x110>
 8003106:	e1f7      	b.n	80034f8 <__aeabi_dsub+0x500>
 8003108:	077b      	lsls	r3, r7, #29
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x116>
 800310c:	e377      	b.n	80037fe <__aeabi_dsub+0x806>
 800310e:	230f      	movs	r3, #15
 8003110:	0038      	movs	r0, r7
 8003112:	403b      	ands	r3, r7
 8003114:	2b04      	cmp	r3, #4
 8003116:	d004      	beq.n	8003122 <__aeabi_dsub+0x12a>
 8003118:	1d38      	adds	r0, r7, #4
 800311a:	42b8      	cmp	r0, r7
 800311c:	41bf      	sbcs	r7, r7
 800311e:	427f      	negs	r7, r7
 8003120:	19e4      	adds	r4, r4, r7
 8003122:	0223      	lsls	r3, r4, #8
 8003124:	d400      	bmi.n	8003128 <__aeabi_dsub+0x130>
 8003126:	e368      	b.n	80037fa <__aeabi_dsub+0x802>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <__aeabi_dsub+0x364>)
 800312a:	3501      	adds	r5, #1
 800312c:	429d      	cmp	r5, r3
 800312e:	d100      	bne.n	8003132 <__aeabi_dsub+0x13a>
 8003130:	e0f4      	b.n	800331c <__aeabi_dsub+0x324>
 8003132:	4b8b      	ldr	r3, [pc, #556]	@ (8003360 <__aeabi_dsub+0x368>)
 8003134:	056d      	lsls	r5, r5, #21
 8003136:	401c      	ands	r4, r3
 8003138:	0d6d      	lsrs	r5, r5, #21
 800313a:	0767      	lsls	r7, r4, #29
 800313c:	08c0      	lsrs	r0, r0, #3
 800313e:	0264      	lsls	r4, r4, #9
 8003140:	4307      	orrs	r7, r0
 8003142:	0b24      	lsrs	r4, r4, #12
 8003144:	e0ec      	b.n	8003320 <__aeabi_dsub+0x328>
 8003146:	2b00      	cmp	r3, #0
 8003148:	dc00      	bgt.n	800314c <__aeabi_dsub+0x154>
 800314a:	e329      	b.n	80037a0 <__aeabi_dsub+0x7a8>
 800314c:	4649      	mov	r1, r9
 800314e:	2900      	cmp	r1, #0
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x15c>
 8003152:	e0d6      	b.n	8003302 <__aeabi_dsub+0x30a>
 8003154:	4659      	mov	r1, fp
 8003156:	4311      	orrs	r1, r2
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x164>
 800315a:	e12e      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x16c>
 8003162:	e1e6      	b.n	8003532 <__aeabi_dsub+0x53a>
 8003164:	42bb      	cmp	r3, r7
 8003166:	d100      	bne.n	800316a <__aeabi_dsub+0x172>
 8003168:	e182      	b.n	8003470 <__aeabi_dsub+0x478>
 800316a:	2701      	movs	r7, #1
 800316c:	000b      	movs	r3, r1
 800316e:	2938      	cmp	r1, #56	@ 0x38
 8003170:	dc14      	bgt.n	800319c <__aeabi_dsub+0x1a4>
 8003172:	2b1f      	cmp	r3, #31
 8003174:	dd00      	ble.n	8003178 <__aeabi_dsub+0x180>
 8003176:	e23c      	b.n	80035f2 <__aeabi_dsub+0x5fa>
 8003178:	2720      	movs	r7, #32
 800317a:	1af9      	subs	r1, r7, r3
 800317c:	468c      	mov	ip, r1
 800317e:	4659      	mov	r1, fp
 8003180:	4667      	mov	r7, ip
 8003182:	40b9      	lsls	r1, r7
 8003184:	000f      	movs	r7, r1
 8003186:	0011      	movs	r1, r2
 8003188:	40d9      	lsrs	r1, r3
 800318a:	430f      	orrs	r7, r1
 800318c:	4661      	mov	r1, ip
 800318e:	408a      	lsls	r2, r1
 8003190:	1e51      	subs	r1, r2, #1
 8003192:	418a      	sbcs	r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	40d9      	lsrs	r1, r3
 8003198:	4317      	orrs	r7, r2
 800319a:	1864      	adds	r4, r4, r1
 800319c:	183f      	adds	r7, r7, r0
 800319e:	4287      	cmp	r7, r0
 80031a0:	4180      	sbcs	r0, r0
 80031a2:	4240      	negs	r0, r0
 80031a4:	1824      	adds	r4, r4, r0
 80031a6:	0223      	lsls	r3, r4, #8
 80031a8:	d400      	bmi.n	80031ac <__aeabi_dsub+0x1b4>
 80031aa:	e0c6      	b.n	800333a <__aeabi_dsub+0x342>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <__aeabi_dsub+0x364>)
 80031ae:	3501      	adds	r5, #1
 80031b0:	429d      	cmp	r5, r3
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x1be>
 80031b4:	e0b2      	b.n	800331c <__aeabi_dsub+0x324>
 80031b6:	2101      	movs	r1, #1
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <__aeabi_dsub+0x368>)
 80031ba:	087a      	lsrs	r2, r7, #1
 80031bc:	401c      	ands	r4, r3
 80031be:	4039      	ands	r1, r7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	07e7      	lsls	r7, r4, #31
 80031c4:	4317      	orrs	r7, r2
 80031c6:	0864      	lsrs	r4, r4, #1
 80031c8:	e79e      	b.n	8003108 <__aeabi_dsub+0x110>
 80031ca:	4b66      	ldr	r3, [pc, #408]	@ (8003364 <__aeabi_dsub+0x36c>)
 80031cc:	4311      	orrs	r1, r2
 80031ce:	468a      	mov	sl, r1
 80031d0:	18eb      	adds	r3, r5, r3
 80031d2:	2900      	cmp	r1, #0
 80031d4:	d028      	beq.n	8003228 <__aeabi_dsub+0x230>
 80031d6:	4566      	cmp	r6, ip
 80031d8:	d02c      	beq.n	8003234 <__aeabi_dsub+0x23c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d05b      	beq.n	8003296 <__aeabi_dsub+0x29e>
 80031de:	2d00      	cmp	r5, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x1ec>
 80031e2:	e12c      	b.n	800343e <__aeabi_dsub+0x446>
 80031e4:	465b      	mov	r3, fp
 80031e6:	4666      	mov	r6, ip
 80031e8:	075f      	lsls	r7, r3, #29
 80031ea:	08d2      	lsrs	r2, r2, #3
 80031ec:	4317      	orrs	r7, r2
 80031ee:	08dd      	lsrs	r5, r3, #3
 80031f0:	003b      	movs	r3, r7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	d100      	bne.n	80031f8 <__aeabi_dsub+0x200>
 80031f6:	e0e2      	b.n	80033be <__aeabi_dsub+0x3c6>
 80031f8:	2480      	movs	r4, #128	@ 0x80
 80031fa:	0324      	lsls	r4, r4, #12
 80031fc:	432c      	orrs	r4, r5
 80031fe:	0324      	lsls	r4, r4, #12
 8003200:	4d56      	ldr	r5, [pc, #344]	@ (800335c <__aeabi_dsub+0x364>)
 8003202:	0b24      	lsrs	r4, r4, #12
 8003204:	e08c      	b.n	8003320 <__aeabi_dsub+0x328>
 8003206:	4659      	mov	r1, fp
 8003208:	4311      	orrs	r1, r2
 800320a:	d100      	bne.n	800320e <__aeabi_dsub+0x216>
 800320c:	e0d5      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800320e:	1e59      	subs	r1, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x21e>
 8003214:	e1b9      	b.n	800358a <__aeabi_dsub+0x592>
 8003216:	42bb      	cmp	r3, r7
 8003218:	d100      	bne.n	800321c <__aeabi_dsub+0x224>
 800321a:	e1b1      	b.n	8003580 <__aeabi_dsub+0x588>
 800321c:	2701      	movs	r7, #1
 800321e:	000b      	movs	r3, r1
 8003220:	2938      	cmp	r1, #56	@ 0x38
 8003222:	dd00      	ble.n	8003226 <__aeabi_dsub+0x22e>
 8003224:	e740      	b.n	80030a8 <__aeabi_dsub+0xb0>
 8003226:	e72a      	b.n	800307e <__aeabi_dsub+0x86>
 8003228:	4661      	mov	r1, ip
 800322a:	2701      	movs	r7, #1
 800322c:	4079      	eors	r1, r7
 800322e:	468c      	mov	ip, r1
 8003230:	4566      	cmp	r6, ip
 8003232:	d1d2      	bne.n	80031da <__aeabi_dsub+0x1e2>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x242>
 8003238:	e0c5      	b.n	80033c6 <__aeabi_dsub+0x3ce>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d000      	beq.n	8003240 <__aeabi_dsub+0x248>
 800323e:	e155      	b.n	80034ec <__aeabi_dsub+0x4f4>
 8003240:	464b      	mov	r3, r9
 8003242:	0025      	movs	r5, r4
 8003244:	4305      	orrs	r5, r0
 8003246:	d100      	bne.n	800324a <__aeabi_dsub+0x252>
 8003248:	e212      	b.n	8003670 <__aeabi_dsub+0x678>
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	468c      	mov	ip, r1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d100      	bne.n	8003254 <__aeabi_dsub+0x25c>
 8003252:	e249      	b.n	80036e8 <__aeabi_dsub+0x6f0>
 8003254:	4d41      	ldr	r5, [pc, #260]	@ (800335c <__aeabi_dsub+0x364>)
 8003256:	42ab      	cmp	r3, r5
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x264>
 800325a:	e28f      	b.n	800377c <__aeabi_dsub+0x784>
 800325c:	2701      	movs	r7, #1
 800325e:	2938      	cmp	r1, #56	@ 0x38
 8003260:	dc11      	bgt.n	8003286 <__aeabi_dsub+0x28e>
 8003262:	4663      	mov	r3, ip
 8003264:	2b1f      	cmp	r3, #31
 8003266:	dd00      	ble.n	800326a <__aeabi_dsub+0x272>
 8003268:	e25b      	b.n	8003722 <__aeabi_dsub+0x72a>
 800326a:	4661      	mov	r1, ip
 800326c:	2320      	movs	r3, #32
 800326e:	0027      	movs	r7, r4
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	0005      	movs	r5, r0
 8003274:	4098      	lsls	r0, r3
 8003276:	409f      	lsls	r7, r3
 8003278:	40cd      	lsrs	r5, r1
 800327a:	1e43      	subs	r3, r0, #1
 800327c:	4198      	sbcs	r0, r3
 800327e:	40cc      	lsrs	r4, r1
 8003280:	432f      	orrs	r7, r5
 8003282:	4307      	orrs	r7, r0
 8003284:	44a3      	add	fp, r4
 8003286:	18bf      	adds	r7, r7, r2
 8003288:	4297      	cmp	r7, r2
 800328a:	4192      	sbcs	r2, r2
 800328c:	4252      	negs	r2, r2
 800328e:	445a      	add	r2, fp
 8003290:	0014      	movs	r4, r2
 8003292:	464d      	mov	r5, r9
 8003294:	e787      	b.n	80031a6 <__aeabi_dsub+0x1ae>
 8003296:	4f34      	ldr	r7, [pc, #208]	@ (8003368 <__aeabi_dsub+0x370>)
 8003298:	1c6b      	adds	r3, r5, #1
 800329a:	423b      	tst	r3, r7
 800329c:	d000      	beq.n	80032a0 <__aeabi_dsub+0x2a8>
 800329e:	e0b6      	b.n	800340e <__aeabi_dsub+0x416>
 80032a0:	4659      	mov	r1, fp
 80032a2:	0023      	movs	r3, r4
 80032a4:	4311      	orrs	r1, r2
 80032a6:	000f      	movs	r7, r1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d000      	beq.n	80032b0 <__aeabi_dsub+0x2b8>
 80032ae:	e126      	b.n	80034fe <__aeabi_dsub+0x506>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <__aeabi_dsub+0x2be>
 80032b4:	e1c0      	b.n	8003638 <__aeabi_dsub+0x640>
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x2c4>
 80032ba:	e0a1      	b.n	8003400 <__aeabi_dsub+0x408>
 80032bc:	1a83      	subs	r3, r0, r2
 80032be:	4698      	mov	r8, r3
 80032c0:	465b      	mov	r3, fp
 80032c2:	4540      	cmp	r0, r8
 80032c4:	41ad      	sbcs	r5, r5
 80032c6:	1ae3      	subs	r3, r4, r3
 80032c8:	426d      	negs	r5, r5
 80032ca:	1b5b      	subs	r3, r3, r5
 80032cc:	2580      	movs	r5, #128	@ 0x80
 80032ce:	042d      	lsls	r5, r5, #16
 80032d0:	422b      	tst	r3, r5
 80032d2:	d100      	bne.n	80032d6 <__aeabi_dsub+0x2de>
 80032d4:	e14b      	b.n	800356e <__aeabi_dsub+0x576>
 80032d6:	465b      	mov	r3, fp
 80032d8:	1a10      	subs	r0, r2, r0
 80032da:	4282      	cmp	r2, r0
 80032dc:	4192      	sbcs	r2, r2
 80032de:	1b1c      	subs	r4, r3, r4
 80032e0:	0007      	movs	r7, r0
 80032e2:	2601      	movs	r6, #1
 80032e4:	4663      	mov	r3, ip
 80032e6:	4252      	negs	r2, r2
 80032e8:	1aa4      	subs	r4, r4, r2
 80032ea:	4327      	orrs	r7, r4
 80032ec:	401e      	ands	r6, r3
 80032ee:	2f00      	cmp	r7, #0
 80032f0:	d100      	bne.n	80032f4 <__aeabi_dsub+0x2fc>
 80032f2:	e142      	b.n	800357a <__aeabi_dsub+0x582>
 80032f4:	422c      	tst	r4, r5
 80032f6:	d100      	bne.n	80032fa <__aeabi_dsub+0x302>
 80032f8:	e26d      	b.n	80037d6 <__aeabi_dsub+0x7de>
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <__aeabi_dsub+0x368>)
 80032fc:	2501      	movs	r5, #1
 80032fe:	401c      	ands	r4, r3
 8003300:	e71b      	b.n	800313a <__aeabi_dsub+0x142>
 8003302:	42bd      	cmp	r5, r7
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x310>
 8003306:	e13b      	b.n	8003580 <__aeabi_dsub+0x588>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x318>
 800330e:	e745      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003310:	2780      	movs	r7, #128	@ 0x80
 8003312:	4659      	mov	r1, fp
 8003314:	043f      	lsls	r7, r7, #16
 8003316:	4339      	orrs	r1, r7
 8003318:	468b      	mov	fp, r1
 800331a:	e72a      	b.n	8003172 <__aeabi_dsub+0x17a>
 800331c:	2400      	movs	r4, #0
 800331e:	2700      	movs	r7, #0
 8003320:	052d      	lsls	r5, r5, #20
 8003322:	4325      	orrs	r5, r4
 8003324:	07f6      	lsls	r6, r6, #31
 8003326:	4335      	orrs	r5, r6
 8003328:	0038      	movs	r0, r7
 800332a:	0029      	movs	r1, r5
 800332c:	b003      	add	sp, #12
 800332e:	bcf0      	pop	{r4, r5, r6, r7}
 8003330:	46bb      	mov	fp, r7
 8003332:	46b2      	mov	sl, r6
 8003334:	46a9      	mov	r9, r5
 8003336:	46a0      	mov	r8, r4
 8003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333a:	077b      	lsls	r3, r7, #29
 800333c:	d004      	beq.n	8003348 <__aeabi_dsub+0x350>
 800333e:	230f      	movs	r3, #15
 8003340:	403b      	ands	r3, r7
 8003342:	2b04      	cmp	r3, #4
 8003344:	d000      	beq.n	8003348 <__aeabi_dsub+0x350>
 8003346:	e6e7      	b.n	8003118 <__aeabi_dsub+0x120>
 8003348:	002b      	movs	r3, r5
 800334a:	08f8      	lsrs	r0, r7, #3
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <__aeabi_dsub+0x364>)
 800334e:	0767      	lsls	r7, r4, #29
 8003350:	4307      	orrs	r7, r0
 8003352:	08e5      	lsrs	r5, r4, #3
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <__aeabi_dsub+0x362>
 8003358:	e74a      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800335a:	e0a5      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800335c:	000007ff 	.word	0x000007ff
 8003360:	ff7fffff 	.word	0xff7fffff
 8003364:	fffff801 	.word	0xfffff801
 8003368:	000007fe 	.word	0x000007fe
 800336c:	0038      	movs	r0, r7
 800336e:	f7fd f8df 	bl	8000530 <__clzsi2>
 8003372:	0003      	movs	r3, r0
 8003374:	3318      	adds	r3, #24
 8003376:	2b1f      	cmp	r3, #31
 8003378:	dc00      	bgt.n	800337c <__aeabi_dsub+0x384>
 800337a:	e6a7      	b.n	80030cc <__aeabi_dsub+0xd4>
 800337c:	003a      	movs	r2, r7
 800337e:	3808      	subs	r0, #8
 8003380:	4082      	lsls	r2, r0
 8003382:	429d      	cmp	r5, r3
 8003384:	dd00      	ble.n	8003388 <__aeabi_dsub+0x390>
 8003386:	e08a      	b.n	800349e <__aeabi_dsub+0x4a6>
 8003388:	1b5b      	subs	r3, r3, r5
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	281f      	cmp	r0, #31
 800338e:	dc00      	bgt.n	8003392 <__aeabi_dsub+0x39a>
 8003390:	e1d8      	b.n	8003744 <__aeabi_dsub+0x74c>
 8003392:	0017      	movs	r7, r2
 8003394:	3b1f      	subs	r3, #31
 8003396:	40df      	lsrs	r7, r3
 8003398:	2820      	cmp	r0, #32
 800339a:	d005      	beq.n	80033a8 <__aeabi_dsub+0x3b0>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	1a1b      	subs	r3, r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	1e53      	subs	r3, r2, #1
 80033a4:	419a      	sbcs	r2, r3
 80033a6:	4317      	orrs	r7, r2
 80033a8:	2500      	movs	r5, #0
 80033aa:	2f00      	cmp	r7, #0
 80033ac:	d100      	bne.n	80033b0 <__aeabi_dsub+0x3b8>
 80033ae:	e0e5      	b.n	800357c <__aeabi_dsub+0x584>
 80033b0:	077b      	lsls	r3, r7, #29
 80033b2:	d000      	beq.n	80033b6 <__aeabi_dsub+0x3be>
 80033b4:	e6ab      	b.n	800310e <__aeabi_dsub+0x116>
 80033b6:	002c      	movs	r4, r5
 80033b8:	e7c6      	b.n	8003348 <__aeabi_dsub+0x350>
 80033ba:	08c0      	lsrs	r0, r0, #3
 80033bc:	e7c6      	b.n	800334c <__aeabi_dsub+0x354>
 80033be:	2700      	movs	r7, #0
 80033c0:	2400      	movs	r4, #0
 80033c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003708 <__aeabi_dsub+0x710>)
 80033c4:	e7ac      	b.n	8003320 <__aeabi_dsub+0x328>
 80033c6:	4fd1      	ldr	r7, [pc, #836]	@ (800370c <__aeabi_dsub+0x714>)
 80033c8:	1c6b      	adds	r3, r5, #1
 80033ca:	423b      	tst	r3, r7
 80033cc:	d171      	bne.n	80034b2 <__aeabi_dsub+0x4ba>
 80033ce:	0023      	movs	r3, r4
 80033d0:	4303      	orrs	r3, r0
 80033d2:	2d00      	cmp	r5, #0
 80033d4:	d000      	beq.n	80033d8 <__aeabi_dsub+0x3e0>
 80033d6:	e14e      	b.n	8003676 <__aeabi_dsub+0x67e>
 80033d8:	4657      	mov	r7, sl
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d100      	bne.n	80033e0 <__aeabi_dsub+0x3e8>
 80033de:	e1b5      	b.n	800374c <__aeabi_dsub+0x754>
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	d00d      	beq.n	8003400 <__aeabi_dsub+0x408>
 80033e4:	1883      	adds	r3, r0, r2
 80033e6:	4283      	cmp	r3, r0
 80033e8:	4180      	sbcs	r0, r0
 80033ea:	445c      	add	r4, fp
 80033ec:	4240      	negs	r0, r0
 80033ee:	1824      	adds	r4, r4, r0
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	d500      	bpl.n	80033f6 <__aeabi_dsub+0x3fe>
 80033f4:	e1c8      	b.n	8003788 <__aeabi_dsub+0x790>
 80033f6:	001f      	movs	r7, r3
 80033f8:	4698      	mov	r8, r3
 80033fa:	4327      	orrs	r7, r4
 80033fc:	d100      	bne.n	8003400 <__aeabi_dsub+0x408>
 80033fe:	e0bc      	b.n	800357a <__aeabi_dsub+0x582>
 8003400:	4643      	mov	r3, r8
 8003402:	0767      	lsls	r7, r4, #29
 8003404:	08db      	lsrs	r3, r3, #3
 8003406:	431f      	orrs	r7, r3
 8003408:	08e5      	lsrs	r5, r4, #3
 800340a:	2300      	movs	r3, #0
 800340c:	e04c      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800340e:	1a83      	subs	r3, r0, r2
 8003410:	4698      	mov	r8, r3
 8003412:	465b      	mov	r3, fp
 8003414:	4540      	cmp	r0, r8
 8003416:	41bf      	sbcs	r7, r7
 8003418:	1ae3      	subs	r3, r4, r3
 800341a:	427f      	negs	r7, r7
 800341c:	1bdb      	subs	r3, r3, r7
 800341e:	021f      	lsls	r7, r3, #8
 8003420:	d47c      	bmi.n	800351c <__aeabi_dsub+0x524>
 8003422:	4647      	mov	r7, r8
 8003424:	431f      	orrs	r7, r3
 8003426:	d100      	bne.n	800342a <__aeabi_dsub+0x432>
 8003428:	e0a6      	b.n	8003578 <__aeabi_dsub+0x580>
 800342a:	001c      	movs	r4, r3
 800342c:	4647      	mov	r7, r8
 800342e:	e645      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003430:	4cb7      	ldr	r4, [pc, #732]	@ (8003710 <__aeabi_dsub+0x718>)
 8003432:	1aed      	subs	r5, r5, r3
 8003434:	4014      	ands	r4, r2
 8003436:	077b      	lsls	r3, r7, #29
 8003438:	d000      	beq.n	800343c <__aeabi_dsub+0x444>
 800343a:	e780      	b.n	800333e <__aeabi_dsub+0x346>
 800343c:	e784      	b.n	8003348 <__aeabi_dsub+0x350>
 800343e:	464b      	mov	r3, r9
 8003440:	0025      	movs	r5, r4
 8003442:	4305      	orrs	r5, r0
 8003444:	d066      	beq.n	8003514 <__aeabi_dsub+0x51c>
 8003446:	1e5f      	subs	r7, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d100      	bne.n	800344e <__aeabi_dsub+0x456>
 800344c:	e0fc      	b.n	8003648 <__aeabi_dsub+0x650>
 800344e:	4dae      	ldr	r5, [pc, #696]	@ (8003708 <__aeabi_dsub+0x710>)
 8003450:	42ab      	cmp	r3, r5
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x45e>
 8003454:	e15e      	b.n	8003714 <__aeabi_dsub+0x71c>
 8003456:	4666      	mov	r6, ip
 8003458:	2f38      	cmp	r7, #56	@ 0x38
 800345a:	dc00      	bgt.n	800345e <__aeabi_dsub+0x466>
 800345c:	e0b4      	b.n	80035c8 <__aeabi_dsub+0x5d0>
 800345e:	2001      	movs	r0, #1
 8003460:	1a17      	subs	r7, r2, r0
 8003462:	42ba      	cmp	r2, r7
 8003464:	4192      	sbcs	r2, r2
 8003466:	465b      	mov	r3, fp
 8003468:	4252      	negs	r2, r2
 800346a:	464d      	mov	r5, r9
 800346c:	1a9c      	subs	r4, r3, r2
 800346e:	e620      	b.n	80030b2 <__aeabi_dsub+0xba>
 8003470:	0767      	lsls	r7, r4, #29
 8003472:	08c0      	lsrs	r0, r0, #3
 8003474:	4307      	orrs	r7, r0
 8003476:	08e5      	lsrs	r5, r4, #3
 8003478:	e6ba      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800347a:	001f      	movs	r7, r3
 800347c:	4659      	mov	r1, fp
 800347e:	3f20      	subs	r7, #32
 8003480:	40f9      	lsrs	r1, r7
 8003482:	000f      	movs	r7, r1
 8003484:	2b20      	cmp	r3, #32
 8003486:	d005      	beq.n	8003494 <__aeabi_dsub+0x49c>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	1acb      	subs	r3, r1, r3
 800348c:	4659      	mov	r1, fp
 800348e:	4099      	lsls	r1, r3
 8003490:	430a      	orrs	r2, r1
 8003492:	4692      	mov	sl, r2
 8003494:	4653      	mov	r3, sl
 8003496:	1e5a      	subs	r2, r3, #1
 8003498:	4193      	sbcs	r3, r2
 800349a:	431f      	orrs	r7, r3
 800349c:	e604      	b.n	80030a8 <__aeabi_dsub+0xb0>
 800349e:	1aeb      	subs	r3, r5, r3
 80034a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003710 <__aeabi_dsub+0x718>)
 80034a2:	4015      	ands	r5, r2
 80034a4:	076f      	lsls	r7, r5, #29
 80034a6:	08ed      	lsrs	r5, r5, #3
 80034a8:	032c      	lsls	r4, r5, #12
 80034aa:	055d      	lsls	r5, r3, #21
 80034ac:	0b24      	lsrs	r4, r4, #12
 80034ae:	0d6d      	lsrs	r5, r5, #21
 80034b0:	e736      	b.n	8003320 <__aeabi_dsub+0x328>
 80034b2:	4d95      	ldr	r5, [pc, #596]	@ (8003708 <__aeabi_dsub+0x710>)
 80034b4:	42ab      	cmp	r3, r5
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x4c2>
 80034b8:	e0d6      	b.n	8003668 <__aeabi_dsub+0x670>
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	0021      	movs	r1, r4
 80034be:	4282      	cmp	r2, r0
 80034c0:	4180      	sbcs	r0, r0
 80034c2:	4459      	add	r1, fp
 80034c4:	4240      	negs	r0, r0
 80034c6:	1808      	adds	r0, r1, r0
 80034c8:	07c7      	lsls	r7, r0, #31
 80034ca:	0852      	lsrs	r2, r2, #1
 80034cc:	4317      	orrs	r7, r2
 80034ce:	0844      	lsrs	r4, r0, #1
 80034d0:	0752      	lsls	r2, r2, #29
 80034d2:	d400      	bmi.n	80034d6 <__aeabi_dsub+0x4de>
 80034d4:	e185      	b.n	80037e2 <__aeabi_dsub+0x7ea>
 80034d6:	220f      	movs	r2, #15
 80034d8:	001d      	movs	r5, r3
 80034da:	403a      	ands	r2, r7
 80034dc:	2a04      	cmp	r2, #4
 80034de:	d000      	beq.n	80034e2 <__aeabi_dsub+0x4ea>
 80034e0:	e61a      	b.n	8003118 <__aeabi_dsub+0x120>
 80034e2:	08ff      	lsrs	r7, r7, #3
 80034e4:	0764      	lsls	r4, r4, #29
 80034e6:	4327      	orrs	r7, r4
 80034e8:	0905      	lsrs	r5, r0, #4
 80034ea:	e7dd      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e67b      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80034f8:	2700      	movs	r7, #0
 80034fa:	2400      	movs	r4, #0
 80034fc:	e710      	b.n	8003320 <__aeabi_dsub+0x328>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <__aeabi_dsub+0x50c>
 8003502:	e0d6      	b.n	80036b2 <__aeabi_dsub+0x6ba>
 8003504:	2900      	cmp	r1, #0
 8003506:	d000      	beq.n	800350a <__aeabi_dsub+0x512>
 8003508:	e12f      	b.n	800376a <__aeabi_dsub+0x772>
 800350a:	2480      	movs	r4, #128	@ 0x80
 800350c:	2600      	movs	r6, #0
 800350e:	4d7e      	ldr	r5, [pc, #504]	@ (8003708 <__aeabi_dsub+0x710>)
 8003510:	0324      	lsls	r4, r4, #12
 8003512:	e705      	b.n	8003320 <__aeabi_dsub+0x328>
 8003514:	4666      	mov	r6, ip
 8003516:	465c      	mov	r4, fp
 8003518:	08d0      	lsrs	r0, r2, #3
 800351a:	e717      	b.n	800334c <__aeabi_dsub+0x354>
 800351c:	465b      	mov	r3, fp
 800351e:	1a17      	subs	r7, r2, r0
 8003520:	42ba      	cmp	r2, r7
 8003522:	4192      	sbcs	r2, r2
 8003524:	1b1c      	subs	r4, r3, r4
 8003526:	2601      	movs	r6, #1
 8003528:	4663      	mov	r3, ip
 800352a:	4252      	negs	r2, r2
 800352c:	1aa4      	subs	r4, r4, r2
 800352e:	401e      	ands	r6, r3
 8003530:	e5c4      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003532:	1883      	adds	r3, r0, r2
 8003534:	4283      	cmp	r3, r0
 8003536:	4180      	sbcs	r0, r0
 8003538:	445c      	add	r4, fp
 800353a:	4240      	negs	r0, r0
 800353c:	1825      	adds	r5, r4, r0
 800353e:	022a      	lsls	r2, r5, #8
 8003540:	d400      	bmi.n	8003544 <__aeabi_dsub+0x54c>
 8003542:	e0da      	b.n	80036fa <__aeabi_dsub+0x702>
 8003544:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <__aeabi_dsub+0x718>)
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	4015      	ands	r5, r2
 800354a:	07ea      	lsls	r2, r5, #31
 800354c:	431a      	orrs	r2, r3
 800354e:	0869      	lsrs	r1, r5, #1
 8003550:	075b      	lsls	r3, r3, #29
 8003552:	d400      	bmi.n	8003556 <__aeabi_dsub+0x55e>
 8003554:	e14a      	b.n	80037ec <__aeabi_dsub+0x7f4>
 8003556:	230f      	movs	r3, #15
 8003558:	4013      	ands	r3, r2
 800355a:	2b04      	cmp	r3, #4
 800355c:	d100      	bne.n	8003560 <__aeabi_dsub+0x568>
 800355e:	e0fc      	b.n	800375a <__aeabi_dsub+0x762>
 8003560:	1d17      	adds	r7, r2, #4
 8003562:	4297      	cmp	r7, r2
 8003564:	41a4      	sbcs	r4, r4
 8003566:	4264      	negs	r4, r4
 8003568:	2502      	movs	r5, #2
 800356a:	1864      	adds	r4, r4, r1
 800356c:	e6ec      	b.n	8003348 <__aeabi_dsub+0x350>
 800356e:	4647      	mov	r7, r8
 8003570:	001c      	movs	r4, r3
 8003572:	431f      	orrs	r7, r3
 8003574:	d000      	beq.n	8003578 <__aeabi_dsub+0x580>
 8003576:	e743      	b.n	8003400 <__aeabi_dsub+0x408>
 8003578:	2600      	movs	r6, #0
 800357a:	2500      	movs	r5, #0
 800357c:	2400      	movs	r4, #0
 800357e:	e6cf      	b.n	8003320 <__aeabi_dsub+0x328>
 8003580:	08c0      	lsrs	r0, r0, #3
 8003582:	0767      	lsls	r7, r4, #29
 8003584:	4307      	orrs	r7, r0
 8003586:	08e5      	lsrs	r5, r4, #3
 8003588:	e632      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800358a:	1a87      	subs	r7, r0, r2
 800358c:	465b      	mov	r3, fp
 800358e:	42b8      	cmp	r0, r7
 8003590:	4180      	sbcs	r0, r0
 8003592:	1ae4      	subs	r4, r4, r3
 8003594:	4240      	negs	r0, r0
 8003596:	1a24      	subs	r4, r4, r0
 8003598:	0223      	lsls	r3, r4, #8
 800359a:	d428      	bmi.n	80035ee <__aeabi_dsub+0x5f6>
 800359c:	0763      	lsls	r3, r4, #29
 800359e:	08ff      	lsrs	r7, r7, #3
 80035a0:	431f      	orrs	r7, r3
 80035a2:	08e5      	lsrs	r5, r4, #3
 80035a4:	2301      	movs	r3, #1
 80035a6:	e77f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d100      	bne.n	80035ae <__aeabi_dsub+0x5b6>
 80035ac:	e673      	b.n	8003296 <__aeabi_dsub+0x29e>
 80035ae:	464b      	mov	r3, r9
 80035b0:	1b5f      	subs	r7, r3, r5
 80035b2:	003b      	movs	r3, r7
 80035b4:	2d00      	cmp	r5, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_dsub+0x5c2>
 80035b8:	e742      	b.n	8003440 <__aeabi_dsub+0x448>
 80035ba:	2f38      	cmp	r7, #56	@ 0x38
 80035bc:	dd00      	ble.n	80035c0 <__aeabi_dsub+0x5c8>
 80035be:	e0ec      	b.n	800379a <__aeabi_dsub+0x7a2>
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	000e      	movs	r6, r1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	431c      	orrs	r4, r3
 80035c8:	2f1f      	cmp	r7, #31
 80035ca:	dc25      	bgt.n	8003618 <__aeabi_dsub+0x620>
 80035cc:	2520      	movs	r5, #32
 80035ce:	0023      	movs	r3, r4
 80035d0:	1bed      	subs	r5, r5, r7
 80035d2:	0001      	movs	r1, r0
 80035d4:	40a8      	lsls	r0, r5
 80035d6:	40ab      	lsls	r3, r5
 80035d8:	40f9      	lsrs	r1, r7
 80035da:	1e45      	subs	r5, r0, #1
 80035dc:	41a8      	sbcs	r0, r5
 80035de:	430b      	orrs	r3, r1
 80035e0:	40fc      	lsrs	r4, r7
 80035e2:	4318      	orrs	r0, r3
 80035e4:	465b      	mov	r3, fp
 80035e6:	1b1b      	subs	r3, r3, r4
 80035e8:	469b      	mov	fp, r3
 80035ea:	e739      	b.n	8003460 <__aeabi_dsub+0x468>
 80035ec:	4666      	mov	r6, ip
 80035ee:	2501      	movs	r5, #1
 80035f0:	e562      	b.n	80030b8 <__aeabi_dsub+0xc0>
 80035f2:	001f      	movs	r7, r3
 80035f4:	4659      	mov	r1, fp
 80035f6:	3f20      	subs	r7, #32
 80035f8:	40f9      	lsrs	r1, r7
 80035fa:	468c      	mov	ip, r1
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d005      	beq.n	800360c <__aeabi_dsub+0x614>
 8003600:	2740      	movs	r7, #64	@ 0x40
 8003602:	4659      	mov	r1, fp
 8003604:	1afb      	subs	r3, r7, r3
 8003606:	4099      	lsls	r1, r3
 8003608:	430a      	orrs	r2, r1
 800360a:	4692      	mov	sl, r2
 800360c:	4657      	mov	r7, sl
 800360e:	1e7b      	subs	r3, r7, #1
 8003610:	419f      	sbcs	r7, r3
 8003612:	4663      	mov	r3, ip
 8003614:	431f      	orrs	r7, r3
 8003616:	e5c1      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003618:	003b      	movs	r3, r7
 800361a:	0025      	movs	r5, r4
 800361c:	3b20      	subs	r3, #32
 800361e:	40dd      	lsrs	r5, r3
 8003620:	2f20      	cmp	r7, #32
 8003622:	d004      	beq.n	800362e <__aeabi_dsub+0x636>
 8003624:	2340      	movs	r3, #64	@ 0x40
 8003626:	1bdb      	subs	r3, r3, r7
 8003628:	409c      	lsls	r4, r3
 800362a:	4320      	orrs	r0, r4
 800362c:	4680      	mov	r8, r0
 800362e:	4640      	mov	r0, r8
 8003630:	1e43      	subs	r3, r0, #1
 8003632:	4198      	sbcs	r0, r3
 8003634:	4328      	orrs	r0, r5
 8003636:	e713      	b.n	8003460 <__aeabi_dsub+0x468>
 8003638:	2900      	cmp	r1, #0
 800363a:	d09d      	beq.n	8003578 <__aeabi_dsub+0x580>
 800363c:	2601      	movs	r6, #1
 800363e:	4663      	mov	r3, ip
 8003640:	465c      	mov	r4, fp
 8003642:	4690      	mov	r8, r2
 8003644:	401e      	ands	r6, r3
 8003646:	e6db      	b.n	8003400 <__aeabi_dsub+0x408>
 8003648:	1a17      	subs	r7, r2, r0
 800364a:	465b      	mov	r3, fp
 800364c:	42ba      	cmp	r2, r7
 800364e:	4192      	sbcs	r2, r2
 8003650:	1b1c      	subs	r4, r3, r4
 8003652:	4252      	negs	r2, r2
 8003654:	1aa4      	subs	r4, r4, r2
 8003656:	0223      	lsls	r3, r4, #8
 8003658:	d4c8      	bmi.n	80035ec <__aeabi_dsub+0x5f4>
 800365a:	0763      	lsls	r3, r4, #29
 800365c:	08ff      	lsrs	r7, r7, #3
 800365e:	431f      	orrs	r7, r3
 8003660:	4666      	mov	r6, ip
 8003662:	2301      	movs	r3, #1
 8003664:	08e5      	lsrs	r5, r4, #3
 8003666:	e71f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003668:	001d      	movs	r5, r3
 800366a:	2400      	movs	r4, #0
 800366c:	2700      	movs	r7, #0
 800366e:	e657      	b.n	8003320 <__aeabi_dsub+0x328>
 8003670:	465c      	mov	r4, fp
 8003672:	08d0      	lsrs	r0, r2, #3
 8003674:	e66a      	b.n	800334c <__aeabi_dsub+0x354>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d100      	bne.n	800367c <__aeabi_dsub+0x684>
 800367a:	e737      	b.n	80034ec <__aeabi_dsub+0x4f4>
 800367c:	4653      	mov	r3, sl
 800367e:	08c0      	lsrs	r0, r0, #3
 8003680:	0767      	lsls	r7, r4, #29
 8003682:	4307      	orrs	r7, r0
 8003684:	08e5      	lsrs	r5, r4, #3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d100      	bne.n	800368c <__aeabi_dsub+0x694>
 800368a:	e5b1      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	421d      	tst	r5, r3
 8003692:	d008      	beq.n	80036a6 <__aeabi_dsub+0x6ae>
 8003694:	4659      	mov	r1, fp
 8003696:	08c8      	lsrs	r0, r1, #3
 8003698:	4218      	tst	r0, r3
 800369a:	d104      	bne.n	80036a6 <__aeabi_dsub+0x6ae>
 800369c:	08d2      	lsrs	r2, r2, #3
 800369e:	0749      	lsls	r1, r1, #29
 80036a0:	430a      	orrs	r2, r1
 80036a2:	0017      	movs	r7, r2
 80036a4:	0005      	movs	r5, r0
 80036a6:	0f7b      	lsrs	r3, r7, #29
 80036a8:	00ff      	lsls	r7, r7, #3
 80036aa:	08ff      	lsrs	r7, r7, #3
 80036ac:	075b      	lsls	r3, r3, #29
 80036ae:	431f      	orrs	r7, r3
 80036b0:	e59e      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036b2:	08c0      	lsrs	r0, r0, #3
 80036b4:	0763      	lsls	r3, r4, #29
 80036b6:	4318      	orrs	r0, r3
 80036b8:	08e5      	lsrs	r5, r4, #3
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d053      	beq.n	8003766 <__aeabi_dsub+0x76e>
 80036be:	2380      	movs	r3, #128	@ 0x80
 80036c0:	031b      	lsls	r3, r3, #12
 80036c2:	421d      	tst	r5, r3
 80036c4:	d00a      	beq.n	80036dc <__aeabi_dsub+0x6e4>
 80036c6:	4659      	mov	r1, fp
 80036c8:	08cc      	lsrs	r4, r1, #3
 80036ca:	421c      	tst	r4, r3
 80036cc:	d106      	bne.n	80036dc <__aeabi_dsub+0x6e4>
 80036ce:	2601      	movs	r6, #1
 80036d0:	4663      	mov	r3, ip
 80036d2:	0025      	movs	r5, r4
 80036d4:	08d0      	lsrs	r0, r2, #3
 80036d6:	0749      	lsls	r1, r1, #29
 80036d8:	4308      	orrs	r0, r1
 80036da:	401e      	ands	r6, r3
 80036dc:	0f47      	lsrs	r7, r0, #29
 80036de:	00c0      	lsls	r0, r0, #3
 80036e0:	08c0      	lsrs	r0, r0, #3
 80036e2:	077f      	lsls	r7, r7, #29
 80036e4:	4307      	orrs	r7, r0
 80036e6:	e583      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036e8:	1883      	adds	r3, r0, r2
 80036ea:	4293      	cmp	r3, r2
 80036ec:	4192      	sbcs	r2, r2
 80036ee:	445c      	add	r4, fp
 80036f0:	4252      	negs	r2, r2
 80036f2:	18a5      	adds	r5, r4, r2
 80036f4:	022a      	lsls	r2, r5, #8
 80036f6:	d500      	bpl.n	80036fa <__aeabi_dsub+0x702>
 80036f8:	e724      	b.n	8003544 <__aeabi_dsub+0x54c>
 80036fa:	076f      	lsls	r7, r5, #29
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	431f      	orrs	r7, r3
 8003700:	08ed      	lsrs	r5, r5, #3
 8003702:	2301      	movs	r3, #1
 8003704:	e6d0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	000007ff 	.word	0x000007ff
 800370c:	000007fe 	.word	0x000007fe
 8003710:	ff7fffff 	.word	0xff7fffff
 8003714:	465b      	mov	r3, fp
 8003716:	08d2      	lsrs	r2, r2, #3
 8003718:	075f      	lsls	r7, r3, #29
 800371a:	4666      	mov	r6, ip
 800371c:	4317      	orrs	r7, r2
 800371e:	08dd      	lsrs	r5, r3, #3
 8003720:	e566      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003722:	0025      	movs	r5, r4
 8003724:	3b20      	subs	r3, #32
 8003726:	40dd      	lsrs	r5, r3
 8003728:	4663      	mov	r3, ip
 800372a:	2b20      	cmp	r3, #32
 800372c:	d005      	beq.n	800373a <__aeabi_dsub+0x742>
 800372e:	2340      	movs	r3, #64	@ 0x40
 8003730:	4661      	mov	r1, ip
 8003732:	1a5b      	subs	r3, r3, r1
 8003734:	409c      	lsls	r4, r3
 8003736:	4320      	orrs	r0, r4
 8003738:	4680      	mov	r8, r0
 800373a:	4647      	mov	r7, r8
 800373c:	1e7b      	subs	r3, r7, #1
 800373e:	419f      	sbcs	r7, r3
 8003740:	432f      	orrs	r7, r5
 8003742:	e5a0      	b.n	8003286 <__aeabi_dsub+0x28e>
 8003744:	2120      	movs	r1, #32
 8003746:	2700      	movs	r7, #0
 8003748:	1a09      	subs	r1, r1, r0
 800374a:	e4d2      	b.n	80030f2 <__aeabi_dsub+0xfa>
 800374c:	2f00      	cmp	r7, #0
 800374e:	d100      	bne.n	8003752 <__aeabi_dsub+0x75a>
 8003750:	e713      	b.n	800357a <__aeabi_dsub+0x582>
 8003752:	465c      	mov	r4, fp
 8003754:	0017      	movs	r7, r2
 8003756:	2500      	movs	r5, #0
 8003758:	e5f6      	b.n	8003348 <__aeabi_dsub+0x350>
 800375a:	08d7      	lsrs	r7, r2, #3
 800375c:	0749      	lsls	r1, r1, #29
 800375e:	2302      	movs	r3, #2
 8003760:	430f      	orrs	r7, r1
 8003762:	092d      	lsrs	r5, r5, #4
 8003764:	e6a0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003766:	0007      	movs	r7, r0
 8003768:	e542      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800376a:	465b      	mov	r3, fp
 800376c:	2601      	movs	r6, #1
 800376e:	075f      	lsls	r7, r3, #29
 8003770:	08dd      	lsrs	r5, r3, #3
 8003772:	4663      	mov	r3, ip
 8003774:	08d2      	lsrs	r2, r2, #3
 8003776:	4317      	orrs	r7, r2
 8003778:	401e      	ands	r6, r3
 800377a:	e539      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800377c:	465b      	mov	r3, fp
 800377e:	08d2      	lsrs	r2, r2, #3
 8003780:	075f      	lsls	r7, r3, #29
 8003782:	4317      	orrs	r7, r2
 8003784:	08dd      	lsrs	r5, r3, #3
 8003786:	e533      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <__aeabi_dsub+0x80c>)
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	4022      	ands	r2, r4
 800378e:	0757      	lsls	r7, r2, #29
 8003790:	0252      	lsls	r2, r2, #9
 8003792:	2501      	movs	r5, #1
 8003794:	431f      	orrs	r7, r3
 8003796:	0b14      	lsrs	r4, r2, #12
 8003798:	e5c2      	b.n	8003320 <__aeabi_dsub+0x328>
 800379a:	000e      	movs	r6, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e65f      	b.n	8003460 <__aeabi_dsub+0x468>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00d      	beq.n	80037c0 <__aeabi_dsub+0x7c8>
 80037a4:	464b      	mov	r3, r9
 80037a6:	1b5b      	subs	r3, r3, r5
 80037a8:	469c      	mov	ip, r3
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d100      	bne.n	80037b0 <__aeabi_dsub+0x7b8>
 80037ae:	e548      	b.n	8003242 <__aeabi_dsub+0x24a>
 80037b0:	2701      	movs	r7, #1
 80037b2:	2b38      	cmp	r3, #56	@ 0x38
 80037b4:	dd00      	ble.n	80037b8 <__aeabi_dsub+0x7c0>
 80037b6:	e566      	b.n	8003286 <__aeabi_dsub+0x28e>
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	431c      	orrs	r4, r3
 80037be:	e550      	b.n	8003262 <__aeabi_dsub+0x26a>
 80037c0:	1c6b      	adds	r3, r5, #1
 80037c2:	4d11      	ldr	r5, [pc, #68]	@ (8003808 <__aeabi_dsub+0x810>)
 80037c4:	422b      	tst	r3, r5
 80037c6:	d000      	beq.n	80037ca <__aeabi_dsub+0x7d2>
 80037c8:	e673      	b.n	80034b2 <__aeabi_dsub+0x4ba>
 80037ca:	4659      	mov	r1, fp
 80037cc:	0023      	movs	r3, r4
 80037ce:	4311      	orrs	r1, r2
 80037d0:	468a      	mov	sl, r1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	e600      	b.n	80033d8 <__aeabi_dsub+0x3e0>
 80037d6:	0767      	lsls	r7, r4, #29
 80037d8:	08c0      	lsrs	r0, r0, #3
 80037da:	2300      	movs	r3, #0
 80037dc:	4307      	orrs	r7, r0
 80037de:	08e5      	lsrs	r5, r4, #3
 80037e0:	e662      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037e2:	0764      	lsls	r4, r4, #29
 80037e4:	08ff      	lsrs	r7, r7, #3
 80037e6:	4327      	orrs	r7, r4
 80037e8:	0905      	lsrs	r5, r0, #4
 80037ea:	e65d      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037ec:	08d2      	lsrs	r2, r2, #3
 80037ee:	0749      	lsls	r1, r1, #29
 80037f0:	4311      	orrs	r1, r2
 80037f2:	000f      	movs	r7, r1
 80037f4:	2302      	movs	r3, #2
 80037f6:	092d      	lsrs	r5, r5, #4
 80037f8:	e656      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037fa:	0007      	movs	r7, r0
 80037fc:	e5a4      	b.n	8003348 <__aeabi_dsub+0x350>
 80037fe:	0038      	movs	r0, r7
 8003800:	e48f      	b.n	8003122 <__aeabi_dsub+0x12a>
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	ff7fffff 	.word	0xff7fffff
 8003808:	000007fe 	.word	0x000007fe

0800380c <__aeabi_dcmpun>:
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46c6      	mov	lr, r8
 8003810:	031e      	lsls	r6, r3, #12
 8003812:	0b36      	lsrs	r6, r6, #12
 8003814:	46b0      	mov	r8, r6
 8003816:	4e0d      	ldr	r6, [pc, #52]	@ (800384c <__aeabi_dcmpun+0x40>)
 8003818:	030c      	lsls	r4, r1, #12
 800381a:	004d      	lsls	r5, r1, #1
 800381c:	005f      	lsls	r7, r3, #1
 800381e:	b500      	push	{lr}
 8003820:	0b24      	lsrs	r4, r4, #12
 8003822:	0d6d      	lsrs	r5, r5, #21
 8003824:	0d7f      	lsrs	r7, r7, #21
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <__aeabi_dcmpun+0x36>
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__aeabi_dcmpun+0x40>)
 800382c:	2000      	movs	r0, #0
 800382e:	428f      	cmp	r7, r1
 8003830:	d104      	bne.n	800383c <__aeabi_dcmpun+0x30>
 8003832:	4646      	mov	r6, r8
 8003834:	4316      	orrs	r6, r2
 8003836:	0030      	movs	r0, r6
 8003838:	1e43      	subs	r3, r0, #1
 800383a:	4198      	sbcs	r0, r3
 800383c:	bc80      	pop	{r7}
 800383e:	46b8      	mov	r8, r7
 8003840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003842:	4304      	orrs	r4, r0
 8003844:	2001      	movs	r0, #1
 8003846:	2c00      	cmp	r4, #0
 8003848:	d1f8      	bne.n	800383c <__aeabi_dcmpun+0x30>
 800384a:	e7ee      	b.n	800382a <__aeabi_dcmpun+0x1e>
 800384c:	000007ff 	.word	0x000007ff

08003850 <__aeabi_d2iz>:
 8003850:	000b      	movs	r3, r1
 8003852:	0002      	movs	r2, r0
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	4d16      	ldr	r5, [pc, #88]	@ (80038b0 <__aeabi_d2iz+0x60>)
 8003858:	030c      	lsls	r4, r1, #12
 800385a:	b082      	sub	sp, #8
 800385c:	0049      	lsls	r1, r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	0b24      	lsrs	r4, r4, #12
 8003866:	0d49      	lsrs	r1, r1, #21
 8003868:	0fde      	lsrs	r6, r3, #31
 800386a:	42a9      	cmp	r1, r5
 800386c:	dd04      	ble.n	8003878 <__aeabi_d2iz+0x28>
 800386e:	4811      	ldr	r0, [pc, #68]	@ (80038b4 <__aeabi_d2iz+0x64>)
 8003870:	4281      	cmp	r1, r0
 8003872:	dd03      	ble.n	800387c <__aeabi_d2iz+0x2c>
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <__aeabi_d2iz+0x68>)
 8003876:	18f0      	adds	r0, r6, r3
 8003878:	b002      	add	sp, #8
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	2080      	movs	r0, #128	@ 0x80
 800387e:	0340      	lsls	r0, r0, #13
 8003880:	4320      	orrs	r0, r4
 8003882:	4c0e      	ldr	r4, [pc, #56]	@ (80038bc <__aeabi_d2iz+0x6c>)
 8003884:	1a64      	subs	r4, r4, r1
 8003886:	2c1f      	cmp	r4, #31
 8003888:	dd08      	ble.n	800389c <__aeabi_d2iz+0x4c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <__aeabi_d2iz+0x70>)
 800388c:	1a5b      	subs	r3, r3, r1
 800388e:	40d8      	lsrs	r0, r3
 8003890:	0003      	movs	r3, r0
 8003892:	4258      	negs	r0, r3
 8003894:	2e00      	cmp	r6, #0
 8003896:	d1ef      	bne.n	8003878 <__aeabi_d2iz+0x28>
 8003898:	0018      	movs	r0, r3
 800389a:	e7ed      	b.n	8003878 <__aeabi_d2iz+0x28>
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <__aeabi_d2iz+0x74>)
 800389e:	9a00      	ldr	r2, [sp, #0]
 80038a0:	469c      	mov	ip, r3
 80038a2:	0003      	movs	r3, r0
 80038a4:	4461      	add	r1, ip
 80038a6:	408b      	lsls	r3, r1
 80038a8:	40e2      	lsrs	r2, r4
 80038aa:	4313      	orrs	r3, r2
 80038ac:	e7f1      	b.n	8003892 <__aeabi_d2iz+0x42>
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	000003fe 	.word	0x000003fe
 80038b4:	0000041d 	.word	0x0000041d
 80038b8:	7fffffff 	.word	0x7fffffff
 80038bc:	00000433 	.word	0x00000433
 80038c0:	00000413 	.word	0x00000413
 80038c4:	fffffbed 	.word	0xfffffbed

080038c8 <__aeabi_i2d>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d016      	beq.n	80038fc <__aeabi_i2d+0x34>
 80038ce:	17c3      	asrs	r3, r0, #31
 80038d0:	18c5      	adds	r5, r0, r3
 80038d2:	405d      	eors	r5, r3
 80038d4:	0fc4      	lsrs	r4, r0, #31
 80038d6:	0028      	movs	r0, r5
 80038d8:	f7fc fe2a 	bl	8000530 <__clzsi2>
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <__aeabi_i2d+0x58>)
 80038de:	1a1b      	subs	r3, r3, r0
 80038e0:	055b      	lsls	r3, r3, #21
 80038e2:	0d5b      	lsrs	r3, r3, #21
 80038e4:	280a      	cmp	r0, #10
 80038e6:	dc14      	bgt.n	8003912 <__aeabi_i2d+0x4a>
 80038e8:	0002      	movs	r2, r0
 80038ea:	002e      	movs	r6, r5
 80038ec:	3215      	adds	r2, #21
 80038ee:	4096      	lsls	r6, r2
 80038f0:	220b      	movs	r2, #11
 80038f2:	1a12      	subs	r2, r2, r0
 80038f4:	40d5      	lsrs	r5, r2
 80038f6:	032d      	lsls	r5, r5, #12
 80038f8:	0b2d      	lsrs	r5, r5, #12
 80038fa:	e003      	b.n	8003904 <__aeabi_i2d+0x3c>
 80038fc:	2400      	movs	r4, #0
 80038fe:	2300      	movs	r3, #0
 8003900:	2500      	movs	r5, #0
 8003902:	2600      	movs	r6, #0
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	432b      	orrs	r3, r5
 8003908:	07e4      	lsls	r4, r4, #31
 800390a:	4323      	orrs	r3, r4
 800390c:	0030      	movs	r0, r6
 800390e:	0019      	movs	r1, r3
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	380b      	subs	r0, #11
 8003914:	4085      	lsls	r5, r0
 8003916:	032d      	lsls	r5, r5, #12
 8003918:	2600      	movs	r6, #0
 800391a:	0b2d      	lsrs	r5, r5, #12
 800391c:	e7f2      	b.n	8003904 <__aeabi_i2d+0x3c>
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	0000041e 	.word	0x0000041e

08003924 <__aeabi_ui2d>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e04      	subs	r4, r0, #0
 8003928:	d010      	beq.n	800394c <__aeabi_ui2d+0x28>
 800392a:	f7fc fe01 	bl	8000530 <__clzsi2>
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <__aeabi_ui2d+0x44>)
 8003930:	1a1b      	subs	r3, r3, r0
 8003932:	055b      	lsls	r3, r3, #21
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	280a      	cmp	r0, #10
 8003938:	dc0f      	bgt.n	800395a <__aeabi_ui2d+0x36>
 800393a:	220b      	movs	r2, #11
 800393c:	0021      	movs	r1, r4
 800393e:	1a12      	subs	r2, r2, r0
 8003940:	40d1      	lsrs	r1, r2
 8003942:	3015      	adds	r0, #21
 8003944:	030a      	lsls	r2, r1, #12
 8003946:	4084      	lsls	r4, r0
 8003948:	0b12      	lsrs	r2, r2, #12
 800394a:	e001      	b.n	8003950 <__aeabi_ui2d+0x2c>
 800394c:	2300      	movs	r3, #0
 800394e:	2200      	movs	r2, #0
 8003950:	051b      	lsls	r3, r3, #20
 8003952:	4313      	orrs	r3, r2
 8003954:	0020      	movs	r0, r4
 8003956:	0019      	movs	r1, r3
 8003958:	bd10      	pop	{r4, pc}
 800395a:	0022      	movs	r2, r4
 800395c:	380b      	subs	r0, #11
 800395e:	4082      	lsls	r2, r0
 8003960:	0312      	lsls	r2, r2, #12
 8003962:	2400      	movs	r4, #0
 8003964:	0b12      	lsrs	r2, r2, #12
 8003966:	e7f3      	b.n	8003950 <__aeabi_ui2d+0x2c>
 8003968:	0000041e 	.word	0x0000041e

0800396c <__aeabi_f2d>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	0242      	lsls	r2, r0, #9
 8003970:	0043      	lsls	r3, r0, #1
 8003972:	0fc4      	lsrs	r4, r0, #31
 8003974:	20fe      	movs	r0, #254	@ 0xfe
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	0a55      	lsrs	r5, r2, #9
 800397c:	4208      	tst	r0, r1
 800397e:	d00c      	beq.n	800399a <__aeabi_f2d+0x2e>
 8003980:	21e0      	movs	r1, #224	@ 0xe0
 8003982:	0089      	lsls	r1, r1, #2
 8003984:	468c      	mov	ip, r1
 8003986:	076d      	lsls	r5, r5, #29
 8003988:	0b12      	lsrs	r2, r2, #12
 800398a:	4463      	add	r3, ip
 800398c:	051b      	lsls	r3, r3, #20
 800398e:	4313      	orrs	r3, r2
 8003990:	07e4      	lsls	r4, r4, #31
 8003992:	4323      	orrs	r3, r4
 8003994:	0028      	movs	r0, r5
 8003996:	0019      	movs	r1, r3
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	2b00      	cmp	r3, #0
 800399c:	d114      	bne.n	80039c8 <__aeabi_f2d+0x5c>
 800399e:	2d00      	cmp	r5, #0
 80039a0:	d01b      	beq.n	80039da <__aeabi_f2d+0x6e>
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7fc fdc4 	bl	8000530 <__clzsi2>
 80039a8:	280a      	cmp	r0, #10
 80039aa:	dc1c      	bgt.n	80039e6 <__aeabi_f2d+0x7a>
 80039ac:	230b      	movs	r3, #11
 80039ae:	002a      	movs	r2, r5
 80039b0:	1a1b      	subs	r3, r3, r0
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	0003      	movs	r3, r0
 80039b6:	3315      	adds	r3, #21
 80039b8:	409d      	lsls	r5, r3
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <__aeabi_f2d+0x88>)
 80039bc:	0312      	lsls	r2, r2, #12
 80039be:	1a1b      	subs	r3, r3, r0
 80039c0:	055b      	lsls	r3, r3, #21
 80039c2:	0b12      	lsrs	r2, r2, #12
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	e7e1      	b.n	800398c <__aeabi_f2d+0x20>
 80039c8:	2d00      	cmp	r5, #0
 80039ca:	d009      	beq.n	80039e0 <__aeabi_f2d+0x74>
 80039cc:	0b13      	lsrs	r3, r2, #12
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	0312      	lsls	r2, r2, #12
 80039d2:	431a      	orrs	r2, r3
 80039d4:	076d      	lsls	r5, r5, #29
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039d8:	e7d8      	b.n	800398c <__aeabi_f2d+0x20>
 80039da:	2300      	movs	r3, #0
 80039dc:	2200      	movs	r2, #0
 80039de:	e7d5      	b.n	800398c <__aeabi_f2d+0x20>
 80039e0:	2200      	movs	r2, #0
 80039e2:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039e4:	e7d2      	b.n	800398c <__aeabi_f2d+0x20>
 80039e6:	0003      	movs	r3, r0
 80039e8:	002a      	movs	r2, r5
 80039ea:	3b0b      	subs	r3, #11
 80039ec:	409a      	lsls	r2, r3
 80039ee:	2500      	movs	r5, #0
 80039f0:	e7e3      	b.n	80039ba <__aeabi_f2d+0x4e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	00000389 	.word	0x00000389
 80039f8:	000007ff 	.word	0x000007ff

080039fc <__aeabi_d2f>:
 80039fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fe:	004b      	lsls	r3, r1, #1
 8003a00:	030f      	lsls	r7, r1, #12
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	4c3a      	ldr	r4, [pc, #232]	@ (8003af0 <__aeabi_d2f+0xf4>)
 8003a06:	0f45      	lsrs	r5, r0, #29
 8003a08:	b083      	sub	sp, #12
 8003a0a:	0a7f      	lsrs	r7, r7, #9
 8003a0c:	1c5e      	adds	r6, r3, #1
 8003a0e:	432f      	orrs	r7, r5
 8003a10:	9000      	str	r0, [sp, #0]
 8003a12:	9101      	str	r1, [sp, #4]
 8003a14:	0fca      	lsrs	r2, r1, #31
 8003a16:	00c5      	lsls	r5, r0, #3
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d00b      	beq.n	8003a34 <__aeabi_d2f+0x38>
 8003a1c:	4935      	ldr	r1, [pc, #212]	@ (8003af4 <__aeabi_d2f+0xf8>)
 8003a1e:	185c      	adds	r4, r3, r1
 8003a20:	2cfe      	cmp	r4, #254	@ 0xfe
 8003a22:	dd13      	ble.n	8003a4c <__aeabi_d2f+0x50>
 8003a24:	20ff      	movs	r0, #255	@ 0xff
 8003a26:	2300      	movs	r3, #0
 8003a28:	05c0      	lsls	r0, r0, #23
 8003a2a:	4318      	orrs	r0, r3
 8003a2c:	07d2      	lsls	r2, r2, #31
 8003a2e:	4310      	orrs	r0, r2
 8003a30:	b003      	add	sp, #12
 8003a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a34:	433d      	orrs	r5, r7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <__aeabi_d2f+0x42>
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e7f4      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	d0f0      	beq.n	8003a24 <__aeabi_d2f+0x28>
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	03db      	lsls	r3, r3, #15
 8003a46:	20ff      	movs	r0, #255	@ 0xff
 8003a48:	433b      	orrs	r3, r7
 8003a4a:	e7ed      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	dd0c      	ble.n	8003a6a <__aeabi_d2f+0x6e>
 8003a50:	9b00      	ldr	r3, [sp, #0]
 8003a52:	00ff      	lsls	r7, r7, #3
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	4183      	sbcs	r3, r0
 8003a5a:	0f69      	lsrs	r1, r5, #29
 8003a5c:	433b      	orrs	r3, r7
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	0759      	lsls	r1, r3, #29
 8003a62:	d127      	bne.n	8003ab4 <__aeabi_d2f+0xb8>
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2e0      	uxtb	r0, r4
 8003a68:	e7de      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	3117      	adds	r1, #23
 8003a6e:	db31      	blt.n	8003ad4 <__aeabi_d2f+0xd8>
 8003a70:	2180      	movs	r1, #128	@ 0x80
 8003a72:	201e      	movs	r0, #30
 8003a74:	0409      	lsls	r1, r1, #16
 8003a76:	4339      	orrs	r1, r7
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	281f      	cmp	r0, #31
 8003a7c:	dd2d      	ble.n	8003ada <__aeabi_d2f+0xde>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	4276      	negs	r6, r6
 8003a82:	1b34      	subs	r4, r6, r4
 8003a84:	000e      	movs	r6, r1
 8003a86:	40e6      	lsrs	r6, r4
 8003a88:	0034      	movs	r4, r6
 8003a8a:	2820      	cmp	r0, #32
 8003a8c:	d004      	beq.n	8003a98 <__aeabi_d2f+0x9c>
 8003a8e:	481a      	ldr	r0, [pc, #104]	@ (8003af8 <__aeabi_d2f+0xfc>)
 8003a90:	4684      	mov	ip, r0
 8003a92:	4463      	add	r3, ip
 8003a94:	4099      	lsls	r1, r3
 8003a96:	430d      	orrs	r5, r1
 8003a98:	002b      	movs	r3, r5
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	418b      	sbcs	r3, r1
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	0759      	lsls	r1, r3, #29
 8003aa2:	d003      	beq.n	8003aac <__aeabi_d2f+0xb0>
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	2904      	cmp	r1, #4
 8003aaa:	d10b      	bne.n	8003ac4 <__aeabi_d2f+0xc8>
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	2000      	movs	r0, #0
 8003ab0:	0a5b      	lsrs	r3, r3, #9
 8003ab2:	e7b9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	2904      	cmp	r1, #4
 8003aba:	d104      	bne.n	8003ac6 <__aeabi_d2f+0xca>
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	b2e0      	uxtb	r0, r4
 8003ac2:	e7b1      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	d5f7      	bpl.n	8003abc <__aeabi_d2f+0xc0>
 8003acc:	3401      	adds	r4, #1
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b2e0      	uxtb	r0, r4
 8003ad2:	e7a9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7a6      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ada:	4c08      	ldr	r4, [pc, #32]	@ (8003afc <__aeabi_d2f+0x100>)
 8003adc:	191c      	adds	r4, r3, r4
 8003ade:	002b      	movs	r3, r5
 8003ae0:	40a5      	lsls	r5, r4
 8003ae2:	40c3      	lsrs	r3, r0
 8003ae4:	40a1      	lsls	r1, r4
 8003ae6:	1e68      	subs	r0, r5, #1
 8003ae8:	4185      	sbcs	r5, r0
 8003aea:	4329      	orrs	r1, r5
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e7d7      	b.n	8003aa0 <__aeabi_d2f+0xa4>
 8003af0:	000007fe 	.word	0x000007fe
 8003af4:	fffffc80 	.word	0xfffffc80
 8003af8:	fffffca2 	.word	0xfffffca2
 8003afc:	fffffc82 	.word	0xfffffc82

08003b00 <__clzdi2>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d103      	bne.n	8003b0e <__clzdi2+0xe>
 8003b06:	f7fc fd13 	bl	8000530 <__clzsi2>
 8003b0a:	3020      	adds	r0, #32
 8003b0c:	e002      	b.n	8003b14 <__clzdi2+0x14>
 8003b0e:	0008      	movs	r0, r1
 8003b10:	f7fc fd0e 	bl	8000530 <__clzsi2>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)

08003b18 <__divdi3>:
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	464f      	mov	r7, r9
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	46d6      	mov	lr, sl
 8003b20:	b5c0      	push	{r6, r7, lr}
 8003b22:	0006      	movs	r6, r0
 8003b24:	000f      	movs	r7, r1
 8003b26:	0010      	movs	r0, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	2f00      	cmp	r7, #0
 8003b2e:	db5d      	blt.n	8003bec <__divdi3+0xd4>
 8003b30:	0034      	movs	r4, r6
 8003b32:	003d      	movs	r5, r7
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0b      	blt.n	8003b50 <__divdi3+0x38>
 8003b38:	0016      	movs	r6, r2
 8003b3a:	001f      	movs	r7, r3
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d917      	bls.n	8003b70 <__divdi3+0x58>
 8003b40:	2000      	movs	r0, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	b002      	add	sp, #8
 8003b46:	bce0      	pop	{r5, r6, r7}
 8003b48:	46ba      	mov	sl, r7
 8003b4a:	46b1      	mov	r9, r6
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b50:	2700      	movs	r7, #0
 8003b52:	4246      	negs	r6, r0
 8003b54:	418f      	sbcs	r7, r1
 8003b56:	42af      	cmp	r7, r5
 8003b58:	d8f2      	bhi.n	8003b40 <__divdi3+0x28>
 8003b5a:	d100      	bne.n	8003b5e <__divdi3+0x46>
 8003b5c:	e0a0      	b.n	8003ca0 <__divdi3+0x188>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	425b      	negs	r3, r3
 8003b62:	4699      	mov	r9, r3
 8003b64:	e009      	b.n	8003b7a <__divdi3+0x62>
 8003b66:	2700      	movs	r7, #0
 8003b68:	4246      	negs	r6, r0
 8003b6a:	418f      	sbcs	r7, r1
 8003b6c:	42af      	cmp	r7, r5
 8003b6e:	d8e7      	bhi.n	8003b40 <__divdi3+0x28>
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d100      	bne.n	8003b76 <__divdi3+0x5e>
 8003b74:	e090      	b.n	8003c98 <__divdi3+0x180>
 8003b76:	2300      	movs	r3, #0
 8003b78:	4699      	mov	r9, r3
 8003b7a:	0039      	movs	r1, r7
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f7ff ffbf 	bl	8003b00 <__clzdi2>
 8003b82:	4680      	mov	r8, r0
 8003b84:	0029      	movs	r1, r5
 8003b86:	0020      	movs	r0, r4
 8003b88:	f7ff ffba 	bl	8003b00 <__clzdi2>
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	1a1b      	subs	r3, r3, r0
 8003b90:	4698      	mov	r8, r3
 8003b92:	3b20      	subs	r3, #32
 8003b94:	d475      	bmi.n	8003c82 <__divdi3+0x16a>
 8003b96:	0031      	movs	r1, r6
 8003b98:	4099      	lsls	r1, r3
 8003b9a:	469a      	mov	sl, r3
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0031      	movs	r1, r6
 8003ba0:	4640      	mov	r0, r8
 8003ba2:	4081      	lsls	r1, r0
 8003ba4:	000a      	movs	r2, r1
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	d82e      	bhi.n	8003c08 <__divdi3+0xf0>
 8003baa:	d02b      	beq.n	8003c04 <__divdi3+0xec>
 8003bac:	4651      	mov	r1, sl
 8003bae:	1aa4      	subs	r4, r4, r2
 8003bb0:	419d      	sbcs	r5, r3
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	da00      	bge.n	8003bb8 <__divdi3+0xa0>
 8003bb6:	e090      	b.n	8003cda <__divdi3+0x1c2>
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	2601      	movs	r6, #1
 8003bbe:	9000      	str	r0, [sp, #0]
 8003bc0:	9101      	str	r1, [sp, #4]
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	408e      	lsls	r6, r1
 8003bc6:	9601      	str	r6, [sp, #4]
 8003bc8:	4641      	mov	r1, r8
 8003bca:	2601      	movs	r6, #1
 8003bcc:	408e      	lsls	r6, r1
 8003bce:	4641      	mov	r1, r8
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d11f      	bne.n	8003c16 <__divdi3+0xfe>
 8003bd6:	9800      	ldr	r0, [sp, #0]
 8003bd8:	9901      	ldr	r1, [sp, #4]
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0b1      	beq.n	8003b44 <__divdi3+0x2c>
 8003be0:	0003      	movs	r3, r0
 8003be2:	000c      	movs	r4, r1
 8003be4:	2100      	movs	r1, #0
 8003be6:	4258      	negs	r0, r3
 8003be8:	41a1      	sbcs	r1, r4
 8003bea:	e7ab      	b.n	8003b44 <__divdi3+0x2c>
 8003bec:	2500      	movs	r5, #0
 8003bee:	4274      	negs	r4, r6
 8003bf0:	41bd      	sbcs	r5, r7
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dbb7      	blt.n	8003b66 <__divdi3+0x4e>
 8003bf6:	0016      	movs	r6, r2
 8003bf8:	001f      	movs	r7, r3
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d8a0      	bhi.n	8003b40 <__divdi3+0x28>
 8003bfe:	42af      	cmp	r7, r5
 8003c00:	d1ad      	bne.n	8003b5e <__divdi3+0x46>
 8003c02:	e04d      	b.n	8003ca0 <__divdi3+0x188>
 8003c04:	42a1      	cmp	r1, r4
 8003c06:	d9d1      	bls.n	8003bac <__divdi3+0x94>
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	9101      	str	r1, [sp, #4]
 8003c10:	4641      	mov	r1, r8
 8003c12:	2900      	cmp	r1, #0
 8003c14:	d0df      	beq.n	8003bd6 <__divdi3+0xbe>
 8003c16:	07d9      	lsls	r1, r3, #31
 8003c18:	0856      	lsrs	r6, r2, #1
 8003c1a:	085f      	lsrs	r7, r3, #1
 8003c1c:	430e      	orrs	r6, r1
 8003c1e:	4643      	mov	r3, r8
 8003c20:	e00e      	b.n	8003c40 <__divdi3+0x128>
 8003c22:	42af      	cmp	r7, r5
 8003c24:	d101      	bne.n	8003c2a <__divdi3+0x112>
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d80c      	bhi.n	8003c44 <__divdi3+0x12c>
 8003c2a:	1ba4      	subs	r4, r4, r6
 8003c2c:	41bd      	sbcs	r5, r7
 8003c2e:	2101      	movs	r1, #1
 8003c30:	1924      	adds	r4, r4, r4
 8003c32:	416d      	adcs	r5, r5
 8003c34:	2200      	movs	r2, #0
 8003c36:	3b01      	subs	r3, #1
 8003c38:	1864      	adds	r4, r4, r1
 8003c3a:	4155      	adcs	r5, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <__divdi3+0x136>
 8003c40:	42af      	cmp	r7, r5
 8003c42:	d9ee      	bls.n	8003c22 <__divdi3+0x10a>
 8003c44:	3b01      	subs	r3, #1
 8003c46:	1924      	adds	r4, r4, r4
 8003c48:	416d      	adcs	r5, r5
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f8      	bne.n	8003c40 <__divdi3+0x128>
 8003c4e:	9a00      	ldr	r2, [sp, #0]
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	4651      	mov	r1, sl
 8003c54:	1912      	adds	r2, r2, r4
 8003c56:	416b      	adcs	r3, r5
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db25      	blt.n	8003ca8 <__divdi3+0x190>
 8003c5c:	002e      	movs	r6, r5
 8003c5e:	002c      	movs	r4, r5
 8003c60:	40ce      	lsrs	r6, r1
 8003c62:	4641      	mov	r1, r8
 8003c64:	40cc      	lsrs	r4, r1
 8003c66:	4651      	mov	r1, sl
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	db2d      	blt.n	8003cc8 <__divdi3+0x1b0>
 8003c6c:	0034      	movs	r4, r6
 8003c6e:	408c      	lsls	r4, r1
 8003c70:	0021      	movs	r1, r4
 8003c72:	4644      	mov	r4, r8
 8003c74:	40a6      	lsls	r6, r4
 8003c76:	0030      	movs	r0, r6
 8003c78:	1a12      	subs	r2, r2, r0
 8003c7a:	418b      	sbcs	r3, r1
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	e7a9      	b.n	8003bd6 <__divdi3+0xbe>
 8003c82:	4642      	mov	r2, r8
 8003c84:	0038      	movs	r0, r7
 8003c86:	469a      	mov	sl, r3
 8003c88:	2320      	movs	r3, #32
 8003c8a:	0031      	movs	r1, r6
 8003c8c:	4090      	lsls	r0, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	0003      	movs	r3, r0
 8003c94:	430b      	orrs	r3, r1
 8003c96:	e782      	b.n	8003b9e <__divdi3+0x86>
 8003c98:	42a6      	cmp	r6, r4
 8003c9a:	d900      	bls.n	8003c9e <__divdi3+0x186>
 8003c9c:	e750      	b.n	8003b40 <__divdi3+0x28>
 8003c9e:	e76a      	b.n	8003b76 <__divdi3+0x5e>
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d800      	bhi.n	8003ca6 <__divdi3+0x18e>
 8003ca4:	e75b      	b.n	8003b5e <__divdi3+0x46>
 8003ca6:	e74b      	b.n	8003b40 <__divdi3+0x28>
 8003ca8:	4640      	mov	r0, r8
 8003caa:	2120      	movs	r1, #32
 8003cac:	1a09      	subs	r1, r1, r0
 8003cae:	0028      	movs	r0, r5
 8003cb0:	4088      	lsls	r0, r1
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	40c6      	lsrs	r6, r0
 8003cba:	002c      	movs	r4, r5
 8003cbc:	430e      	orrs	r6, r1
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	40cc      	lsrs	r4, r1
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	dad1      	bge.n	8003c6c <__divdi3+0x154>
 8003cc8:	4640      	mov	r0, r8
 8003cca:	2120      	movs	r1, #32
 8003ccc:	0035      	movs	r5, r6
 8003cce:	4084      	lsls	r4, r0
 8003cd0:	1a09      	subs	r1, r1, r0
 8003cd2:	40cd      	lsrs	r5, r1
 8003cd4:	0021      	movs	r1, r4
 8003cd6:	4329      	orrs	r1, r5
 8003cd8:	e7cb      	b.n	8003c72 <__divdi3+0x15a>
 8003cda:	4641      	mov	r1, r8
 8003cdc:	2620      	movs	r6, #32
 8003cde:	2701      	movs	r7, #1
 8003ce0:	1a76      	subs	r6, r6, r1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	40f7      	lsrs	r7, r6
 8003ce8:	9000      	str	r0, [sp, #0]
 8003cea:	9101      	str	r1, [sp, #4]
 8003cec:	9701      	str	r7, [sp, #4]
 8003cee:	e76b      	b.n	8003bc8 <__divdi3+0xb0>

08003cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cf4:	f005 fb26 	bl	8009344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cf8:	f000 f840 	bl	8003d7c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Early GPIO init for bootloader check - MX_GPIO_Init will be called again below but that's OK */
  MX_GPIO_Init();
 8003cfc:	f000 fc04 	bl	8004508 <MX_GPIO_Init>
  CheckBootloaderEntry();  /* Check if user wants bootloader (BL button held 2s) */
 8003d00:	f000 fd50 	bl	80047a4 <CheckBootloaderEntry>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d04:	f000 fc00 	bl	8004508 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d08:	f000 fbd8 	bl	80044bc <MX_DMA_Init>
  MX_USB_PCD_Init();
 8003d0c:	f000 fb8e 	bl	800442c <MX_USB_PCD_Init>
  MX_USBX_Device_Init();
 8003d10:	f015 ff72 	bl	8019bf8 <MX_USBX_Device_Init>
  MX_LPTIM2_Init();
 8003d14:	f000 f9c6 	bl	80040a4 <MX_LPTIM2_Init>
  MX_TIM2_Init();
 8003d18:	f000 fb0a 	bl	8004330 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003d1c:	f000 f982 	bl	8004024 <MX_I2C1_Init>
  MX_RTC_Init();
 8003d20:	f000 fa26 	bl	8004170 <MX_RTC_Init>
  MX_ADC1_Init();
 8003d24:	f000 f8bc 	bl	8003ea0 <MX_ADC1_Init>
  MX_RNG_Init();
 8003d28:	f000 fa0a 	bl	8004140 <MX_RNG_Init>
  MX_SPI1_Init();
 8003d2c:	f000 fac0 	bl	80042b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // LED power supply will be enabled via 'ledinit' command
  HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 8003d30:	4b10      	ldr	r3, [pc, #64]	@ (8003d74 <main+0x84>)
 8003d32:	2201      	movs	r2, #1
 8003d34:	2120      	movs	r1, #32
 8003d36:	0018      	movs	r0, r3
 8003d38:	f007 fe41 	bl	800b9be <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003d3c:	2064      	movs	r0, #100	@ 0x64
 8003d3e:	f005 fb7f 	bl	8009440 <HAL_Delay>
  
  // Initialize ANALOG driver (ADC with VREFINT calibration)
  ANALOG_Init(&hadc1);
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <main+0x88>)
 8003d44:	0018      	movs	r0, r3
 8003d46:	f002 ff53 	bl	8006bf0 <ANALOG_Init>
  
  // Initialize charger driver
  CHARGER_Init();
 8003d4a:	f003 ff2b 	bl	8007ba4 <CHARGER_Init>
  
  // Initialize PDM microphone driver (SPI1+DMA). After this, MIC_Task() will process 50ms windows.
  MIC_Init();
 8003d4e:	f004 fcdd 	bl	800870c <MIC_Init>
  // MIC_Start() is handled by the driver automatically b needed (powersave/continuous).

  USB_CLI_Init();
 8003d52:	f002 fc85 	bl	8006660 <USB_CLI_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      ux_device_stack_tasks_run();
 8003d56:	f013 ff13 	bl	8017b80 <_ux_device_stack_tasks_run>
      USB_CLI_Task();
 8003d5a:	f002 fca5 	bl	80066a8 <USB_CLI_Task>
      ANALOG_Task();
 8003d5e:	f003 f817 	bl	8006d90 <ANALOG_Task>
      CHARGER_Task();
 8003d62:	f003 ff3d 	bl	8007be0 <CHARGER_Task>
      BEEP_Task();
 8003d66:	f002 fedf 	bl	8006b28 <BEEP_Task>
      MIC_Task();
 8003d6a:	f004 fdcb 	bl	8008904 <MIC_Task>
      // spora energie: MCU sp, prebud sa na preruenie (USB, UART, EXTI...)
      __WFI();
 8003d6e:	bf30      	wfi
      ux_device_stack_tasks_run();
 8003d70:	46c0      	nop			@ (mov r8, r8)
 8003d72:	e7f0      	b.n	8003d56 <main+0x66>
 8003d74:	50000400 	.word	0x50000400
 8003d78:	2000025c 	.word	0x2000025c

08003d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b09f      	sub	sp, #124	@ 0x7c
 8003d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d82:	242c      	movs	r4, #44	@ 0x2c
 8003d84:	193b      	adds	r3, r7, r4
 8003d86:	0018      	movs	r0, r3
 8003d88:	234c      	movs	r3, #76	@ 0x4c
 8003d8a:	001a      	movs	r2, r3
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f018 ffb1 	bl	801ccf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d92:	231c      	movs	r3, #28
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	0018      	movs	r0, r3
 8003d98:	2310      	movs	r3, #16
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f018 ffa9 	bl	801ccf4 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	0018      	movs	r0, r3
 8003da6:	2318      	movs	r3, #24
 8003da8:	001a      	movs	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	f018 ffa2 	bl	801ccf4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003db0:	2380      	movs	r3, #128	@ 0x80
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	0018      	movs	r0, r3
 8003db6:	f00b fde1 	bl	800f97c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003dba:	f00b fdd1 	bl	800f960 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003dbe:	4a36      	ldr	r2, [pc, #216]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003dc0:	2390      	movs	r3, #144	@ 0x90
 8003dc2:	58d3      	ldr	r3, [r2, r3]
 8003dc4:	4934      	ldr	r1, [pc, #208]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003dc6:	2218      	movs	r2, #24
 8003dc8:	4393      	bics	r3, r2
 8003dca:	2290      	movs	r2, #144	@ 0x90
 8003dcc:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003dce:	193b      	adds	r3, r7, r4
 8003dd0:	2236      	movs	r2, #54	@ 0x36
 8003dd2:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003dd4:	193b      	adds	r3, r7, r4
 8003dd6:	2281      	movs	r2, #129	@ 0x81
 8003dd8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	2280      	movs	r2, #128	@ 0x80
 8003dde:	0052      	lsls	r2, r2, #1
 8003de0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003de2:	0021      	movs	r1, r4
 8003de4:	187b      	adds	r3, r7, r1
 8003de6:	2240      	movs	r2, #64	@ 0x40
 8003de8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003dea:	187b      	adds	r3, r7, r1
 8003dec:	2201      	movs	r2, #1
 8003dee:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003df0:	187b      	adds	r3, r7, r1
 8003df2:	2200      	movs	r2, #0
 8003df4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003df6:	187b      	adds	r3, r7, r1
 8003df8:	22b0      	movs	r2, #176	@ 0xb0
 8003dfa:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2201      	movs	r2, #1
 8003e00:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2200      	movs	r2, #0
 8003e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f00b fece 	bl	800fbac <HAL_RCC_OscConfig>
 8003e10:	1e03      	subs	r3, r0, #0
 8003e12:	d001      	beq.n	8003e18 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e14:	f000 fcf4 	bl	8004800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e18:	211c      	movs	r1, #28
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	2207      	movs	r2, #7
 8003e1e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003e20:	187b      	adds	r3, r7, r1
 8003e22:	2200      	movs	r2, #0
 8003e24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e26:	187b      	adds	r3, r7, r1
 8003e28:	2200      	movs	r2, #0
 8003e2a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e2c:	187b      	adds	r3, r7, r1
 8003e2e:	2200      	movs	r2, #0
 8003e30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003e32:	187b      	adds	r3, r7, r1
 8003e34:	2101      	movs	r1, #1
 8003e36:	0018      	movs	r0, r3
 8003e38:	f00c fae2 	bl	8010400 <HAL_RCC_ClockConfig>
 8003e3c:	1e03      	subs	r3, r0, #0
 8003e3e:	d001      	beq.n	8003e44 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003e40:	f000 fcde 	bl	8004800 <Error_Handler>
  }

  /** Enable the CRS clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8003e44:	4b14      	ldr	r3, [pc, #80]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e46:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e48:	4b13      	ldr	r3, [pc, #76]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	0249      	lsls	r1, r1, #9
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e52:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e54:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e56:	2380      	movs	r3, #128	@ 0x80
 8003e58:	025b      	lsls	r3, r3, #9
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	603b      	str	r3, [r7, #0]
 8003e5e:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8003e60:	1d3b      	adds	r3, r7, #4
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 8003e66:	1d3b      	adds	r3, r7, #4
 8003e68:	2280      	movs	r2, #128	@ 0x80
 8003e6a:	0592      	lsls	r2, r2, #22
 8003e6c:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8003e6e:	1d3b      	adds	r3, r7, #4
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8003e74:	1d3b      	adds	r3, r7, #4
 8003e76:	4a09      	ldr	r2, [pc, #36]	@ (8003e9c <SystemClock_Config+0x120>)
 8003e78:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8003e7a:	1d3b      	adds	r3, r7, #4
 8003e7c:	2222      	movs	r2, #34	@ 0x22
 8003e7e:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8003e80:	1d3b      	adds	r3, r7, #4
 8003e82:	2220      	movs	r2, #32
 8003e84:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8003e86:	1d3b      	adds	r3, r7, #4
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f00c fed3 	bl	8010c34 <HAL_RCCEx_CRSConfig>
}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	46bd      	mov	sp, r7
 8003e92:	b01f      	add	sp, #124	@ 0x7c
 8003e94:	bd90      	pop	{r4, r7, pc}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	0000bb7f 	.word	0x0000bb7f

08003ea0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	@ 0x28
 8003ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ea6:	231c      	movs	r3, #28
 8003ea8:	18fb      	adds	r3, r7, r3
 8003eaa:	0018      	movs	r0, r3
 8003eac:	230c      	movs	r3, #12
 8003eae:	001a      	movs	r2, r3
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	f018 ff1f 	bl	801ccf4 <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003eb6:	1d3b      	adds	r3, r7, #4
 8003eb8:	0018      	movs	r0, r3
 8003eba:	2318      	movs	r3, #24
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	f018 ff18 	bl	801ccf4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003ec4:	4b4f      	ldr	r3, [pc, #316]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ec6:	4a50      	ldr	r2, [pc, #320]	@ (8004008 <MX_ADC1_Init+0x168>)
 8003ec8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003eca:	4b4e      	ldr	r3, [pc, #312]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ecc:	22c0      	movs	r2, #192	@ 0xc0
 8003ece:	0612      	lsls	r2, r2, #24
 8003ed0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003ed2:	4b4c      	ldr	r3, [pc, #304]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ed8:	4b4a      	ldr	r3, [pc, #296]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8003ede:	4b49      	ldr	r3, [pc, #292]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ee0:	2280      	movs	r2, #128	@ 0x80
 8003ee2:	0612      	lsls	r2, r2, #24
 8003ee4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ee6:	4b47      	ldr	r3, [pc, #284]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ee8:	2204      	movs	r2, #4
 8003eea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003eec:	4b45      	ldr	r3, [pc, #276]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003ef2:	4b44      	ldr	r3, [pc, #272]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ef8:	4b42      	ldr	r3, [pc, #264]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003efe:	4b41      	ldr	r3, [pc, #260]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f04:	4b3f      	ldr	r3, [pc, #252]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f06:	2220      	movs	r2, #32
 8003f08:	2100      	movs	r1, #0
 8003f0a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f0c:	4b3d      	ldr	r3, [pc, #244]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003f18:	4b3a      	ldr	r3, [pc, #232]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f1a:	222c      	movs	r2, #44	@ 0x2c
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003f20:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003f26:	4b37      	ldr	r3, [pc, #220]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f28:	2207      	movs	r2, #7
 8003f2a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003f2c:	4b35      	ldr	r3, [pc, #212]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f2e:	223c      	movs	r2, #60	@ 0x3c
 8003f30:	2100      	movs	r1, #0
 8003f32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003f34:	4b33      	ldr	r3, [pc, #204]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f3a:	4b32      	ldr	r3, [pc, #200]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f005 fced 	bl	800991c <HAL_ADC_Init>
 8003f42:	1e03      	subs	r3, r0, #0
 8003f44:	d001      	beq.n	8003f4a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8003f46:	f000 fc5b 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003f4a:	211c      	movs	r1, #28
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	4a2f      	ldr	r2, [pc, #188]	@ (800400c <MX_ADC1_Init+0x16c>)
 8003f50:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2201      	movs	r2, #1
 8003f56:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f58:	187a      	adds	r2, r7, r1
 8003f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f5c:	0011      	movs	r1, r2
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f006 f920 	bl	800a1a4 <HAL_ADC_ConfigChannel>
 8003f64:	1e03      	subs	r3, r0, #0
 8003f66:	d001      	beq.n	8003f6c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003f68:	f000 fc4a 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003f6c:	211c      	movs	r1, #28
 8003f6e:	187b      	adds	r3, r7, r1
 8003f70:	4a27      	ldr	r2, [pc, #156]	@ (8004010 <MX_ADC1_Init+0x170>)
 8003f72:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f74:	187a      	adds	r2, r7, r1
 8003f76:	4b23      	ldr	r3, [pc, #140]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f78:	0011      	movs	r1, r2
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f006 f912 	bl	800a1a4 <HAL_ADC_ConfigChannel>
 8003f80:	1e03      	subs	r3, r0, #0
 8003f82:	d001      	beq.n	8003f88 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003f84:	f000 fc3c 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8003f88:	211c      	movs	r1, #28
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	4a21      	ldr	r2, [pc, #132]	@ (8004014 <MX_ADC1_Init+0x174>)
 8003f8e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f90:	187a      	adds	r2, r7, r1
 8003f92:	4b1c      	ldr	r3, [pc, #112]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f94:	0011      	movs	r1, r2
 8003f96:	0018      	movs	r0, r3
 8003f98:	f006 f904 	bl	800a1a4 <HAL_ADC_ConfigChannel>
 8003f9c:	1e03      	subs	r3, r0, #0
 8003f9e:	d001      	beq.n	8003fa4 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003fa0:	f000 fc2e 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003fa4:	211c      	movs	r1, #28
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8004018 <MX_ADC1_Init+0x178>)
 8003faa:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fac:	187a      	adds	r2, r7, r1
 8003fae:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fb0:	0011      	movs	r1, r2
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f006 f8f6 	bl	800a1a4 <HAL_ADC_ConfigChannel>
 8003fb8:	1e03      	subs	r3, r0, #0
 8003fba:	d001      	beq.n	8003fc0 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8003fbc:	f000 fc20 	bl	8004800 <Error_Handler>
  }

  /** Configure the WatchDogs 2
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 8003fc0:	1d3b      	adds	r3, r7, #4
 8003fc2:	4a16      	ldr	r2, [pc, #88]	@ (800401c <MX_ADC1_Init+0x17c>)
 8003fc4:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003fc6:	1d3b      	adds	r3, r7, #4
 8003fc8:	22c0      	movs	r2, #192	@ 0xc0
 8003fca:	0412      	lsls	r2, r2, #16
 8003fcc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fce:	1d3a      	adds	r2, r7, #4
 8003fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fd2:	0011      	movs	r1, r2
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f006 fa51 	bl	800a47c <HAL_ADC_AnalogWDGConfig>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8003fde:	f000 fc0f 	bl	8004800 <Error_Handler>
  }

  /** Configure the WatchDogs 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_3;
 8003fe2:	1d3b      	adds	r3, r7, #4
 8003fe4:	4a0e      	ldr	r2, [pc, #56]	@ (8004020 <MX_ADC1_Init+0x180>)
 8003fe6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fe8:	1d3a      	adds	r2, r7, #4
 8003fea:	4b06      	ldr	r3, [pc, #24]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fec:	0011      	movs	r1, r2
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f006 fa44 	bl	800a47c <HAL_ADC_AnalogWDGConfig>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8003ff8:	f000 fc02 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b00a      	add	sp, #40	@ 0x28
 8004002:	bd80      	pop	{r7, pc}
 8004004:	2000025c 	.word	0x2000025c
 8004008:	40012400 	.word	0x40012400
 800400c:	b0001000 	.word	0xb0001000
 8004010:	38004000 	.word	0x38004000
 8004014:	44020000 	.word	0x44020000
 8004018:	b4002000 	.word	0xb4002000
 800401c:	0017ffff 	.word	0x0017ffff
 8004020:	0027ffff 	.word	0x0027ffff

08004024 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004028:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <MX_I2C1_Init+0x74>)
 800402a:	4a1c      	ldr	r2, [pc, #112]	@ (800409c <MX_I2C1_Init+0x78>)
 800402c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303EFD;
 800402e:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004030:	4a1b      	ldr	r2, [pc, #108]	@ (80040a0 <MX_I2C1_Init+0x7c>)
 8004032:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004034:	4b18      	ldr	r3, [pc, #96]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004036:	2200      	movs	r2, #0
 8004038:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800403a:	4b17      	ldr	r3, [pc, #92]	@ (8004098 <MX_I2C1_Init+0x74>)
 800403c:	2201      	movs	r2, #1
 800403e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004040:	4b15      	ldr	r3, [pc, #84]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004042:	2200      	movs	r2, #0
 8004044:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004046:	4b14      	ldr	r3, [pc, #80]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004048:	2200      	movs	r2, #0
 800404a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800404c:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <MX_I2C1_Init+0x74>)
 800404e:	2200      	movs	r2, #0
 8004050:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004052:	4b11      	ldr	r3, [pc, #68]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004054:	2200      	movs	r2, #0
 8004056:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004058:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <MX_I2C1_Init+0x74>)
 800405a:	2200      	movs	r2, #0
 800405c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800405e:	4b0e      	ldr	r3, [pc, #56]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004060:	0018      	movs	r0, r3
 8004062:	f007 fcc9 	bl	800b9f8 <HAL_I2C_Init>
 8004066:	1e03      	subs	r3, r0, #0
 8004068:	d001      	beq.n	800406e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800406a:	f000 fbc9 	bl	8004800 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800406e:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004070:	2100      	movs	r1, #0
 8004072:	0018      	movs	r0, r3
 8004074:	f008 fac4 	bl	800c600 <HAL_I2CEx_ConfigAnalogFilter>
 8004078:	1e03      	subs	r3, r0, #0
 800407a:	d001      	beq.n	8004080 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800407c:	f000 fbc0 	bl	8004800 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004082:	2100      	movs	r1, #0
 8004084:	0018      	movs	r0, r3
 8004086:	f008 fb07 	bl	800c698 <HAL_I2CEx_ConfigDigitalFilter>
 800408a:	1e03      	subs	r3, r0, #0
 800408c:	d001      	beq.n	8004092 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800408e:	f000 fbb7 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	200002c0 	.word	0x200002c0
 800409c:	40005400 	.word	0x40005400
 80040a0:	20303efd 	.word	0x20303efd

080040a4 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LPTIM_OC_ConfigTypeDef sConfig1 = {0};
 80040aa:	003b      	movs	r3, r7
 80040ac:	0018      	movs	r0, r3
 80040ae:	2308      	movs	r3, #8
 80040b0:	001a      	movs	r2, r3
 80040b2:	2100      	movs	r1, #0
 80040b4:	f018 fe1e 	bl	801ccf4 <memset>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80040b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004138 <MX_LPTIM2_Init+0x94>)
 80040bc:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80040be:	4b1d      	ldr	r3, [pc, #116]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040c6:	2280      	movs	r2, #128	@ 0x80
 80040c8:	0112      	lsls	r2, r2, #4
 80040ca:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80040cc:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ce:	4a1b      	ldr	r2, [pc, #108]	@ (800413c <MX_LPTIM2_Init+0x98>)
 80040d0:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 4000;
 80040d2:	4b18      	ldr	r3, [pc, #96]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040d4:	22fa      	movs	r2, #250	@ 0xfa
 80040d6:	0112      	lsls	r2, r2, #4
 80040d8:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80040da:	4b16      	ldr	r3, [pc, #88]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040dc:	2280      	movs	r2, #128	@ 0x80
 80040de:	03d2      	lsls	r2, r2, #15
 80040e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80040e2:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80040e8:	4b12      	ldr	r3, [pc, #72]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.RepetitionCounter = 0;
 80040ee:	4b11      	ldr	r3, [pc, #68]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80040f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040f6:	0018      	movs	r0, r3
 80040f8:	f008 fb1a 	bl	800c730 <HAL_LPTIM_Init>
 80040fc:	1e03      	subs	r3, r0, #0
 80040fe:	d001      	beq.n	8004104 <MX_LPTIM2_Init+0x60>
  {
    Error_Handler();
 8004100:	f000 fb7e 	bl	8004800 <Error_Handler>
  }
  sConfig1.Pulse = 0;
 8004104:	003b      	movs	r3, r7
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
  sConfig1.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800410a:	003b      	movs	r3, r7
 800410c:	2200      	movs	r2, #0
 800410e:	605a      	str	r2, [r3, #4]
  if (HAL_LPTIM_OC_ConfigChannel(&hlptim2, &sConfig1, LPTIM_CHANNEL_1) != HAL_OK)
 8004110:	0039      	movs	r1, r7
 8004112:	4b08      	ldr	r3, [pc, #32]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 8004114:	2200      	movs	r2, #0
 8004116:	0018      	movs	r0, r3
 8004118:	f009 f874 	bl	800d204 <HAL_LPTIM_OC_ConfigChannel>
 800411c:	1e03      	subs	r3, r0, #0
 800411e:	d001      	beq.n	8004124 <MX_LPTIM2_Init+0x80>
  {
    Error_Handler();
 8004120:	f000 fb6e 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */
  HAL_LPTIM_MspPostInit(&hlptim2);
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 8004126:	0018      	movs	r0, r3
 8004128:	f000 fcc0 	bl	8004aac <HAL_LPTIM_MspPostInit>

}
 800412c:	46c0      	nop			@ (mov r8, r8)
 800412e:	46bd      	mov	sp, r7
 8004130:	b002      	add	sp, #8
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000314 	.word	0x20000314
 8004138:	40009400 	.word	0x40009400
 800413c:	0000ffff 	.word	0x0000ffff

08004140 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8004144:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <MX_RNG_Init+0x28>)
 8004146:	4a09      	ldr	r2, [pc, #36]	@ (800416c <MX_RNG_Init+0x2c>)
 8004148:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800414a:	4b07      	ldr	r3, [pc, #28]	@ (8004168 <MX_RNG_Init+0x28>)
 800414c:	2200      	movs	r2, #0
 800414e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004150:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <MX_RNG_Init+0x28>)
 8004152:	0018      	movs	r0, r3
 8004154:	f00c fdb4 	bl	8010cc0 <HAL_RNG_Init>
 8004158:	1e03      	subs	r3, r0, #0
 800415a:	d001      	beq.n	8004160 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800415c:	f000 fb50 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004160:	46c0      	nop			@ (mov r8, r8)
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			@ (mov r8, r8)
 8004168:	2000036c 	.word	0x2000036c
 800416c:	40025000 	.word	0x40025000

08004170 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b092      	sub	sp, #72	@ 0x48
 8004174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004176:	2334      	movs	r3, #52	@ 0x34
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	0018      	movs	r0, r3
 800417c:	2314      	movs	r3, #20
 800417e:	001a      	movs	r2, r3
 8004180:	2100      	movs	r1, #0
 8004182:	f018 fdb7 	bl	801ccf4 <memset>
  RTC_DateTypeDef sDate = {0};
 8004186:	2330      	movs	r3, #48	@ 0x30
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800418e:	003b      	movs	r3, r7
 8004190:	0018      	movs	r0, r3
 8004192:	2330      	movs	r3, #48	@ 0x30
 8004194:	001a      	movs	r2, r3
 8004196:	2100      	movs	r1, #0
 8004198:	f018 fdac 	bl	801ccf4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800419c:	4b41      	ldr	r3, [pc, #260]	@ (80042a4 <MX_RTC_Init+0x134>)
 800419e:	4a42      	ldr	r2, [pc, #264]	@ (80042a8 <MX_RTC_Init+0x138>)
 80041a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80041a2:	4b40      	ldr	r3, [pc, #256]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041a8:	4b3e      	ldr	r3, [pc, #248]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041aa:	227f      	movs	r2, #127	@ 0x7f
 80041ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041ae:	4b3d      	ldr	r3, [pc, #244]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041b0:	22ff      	movs	r2, #255	@ 0xff
 80041b2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041b4:	4b3b      	ldr	r3, [pc, #236]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041ba:	4b3a      	ldr	r3, [pc, #232]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041bc:	2200      	movs	r2, #0
 80041be:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041c0:	4b38      	ldr	r3, [pc, #224]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041c6:	4b37      	ldr	r3, [pc, #220]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041c8:	2280      	movs	r2, #128	@ 0x80
 80041ca:	05d2      	lsls	r2, r2, #23
 80041cc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80041ce:	4b35      	ldr	r3, [pc, #212]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80041d4:	4b33      	ldr	r3, [pc, #204]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80041da:	4b32      	ldr	r3, [pc, #200]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041dc:	0018      	movs	r0, r3
 80041de:	f00c ff2b 	bl	8011038 <HAL_RTC_Init>
 80041e2:	1e03      	subs	r3, r0, #0
 80041e4:	d001      	beq.n	80041ea <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 80041e6:	f000 fb0b 	bl	8004800 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80041ea:	2134      	movs	r1, #52	@ 0x34
 80041ec:	187b      	adds	r3, r7, r1
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80041f2:	187b      	adds	r3, r7, r1
 80041f4:	2200      	movs	r2, #0
 80041f6:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	2200      	movs	r2, #0
 80041fc:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80041fe:	187b      	adds	r3, r7, r1
 8004200:	2200      	movs	r2, #0
 8004202:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004204:	187b      	adds	r3, r7, r1
 8004206:	2200      	movs	r2, #0
 8004208:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800420a:	1879      	adds	r1, r7, r1
 800420c:	4b25      	ldr	r3, [pc, #148]	@ (80042a4 <MX_RTC_Init+0x134>)
 800420e:	2201      	movs	r2, #1
 8004210:	0018      	movs	r0, r3
 8004212:	f00c ffb7 	bl	8011184 <HAL_RTC_SetTime>
 8004216:	1e03      	subs	r3, r0, #0
 8004218:	d001      	beq.n	800421e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800421a:	f000 faf1 	bl	8004800 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800421e:	2130      	movs	r1, #48	@ 0x30
 8004220:	187b      	adds	r3, r7, r1
 8004222:	2201      	movs	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2201      	movs	r2, #1
 800422a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800422c:	187b      	adds	r3, r7, r1
 800422e:	2201      	movs	r2, #1
 8004230:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8004232:	187b      	adds	r3, r7, r1
 8004234:	2200      	movs	r2, #0
 8004236:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004238:	1879      	adds	r1, r7, r1
 800423a:	4b1a      	ldr	r3, [pc, #104]	@ (80042a4 <MX_RTC_Init+0x134>)
 800423c:	2201      	movs	r2, #1
 800423e:	0018      	movs	r0, r3
 8004240:	f00d f8c4 	bl	80113cc <HAL_RTC_SetDate>
 8004244:	1e03      	subs	r3, r0, #0
 8004246:	d001      	beq.n	800424c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8004248:	f000 fada 	bl	8004800 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800424c:	003b      	movs	r3, r7
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8004252:	003b      	movs	r3, r7
 8004254:	2200      	movs	r2, #0
 8004256:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8004258:	003b      	movs	r3, r7
 800425a:	2200      	movs	r2, #0
 800425c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800425e:	003b      	movs	r3, r7
 8004260:	2200      	movs	r2, #0
 8004262:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8004264:	003b      	movs	r3, r7
 8004266:	4a11      	ldr	r2, [pc, #68]	@ (80042ac <MX_RTC_Init+0x13c>)
 8004268:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800426a:	003b      	movs	r3, r7
 800426c:	2200      	movs	r2, #0
 800426e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004270:	003b      	movs	r3, r7
 8004272:	2200      	movs	r2, #0
 8004274:	621a      	str	r2, [r3, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8004276:	003b      	movs	r3, r7
 8004278:	2224      	movs	r2, #36	@ 0x24
 800427a:	2101      	movs	r1, #1
 800427c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800427e:	003b      	movs	r3, r7
 8004280:	2280      	movs	r2, #128	@ 0x80
 8004282:	0052      	lsls	r2, r2, #1
 8004284:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004286:	0039      	movs	r1, r7
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <MX_RTC_Init+0x134>)
 800428a:	2201      	movs	r2, #1
 800428c:	0018      	movs	r0, r3
 800428e:	f00d f991 	bl	80115b4 <HAL_RTC_SetAlarm_IT>
 8004292:	1e03      	subs	r3, r0, #0
 8004294:	d001      	beq.n	800429a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8004296:	f000 fab3 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	46bd      	mov	sp, r7
 800429e:	b012      	add	sp, #72	@ 0x48
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	20000380 	.word	0x20000380
 80042a8:	40002800 	.word	0x40002800
 80042ac:	80000080 	.word	0x80000080

080042b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80042b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042b6:	4a1d      	ldr	r2, [pc, #116]	@ (800432c <MX_SPI1_Init+0x7c>)
 80042b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042bc:	2282      	movs	r2, #130	@ 0x82
 80042be:	0052      	lsls	r2, r2, #1
 80042c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80042c2:	4b19      	ldr	r3, [pc, #100]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042c4:	2280      	movs	r2, #128	@ 0x80
 80042c6:	00d2      	lsls	r2, r2, #3
 80042c8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80042ca:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042cc:	22f0      	movs	r2, #240	@ 0xf0
 80042ce:	0112      	lsls	r2, r2, #4
 80042d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042d2:	4b15      	ldr	r3, [pc, #84]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042d4:	2202      	movs	r2, #2
 80042d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042d8:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042da:	2200      	movs	r2, #0
 80042dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042de:	4b12      	ldr	r3, [pc, #72]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042e0:	2280      	movs	r2, #128	@ 0x80
 80042e2:	0092      	lsls	r2, r2, #2
 80042e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80042e6:	4b10      	ldr	r3, [pc, #64]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042e8:	2228      	movs	r2, #40	@ 0x28
 80042ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004300:	2207      	movs	r2, #7
 8004302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004304:	4b08      	ldr	r3, [pc, #32]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004306:	2200      	movs	r2, #0
 8004308:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800430a:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <MX_SPI1_Init+0x78>)
 800430c:	2200      	movs	r2, #0
 800430e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004310:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004312:	0018      	movs	r0, r3
 8004314:	f00d fb6b 	bl	80119ee <HAL_SPI_Init>
 8004318:	1e03      	subs	r3, r0, #0
 800431a:	d001      	beq.n	8004320 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 800431c:	f000 fa70 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004320:	46c0      	nop			@ (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	200003b0 	.word	0x200003b0
 800432c:	40013000 	.word	0x40013000

08004330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08e      	sub	sp, #56	@ 0x38
 8004334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004336:	2328      	movs	r3, #40	@ 0x28
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	0018      	movs	r0, r3
 800433c:	2310      	movs	r3, #16
 800433e:	001a      	movs	r2, r3
 8004340:	2100      	movs	r1, #0
 8004342:	f018 fcd7 	bl	801ccf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004346:	231c      	movs	r3, #28
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	0018      	movs	r0, r3
 800434c:	230c      	movs	r3, #12
 800434e:	001a      	movs	r2, r3
 8004350:	2100      	movs	r1, #0
 8004352:	f018 fccf 	bl	801ccf4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004356:	003b      	movs	r3, r7
 8004358:	0018      	movs	r0, r3
 800435a:	231c      	movs	r3, #28
 800435c:	001a      	movs	r2, r3
 800435e:	2100      	movs	r1, #0
 8004360:	f018 fcc8 	bl	801ccf4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004364:	4b30      	ldr	r3, [pc, #192]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004366:	2280      	movs	r2, #128	@ 0x80
 8004368:	05d2      	lsls	r2, r2, #23
 800436a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800436c:	4b2e      	ldr	r3, [pc, #184]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800436e:	2200      	movs	r2, #0
 8004370:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004372:	4b2d      	ldr	r3, [pc, #180]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004374:	2200      	movs	r2, #0
 8004376:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 8004378:	4b2b      	ldr	r3, [pc, #172]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800437a:	223b      	movs	r2, #59	@ 0x3b
 800437c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800437e:	4b2a      	ldr	r3, [pc, #168]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004380:	2200      	movs	r2, #0
 8004382:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004384:	4b28      	ldr	r3, [pc, #160]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004386:	2200      	movs	r2, #0
 8004388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800438a:	4b27      	ldr	r3, [pc, #156]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800438c:	0018      	movs	r0, r3
 800438e:	f00e fcb9 	bl	8012d04 <HAL_TIM_Base_Init>
 8004392:	1e03      	subs	r3, r0, #0
 8004394:	d001      	beq.n	800439a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004396:	f000 fa33 	bl	8004800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800439a:	2128      	movs	r1, #40	@ 0x28
 800439c:	187b      	adds	r3, r7, r1
 800439e:	2280      	movs	r2, #128	@ 0x80
 80043a0:	0152      	lsls	r2, r2, #5
 80043a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80043a4:	187a      	adds	r2, r7, r1
 80043a6:	4b20      	ldr	r3, [pc, #128]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043a8:	0011      	movs	r1, r2
 80043aa:	0018      	movs	r0, r3
 80043ac:	f00f fa4c 	bl	8013848 <HAL_TIM_ConfigClockSource>
 80043b0:	1e03      	subs	r3, r0, #0
 80043b2:	d001      	beq.n	80043b8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80043b4:	f000 fa24 	bl	8004800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80043b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043ba:	0018      	movs	r0, r3
 80043bc:	f00e fcfa 	bl	8012db4 <HAL_TIM_PWM_Init>
 80043c0:	1e03      	subs	r3, r0, #0
 80043c2:	d001      	beq.n	80043c8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80043c4:	f000 fa1c 	bl	8004800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043c8:	211c      	movs	r1, #28
 80043ca:	187b      	adds	r3, r7, r1
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043d0:	187b      	adds	r3, r7, r1
 80043d2:	2200      	movs	r2, #0
 80043d4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80043d6:	187a      	adds	r2, r7, r1
 80043d8:	4b13      	ldr	r3, [pc, #76]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043da:	0011      	movs	r1, r2
 80043dc:	0018      	movs	r0, r3
 80043de:	f00f fff5 	bl	80143cc <HAL_TIMEx_MasterConfigSynchronization>
 80043e2:	1e03      	subs	r3, r0, #0
 80043e4:	d001      	beq.n	80043ea <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80043e6:	f000 fa0b 	bl	8004800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043ea:	003b      	movs	r3, r7
 80043ec:	2260      	movs	r2, #96	@ 0x60
 80043ee:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80043f0:	003b      	movs	r3, r7
 80043f2:	2200      	movs	r2, #0
 80043f4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043f6:	003b      	movs	r3, r7
 80043f8:	2200      	movs	r2, #0
 80043fa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043fc:	003b      	movs	r3, r7
 80043fe:	2200      	movs	r2, #0
 8004400:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004402:	0039      	movs	r1, r7
 8004404:	4b08      	ldr	r3, [pc, #32]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004406:	2200      	movs	r2, #0
 8004408:	0018      	movs	r0, r3
 800440a:	f00f f91d 	bl	8013648 <HAL_TIM_PWM_ConfigChannel>
 800440e:	1e03      	subs	r3, r0, #0
 8004410:	d001      	beq.n	8004416 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8004412:	f000 f9f5 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004416:	4b04      	ldr	r3, [pc, #16]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004418:	0018      	movs	r0, r3
 800441a:	f000 fd4d 	bl	8004eb8 <HAL_TIM_MspPostInit>

}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	b00e      	add	sp, #56	@ 0x38
 8004424:	bd80      	pop	{r7, pc}
 8004426:	46c0      	nop			@ (mov r8, r8)
 8004428:	20000474 	.word	0x20000474

0800442c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8004430:	4b20      	ldr	r3, [pc, #128]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004432:	4a21      	ldr	r2, [pc, #132]	@ (80044b8 <MX_USB_PCD_Init+0x8c>)
 8004434:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8004436:	4b1f      	ldr	r3, [pc, #124]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004438:	2208      	movs	r2, #8
 800443a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 800443c:	4b1d      	ldr	r3, [pc, #116]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800443e:	2202      	movs	r2, #2
 8004440:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004442:	4b1c      	ldr	r3, [pc, #112]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004444:	2202      	movs	r2, #2
 8004446:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8004448:	4b1a      	ldr	r3, [pc, #104]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800444a:	2200      	movs	r2, #0
 800444c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800444e:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004450:	2200      	movs	r2, #0
 8004452:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8004454:	4b17      	ldr	r3, [pc, #92]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004456:	2200      	movs	r2, #0
 8004458:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800445a:	4b16      	ldr	r3, [pc, #88]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800445c:	2200      	movs	r2, #0
 800445e:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8004460:	4b14      	ldr	r3, [pc, #80]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004462:	0018      	movs	r0, r3
 8004464:	f009 fcf4 	bl	800de50 <HAL_PCD_Init>
 8004468:	1e03      	subs	r3, r0, #0
 800446a:	d001      	beq.n	8004470 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800446c:	f000 f9c8 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x00 , PCD_SNG_BUF, 0x20);//EP0 OUT
 8004470:	4810      	ldr	r0, [pc, #64]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004472:	2320      	movs	r3, #32
 8004474:	2200      	movs	r2, #0
 8004476:	2100      	movs	r1, #0
 8004478:	f00b f9f6 	bl	800f868 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x80 , PCD_SNG_BUF, 0x60);//EP0 IN
 800447c:	480d      	ldr	r0, [pc, #52]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800447e:	2360      	movs	r3, #96	@ 0x60
 8004480:	2200      	movs	r2, #0
 8004482:	2180      	movs	r1, #128	@ 0x80
 8004484:	f00b f9f0 	bl	800f868 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x81 , PCD_SNG_BUF, 0xA0);//EP1 IN
 8004488:	480a      	ldr	r0, [pc, #40]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800448a:	23a0      	movs	r3, #160	@ 0xa0
 800448c:	2200      	movs	r2, #0
 800448e:	2181      	movs	r1, #129	@ 0x81
 8004490:	f00b f9ea 	bl	800f868 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x82 , PCD_SNG_BUF, 0xE0);//EP2 IN
 8004494:	4807      	ldr	r0, [pc, #28]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004496:	23e0      	movs	r3, #224	@ 0xe0
 8004498:	2200      	movs	r2, #0
 800449a:	2182      	movs	r1, #130	@ 0x82
 800449c:	f00b f9e4 	bl	800f868 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x03 , PCD_SNG_BUF, 0xF0);//EP3 OUT
 80044a0:	4804      	ldr	r0, [pc, #16]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 80044a2:	23f0      	movs	r3, #240	@ 0xf0
 80044a4:	2200      	movs	r2, #0
 80044a6:	2103      	movs	r1, #3
 80044a8:	f00b f9de 	bl	800f868 <HAL_PCDEx_PMAConfig>
    /* NOTE: Do NOT start USB or init USBX DCD here.
     * It is done in MX_USBX_Device_Init() after USBX stack is ready.
     */
  /* USER CODE END USB_Init 2 */

}
 80044ac:	46c0      	nop			@ (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	46c0      	nop			@ (mov r8, r8)
 80044b4:	20000520 	.word	0x20000520
 80044b8:	40005c00 	.word	0x40005c00

080044bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <MX_DMA_Init+0x48>)
 80044c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004504 <MX_DMA_Init+0x48>)
 80044c8:	2101      	movs	r1, #1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	649a      	str	r2, [r3, #72]	@ 0x48
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <MX_DMA_Init+0x48>)
 80044d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d2:	2201      	movs	r2, #1
 80044d4:	4013      	ands	r3, r2
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80044da:	2200      	movs	r2, #0
 80044dc:	2100      	movs	r1, #0
 80044de:	2009      	movs	r0, #9
 80044e0:	f006 fd32 	bl	800af48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80044e4:	2009      	movs	r0, #9
 80044e6:	f006 fd44 	bl	800af72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80044ea:	2200      	movs	r2, #0
 80044ec:	2100      	movs	r1, #0
 80044ee:	200a      	movs	r0, #10
 80044f0:	f006 fd2a 	bl	800af48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80044f4:	200a      	movs	r0, #10
 80044f6:	f006 fd3c 	bl	800af72 <HAL_NVIC_EnableIRQ>

}
 80044fa:	46c0      	nop			@ (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b002      	add	sp, #8
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	40021000 	.word	0x40021000

08004508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b08b      	sub	sp, #44	@ 0x2c
 800450c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800450e:	2414      	movs	r4, #20
 8004510:	193b      	adds	r3, r7, r4
 8004512:	0018      	movs	r0, r3
 8004514:	2314      	movs	r3, #20
 8004516:	001a      	movs	r2, r3
 8004518:	2100      	movs	r1, #0
 800451a:	f018 fbeb 	bl	801ccf4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800451e:	4b59      	ldr	r3, [pc, #356]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004520:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004522:	4b58      	ldr	r3, [pc, #352]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004524:	2104      	movs	r1, #4
 8004526:	430a      	orrs	r2, r1
 8004528:	64da      	str	r2, [r3, #76]	@ 0x4c
 800452a:	4b56      	ldr	r3, [pc, #344]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800452c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800452e:	2204      	movs	r2, #4
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
 8004534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004536:	4b53      	ldr	r3, [pc, #332]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004538:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800453a:	4b52      	ldr	r3, [pc, #328]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800453c:	2101      	movs	r1, #1
 800453e:	430a      	orrs	r2, r1
 8004540:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004542:	4b50      	ldr	r3, [pc, #320]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004546:	2201      	movs	r2, #1
 8004548:	4013      	ands	r3, r2
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800454e:	4b4d      	ldr	r3, [pc, #308]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004550:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004552:	4b4c      	ldr	r3, [pc, #304]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004554:	2102      	movs	r1, #2
 8004556:	430a      	orrs	r2, r1
 8004558:	64da      	str	r2, [r3, #76]	@ 0x4c
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800455c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800455e:	2202      	movs	r2, #2
 8004560:	4013      	ands	r3, r2
 8004562:	60bb      	str	r3, [r7, #8]
 8004564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004566:	4b47      	ldr	r3, [pc, #284]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800456a:	4b46      	ldr	r3, [pc, #280]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800456c:	2120      	movs	r1, #32
 800456e:	430a      	orrs	r2, r1
 8004570:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004572:	4b44      	ldr	r3, [pc, #272]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004576:	2220      	movs	r2, #32
 8004578:	4013      	ands	r3, r2
 800457a:	607b      	str	r3, [r7, #4]
 800457c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800457e:	2380      	movs	r3, #128	@ 0x80
 8004580:	0059      	lsls	r1, r3, #1
 8004582:	23a0      	movs	r3, #160	@ 0xa0
 8004584:	05db      	lsls	r3, r3, #23
 8004586:	2200      	movs	r2, #0
 8004588:	0018      	movs	r0, r3
 800458a:	f007 fa18 	bl	800b9be <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CTL_CEN_Pin|CTL_LEN_Pin, GPIO_PIN_RESET);
 800458e:	4b3e      	ldr	r3, [pc, #248]	@ (8004688 <MX_GPIO_Init+0x180>)
 8004590:	2200      	movs	r2, #0
 8004592:	2130      	movs	r1, #48	@ 0x30
 8004594:	0018      	movs	r0, r3
 8004596:	f007 fa12 	bl	800b9be <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin B2_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 800459a:	193b      	adds	r3, r7, r4
 800459c:	2205      	movs	r2, #5
 800459e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045a0:	193b      	adds	r3, r7, r4
 80045a2:	2200      	movs	r2, #0
 80045a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a6:	193b      	adds	r3, r7, r4
 80045a8:	2200      	movs	r2, #0
 80045aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ac:	193a      	adds	r2, r7, r4
 80045ae:	23a0      	movs	r3, #160	@ 0xa0
 80045b0:	05db      	lsls	r3, r3, #23
 80045b2:	0011      	movs	r1, r2
 80045b4:	0018      	movs	r0, r3
 80045b6:	f007 f871 	bl	800b69c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Pin */
  GPIO_InitStruct.Pin = USB_Pin;
 80045ba:	193b      	adds	r3, r7, r4
 80045bc:	2208      	movs	r2, #8
 80045be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80045c0:	193b      	adds	r3, r7, r4
 80045c2:	22c4      	movs	r2, #196	@ 0xc4
 80045c4:	0392      	lsls	r2, r2, #14
 80045c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	193b      	adds	r3, r7, r4
 80045ca:	2200      	movs	r2, #0
 80045cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_GPIO_Port, &GPIO_InitStruct);
 80045ce:	193a      	adds	r2, r7, r4
 80045d0:	23a0      	movs	r3, #160	@ 0xa0
 80045d2:	05db      	lsls	r3, r3, #23
 80045d4:	0011      	movs	r1, r2
 80045d6:	0018      	movs	r0, r3
 80045d8:	f007 f860 	bl	800b69c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80045dc:	0021      	movs	r1, r4
 80045de:	187b      	adds	r3, r7, r1
 80045e0:	2280      	movs	r2, #128	@ 0x80
 80045e2:	0052      	lsls	r2, r2, #1
 80045e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045e6:	000c      	movs	r4, r1
 80045e8:	193b      	adds	r3, r7, r4
 80045ea:	2201      	movs	r2, #1
 80045ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ee:	193b      	adds	r3, r7, r4
 80045f0:	2200      	movs	r2, #0
 80045f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f4:	193b      	adds	r3, r7, r4
 80045f6:	2200      	movs	r2, #0
 80045f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80045fa:	193a      	adds	r2, r7, r4
 80045fc:	23a0      	movs	r3, #160	@ 0xa0
 80045fe:	05db      	lsls	r3, r3, #23
 8004600:	0011      	movs	r1, r2
 8004602:	0018      	movs	r0, r3
 8004604:	f007 f84a 	bl	800b69c <HAL_GPIO_Init>

  /*Configure GPIO pin : STA_CHG_Pin */
  GPIO_InitStruct.Pin = STA_CHG_Pin;
 8004608:	193b      	adds	r3, r7, r4
 800460a:	2208      	movs	r2, #8
 800460c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800460e:	193b      	adds	r3, r7, r4
 8004610:	2200      	movs	r2, #0
 8004612:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004614:	193b      	adds	r3, r7, r4
 8004616:	2201      	movs	r2, #1
 8004618:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(STA_CHG_GPIO_Port, &GPIO_InitStruct);
 800461a:	193b      	adds	r3, r7, r4
 800461c:	4a1a      	ldr	r2, [pc, #104]	@ (8004688 <MX_GPIO_Init+0x180>)
 800461e:	0019      	movs	r1, r3
 8004620:	0010      	movs	r0, r2
 8004622:	f007 f83b 	bl	800b69c <HAL_GPIO_Init>

  /*Configure GPIO pins : CTL_CEN_Pin CTL_LEN_Pin */
  GPIO_InitStruct.Pin = CTL_CEN_Pin|CTL_LEN_Pin;
 8004626:	193b      	adds	r3, r7, r4
 8004628:	2230      	movs	r2, #48	@ 0x30
 800462a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800462c:	193b      	adds	r3, r7, r4
 800462e:	2201      	movs	r2, #1
 8004630:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004632:	193b      	adds	r3, r7, r4
 8004634:	2200      	movs	r2, #0
 8004636:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004638:	193b      	adds	r3, r7, r4
 800463a:	2200      	movs	r2, #0
 800463c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463e:	193b      	adds	r3, r7, r4
 8004640:	4a11      	ldr	r2, [pc, #68]	@ (8004688 <MX_GPIO_Init+0x180>)
 8004642:	0019      	movs	r1, r3
 8004644:	0010      	movs	r0, r2
 8004646:	f007 f829 	bl	800b69c <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 800464a:	0021      	movs	r1, r4
 800464c:	187b      	adds	r3, r7, r1
 800464e:	2208      	movs	r2, #8
 8004650:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004652:	187b      	adds	r3, r7, r1
 8004654:	2200      	movs	r2, #0
 8004656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004658:	187b      	adds	r3, r7, r1
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 800465e:	187b      	adds	r3, r7, r1
 8004660:	4a0a      	ldr	r2, [pc, #40]	@ (800468c <MX_GPIO_Init+0x184>)
 8004662:	0019      	movs	r1, r3
 8004664:	0010      	movs	r0, r2
 8004666:	f007 f819 	bl	800b69c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 5, 0);
 800466a:	2200      	movs	r2, #0
 800466c:	2105      	movs	r1, #5
 800466e:	2006      	movs	r0, #6
 8004670:	f006 fc6a 	bl	800af48 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004674:	2006      	movs	r0, #6
 8004676:	f006 fc7c 	bl	800af72 <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b00b      	add	sp, #44	@ 0x2c
 8004680:	bd90      	pop	{r4, r7, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	40021000 	.word	0x40021000
 8004688:	50000400 	.word	0x50000400
 800468c:	50001400 	.word	0x50001400

08004690 <JumpToBootloader>:
 * @brief Jump to STM32 system bootloader
 * @note Deinitializes all peripherals and jumps to system memory bootloader
 *       STM32U073: System memory 26KB at 0x1FFF0000 (from AN2606)
 */
static void JumpToBootloader(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
    /* STM32U073 system memory bootloader address (AN2606 section 86) */
    #define BOOT_ADD 0x1FFF0000UL
    
    /* Visual indication - blink LED 2x before jumping */
    for (int i = 0; i < 2; i++)
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e018      	b.n	80046ce <JumpToBootloader+0x3e>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800469c:	2380      	movs	r3, #128	@ 0x80
 800469e:	0059      	lsls	r1, r3, #1
 80046a0:	23a0      	movs	r3, #160	@ 0xa0
 80046a2:	05db      	lsls	r3, r3, #23
 80046a4:	2201      	movs	r2, #1
 80046a6:	0018      	movs	r0, r3
 80046a8:	f007 f989 	bl	800b9be <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80046ac:	2064      	movs	r0, #100	@ 0x64
 80046ae:	f004 fec7 	bl	8009440 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	0059      	lsls	r1, r3, #1
 80046b6:	23a0      	movs	r3, #160	@ 0xa0
 80046b8:	05db      	lsls	r3, r3, #23
 80046ba:	2200      	movs	r2, #0
 80046bc:	0018      	movs	r0, r3
 80046be:	f007 f97e 	bl	800b9be <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80046c2:	2064      	movs	r0, #100	@ 0x64
 80046c4:	f004 febc 	bl	8009440 <HAL_Delay>
    for (int i = 0; i < 2; i++)
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	3301      	adds	r3, #1
 80046cc:	61fb      	str	r3, [r7, #28]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	dde3      	ble.n	800469c <JumpToBootloader+0xc>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046d4:	b672      	cpsid	i
}
 80046d6:	46c0      	nop			@ (mov r8, r8)
    
    /* 1. Disable all interrupts */
    __disable_irq();
    
    /* 2. Reset USB peripheral */
    USB_DRD_FS->CNTR = 0x0003;
 80046d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004784 <JumpToBootloader+0xf4>)
 80046da:	2203      	movs	r2, #3
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* 3. De-init LPTIM */
    HAL_LPTIM_DeInit(&hlptim2);
 80046de:	4b2a      	ldr	r3, [pc, #168]	@ (8004788 <JumpToBootloader+0xf8>)
 80046e0:	0018      	movs	r0, r3
 80046e2:	f008 f977 	bl	800c9d4 <HAL_LPTIM_DeInit>
    
    /* 4. Reset clock to default state (HSI) */
    HAL_RCC_DeInit();
 80046e6:	f00b f9c3 	bl	800fa70 <HAL_RCC_DeInit>
    
    /* 5. Disable Systick timer */
    SysTick->CTRL = 0;
 80046ea:	4b28      	ldr	r3, [pc, #160]	@ (800478c <JumpToBootloader+0xfc>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80046f0:	4b26      	ldr	r3, [pc, #152]	@ (800478c <JumpToBootloader+0xfc>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80046f6:	4b25      	ldr	r3, [pc, #148]	@ (800478c <JumpToBootloader+0xfc>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	609a      	str	r2, [r3, #8]
    
    /* 6. Clear all NVIC interrupt bits */
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80046fc:	231b      	movs	r3, #27
 80046fe:	18fb      	adds	r3, r7, r3
 8004700:	2200      	movs	r2, #0
 8004702:	701a      	strb	r2, [r3, #0]
 8004704:	e015      	b.n	8004732 <JumpToBootloader+0xa2>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004706:	4922      	ldr	r1, [pc, #136]	@ (8004790 <JumpToBootloader+0x100>)
 8004708:	201b      	movs	r0, #27
 800470a:	183b      	adds	r3, r7, r0
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	3320      	adds	r3, #32
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	2201      	movs	r2, #1
 8004714:	4252      	negs	r2, r2
 8004716:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004718:	491d      	ldr	r1, [pc, #116]	@ (8004790 <JumpToBootloader+0x100>)
 800471a:	183b      	adds	r3, r7, r0
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	3360      	adds	r3, #96	@ 0x60
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	2201      	movs	r2, #1
 8004724:	4252      	negs	r2, r2
 8004726:	505a      	str	r2, [r3, r1]
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004728:	183b      	adds	r3, r7, r0
 800472a:	781a      	ldrb	r2, [r3, #0]
 800472c:	183b      	adds	r3, r7, r0
 800472e:	3201      	adds	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	231b      	movs	r3, #27
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0e4      	beq.n	8004706 <JumpToBootloader+0x76>
    }
    
    /* 7. Enable SYSCFG clock for memory remap */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800473c:	4b15      	ldr	r3, [pc, #84]	@ (8004794 <JumpToBootloader+0x104>)
 800473e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004740:	4b14      	ldr	r3, [pc, #80]	@ (8004794 <JumpToBootloader+0x104>)
 8004742:	2101      	movs	r1, #1
 8004744:	430a      	orrs	r2, r1
 8004746:	661a      	str	r2, [r3, #96]	@ 0x60
 8004748:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <JumpToBootloader+0x104>)
 800474a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474c:	2201      	movs	r2, #1
 800474e:	4013      	ands	r3, r2
 8004750:	607b      	str	r3, [r7, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
    
    /* 8. Remap system memory to 0x00000000 - MUST be before MSP/jump */
    SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE_0;
 8004754:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <JumpToBootloader+0x108>)
 8004756:	2201      	movs	r2, #1
 8004758:	601a      	str	r2, [r3, #0]
    
    /* 9. Read bootloader stack pointer and reset vector */
    uint32_t bootloader_stack = *(__IO uint32_t *)(BOOT_ADD);
 800475a:	4b10      	ldr	r3, [pc, #64]	@ (800479c <JumpToBootloader+0x10c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	617b      	str	r3, [r7, #20]
    uint32_t bootloader_reset = *(__IO uint32_t *)(BOOT_ADD + 4);
 8004760:	4b0f      	ldr	r3, [pc, #60]	@ (80047a0 <JumpToBootloader+0x110>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	613b      	str	r3, [r7, #16]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f383 8808 	msr	MSP, r3
}
 8004770:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8004772:	b662      	cpsie	i
}
 8004774:	46c0      	nop			@ (mov r8, r8)
    
    /* 11. Re-enable interrupts */
    __enable_irq();
    
    /* 12. Jump to bootloader reset handler */
    void (*jump_to_boot)(void) = (void (*)(void))(bootloader_reset);
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	60fb      	str	r3, [r7, #12]
    jump_to_boot();
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4798      	blx	r3
    
    /* Should never reach here */
    while (1);
 800477e:	46c0      	nop			@ (mov r8, r8)
 8004780:	e7fd      	b.n	800477e <JumpToBootloader+0xee>
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	40005c00 	.word	0x40005c00
 8004788:	20000314 	.word	0x20000314
 800478c:	e000e010 	.word	0xe000e010
 8004790:	e000e100 	.word	0xe000e100
 8004794:	40021000 	.word	0x40021000
 8004798:	40010000 	.word	0x40010000
 800479c:	1fff0000 	.word	0x1fff0000
 80047a0:	1fff0004 	.word	0x1fff0004

080047a4 <CheckBootloaderEntry>:
 *       - Button pressed: blocks here (no other peripherals init)
 *       - Released before 2s: continues normal boot
 *       - Held for 2s: jumps to bootloader
 */
static void CheckBootloaderEntry(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
    /* BL_Pin already initialized by MX_GPIO_Init() */
    
    /* If button not pressed, continue immediately */
    if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) != GPIO_PIN_SET)
 80047aa:	4b14      	ldr	r3, [pc, #80]	@ (80047fc <CheckBootloaderEntry+0x58>)
 80047ac:	2108      	movs	r1, #8
 80047ae:	0018      	movs	r0, r3
 80047b0:	f007 f8e8 	bl	800b984 <HAL_GPIO_ReadPin>
 80047b4:	0003      	movs	r3, r0
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d119      	bne.n	80047ee <CheckBootloaderEntry+0x4a>
    {
        return;
    }
    
    /* Button is pressed - block here and wait */
    uint32_t start_tick = HAL_GetTick();
 80047ba:	f004 fe37 	bl	800942c <HAL_GetTick>
 80047be:	0003      	movs	r3, r0
 80047c0:	607b      	str	r3, [r7, #4]
    
    while (1)
    {
        /* Button released - continue normal boot */
        if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_RESET)
 80047c2:	4b0e      	ldr	r3, [pc, #56]	@ (80047fc <CheckBootloaderEntry+0x58>)
 80047c4:	2108      	movs	r1, #8
 80047c6:	0018      	movs	r0, r3
 80047c8:	f007 f8dc 	bl	800b984 <HAL_GPIO_ReadPin>
 80047cc:	1e03      	subs	r3, r0, #0
 80047ce:	d010      	beq.n	80047f2 <CheckBootloaderEntry+0x4e>
        {
            return;  /* Exit and continue with peripheral initialization */
        }
        
        /* Button held for 2 seconds - jump to bootloader */
        if ((HAL_GetTick() - start_tick) >= 2000)
 80047d0:	f004 fe2c 	bl	800942c <HAL_GetTick>
 80047d4:	0002      	movs	r2, r0
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	1ad2      	subs	r2, r2, r3
 80047da:	23fa      	movs	r3, #250	@ 0xfa
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	429a      	cmp	r2, r3
 80047e0:	d301      	bcc.n	80047e6 <CheckBootloaderEntry+0x42>
        {
            JumpToBootloader();
 80047e2:	f7ff ff55 	bl	8004690 <JumpToBootloader>
            /* Never returns */
        }
        
        HAL_Delay(10); /* Check every 10ms for faster response */
 80047e6:	200a      	movs	r0, #10
 80047e8:	f004 fe2a 	bl	8009440 <HAL_Delay>
        if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_RESET)
 80047ec:	e7e9      	b.n	80047c2 <CheckBootloaderEntry+0x1e>
        return;
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	e000      	b.n	80047f4 <CheckBootloaderEntry+0x50>
            return;  /* Exit and continue with peripheral initialization */
 80047f2:	46c0      	nop			@ (mov r8, r8)
    }
}
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b002      	add	sp, #8
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	50001400 	.word	0x50001400

08004800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004804:	b672      	cpsid	i
}
 8004806:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004808:	46c0      	nop			@ (mov r8, r8)
 800480a:	e7fd      	b.n	8004808 <Error_Handler+0x8>

0800480c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004812:	4b0f      	ldr	r3, [pc, #60]	@ (8004850 <HAL_MspInit+0x44>)
 8004814:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004816:	4b0e      	ldr	r3, [pc, #56]	@ (8004850 <HAL_MspInit+0x44>)
 8004818:	2180      	movs	r1, #128	@ 0x80
 800481a:	0549      	lsls	r1, r1, #21
 800481c:	430a      	orrs	r2, r1
 800481e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <HAL_MspInit+0x44>)
 8004822:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004824:	2380      	movs	r3, #128	@ 0x80
 8004826:	055b      	lsls	r3, r3, #21
 8004828:	4013      	ands	r3, r2
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800482e:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <HAL_MspInit+0x44>)
 8004830:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004832:	4b07      	ldr	r3, [pc, #28]	@ (8004850 <HAL_MspInit+0x44>)
 8004834:	2101      	movs	r1, #1
 8004836:	430a      	orrs	r2, r1
 8004838:	661a      	str	r2, [r3, #96]	@ 0x60
 800483a:	4b05      	ldr	r3, [pc, #20]	@ (8004850 <HAL_MspInit+0x44>)
 800483c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800483e:	2201      	movs	r2, #1
 8004840:	4013      	ands	r3, r2
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	b002      	add	sp, #8
 800484c:	bd80      	pop	{r7, pc}
 800484e:	46c0      	nop			@ (mov r8, r8)
 8004850:	40021000 	.word	0x40021000

08004854 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004854:	b590      	push	{r4, r7, lr}
 8004856:	b09d      	sub	sp, #116	@ 0x74
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485c:	235c      	movs	r3, #92	@ 0x5c
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	0018      	movs	r0, r3
 8004862:	2314      	movs	r3, #20
 8004864:	001a      	movs	r2, r3
 8004866:	2100      	movs	r1, #0
 8004868:	f018 fa44 	bl	801ccf4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800486c:	2418      	movs	r4, #24
 800486e:	193b      	adds	r3, r7, r4
 8004870:	0018      	movs	r0, r3
 8004872:	2344      	movs	r3, #68	@ 0x44
 8004874:	001a      	movs	r2, r3
 8004876:	2100      	movs	r1, #0
 8004878:	f018 fa3c 	bl	801ccf4 <memset>
  if(hadc->Instance==ADC1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a36      	ldr	r2, [pc, #216]	@ (800495c <HAL_ADC_MspInit+0x108>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d165      	bne.n	8004952 <HAL_ADC_MspInit+0xfe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004886:	193b      	adds	r3, r7, r4
 8004888:	2280      	movs	r2, #128	@ 0x80
 800488a:	01d2      	lsls	r2, r2, #7
 800488c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 800488e:	193b      	adds	r3, r7, r4
 8004890:	2280      	movs	r2, #128	@ 0x80
 8004892:	0592      	lsls	r2, r2, #22
 8004894:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004896:	193b      	adds	r3, r7, r4
 8004898:	0018      	movs	r0, r3
 800489a:	f00b ffa5 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 800489e:	1e03      	subs	r3, r0, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80048a2:	f7ff ffad 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80048a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048ac:	2180      	movs	r1, #128	@ 0x80
 80048ae:	0349      	lsls	r1, r1, #13
 80048b0:	430a      	orrs	r2, r1
 80048b2:	661a      	str	r2, [r3, #96]	@ 0x60
 80048b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048b8:	2380      	movs	r3, #128	@ 0x80
 80048ba:	035b      	lsls	r3, r3, #13
 80048bc:	4013      	ands	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048c2:	4b27      	ldr	r3, [pc, #156]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048c6:	4b26      	ldr	r3, [pc, #152]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048c8:	2101      	movs	r1, #1
 80048ca:	430a      	orrs	r2, r1
 80048cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80048ce:	4b24      	ldr	r3, [pc, #144]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d2:	2201      	movs	r2, #1
 80048d4:	4013      	ands	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
 80048d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048da:	4b21      	ldr	r3, [pc, #132]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048de:	4b20      	ldr	r3, [pc, #128]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048e0:	2102      	movs	r1, #2
 80048e2:	430a      	orrs	r2, r1
 80048e4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80048e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ea:	2202      	movs	r2, #2
 80048ec:	4013      	ands	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN14
    PB0     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = AN_LIGHT_Pin;
 80048f2:	245c      	movs	r4, #92	@ 0x5c
 80048f4:	193b      	adds	r3, r7, r4
 80048f6:	2280      	movs	r2, #128	@ 0x80
 80048f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048fa:	193b      	adds	r3, r7, r4
 80048fc:	2203      	movs	r2, #3
 80048fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004900:	193b      	adds	r3, r7, r4
 8004902:	2200      	movs	r2, #0
 8004904:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_LIGHT_GPIO_Port, &GPIO_InitStruct);
 8004906:	193a      	adds	r2, r7, r4
 8004908:	23a0      	movs	r3, #160	@ 0xa0
 800490a:	05db      	lsls	r3, r3, #23
 800490c:	0011      	movs	r1, r2
 800490e:	0018      	movs	r0, r3
 8004910:	f006 fec4 	bl	800b69c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AN_BATT_Pin;
 8004914:	193b      	adds	r3, r7, r4
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800491a:	193b      	adds	r3, r7, r4
 800491c:	2203      	movs	r2, #3
 800491e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004920:	193b      	adds	r3, r7, r4
 8004922:	2200      	movs	r2, #0
 8004924:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_BATT_GPIO_Port, &GPIO_InitStruct);
 8004926:	193b      	adds	r3, r7, r4
 8004928:	4a0e      	ldr	r2, [pc, #56]	@ (8004964 <HAL_ADC_MspInit+0x110>)
 800492a:	0019      	movs	r1, r3
 800492c:	0010      	movs	r0, r2
 800492e:	f006 feb5 	bl	800b69c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 0, 0);
 8004932:	2200      	movs	r2, #0
 8004934:	2100      	movs	r1, #0
 8004936:	200c      	movs	r0, #12
 8004938:	f006 fb06 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 800493c:	200c      	movs	r0, #12
 800493e:	f006 fb18 	bl	800af72 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* ADC interrupt used by non-blocking analog driver (shared with COMP on STM32U073) */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 3, 0);
 8004942:	2200      	movs	r2, #0
 8004944:	2103      	movs	r1, #3
 8004946:	200c      	movs	r0, #12
 8004948:	f006 fafe 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 800494c:	200c      	movs	r0, #12
 800494e:	f006 fb10 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	46bd      	mov	sp, r7
 8004956:	b01d      	add	sp, #116	@ 0x74
 8004958:	bd90      	pop	{r4, r7, pc}
 800495a:	46c0      	nop			@ (mov r8, r8)
 800495c:	40012400 	.word	0x40012400
 8004960:	40021000 	.word	0x40021000
 8004964:	50000400 	.word	0x50000400

08004968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004968:	b590      	push	{r4, r7, lr}
 800496a:	b09b      	sub	sp, #108	@ 0x6c
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004970:	2354      	movs	r3, #84	@ 0x54
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	0018      	movs	r0, r3
 8004976:	2314      	movs	r3, #20
 8004978:	001a      	movs	r2, r3
 800497a:	2100      	movs	r1, #0
 800497c:	f018 f9ba 	bl	801ccf4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004980:	2410      	movs	r4, #16
 8004982:	193b      	adds	r3, r7, r4
 8004984:	0018      	movs	r0, r3
 8004986:	2344      	movs	r3, #68	@ 0x44
 8004988:	001a      	movs	r2, r3
 800498a:	2100      	movs	r1, #0
 800498c:	f018 f9b2 	bl	801ccf4 <memset>
  if(hi2c->Instance==I2C1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a22      	ldr	r2, [pc, #136]	@ (8004a20 <HAL_I2C_MspInit+0xb8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d13d      	bne.n	8004a16 <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800499a:	193b      	adds	r3, r7, r4
 800499c:	2220      	movs	r2, #32
 800499e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80049a0:	193b      	adds	r3, r7, r4
 80049a2:	2200      	movs	r2, #0
 80049a4:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049a6:	193b      	adds	r3, r7, r4
 80049a8:	0018      	movs	r0, r3
 80049aa:	f00b ff1d 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 80049ae:	1e03      	subs	r3, r0, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80049b2:	f7ff ff25 	bl	8004800 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049bc:	2102      	movs	r1, #2
 80049be:	430a      	orrs	r2, r1
 80049c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80049c2:	4b18      	ldr	r3, [pc, #96]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	2202      	movs	r2, #2
 80049c8:	4013      	ands	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
 80049cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049ce:	2154      	movs	r1, #84	@ 0x54
 80049d0:	187b      	adds	r3, r7, r1
 80049d2:	22c0      	movs	r2, #192	@ 0xc0
 80049d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049d6:	187b      	adds	r3, r7, r1
 80049d8:	2212      	movs	r2, #18
 80049da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049dc:	187b      	adds	r3, r7, r1
 80049de:	2201      	movs	r2, #1
 80049e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e2:	187b      	adds	r3, r7, r1
 80049e4:	2200      	movs	r2, #0
 80049e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049e8:	187b      	adds	r3, r7, r1
 80049ea:	2204      	movs	r2, #4
 80049ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ee:	187b      	adds	r3, r7, r1
 80049f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004a28 <HAL_I2C_MspInit+0xc0>)
 80049f2:	0019      	movs	r1, r3
 80049f4:	0010      	movs	r0, r2
 80049f6:	f006 fe51 	bl	800b69c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80049fe:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 8004a00:	2180      	movs	r1, #128	@ 0x80
 8004a02:	0389      	lsls	r1, r1, #14
 8004a04:	430a      	orrs	r2, r1
 8004a06:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a08:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 8004a0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	039b      	lsls	r3, r3, #14
 8004a10:	4013      	ands	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004a16:	46c0      	nop			@ (mov r8, r8)
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b01b      	add	sp, #108	@ 0x6c
 8004a1c:	bd90      	pop	{r4, r7, pc}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	40005400 	.word	0x40005400
 8004a24:	40021000 	.word	0x40021000
 8004a28:	50000400 	.word	0x50000400

08004a2c <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004a2c:	b590      	push	{r4, r7, lr}
 8004a2e:	b095      	sub	sp, #84	@ 0x54
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a34:	240c      	movs	r4, #12
 8004a36:	193b      	adds	r3, r7, r4
 8004a38:	0018      	movs	r0, r3
 8004a3a:	2344      	movs	r3, #68	@ 0x44
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	2100      	movs	r1, #0
 8004a40:	f018 f958 	bl	801ccf4 <memset>
  if(hlptim->Instance==LPTIM2)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a16      	ldr	r2, [pc, #88]	@ (8004aa4 <HAL_LPTIM_MspInit+0x78>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d125      	bne.n	8004a9a <HAL_LPTIM_MspInit+0x6e>

    /* USER CODE END LPTIM2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8004a4e:	193b      	adds	r3, r7, r4
 8004a50:	2280      	movs	r2, #128	@ 0x80
 8004a52:	0052      	lsls	r2, r2, #1
 8004a54:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_HSI;
 8004a56:	193b      	adds	r3, r7, r4
 8004a58:	2280      	movs	r2, #128	@ 0x80
 8004a5a:	0392      	lsls	r2, r2, #14
 8004a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a5e:	193b      	adds	r3, r7, r4
 8004a60:	0018      	movs	r0, r3
 8004a62:	f00b fec1 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 8004a66:	1e03      	subs	r3, r0, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_LPTIM_MspInit+0x42>
    {
      Error_Handler();
 8004a6a:	f7ff fec9 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a72:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a74:	2180      	movs	r1, #128	@ 0x80
 8004a76:	05c9      	lsls	r1, r1, #23
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a7e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a80:	2380      	movs	r3, #128	@ 0x80
 8004a82:	05db      	lsls	r3, r3, #23
 8004a84:	4013      	ands	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
 8004a88:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	2012      	movs	r0, #18
 8004a90:	f006 fa5a 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8004a94:	2012      	movs	r0, #18
 8004a96:	f006 fa6c 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM2_MspInit 1 */

  }

}
 8004a9a:	46c0      	nop			@ (mov r8, r8)
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	b015      	add	sp, #84	@ 0x54
 8004aa0:	bd90      	pop	{r4, r7, pc}
 8004aa2:	46c0      	nop			@ (mov r8, r8)
 8004aa4:	40009400 	.word	0x40009400
 8004aa8:	40021000 	.word	0x40021000

08004aac <HAL_LPTIM_MspPostInit>:

void HAL_LPTIM_MspPostInit(LPTIM_HandleTypeDef* hlptim)
{
 8004aac:	b590      	push	{r4, r7, lr}
 8004aae:	b089      	sub	sp, #36	@ 0x24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ab4:	240c      	movs	r4, #12
 8004ab6:	193b      	adds	r3, r7, r4
 8004ab8:	0018      	movs	r0, r3
 8004aba:	2314      	movs	r3, #20
 8004abc:	001a      	movs	r2, r3
 8004abe:	2100      	movs	r1, #0
 8004ac0:	f018 f918 	bl	801ccf4 <memset>
  if(hlptim->Instance==LPTIM2)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a14      	ldr	r2, [pc, #80]	@ (8004b1c <HAL_LPTIM_MspPostInit+0x70>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d122      	bne.n	8004b14 <HAL_LPTIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN LPTIM2_MspPostInit 0 */

    /* USER CODE END LPTIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004ad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ad2:	4b13      	ldr	r3, [pc, #76]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ada:	4b11      	ldr	r3, [pc, #68]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ade:	2201      	movs	r2, #1
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	60bb      	str	r3, [r7, #8]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM2 GPIO Configuration
    PA4     ------> LPTIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8004ae6:	0021      	movs	r1, r4
 8004ae8:	187b      	adds	r3, r7, r1
 8004aea:	2210      	movs	r2, #16
 8004aec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aee:	187b      	adds	r3, r7, r1
 8004af0:	2202      	movs	r2, #2
 8004af2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af4:	187b      	adds	r3, r7, r1
 8004af6:	2200      	movs	r2, #0
 8004af8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004afa:	187b      	adds	r3, r7, r1
 8004afc:	2200      	movs	r2, #0
 8004afe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8004b00:	187b      	adds	r3, r7, r1
 8004b02:	220e      	movs	r2, #14
 8004b04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8004b06:	187a      	adds	r2, r7, r1
 8004b08:	23a0      	movs	r3, #160	@ 0xa0
 8004b0a:	05db      	lsls	r3, r3, #23
 8004b0c:	0011      	movs	r1, r2
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f006 fdc4 	bl	800b69c <HAL_GPIO_Init>
    /* USER CODE BEGIN LPTIM2_MspPostInit 1 */

    /* USER CODE END LPTIM2_MspPostInit 1 */
  }

}
 8004b14:	46c0      	nop			@ (mov r8, r8)
 8004b16:	46bd      	mov	sp, r7
 8004b18:	b009      	add	sp, #36	@ 0x24
 8004b1a:	bd90      	pop	{r4, r7, pc}
 8004b1c:	40009400 	.word	0x40009400
 8004b20:	40021000 	.word	0x40021000

08004b24 <HAL_LPTIM_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a07      	ldr	r2, [pc, #28]	@ (8004b50 <HAL_LPTIM_MspDeInit+0x2c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d108      	bne.n	8004b48 <HAL_LPTIM_MspDeInit+0x24>
  {
    /* USER CODE BEGIN LPTIM2_MspDeInit 0 */

    /* USER CODE END LPTIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_LPTIM_MspDeInit+0x30>)
 8004b38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b3a:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_LPTIM_MspDeInit+0x30>)
 8004b3c:	4906      	ldr	r1, [pc, #24]	@ (8004b58 <HAL_LPTIM_MspDeInit+0x34>)
 8004b3e:	400a      	ands	r2, r1
 8004b40:	659a      	str	r2, [r3, #88]	@ 0x58

    /* LPTIM2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 8004b42:	2012      	movs	r0, #18
 8004b44:	f006 fa25 	bl	800af92 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

    /* USER CODE END LPTIM2_MspDeInit 1 */
  }

}
 8004b48:	46c0      	nop			@ (mov r8, r8)
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	b002      	add	sp, #8
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40009400 	.word	0x40009400
 8004b54:	40021000 	.word	0x40021000
 8004b58:	bfffffff 	.word	0xbfffffff

08004b5c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004b5c:	b590      	push	{r4, r7, lr}
 8004b5e:	b095      	sub	sp, #84	@ 0x54
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b64:	240c      	movs	r4, #12
 8004b66:	193b      	adds	r3, r7, r4
 8004b68:	0018      	movs	r0, r3
 8004b6a:	2344      	movs	r3, #68	@ 0x44
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	2100      	movs	r1, #0
 8004b70:	f018 f8c0 	bl	801ccf4 <memset>
  if(hrng->Instance==RNG)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a12      	ldr	r2, [pc, #72]	@ (8004bc4 <HAL_RNG_MspInit+0x68>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d11d      	bne.n	8004bba <HAL_RNG_MspInit+0x5e>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8004b7e:	193b      	adds	r3, r7, r4
 8004b80:	2280      	movs	r2, #128	@ 0x80
 8004b82:	0192      	lsls	r2, r2, #6
 8004b84:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 8004b86:	193b      	adds	r3, r7, r4
 8004b88:	2280      	movs	r2, #128	@ 0x80
 8004b8a:	04d2      	lsls	r2, r2, #19
 8004b8c:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b8e:	193b      	adds	r3, r7, r4
 8004b90:	0018      	movs	r0, r3
 8004b92:	f00b fe29 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 8004b96:	1e03      	subs	r3, r0, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 8004b9a:	f7ff fe31 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004ba0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ba2:	4b09      	ldr	r3, [pc, #36]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004ba4:	2180      	movs	r1, #128	@ 0x80
 8004ba6:	02c9      	lsls	r1, r1, #11
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	649a      	str	r2, [r3, #72]	@ 0x48
 8004bac:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004bae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bb0:	2380      	movs	r3, #128	@ 0x80
 8004bb2:	02db      	lsls	r3, r3, #11
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]
 8004bb8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	b015      	add	sp, #84	@ 0x54
 8004bc0:	bd90      	pop	{r4, r7, pc}
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	40025000 	.word	0x40025000
 8004bc8:	40021000 	.word	0x40021000

08004bcc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004bcc:	b590      	push	{r4, r7, lr}
 8004bce:	b095      	sub	sp, #84	@ 0x54
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bd4:	240c      	movs	r4, #12
 8004bd6:	193b      	adds	r3, r7, r4
 8004bd8:	0018      	movs	r0, r3
 8004bda:	2344      	movs	r3, #68	@ 0x44
 8004bdc:	001a      	movs	r2, r3
 8004bde:	2100      	movs	r1, #0
 8004be0:	f018 f888 	bl	801ccf4 <memset>
  if(hrtc->Instance==RTC)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c54 <HAL_RTC_MspInit+0x88>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d12e      	bne.n	8004c4c <HAL_RTC_MspInit+0x80>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004bee:	193b      	adds	r3, r7, r4
 8004bf0:	2280      	movs	r2, #128	@ 0x80
 8004bf2:	0212      	lsls	r2, r2, #8
 8004bf4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004bf6:	193b      	adds	r3, r7, r4
 8004bf8:	2280      	movs	r2, #128	@ 0x80
 8004bfa:	0052      	lsls	r2, r2, #1
 8004bfc:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bfe:	193b      	adds	r3, r7, r4
 8004c00:	0018      	movs	r0, r3
 8004c02:	f00b fdf1 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 8004c06:	1e03      	subs	r3, r0, #0
 8004c08:	d001      	beq.n	8004c0e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004c0a:	f7ff fdf9 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c0e:	4a12      	ldr	r2, [pc, #72]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c10:	2390      	movs	r3, #144	@ 0x90
 8004c12:	58d3      	ldr	r3, [r2, r3]
 8004c14:	4910      	ldr	r1, [pc, #64]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c16:	2280      	movs	r2, #128	@ 0x80
 8004c18:	0212      	lsls	r2, r2, #8
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	2290      	movs	r2, #144	@ 0x90
 8004c1e:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004c20:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c22:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c24:	4b0c      	ldr	r3, [pc, #48]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c26:	2180      	movs	r1, #128	@ 0x80
 8004c28:	00c9      	lsls	r1, r1, #3
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c32:	2380      	movs	r3, #128	@ 0x80
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4013      	ands	r3, r2
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2100      	movs	r1, #0
 8004c40:	2002      	movs	r0, #2
 8004c42:	f006 f981 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8004c46:	2002      	movs	r0, #2
 8004c48:	f006 f993 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004c4c:	46c0      	nop			@ (mov r8, r8)
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b015      	add	sp, #84	@ 0x54
 8004c52:	bd90      	pop	{r4, r7, pc}
 8004c54:	40002800 	.word	0x40002800
 8004c58:	40021000 	.word	0x40021000

08004c5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c5c:	b590      	push	{r4, r7, lr}
 8004c5e:	b08b      	sub	sp, #44	@ 0x2c
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c64:	2414      	movs	r4, #20
 8004c66:	193b      	adds	r3, r7, r4
 8004c68:	0018      	movs	r0, r3
 8004c6a:	2314      	movs	r3, #20
 8004c6c:	001a      	movs	r2, r3
 8004c6e:	2100      	movs	r1, #0
 8004c70:	f018 f840 	bl	801ccf4 <memset>
  if(hspi->Instance==SPI1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a40      	ldr	r2, [pc, #256]	@ (8004d7c <HAL_SPI_MspInit+0x120>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d17a      	bne.n	8004d74 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c7e:	4b40      	ldr	r3, [pc, #256]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c82:	4b3f      	ldr	r3, [pc, #252]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c84:	2180      	movs	r1, #128	@ 0x80
 8004c86:	0149      	lsls	r1, r1, #5
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c90:	2380      	movs	r3, #128	@ 0x80
 8004c92:	015b      	lsls	r3, r3, #5
 8004c94:	4013      	ands	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c9a:	4b39      	ldr	r3, [pc, #228]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c9e:	4b38      	ldr	r3, [pc, #224]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ca6:	4b36      	ldr	r3, [pc, #216]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004caa:	2201      	movs	r2, #1
 8004cac:	4013      	ands	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004cb2:	193b      	adds	r3, r7, r4
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	2202      	movs	r2, #2
 8004cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	193b      	adds	r3, r7, r4
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cc4:	193b      	adds	r3, r7, r4
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cca:	193b      	adds	r3, r7, r4
 8004ccc:	2205      	movs	r2, #5
 8004cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd0:	193a      	adds	r2, r7, r4
 8004cd2:	23a0      	movs	r3, #160	@ 0xa0
 8004cd4:	05db      	lsls	r3, r3, #23
 8004cd6:	0011      	movs	r1, r2
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f006 fcdf 	bl	800b69c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004cde:	0021      	movs	r1, r4
 8004ce0:	187b      	adds	r3, r7, r1
 8004ce2:	2240      	movs	r2, #64	@ 0x40
 8004ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce6:	187b      	adds	r3, r7, r1
 8004ce8:	2202      	movs	r2, #2
 8004cea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004cec:	187b      	adds	r3, r7, r1
 8004cee:	2202      	movs	r2, #2
 8004cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cf2:	187b      	adds	r3, r7, r1
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	2205      	movs	r2, #5
 8004cfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cfe:	187a      	adds	r2, r7, r1
 8004d00:	23a0      	movs	r3, #160	@ 0xa0
 8004d02:	05db      	lsls	r3, r3, #23
 8004d04:	0011      	movs	r1, r2
 8004d06:	0018      	movs	r0, r3
 8004d08:	f006 fcc8 	bl	800b69c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d88 <HAL_SPI_MspInit+0x12c>)
 8004d10:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004d12:	4b1c      	ldr	r3, [pc, #112]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d14:	2224      	movs	r2, #36	@ 0x24
 8004d16:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d18:	4b1a      	ldr	r3, [pc, #104]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d1e:	4b19      	ldr	r3, [pc, #100]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d24:	4b17      	ldr	r3, [pc, #92]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d26:	2280      	movs	r2, #128	@ 0x80
 8004d28:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d2a:	4b16      	ldr	r3, [pc, #88]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d2c:	2280      	movs	r2, #128	@ 0x80
 8004d2e:	0052      	lsls	r2, r2, #1
 8004d30:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d32:	4b14      	ldr	r3, [pc, #80]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d34:	2280      	movs	r2, #128	@ 0x80
 8004d36:	00d2      	lsls	r2, r2, #3
 8004d38:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004d3a:	4b12      	ldr	r3, [pc, #72]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004d40:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d42:	2280      	movs	r2, #128	@ 0x80
 8004d44:	0152      	lsls	r2, r2, #5
 8004d46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004d48:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f006 f93e 	bl	800afcc <HAL_DMA_Init>
 8004d50:	1e03      	subs	r3, r0, #0
 8004d52:	d001      	beq.n	8004d58 <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8004d54:	f7ff fd54 	bl	8004800 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d5e:	4b09      	ldr	r3, [pc, #36]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004d64:	2200      	movs	r2, #0
 8004d66:	2100      	movs	r1, #0
 8004d68:	2019      	movs	r0, #25
 8004d6a:	f006 f8ed 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004d6e:	2019      	movs	r0, #25
 8004d70:	f006 f8ff 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004d74:	46c0      	nop			@ (mov r8, r8)
 8004d76:	46bd      	mov	sp, r7
 8004d78:	b00b      	add	sp, #44	@ 0x2c
 8004d7a:	bd90      	pop	{r4, r7, pc}
 8004d7c:	40013000 	.word	0x40013000
 8004d80:	40021000 	.word	0x40021000
 8004d84:	20000414 	.word	0x20000414
 8004d88:	40020008 	.word	0x40020008

08004d8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	2380      	movs	r3, #128	@ 0x80
 8004d9a:	05db      	lsls	r3, r3, #23
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d13f      	bne.n	8004e20 <HAL_TIM_Base_MspInit+0x94>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004da0:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004da2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004da4:	4b20      	ldr	r3, [pc, #128]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004da6:	2101      	movs	r1, #1
 8004da8:	430a      	orrs	r2, r1
 8004daa:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dac:	4b1e      	ldr	r3, [pc, #120]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db0:	2201      	movs	r2, #1
 8004db2:	4013      	ands	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 8004db8:	4b1c      	ldr	r3, [pc, #112]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dba:	4a1d      	ldr	r2, [pc, #116]	@ (8004e30 <HAL_TIM_Base_MspInit+0xa4>)
 8004dbc:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8004dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dc0:	2230      	movs	r2, #48	@ 0x30
 8004dc2:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dc4:	4b19      	ldr	r3, [pc, #100]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dc6:	2210      	movs	r2, #16
 8004dc8:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dca:	4b18      	ldr	r3, [pc, #96]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004dd0:	4b16      	ldr	r3, [pc, #88]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dd2:	2280      	movs	r2, #128	@ 0x80
 8004dd4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004dd6:	4b15      	ldr	r3, [pc, #84]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dd8:	2280      	movs	r2, #128	@ 0x80
 8004dda:	0092      	lsls	r2, r2, #2
 8004ddc:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004dde:	4b13      	ldr	r3, [pc, #76]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004de0:	2280      	movs	r2, #128	@ 0x80
 8004de2:	0112      	lsls	r2, r2, #4
 8004de4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8004de6:	4b11      	ldr	r3, [pc, #68]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004dec:	4b0f      	ldr	r3, [pc, #60]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dee:	2280      	movs	r2, #128	@ 0x80
 8004df0:	0192      	lsls	r2, r2, #6
 8004df2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8004df4:	4b0d      	ldr	r3, [pc, #52]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004df6:	0018      	movs	r0, r3
 8004df8:	f006 f8e8 	bl	800afcc <HAL_DMA_Init>
 8004dfc:	1e03      	subs	r3, r0, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8004e00:	f7ff fcfe 	bl	8004800 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a09      	ldr	r2, [pc, #36]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004e08:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e0a:	4b08      	ldr	r3, [pc, #32]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004e10:	2200      	movs	r2, #0
 8004e12:	2100      	movs	r1, #0
 8004e14:	200f      	movs	r0, #15
 8004e16:	f006 f897 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e1a:	200f      	movs	r0, #15
 8004e1c:	f006 f8a9 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004e20:	46c0      	nop			@ (mov r8, r8)
 8004e22:	46bd      	mov	sp, r7
 8004e24:	b004      	add	sp, #16
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	200004c0 	.word	0x200004c0
 8004e30:	4002001c 	.word	0x4002001c

08004e34 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b095      	sub	sp, #84	@ 0x54
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e3c:	240c      	movs	r4, #12
 8004e3e:	193b      	adds	r3, r7, r4
 8004e40:	0018      	movs	r0, r3
 8004e42:	2344      	movs	r3, #68	@ 0x44
 8004e44:	001a      	movs	r2, r3
 8004e46:	2100      	movs	r1, #0
 8004e48:	f017 ff54 	bl	801ccf4 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a17      	ldr	r2, [pc, #92]	@ (8004eb0 <HAL_PCD_MspInit+0x7c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d127      	bne.n	8004ea6 <HAL_PCD_MspInit+0x72>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004e56:	193b      	adds	r3, r7, r4
 8004e58:	2280      	movs	r2, #128	@ 0x80
 8004e5a:	0152      	lsls	r2, r2, #5
 8004e5c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004e5e:	193b      	adds	r3, r7, r4
 8004e60:	22c0      	movs	r2, #192	@ 0xc0
 8004e62:	0512      	lsls	r2, r2, #20
 8004e64:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e66:	193b      	adds	r3, r7, r4
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f00b fcbd 	bl	80107e8 <HAL_RCCEx_PeriphCLKConfig>
 8004e6e:	1e03      	subs	r3, r0, #0
 8004e70:	d001      	beq.n	8004e76 <HAL_PCD_MspInit+0x42>
    {
      Error_Handler();
 8004e72:	f7ff fcc5 	bl	8004800 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8004e76:	f00a fded 	bl	800fa54 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e80:	2180      	movs	r1, #128	@ 0x80
 8004e82:	0189      	lsls	r1, r1, #6
 8004e84:	430a      	orrs	r2, r1
 8004e86:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e88:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e8a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e8c:	2380      	movs	r3, #128	@ 0x80
 8004e8e:	019b      	lsls	r3, r3, #6
 8004e90:	4013      	ands	r3, r2
 8004e92:	60bb      	str	r3, [r7, #8]
 8004e94:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 8004e96:	2200      	movs	r2, #0
 8004e98:	2100      	movs	r1, #0
 8004e9a:	2008      	movs	r0, #8
 8004e9c:	f006 f854 	bl	800af48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8004ea0:	2008      	movs	r0, #8
 8004ea2:	f006 f866 	bl	800af72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8004ea6:	46c0      	nop			@ (mov r8, r8)
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	b015      	add	sp, #84	@ 0x54
 8004eac:	bd90      	pop	{r4, r7, pc}
 8004eae:	46c0      	nop			@ (mov r8, r8)
 8004eb0:	40005c00 	.word	0x40005c00
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <HAL_TIM_MspPostInit>:
* This function configures GPIO for TIM2 PWM output
* @param htim: TIM handle pointer
* @retval None
*/
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004eb8:	b590      	push	{r4, r7, lr}
 8004eba:	b089      	sub	sp, #36	@ 0x24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec0:	240c      	movs	r4, #12
 8004ec2:	193b      	adds	r3, r7, r4
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	2314      	movs	r3, #20
 8004ec8:	001a      	movs	r2, r3
 8004eca:	2100      	movs	r1, #0
 8004ecc:	f017 ff12 	bl	801ccf4 <memset>
  if(htim->Instance==TIM2)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	2380      	movs	r3, #128	@ 0x80
 8004ed6:	05db      	lsls	r3, r3, #23
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d123      	bne.n	8004f24 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004edc:	4b13      	ldr	r3, [pc, #76]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004ede:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ee0:	4b12      	ldr	r3, [pc, #72]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ee8:	4b10      	ldr	r3, [pc, #64]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eec:	2201      	movs	r2, #1
 8004eee:	4013      	ands	r3, r2
 8004ef0:	60bb      	str	r3, [r7, #8]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1 (CTL_LED for SK6812 digital LEDs)
    */
    GPIO_InitStruct.Pin = CTL_LED_Pin;
 8004ef4:	193b      	adds	r3, r7, r4
 8004ef6:	2280      	movs	r2, #128	@ 0x80
 8004ef8:	0212      	lsls	r2, r2, #8
 8004efa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004efc:	0021      	movs	r1, r4
 8004efe:	187b      	adds	r3, r7, r1
 8004f00:	2202      	movs	r2, #2
 8004f02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f04:	187b      	adds	r3, r7, r1
 8004f06:	2200      	movs	r2, #0
 8004f08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f0a:	187b      	adds	r3, r7, r1
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f10:	187b      	adds	r3, r7, r1
 8004f12:	2201      	movs	r2, #1
 8004f14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CTL_LED_GPIO_Port, &GPIO_InitStruct);
 8004f16:	187a      	adds	r2, r7, r1
 8004f18:	23a0      	movs	r3, #160	@ 0xa0
 8004f1a:	05db      	lsls	r3, r3, #23
 8004f1c:	0011      	movs	r1, r2
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f006 fbbc 	bl	800b69c <HAL_GPIO_Init>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
}
 8004f24:	46c0      	nop			@ (mov r8, r8)
 8004f26:	46bd      	mov	sp, r7
 8004f28:	b009      	add	sp, #36	@ 0x24
 8004f2a:	bd90      	pop	{r4, r7, pc}
 8004f2c:	40021000 	.word	0x40021000

08004f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	e7fd      	b.n	8004f34 <NMI_Handler+0x4>

08004f38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f3c:	46c0      	nop			@ (mov r8, r8)
 8004f3e:	e7fd      	b.n	8004f3c <HardFault_Handler+0x4>

08004f40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f44:	46c0      	nop			@ (mov r8, r8)
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f4e:	46c0      	nop			@ (mov r8, r8)
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f58:	f004 fa56 	bl	8009408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f5c:	46c0      	nop			@ (mov r8, r8)
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004f68:	4b03      	ldr	r3, [pc, #12]	@ (8004f78 <RTC_TAMP_IRQHandler+0x14>)
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f00c fc78 	bl	8011860 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8004f70:	46c0      	nop			@ (mov r8, r8)
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			@ (mov r8, r8)
 8004f78:	20000380 	.word	0x20000380

08004f7c <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8004f80:	4b03      	ldr	r3, [pc, #12]	@ (8004f90 <USB_DRD_FS_IRQHandler+0x14>)
 8004f82:	0018      	movs	r0, r3
 8004f84:	f009 f8a2 	bl	800e0cc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	20000520 	.word	0x20000520

08004f94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004f98:	4b03      	ldr	r3, [pc, #12]	@ (8004fa8 <DMA1_Channel1_IRQHandler+0x14>)
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f006 fa10 	bl	800b3c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004fa0:	46c0      	nop			@ (mov r8, r8)
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	20000414 	.word	0x20000414

08004fac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8004fb0:	4b03      	ldr	r3, [pc, #12]	@ (8004fc0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f006 fa04 	bl	800b3c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004fb8:	46c0      	nop			@ (mov r8, r8)
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	200004c0 	.word	0x200004c0

08004fc4 <ADC_COMP1_2_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC_COMP1_2_IRQHandler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 0 */

  /* USER CODE END ADC_COMP1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004fc8:	4b03      	ldr	r3, [pc, #12]	@ (8004fd8 <ADC_COMP1_2_IRQHandler+0x14>)
 8004fca:	0018      	movs	r0, r3
 8004fcc:	f004 ff78 	bl	8009ec0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 1 */

  /* USER CODE END ADC_COMP1_2_IRQn 1 */
}
 8004fd0:	46c0      	nop			@ (mov r8, r8)
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	2000025c 	.word	0x2000025c

08004fdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004fe0:	4b03      	ldr	r3, [pc, #12]	@ (8004ff0 <TIM2_IRQHandler+0x14>)
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f00e fa28 	bl	8013438 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	20000474 	.word	0x20000474

08004ff4 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt (combined with EXTI 32).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <TIM7_LPTIM2_IRQHandler+0x14>)
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f008 f975 	bl	800d2ea <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	46c0      	nop			@ (mov r8, r8)
 8005008:	20000314 	.word	0x20000314

0800500c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005010:	4b03      	ldr	r3, [pc, #12]	@ (8005020 <SPI1_IRQHandler+0x14>)
 8005012:	0018      	movs	r0, r3
 8005014:	f00d f98c 	bl	8012330 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005018:	46c0      	nop			@ (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	200003b0 	.word	0x200003b0

08005024 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  return 1;
 8005028:	2301      	movs	r3, #1
}
 800502a:	0018      	movs	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <_kill>:

int _kill(int pid, int sig)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800503a:	f017 ff27 	bl	801ce8c <__errno>
 800503e:	0003      	movs	r3, r0
 8005040:	2216      	movs	r2, #22
 8005042:	601a      	str	r2, [r3, #0]
  return -1;
 8005044:	2301      	movs	r3, #1
 8005046:	425b      	negs	r3, r3
}
 8005048:	0018      	movs	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	b002      	add	sp, #8
 800504e:	bd80      	pop	{r7, pc}

08005050 <_exit>:

void _exit (int status)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005058:	2301      	movs	r3, #1
 800505a:	425a      	negs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	0011      	movs	r1, r2
 8005060:	0018      	movs	r0, r3
 8005062:	f7ff ffe5 	bl	8005030 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	e7fd      	b.n	8005066 <_exit+0x16>

0800506a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	e00a      	b.n	8005092 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800507c:	e000      	b.n	8005080 <_read+0x16>
 800507e:	bf00      	nop
 8005080:	0001      	movs	r1, r0
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	60ba      	str	r2, [r7, #8]
 8005088:	b2ca      	uxtb	r2, r1
 800508a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	3301      	adds	r3, #1
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	429a      	cmp	r2, r3
 8005098:	dbf0      	blt.n	800507c <_read+0x12>
  }

  return len;
 800509a:	687b      	ldr	r3, [r7, #4]
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b006      	add	sp, #24
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050b0:	2300      	movs	r3, #0
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	e009      	b.n	80050ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	60ba      	str	r2, [r7, #8]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	0018      	movs	r0, r3
 80050c0:	e000      	b.n	80050c4 <_write+0x20>
 80050c2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	3301      	adds	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	dbf1      	blt.n	80050b6 <_write+0x12>
  }
  return len;
 80050d2:	687b      	ldr	r3, [r7, #4]
}
 80050d4:	0018      	movs	r0, r3
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b006      	add	sp, #24
 80050da:	bd80      	pop	{r7, pc}

080050dc <_close>:

int _close(int file)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80050e4:	2301      	movs	r3, #1
 80050e6:	425b      	negs	r3, r3
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b002      	add	sp, #8
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2280      	movs	r2, #128	@ 0x80
 80050fe:	0192      	lsls	r2, r2, #6
 8005100:	605a      	str	r2, [r3, #4]
  return 0;
 8005102:	2300      	movs	r3, #0
}
 8005104:	0018      	movs	r0, r3
 8005106:	46bd      	mov	sp, r7
 8005108:	b002      	add	sp, #8
 800510a:	bd80      	pop	{r7, pc}

0800510c <_isatty>:

int _isatty(int file)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005114:	2301      	movs	r3, #1
}
 8005116:	0018      	movs	r0, r3
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}

0800511e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800512a:	2300      	movs	r3, #0
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}

08005134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800513c:	4a14      	ldr	r2, [pc, #80]	@ (8005190 <_sbrk+0x5c>)
 800513e:	4b15      	ldr	r3, [pc, #84]	@ (8005194 <_sbrk+0x60>)
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005148:	4b13      	ldr	r3, [pc, #76]	@ (8005198 <_sbrk+0x64>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d102      	bne.n	8005156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005150:	4b11      	ldr	r3, [pc, #68]	@ (8005198 <_sbrk+0x64>)
 8005152:	4a12      	ldr	r2, [pc, #72]	@ (800519c <_sbrk+0x68>)
 8005154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005156:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <_sbrk+0x64>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	18d3      	adds	r3, r2, r3
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	429a      	cmp	r2, r3
 8005162:	d207      	bcs.n	8005174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005164:	f017 fe92 	bl	801ce8c <__errno>
 8005168:	0003      	movs	r3, r0
 800516a:	220c      	movs	r2, #12
 800516c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800516e:	2301      	movs	r3, #1
 8005170:	425b      	negs	r3, r3
 8005172:	e009      	b.n	8005188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005174:	4b08      	ldr	r3, [pc, #32]	@ (8005198 <_sbrk+0x64>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800517a:	4b07      	ldr	r3, [pc, #28]	@ (8005198 <_sbrk+0x64>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	18d2      	adds	r2, r2, r3
 8005182:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <_sbrk+0x64>)
 8005184:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005186:	68fb      	ldr	r3, [r7, #12]
}
 8005188:	0018      	movs	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	b006      	add	sp, #24
 800518e:	bd80      	pop	{r7, pc}
 8005190:	2000a000 	.word	0x2000a000
 8005194:	00000400 	.word	0x00000400
 8005198:	200007fc 	.word	0x200007fc
 800519c:	20004f20 	.word	0x20004f20

080051a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051a6:	4b12      	ldr	r3, [pc, #72]	@ (80051f0 <SystemInit+0x50>)
 80051a8:	2280      	movs	r2, #128	@ 0x80
 80051aa:	0512      	lsls	r2, r2, #20
 80051ac:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 80051ae:	4a11      	ldr	r2, [pc, #68]	@ (80051f4 <SystemInit+0x54>)
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	58d3      	ldr	r3, [r2, r3]
 80051b4:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 80051b6:	4b0f      	ldr	r3, [pc, #60]	@ (80051f4 <SystemInit+0x54>)
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	2380      	movs	r3, #128	@ 0x80
 80051c0:	025b      	lsls	r3, r3, #9
 80051c2:	4013      	ands	r3, r2
 80051c4:	d010      	beq.n	80051e8 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	22ff      	movs	r2, #255	@ 0xff
 80051ca:	4013      	ands	r3, r2
 80051cc:	2bcc      	cmp	r3, #204	@ 0xcc
 80051ce:	d00b      	beq.n	80051e8 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	22ff      	movs	r2, #255	@ 0xff
 80051d4:	4013      	ands	r3, r2
 80051d6:	2baa      	cmp	r3, #170	@ 0xaa
 80051d8:	d006      	beq.n	80051e8 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80051da:	4b06      	ldr	r3, [pc, #24]	@ (80051f4 <SystemInit+0x54>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b05      	ldr	r3, [pc, #20]	@ (80051f4 <SystemInit+0x54>)
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	02c9      	lsls	r1, r1, #11
 80051e4:	430a      	orrs	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80051e8:	46c0      	nop			@ (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b002      	add	sp, #8
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	e000ed00 	.word	0xe000ed00
 80051f4:	40022000 	.word	0x40022000

080051f8 <dbg_led_blink>:

static char s_line[USB_CLI_LINE_MAX];
static uint32_t s_line_len;

static void dbg_led_blink(uint8_t times)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	0002      	movs	r2, r0
 8005200:	1dfb      	adds	r3, r7, #7
 8005202:	701a      	strb	r2, [r3, #0]
    /*
     * Visible error blink on HW: must be >= 100ms.
     * Keep it short so it doesn't disturb USB/CLI responsiveness too much.
     */
    const uint32_t on_ms  = 120;
 8005204:	2378      	movs	r3, #120	@ 0x78
 8005206:	613b      	str	r3, [r7, #16]
    const uint32_t off_ms = 120;
 8005208:	2378      	movs	r3, #120	@ 0x78
 800520a:	60fb      	str	r3, [r7, #12]

    if (times > 2) times = 2;
 800520c:	1dfb      	adds	r3, r7, #7
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	2b02      	cmp	r3, #2
 8005212:	d902      	bls.n	800521a <dbg_led_blink+0x22>
 8005214:	1dfb      	adds	r3, r7, #7
 8005216:	2202      	movs	r2, #2
 8005218:	701a      	strb	r2, [r3, #0]
    if (times == 0) return;
 800521a:	1dfb      	adds	r3, r7, #7
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d02a      	beq.n	8005278 <dbg_led_blink+0x80>

    for (uint8_t i = 0; i < times; i++)
 8005222:	2317      	movs	r3, #23
 8005224:	18fb      	adds	r3, r7, r3
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	e01d      	b.n	8005268 <dbg_led_blink+0x70>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800522c:	2380      	movs	r3, #128	@ 0x80
 800522e:	0059      	lsls	r1, r3, #1
 8005230:	23a0      	movs	r3, #160	@ 0xa0
 8005232:	05db      	lsls	r3, r3, #23
 8005234:	2201      	movs	r2, #1
 8005236:	0018      	movs	r0, r3
 8005238:	f006 fbc1 	bl	800b9be <HAL_GPIO_WritePin>
        HAL_Delay(on_ms);
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	0018      	movs	r0, r3
 8005240:	f004 f8fe 	bl	8009440 <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8005244:	2380      	movs	r3, #128	@ 0x80
 8005246:	0059      	lsls	r1, r3, #1
 8005248:	23a0      	movs	r3, #160	@ 0xa0
 800524a:	05db      	lsls	r3, r3, #23
 800524c:	2200      	movs	r2, #0
 800524e:	0018      	movs	r0, r3
 8005250:	f006 fbb5 	bl	800b9be <HAL_GPIO_WritePin>
        HAL_Delay(off_ms);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	0018      	movs	r0, r3
 8005258:	f004 f8f2 	bl	8009440 <HAL_Delay>
    for (uint8_t i = 0; i < times; i++)
 800525c:	2117      	movs	r1, #23
 800525e:	187b      	adds	r3, r7, r1
 8005260:	781a      	ldrb	r2, [r3, #0]
 8005262:	187b      	adds	r3, r7, r1
 8005264:	3201      	adds	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]
 8005268:	2317      	movs	r3, #23
 800526a:	18fa      	adds	r2, r7, r3
 800526c:	1dfb      	adds	r3, r7, #7
 800526e:	7812      	ldrb	r2, [r2, #0]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	429a      	cmp	r2, r3
 8005274:	d3da      	bcc.n	800522c <dbg_led_blink+0x34>
 8005276:	e000      	b.n	800527a <dbg_led_blink+0x82>
    if (times == 0) return;
 8005278:	46c0      	nop			@ (mov r8, r8)
    }
}
 800527a:	46bd      	mov	sp, r7
 800527c:	b006      	add	sp, #24
 800527e:	bd80      	pop	{r7, pc}

08005280 <cdc_write_str>:

static void cdc_write_str(const char *s)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00d      	beq.n	80052aa <cdc_write_str+0x2a>
    uint32_t sent = 0;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]

    /* Non-blocking: if TX not ready (return=2) or not connected, just drop. */
    (void)USBD_CDC_ACM_Transmit((uint8_t*)s, (uint32_t)strlen(s), &sent);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	0018      	movs	r0, r3
 8005296:	f7fa ff41 	bl	800011c <strlen>
 800529a:	0001      	movs	r1, r0
 800529c:	230c      	movs	r3, #12
 800529e:	18fa      	adds	r2, r7, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	0018      	movs	r0, r3
 80052a4:	f014 fdbe 	bl	8019e24 <USBD_CDC_ACM_Transmit>
 80052a8:	e000      	b.n	80052ac <cdc_write_str+0x2c>
    if (s == NULL) return;
 80052aa:	46c0      	nop			@ (mov r8, r8)
}
 80052ac:	46bd      	mov	sp, r7
 80052ae:	b004      	add	sp, #16
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <cdc_writef>:

static void cdc_writef(const char *fmt, ...)
{
 80052b2:	b40f      	push	{r0, r1, r2, r3}
 80052b4:	b590      	push	{r4, r7, lr}
 80052b6:	b0b5      	sub	sp, #212	@ 0xd4
 80052b8:	af00      	add	r7, sp, #0
    char buf[200];
    va_list ap;
    va_start(ap, fmt);
 80052ba:	23dc      	movs	r3, #220	@ 0xdc
 80052bc:	2108      	movs	r1, #8
 80052be:	185b      	adds	r3, r3, r1
 80052c0:	19db      	adds	r3, r3, r7
 80052c2:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	22d8      	movs	r2, #216	@ 0xd8
 80052c8:	1852      	adds	r2, r2, r1
 80052ca:	19d2      	adds	r2, r2, r7
 80052cc:	6812      	ldr	r2, [r2, #0]
 80052ce:	2408      	movs	r4, #8
 80052d0:	1938      	adds	r0, r7, r4
 80052d2:	21c8      	movs	r1, #200	@ 0xc8
 80052d4:	f017 fd02 	bl	801ccdc <vsniprintf>
    va_end(ap);
    cdc_write_str(buf);
 80052d8:	193b      	adds	r3, r7, r4
 80052da:	0018      	movs	r0, r3
 80052dc:	f7ff ffd0 	bl	8005280 <cdc_write_str>
}
 80052e0:	46c0      	nop			@ (mov r8, r8)
 80052e2:	46bd      	mov	sp, r7
 80052e4:	b035      	add	sp, #212	@ 0xd4
 80052e6:	bc90      	pop	{r4, r7}
 80052e8:	bc08      	pop	{r3}
 80052ea:	b004      	add	sp, #16
 80052ec:	4718      	bx	r3

080052ee <cdc_echo_char>:

static void cdc_echo_char(char c)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b084      	sub	sp, #16
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	0002      	movs	r2, r0
 80052f6:	1dfb      	adds	r3, r7, #7
 80052f8:	701a      	strb	r2, [r3, #0]
    uint32_t sent = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	60fb      	str	r3, [r7, #12]
    (void)USBD_CDC_ACM_Transmit((uint8_t*)&c, 1, &sent);
 80052fe:	230c      	movs	r3, #12
 8005300:	18fa      	adds	r2, r7, r3
 8005302:	1dfb      	adds	r3, r7, #7
 8005304:	2101      	movs	r1, #1
 8005306:	0018      	movs	r0, r3
 8005308:	f014 fd8c 	bl	8019e24 <USBD_CDC_ACM_Transmit>
}
 800530c:	46c0      	nop			@ (mov r8, r8)
 800530e:	46bd      	mov	sp, r7
 8005310:	b004      	add	sp, #16
 8005312:	bd80      	pop	{r7, pc}

08005314 <cdc_prompt>:

static void cdc_prompt(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
    cdc_write_str("> ");
 8005318:	4b03      	ldr	r3, [pc, #12]	@ (8005328 <cdc_prompt+0x14>)
 800531a:	0018      	movs	r0, r3
 800531c:	f7ff ffb0 	bl	8005280 <cdc_write_str>
}
 8005320:	46c0      	nop			@ (mov r8, r8)
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	08020658 	.word	0x08020658

0800532c <service_pending_cmd>:

static pending_cmd_t s_pending_cmd;
static uint32_t s_pending_start_id;

static void service_pending_cmd(void)
{
 800532c:	b5b0      	push	{r4, r5, r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af02      	add	r7, sp, #8
    if (s_pending_cmd == PENDING_NONE)
 8005332:	4b2b      	ldr	r3, [pc, #172]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d04a      	beq.n	80053d0 <service_pending_cmd+0xa4>
        return;

    /* Wait for fresh measurement completion (non-blocking). */
    if (ANALOG_IsBusy() != 0U)
 800533a:	f001 fd1f 	bl	8006d7c <ANALOG_IsBusy>
 800533e:	1e03      	subs	r3, r0, #0
 8005340:	d148      	bne.n	80053d4 <service_pending_cmd+0xa8>
        return;

    uint32_t now_id = ANALOG_GetUpdateId();
 8005342:	f001 fe8d 	bl	8007060 <ANALOG_GetUpdateId>
 8005346:	0003      	movs	r3, r0
 8005348:	617b      	str	r3, [r7, #20]
    if (now_id == s_pending_start_id)
 800534a:	4b26      	ldr	r3, [pc, #152]	@ (80053e4 <service_pending_cmd+0xb8>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	429a      	cmp	r2, r3
 8005352:	d041      	beq.n	80053d8 <service_pending_cmd+0xac>
        return;

    if (s_pending_cmd == PENDING_BATTERY)
 8005354:	4b22      	ldr	r3, [pc, #136]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d122      	bne.n	80053a2 <service_pending_cmd+0x76>
    {
        uint8_t ctl_cen = CHARGER_IsCharging();
 800535c:	250f      	movs	r5, #15
 800535e:	197c      	adds	r4, r7, r5
 8005360:	f002 fcd8 	bl	8007d14 <CHARGER_IsCharging>
 8005364:	0003      	movs	r3, r0
 8005366:	7023      	strb	r3, [r4, #0]
        float v_bat = ANALOG_GetBat();
 8005368:	f001 fe8e 	bl	8007088 <ANALOG_GetBat>
 800536c:	1c03      	adds	r3, r0, #0
 800536e:	60bb      	str	r3, [r7, #8]
        uint8_t sta_chg = CHARGER_GetStatus();
 8005370:	1dfc      	adds	r4, r7, #7
 8005372:	f002 fcd9 	bl	8007d28 <CHARGER_GetStatus>
 8005376:	0003      	movs	r3, r0
 8005378:	7023      	strb	r3, [r4, #0]
        cdc_writef("%u %.3f %u\r\n", ctl_cen, (double)v_bat, sta_chg);
 800537a:	197b      	adds	r3, r7, r5
 800537c:	781c      	ldrb	r4, [r3, #0]
 800537e:	68b8      	ldr	r0, [r7, #8]
 8005380:	f7fe faf4 	bl	800396c <__aeabi_f2d>
 8005384:	0002      	movs	r2, r0
 8005386:	000b      	movs	r3, r1
 8005388:	1df9      	adds	r1, r7, #7
 800538a:	7809      	ldrb	r1, [r1, #0]
 800538c:	4816      	ldr	r0, [pc, #88]	@ (80053e8 <service_pending_cmd+0xbc>)
 800538e:	9100      	str	r1, [sp, #0]
 8005390:	0021      	movs	r1, r4
 8005392:	f7ff ff8e 	bl	80052b2 <cdc_writef>
        s_pending_cmd = PENDING_NONE;
 8005396:	4b12      	ldr	r3, [pc, #72]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
        cdc_prompt();
 800539c:	f7ff ffba 	bl	8005314 <cdc_prompt>
        return;
 80053a0:	e01b      	b.n	80053da <service_pending_cmd+0xae>
    }

    if (s_pending_cmd == PENDING_LIGHT)
 80053a2:	4b0f      	ldr	r3, [pc, #60]	@ (80053e0 <service_pending_cmd+0xb4>)
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d117      	bne.n	80053da <service_pending_cmd+0xae>
    {
        float lux = ANALOG_GetLight();
 80053aa:	f001 fe63 	bl	8007074 <ANALOG_GetLight>
 80053ae:	1c03      	adds	r3, r0, #0
 80053b0:	613b      	str	r3, [r7, #16]
        cdc_writef("%.2f\r\n", (double)lux);
 80053b2:	6938      	ldr	r0, [r7, #16]
 80053b4:	f7fe fada 	bl	800396c <__aeabi_f2d>
 80053b8:	0002      	movs	r2, r0
 80053ba:	000b      	movs	r3, r1
 80053bc:	490b      	ldr	r1, [pc, #44]	@ (80053ec <service_pending_cmd+0xc0>)
 80053be:	0008      	movs	r0, r1
 80053c0:	f7ff ff77 	bl	80052b2 <cdc_writef>
        s_pending_cmd = PENDING_NONE;
 80053c4:	4b06      	ldr	r3, [pc, #24]	@ (80053e0 <service_pending_cmd+0xb4>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
        cdc_prompt();
 80053ca:	f7ff ffa3 	bl	8005314 <cdc_prompt>
        return;
 80053ce:	e004      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d0:	46c0      	nop			@ (mov r8, r8)
 80053d2:	e002      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d4:	46c0      	nop			@ (mov r8, r8)
 80053d6:	e000      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d8:	46c0      	nop			@ (mov r8, r8)
    }
}
 80053da:	46bd      	mov	sp, r7
 80053dc:	b006      	add	sp, #24
 80053de:	bdb0      	pop	{r4, r5, r7, pc}
 80053e0:	20000884 	.word	0x20000884
 80053e4:	20000888 	.word	0x20000888
 80053e8:	0802065c 	.word	0x0802065c
 80053ec:	0802066c 	.word	0x0802066c

080053f0 <print_help>:

static void print_help(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
    cdc_write_str(
 80053f4:	4b03      	ldr	r3, [pc, #12]	@ (8005404 <print_help+0x14>)
 80053f6:	0018      	movs	r0, r3
 80053f8:	f7ff ff42 	bl	8005280 <cdc_write_str>
        "  BEEP 1000 50 0.5\r\n"
        "  RTC 25 12 24 08 30\r\n"
        "  ALARM 07 00 30\r\n"
        "  BATTERY RST\r\n"
        "\r\n");
}
 80053fc:	46c0      	nop			@ (mov r8, r8)
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	46c0      	nop			@ (mov r8, r8)
 8005404:	08020674 	.word	0x08020674

08005408 <parse_u8>:

static int parse_u8(const char *s, uint16_t max, uint8_t *out)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	607a      	str	r2, [r7, #4]
 8005412:	230a      	movs	r3, #10
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	1c0a      	adds	r2, r1, #0
 8005418:	801a      	strh	r2, [r3, #0]
    if (!s || !out) return 0;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <parse_u8+0x1e>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <parse_u8+0x22>
 8005426:	2300      	movs	r3, #0
 8005428:	e024      	b.n	8005474 <parse_u8+0x6c>
    char *endp = NULL;
 800542a:	2300      	movs	r3, #0
 800542c:	613b      	str	r3, [r7, #16]
    long v = strtol(s, &endp, 10);
 800542e:	2310      	movs	r3, #16
 8005430:	18f9      	adds	r1, r7, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	220a      	movs	r2, #10
 8005436:	0018      	movs	r0, r3
 8005438:	f016 fb74 	bl	801bb24 <strtol>
 800543c:	0003      	movs	r3, r0
 800543e:	617b      	str	r3, [r7, #20]
    if (endp == s || *endp != '\0') return 0;
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	429a      	cmp	r2, r3
 8005446:	d003      	beq.n	8005450 <parse_u8+0x48>
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <parse_u8+0x4c>
 8005450:	2300      	movs	r3, #0
 8005452:	e00f      	b.n	8005474 <parse_u8+0x6c>
    if (v < 0 || v > (long)max) return 0;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	2b00      	cmp	r3, #0
 8005458:	db05      	blt.n	8005466 <parse_u8+0x5e>
 800545a:	230a      	movs	r3, #10
 800545c:	18fb      	adds	r3, r7, r3
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	429a      	cmp	r2, r3
 8005464:	dd01      	ble.n	800546a <parse_u8+0x62>
 8005466:	2300      	movs	r3, #0
 8005468:	e004      	b.n	8005474 <parse_u8+0x6c>
    *out = (uint8_t)v;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	b2da      	uxtb	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	701a      	strb	r2, [r3, #0]
    return 1;
 8005472:	2301      	movs	r3, #1
}
 8005474:	0018      	movs	r0, r3
 8005476:	46bd      	mov	sp, r7
 8005478:	b006      	add	sp, #24
 800547a:	bd80      	pop	{r7, pc}

0800547c <parse_f32>:

static int parse_f32(const char *s, float min_v, float max_v, float *out)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
    if (!s || !out) return 0;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <parse_f32+0x1a>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <parse_f32+0x1e>
 8005496:	2300      	movs	r3, #0
 8005498:	e026      	b.n	80054e8 <parse_f32+0x6c>
    char *endp = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	613b      	str	r3, [r7, #16]
    float v = strtof(s, &endp);
 800549e:	2310      	movs	r3, #16
 80054a0:	18fa      	adds	r2, r7, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	0011      	movs	r1, r2
 80054a6:	0018      	movs	r0, r3
 80054a8:	f016 fa4e 	bl	801b948 <strtof>
 80054ac:	1c03      	adds	r3, r0, #0
 80054ae:	617b      	str	r3, [r7, #20]
    if (endp == s || *endp != '\0') return 0;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d003      	beq.n	80054c0 <parse_f32+0x44>
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <parse_f32+0x48>
 80054c0:	2300      	movs	r3, #0
 80054c2:	e011      	b.n	80054e8 <parse_f32+0x6c>
    if (v < min_v || v > max_v) return 0;
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	6978      	ldr	r0, [r7, #20]
 80054c8:	f7fb f80a 	bl	80004e0 <__aeabi_fcmplt>
 80054cc:	1e03      	subs	r3, r0, #0
 80054ce:	d105      	bne.n	80054dc <parse_f32+0x60>
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	6978      	ldr	r0, [r7, #20]
 80054d4:	f7fb f818 	bl	8000508 <__aeabi_fcmpgt>
 80054d8:	1e03      	subs	r3, r0, #0
 80054da:	d001      	beq.n	80054e0 <parse_f32+0x64>
 80054dc:	2300      	movs	r3, #0
 80054de:	e003      	b.n	80054e8 <parse_f32+0x6c>
    *out = v;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	601a      	str	r2, [r3, #0]
    return 1;
 80054e6:	2301      	movs	r3, #1
}
 80054e8:	0018      	movs	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b006      	add	sp, #24
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <handle_line>:

static void handle_line(char *line)
{
 80054f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f2:	b0e7      	sub	sp, #412	@ 0x19c
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	60f8      	str	r0, [r7, #12]
    while (*line == ' ' || *line == '\t') line++;
 80054f8:	e002      	b.n	8005500 <handle_line+0x10>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3301      	adds	r3, #1
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b20      	cmp	r3, #32
 8005506:	d0f8      	beq.n	80054fa <handle_line+0xa>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b09      	cmp	r3, #9
 800550e:	d0f4      	beq.n	80054fa <handle_line+0xa>
    if (*line == '\0') return;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <handle_line+0x2c>
 8005518:	f001 f886 	bl	8006628 <handle_line+0x1138>

    /* normalize CRLF */
    size_t n = strlen(line);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	0018      	movs	r0, r3
 8005520:	f7fa fdfc 	bl	800011c <strlen>
 8005524:	0003      	movs	r3, r0
 8005526:	22be      	movs	r2, #190	@ 0xbe
 8005528:	0052      	lsls	r2, r2, #1
 800552a:	2108      	movs	r1, #8
 800552c:	1852      	adds	r2, r2, r1
 800552e:	19d2      	adds	r2, r2, r7
 8005530:	6013      	str	r3, [r2, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005532:	e011      	b.n	8005558 <handle_line+0x68>
        line[--n] = '\0';
 8005534:	22be      	movs	r2, #190	@ 0xbe
 8005536:	0052      	lsls	r2, r2, #1
 8005538:	2008      	movs	r0, #8
 800553a:	1813      	adds	r3, r2, r0
 800553c:	19db      	adds	r3, r3, r7
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3b01      	subs	r3, #1
 8005542:	0011      	movs	r1, r2
 8005544:	1812      	adds	r2, r2, r0
 8005546:	19d2      	adds	r2, r2, r7
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	180b      	adds	r3, r1, r0
 800554e:	19db      	adds	r3, r3, r7
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	18d3      	adds	r3, r2, r3
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005558:	21be      	movs	r1, #190	@ 0xbe
 800555a:	0049      	lsls	r1, r1, #1
 800555c:	2008      	movs	r0, #8
 800555e:	180b      	adds	r3, r1, r0
 8005560:	19db      	adds	r3, r3, r7
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d011      	beq.n	800558c <handle_line+0x9c>
 8005568:	180b      	adds	r3, r1, r0
 800556a:	19db      	adds	r3, r3, r7
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3b01      	subs	r3, #1
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	18d3      	adds	r3, r2, r3
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b0d      	cmp	r3, #13
 8005578:	d0dc      	beq.n	8005534 <handle_line+0x44>
 800557a:	180b      	adds	r3, r1, r0
 800557c:	19db      	adds	r3, r3, r7
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	3b01      	subs	r3, #1
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	18d3      	adds	r3, r2, r3
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	2b0a      	cmp	r3, #10
 800558a:	d0d3      	beq.n	8005534 <handle_line+0x44>

    if (strcmp(line, "ledstatus") == 0)
 800558c:	4ad4      	ldr	r2, [pc, #848]	@ (80058e0 <handle_line+0x3f0>)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	0011      	movs	r1, r2
 8005592:	0018      	movs	r0, r3
 8005594:	f7fa fdb8 	bl	8000108 <strcmp>
 8005598:	1e03      	subs	r3, r0, #0
 800559a:	d112      	bne.n	80055c2 <handle_line+0xd2>
    {
        char buf[80];
        led_hw_status(buf, sizeof(buf));
 800559c:	240c      	movs	r4, #12
 800559e:	2508      	movs	r5, #8
 80055a0:	1963      	adds	r3, r4, r5
 80055a2:	19db      	adds	r3, r3, r7
 80055a4:	2150      	movs	r1, #80	@ 0x50
 80055a6:	0018      	movs	r0, r3
 80055a8:	f002 fc16 	bl	8007dd8 <led_hw_status>
        cdc_write_str(buf);
 80055ac:	1963      	adds	r3, r4, r5
 80055ae:	19db      	adds	r3, r3, r7
 80055b0:	0018      	movs	r0, r3
 80055b2:	f7ff fe65 	bl	8005280 <cdc_write_str>
        cdc_write_str("\r\n");
 80055b6:	4bcb      	ldr	r3, [pc, #812]	@ (80058e4 <handle_line+0x3f4>)
 80055b8:	0018      	movs	r0, r3
 80055ba:	f7ff fe61 	bl	8005280 <cdc_write_str>
 80055be:	f001 f836 	bl	800662e <handle_line+0x113e>
        return;
    }

    if (strcmp(line, "help") == 0)
 80055c2:	4ac9      	ldr	r2, [pc, #804]	@ (80058e8 <handle_line+0x3f8>)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	0011      	movs	r1, r2
 80055c8:	0018      	movs	r0, r3
 80055ca:	f7fa fd9d 	bl	8000108 <strcmp>
 80055ce:	1e03      	subs	r3, r0, #0
 80055d0:	d103      	bne.n	80055da <handle_line+0xea>
    {
        print_help();
 80055d2:	f7ff ff0d 	bl	80053f0 <print_help>
        return;
 80055d6:	f001 f82a 	bl	800662e <handle_line+0x113e>
    }

    if (strcmp(line, "ping") == 0)
 80055da:	4ac4      	ldr	r2, [pc, #784]	@ (80058ec <handle_line+0x3fc>)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	0011      	movs	r1, r2
 80055e0:	0018      	movs	r0, r3
 80055e2:	f7fa fd91 	bl	8000108 <strcmp>
 80055e6:	1e03      	subs	r3, r0, #0
 80055e8:	d105      	bne.n	80055f6 <handle_line+0x106>
    {
        cdc_write_str("pong\r\n");
 80055ea:	4bc1      	ldr	r3, [pc, #772]	@ (80058f0 <handle_line+0x400>)
 80055ec:	0018      	movs	r0, r3
 80055ee:	f7ff fe47 	bl	8005280 <cdc_write_str>
        return;
 80055f2:	f001 f81c 	bl	800662e <handle_line+0x113e>
    }

   ///////////////ovladanie digitalnych LED diod////////////////
    if (strcmp(line, "ledoff") == 0)
 80055f6:	4abf      	ldr	r2, [pc, #764]	@ (80058f4 <handle_line+0x404>)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	0011      	movs	r1, r2
 80055fc:	0018      	movs	r0, r3
 80055fe:	f7fa fd83 	bl	8000108 <strcmp>
 8005602:	1e03      	subs	r3, r0, #0
 8005604:	d10d      	bne.n	8005622 <handle_line+0x132>
    {
        led_set_all_RGBW(0, 0, 0, 0);
 8005606:	2300      	movs	r3, #0
 8005608:	2200      	movs	r2, #0
 800560a:	2100      	movs	r1, #0
 800560c:	2000      	movs	r0, #0
 800560e:	f002 fc57 	bl	8007ec0 <led_set_all_RGBW>
        led_render();
 8005612:	f002 fc8b 	bl	8007f2c <led_render>
        cdc_write_str("OK ledoff\r\n");
 8005616:	4bb8      	ldr	r3, [pc, #736]	@ (80058f8 <handle_line+0x408>)
 8005618:	0018      	movs	r0, r3
 800561a:	f7ff fe31 	bl	8005280 <cdc_write_str>
        return;
 800561e:	f001 f806 	bl	800662e <handle_line+0x113e>
    }

    /* ledon [r g b w] */
    if (strncmp(line, "ledon", 5) == 0)
 8005622:	49b6      	ldr	r1, [pc, #728]	@ (80058fc <handle_line+0x40c>)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2205      	movs	r2, #5
 8005628:	0018      	movs	r0, r3
 800562a:	f017 fb6b 	bl	801cd04 <strncmp>
 800562e:	1e03      	subs	r3, r0, #0
 8005630:	d000      	beq.n	8005634 <handle_line+0x144>
 8005632:	e0b3      	b.n	800579c <handle_line+0x2ac>
    {
        /* default: ledon */
        if (strcmp(line, "ledon") == 0)
 8005634:	4ab1      	ldr	r2, [pc, #708]	@ (80058fc <handle_line+0x40c>)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	0011      	movs	r1, r2
 800563a:	0018      	movs	r0, r3
 800563c:	f7fa fd64 	bl	8000108 <strcmp>
 8005640:	1e03      	subs	r3, r0, #0
 8005642:	d10d      	bne.n	8005660 <handle_line+0x170>
        {
            led_set_all_RGBW(100, 100, 100, 100);
 8005644:	2364      	movs	r3, #100	@ 0x64
 8005646:	2264      	movs	r2, #100	@ 0x64
 8005648:	2164      	movs	r1, #100	@ 0x64
 800564a:	2064      	movs	r0, #100	@ 0x64
 800564c:	f002 fc38 	bl	8007ec0 <led_set_all_RGBW>
            led_render();
 8005650:	f002 fc6c 	bl	8007f2c <led_render>
            cdc_write_str("OK ledon 100 100 100 100\r\n");
 8005654:	4baa      	ldr	r3, [pc, #680]	@ (8005900 <handle_line+0x410>)
 8005656:	0018      	movs	r0, r3
 8005658:	f7ff fe12 	bl	8005280 <cdc_write_str>
            return;
 800565c:	f000 ffe7 	bl	800662e <handle_line+0x113e>
        }

        /* ledon <r> <g> <b> <w> */
        if (strncmp(line, "ledon ", 6) == 0)
 8005660:	49a8      	ldr	r1, [pc, #672]	@ (8005904 <handle_line+0x414>)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2206      	movs	r2, #6
 8005666:	0018      	movs	r0, r3
 8005668:	f017 fb4c 	bl	801cd04 <strncmp>
 800566c:	1e03      	subs	r3, r0, #0
 800566e:	d000      	beq.n	8005672 <handle_line+0x182>
 8005670:	e08b      	b.n	800578a <handle_line+0x29a>
        {
            char *tok = strtok(line, " "); /* ledon */
 8005672:	4aa5      	ldr	r2, [pc, #660]	@ (8005908 <handle_line+0x418>)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	0011      	movs	r1, r2
 8005678:	0018      	movs	r0, r3
 800567a:	f017 fb55 	bl	801cd28 <strtok>
 800567e:	0003      	movs	r3, r0
 8005680:	2284      	movs	r2, #132	@ 0x84
 8005682:	0052      	lsls	r2, r2, #1
 8005684:	2508      	movs	r5, #8
 8005686:	1952      	adds	r2, r2, r5
 8005688:	19d2      	adds	r2, r2, r7
 800568a:	6013      	str	r3, [r2, #0]
            (void)tok;
            char *s_r = strtok(NULL, " ");
 800568c:	4b9e      	ldr	r3, [pc, #632]	@ (8005908 <handle_line+0x418>)
 800568e:	0019      	movs	r1, r3
 8005690:	2000      	movs	r0, #0
 8005692:	f017 fb49 	bl	801cd28 <strtok>
 8005696:	0003      	movs	r3, r0
 8005698:	2186      	movs	r1, #134	@ 0x86
 800569a:	0049      	lsls	r1, r1, #1
 800569c:	187a      	adds	r2, r7, r1
 800569e:	6013      	str	r3, [r2, #0]
            char *s_g = strtok(NULL, " ");
 80056a0:	4b99      	ldr	r3, [pc, #612]	@ (8005908 <handle_line+0x418>)
 80056a2:	0019      	movs	r1, r3
 80056a4:	2000      	movs	r0, #0
 80056a6:	f017 fb3f 	bl	801cd28 <strtok>
 80056aa:	0003      	movs	r3, r0
 80056ac:	2284      	movs	r2, #132	@ 0x84
 80056ae:	0052      	lsls	r2, r2, #1
 80056b0:	18ba      	adds	r2, r7, r2
 80056b2:	6013      	str	r3, [r2, #0]
            char *s_b = strtok(NULL, " ");
 80056b4:	4b94      	ldr	r3, [pc, #592]	@ (8005908 <handle_line+0x418>)
 80056b6:	0019      	movs	r1, r3
 80056b8:	2000      	movs	r0, #0
 80056ba:	f017 fb35 	bl	801cd28 <strtok>
 80056be:	0003      	movs	r3, r0
 80056c0:	24fc      	movs	r4, #252	@ 0xfc
 80056c2:	002e      	movs	r6, r5
 80056c4:	19a0      	adds	r0, r4, r6
 80056c6:	19c2      	adds	r2, r0, r7
 80056c8:	6013      	str	r3, [r2, #0]
            char *s_w = strtok(NULL, " ");
 80056ca:	4b8f      	ldr	r3, [pc, #572]	@ (8005908 <handle_line+0x418>)
 80056cc:	0019      	movs	r1, r3
 80056ce:	2000      	movs	r0, #0
 80056d0:	f017 fb2a 	bl	801cd28 <strtok>
 80056d4:	0003      	movs	r3, r0
 80056d6:	25f8      	movs	r5, #248	@ 0xf8
 80056d8:	19a8      	adds	r0, r5, r6
 80056da:	19c2      	adds	r2, r0, r7
 80056dc:	6013      	str	r3, [r2, #0]

            uint8_t r, g, b, w;
            if (!parse_u8(s_r, 255, &r) ||
 80056de:	23f7      	movs	r3, #247	@ 0xf7
 80056e0:	1998      	adds	r0, r3, r6
 80056e2:	19c2      	adds	r2, r0, r7
 80056e4:	2186      	movs	r1, #134	@ 0x86
 80056e6:	0049      	lsls	r1, r1, #1
 80056e8:	187b      	adds	r3, r7, r1
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	21ff      	movs	r1, #255	@ 0xff
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7ff fe8a 	bl	8005408 <parse_u8>
 80056f4:	1e03      	subs	r3, r0, #0
 80056f6:	d024      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_g, 255, &g) ||
 80056f8:	23f6      	movs	r3, #246	@ 0xf6
 80056fa:	1999      	adds	r1, r3, r6
 80056fc:	19ca      	adds	r2, r1, r7
 80056fe:	2384      	movs	r3, #132	@ 0x84
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	21ff      	movs	r1, #255	@ 0xff
 8005708:	0018      	movs	r0, r3
 800570a:	f7ff fe7d 	bl	8005408 <parse_u8>
 800570e:	1e03      	subs	r3, r0, #0
            if (!parse_u8(s_r, 255, &r) ||
 8005710:	d017      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_b, 255, &b) ||
 8005712:	23f5      	movs	r3, #245	@ 0xf5
 8005714:	199b      	adds	r3, r3, r6
 8005716:	19da      	adds	r2, r3, r7
 8005718:	19a3      	adds	r3, r4, r6
 800571a:	19db      	adds	r3, r3, r7
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	21ff      	movs	r1, #255	@ 0xff
 8005720:	0018      	movs	r0, r3
 8005722:	f7ff fe71 	bl	8005408 <parse_u8>
 8005726:	1e03      	subs	r3, r0, #0
                !parse_u8(s_g, 255, &g) ||
 8005728:	d00b      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_w, 255, &w))
 800572a:	23f4      	movs	r3, #244	@ 0xf4
 800572c:	199b      	adds	r3, r3, r6
 800572e:	19da      	adds	r2, r3, r7
 8005730:	19ab      	adds	r3, r5, r6
 8005732:	19db      	adds	r3, r3, r7
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	21ff      	movs	r1, #255	@ 0xff
 8005738:	0018      	movs	r0, r3
 800573a:	f7ff fe65 	bl	8005408 <parse_u8>
 800573e:	1e03      	subs	r3, r0, #0
                !parse_u8(s_b, 255, &b) ||
 8005740:	d108      	bne.n	8005754 <handle_line+0x264>
            {
                dbg_led_blink(1);
 8005742:	2001      	movs	r0, #1
 8005744:	f7ff fd58 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR usage: ledon <r> <g> <b> <w> (0..255)\r\n");
 8005748:	4b70      	ldr	r3, [pc, #448]	@ (800590c <handle_line+0x41c>)
 800574a:	0018      	movs	r0, r3
 800574c:	f7ff fd98 	bl	8005280 <cdc_write_str>
                return;
 8005750:	f000 ff6d 	bl	800662e <handle_line+0x113e>
            }

            led_set_all_RGBW(r, g, b, w);
 8005754:	23f7      	movs	r3, #247	@ 0xf7
 8005756:	2408      	movs	r4, #8
 8005758:	191b      	adds	r3, r3, r4
 800575a:	19db      	adds	r3, r3, r7
 800575c:	7818      	ldrb	r0, [r3, #0]
 800575e:	23f6      	movs	r3, #246	@ 0xf6
 8005760:	191b      	adds	r3, r3, r4
 8005762:	19db      	adds	r3, r3, r7
 8005764:	7819      	ldrb	r1, [r3, #0]
 8005766:	23f5      	movs	r3, #245	@ 0xf5
 8005768:	191b      	adds	r3, r3, r4
 800576a:	19db      	adds	r3, r3, r7
 800576c:	781a      	ldrb	r2, [r3, #0]
 800576e:	23f4      	movs	r3, #244	@ 0xf4
 8005770:	191b      	adds	r3, r3, r4
 8005772:	19db      	adds	r3, r3, r7
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	f002 fba3 	bl	8007ec0 <led_set_all_RGBW>
            led_render();
 800577a:	f002 fbd7 	bl	8007f2c <led_render>
            cdc_write_str("OK\r\n");
 800577e:	4b64      	ldr	r3, [pc, #400]	@ (8005910 <handle_line+0x420>)
 8005780:	0018      	movs	r0, r3
 8005782:	f7ff fd7d 	bl	8005280 <cdc_write_str>
            return;
 8005786:	f000 ff52 	bl	800662e <handle_line+0x113e>
        }

        dbg_led_blink(1);
 800578a:	2001      	movs	r0, #1
 800578c:	f7ff fd34 	bl	80051f8 <dbg_led_blink>
        cdc_write_str("ERR usage: ledon [r g b w]\r\n");
 8005790:	4b60      	ldr	r3, [pc, #384]	@ (8005914 <handle_line+0x424>)
 8005792:	0018      	movs	r0, r3
 8005794:	f7ff fd74 	bl	8005280 <cdc_write_str>
        return;
 8005798:	f000 ff49 	bl	800662e <handle_line+0x113e>
    }

    /* led <n> <r> <g> <b> <w> */
    if (strncmp(line, "led ", 4) == 0)
 800579c:	495e      	ldr	r1, [pc, #376]	@ (8005918 <handle_line+0x428>)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2204      	movs	r2, #4
 80057a2:	0018      	movs	r0, r3
 80057a4:	f017 faae 	bl	801cd04 <strncmp>
 80057a8:	1e03      	subs	r3, r0, #0
 80057aa:	d000      	beq.n	80057ae <handle_line+0x2be>
 80057ac:	e0dc      	b.n	8005968 <handle_line+0x478>
    {
        char *tok = strtok(line, " "); /* led */
 80057ae:	4a56      	ldr	r2, [pc, #344]	@ (8005908 <handle_line+0x418>)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	0011      	movs	r1, r2
 80057b4:	0018      	movs	r0, r3
 80057b6:	f017 fab7 	bl	801cd28 <strtok>
 80057ba:	0003      	movs	r3, r0
 80057bc:	2290      	movs	r2, #144	@ 0x90
 80057be:	0052      	lsls	r2, r2, #1
 80057c0:	2608      	movs	r6, #8
 80057c2:	1992      	adds	r2, r2, r6
 80057c4:	19d2      	adds	r2, r2, r7
 80057c6:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_idx = strtok(NULL, " ");
 80057c8:	4b4f      	ldr	r3, [pc, #316]	@ (8005908 <handle_line+0x418>)
 80057ca:	0019      	movs	r1, r3
 80057cc:	2000      	movs	r0, #0
 80057ce:	f017 faab 	bl	801cd28 <strtok>
 80057d2:	0003      	movs	r3, r0
 80057d4:	248e      	movs	r4, #142	@ 0x8e
 80057d6:	0064      	lsls	r4, r4, #1
 80057d8:	19a2      	adds	r2, r4, r6
 80057da:	19d2      	adds	r2, r2, r7
 80057dc:	6013      	str	r3, [r2, #0]
        char *s_r   = strtok(NULL, " ");
 80057de:	4b4a      	ldr	r3, [pc, #296]	@ (8005908 <handle_line+0x418>)
 80057e0:	0019      	movs	r1, r3
 80057e2:	2000      	movs	r0, #0
 80057e4:	f017 faa0 	bl	801cd28 <strtok>
 80057e8:	0003      	movs	r3, r0
 80057ea:	258c      	movs	r5, #140	@ 0x8c
 80057ec:	006d      	lsls	r5, r5, #1
 80057ee:	19aa      	adds	r2, r5, r6
 80057f0:	19d2      	adds	r2, r2, r7
 80057f2:	6013      	str	r3, [r2, #0]
        char *s_g   = strtok(NULL, " ");
 80057f4:	4b44      	ldr	r3, [pc, #272]	@ (8005908 <handle_line+0x418>)
 80057f6:	0019      	movs	r1, r3
 80057f8:	2000      	movs	r0, #0
 80057fa:	f017 fa95 	bl	801cd28 <strtok>
 80057fe:	0003      	movs	r3, r0
 8005800:	268a      	movs	r6, #138	@ 0x8a
 8005802:	0076      	lsls	r6, r6, #1
 8005804:	2108      	movs	r1, #8
 8005806:	1870      	adds	r0, r6, r1
 8005808:	19c2      	adds	r2, r0, r7
 800580a:	6013      	str	r3, [r2, #0]
        char *s_b   = strtok(NULL, " ");
 800580c:	4b3e      	ldr	r3, [pc, #248]	@ (8005908 <handle_line+0x418>)
 800580e:	0019      	movs	r1, r3
 8005810:	2000      	movs	r0, #0
 8005812:	f017 fa89 	bl	801cd28 <strtok>
 8005816:	0003      	movs	r3, r0
 8005818:	2288      	movs	r2, #136	@ 0x88
 800581a:	0052      	lsls	r2, r2, #1
 800581c:	2108      	movs	r1, #8
 800581e:	1850      	adds	r0, r2, r1
 8005820:	19c1      	adds	r1, r0, r7
 8005822:	600b      	str	r3, [r1, #0]
        char *s_w   = strtok(NULL, " ");
 8005824:	4b38      	ldr	r3, [pc, #224]	@ (8005908 <handle_line+0x418>)
 8005826:	0019      	movs	r1, r3
 8005828:	2000      	movs	r0, #0
 800582a:	f017 fa7d 	bl	801cd28 <strtok>
 800582e:	0003      	movs	r3, r0
 8005830:	2186      	movs	r1, #134	@ 0x86
 8005832:	0049      	lsls	r1, r1, #1
 8005834:	2208      	movs	r2, #8
 8005836:	1889      	adds	r1, r1, r2
 8005838:	19c8      	adds	r0, r1, r7
 800583a:	6003      	str	r3, [r0, #0]

        uint8_t idx, r, g, b, w;
        if (!parse_u8(s_idx, 30, &idx) || idx == 0 ||
 800583c:	20f3      	movs	r0, #243	@ 0xf3
 800583e:	0013      	movs	r3, r2
 8005840:	18c2      	adds	r2, r0, r3
 8005842:	19d2      	adds	r2, r2, r7
 8005844:	18e1      	adds	r1, r4, r3
 8005846:	19cc      	adds	r4, r1, r7
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	211e      	movs	r1, #30
 800584c:	0018      	movs	r0, r3
 800584e:	f7ff fddb 	bl	8005408 <parse_u8>
 8005852:	1e03      	subs	r3, r0, #0
 8005854:	d03a      	beq.n	80058cc <handle_line+0x3dc>
 8005856:	20f3      	movs	r0, #243	@ 0xf3
 8005858:	2408      	movs	r4, #8
 800585a:	1903      	adds	r3, r0, r4
 800585c:	19db      	adds	r3, r3, r7
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d033      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_r, 255, &r) ||
 8005864:	20f2      	movs	r0, #242	@ 0xf2
 8005866:	1903      	adds	r3, r0, r4
 8005868:	19da      	adds	r2, r3, r7
 800586a:	192b      	adds	r3, r5, r4
 800586c:	19d8      	adds	r0, r3, r7
 800586e:	6803      	ldr	r3, [r0, #0]
 8005870:	21ff      	movs	r1, #255	@ 0xff
 8005872:	0018      	movs	r0, r3
 8005874:	f7ff fdc8 	bl	8005408 <parse_u8>
 8005878:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_idx, 30, &idx) || idx == 0 ||
 800587a:	d027      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_g, 255, &g) ||
 800587c:	20f1      	movs	r0, #241	@ 0xf1
 800587e:	1903      	adds	r3, r0, r4
 8005880:	19da      	adds	r2, r3, r7
 8005882:	1933      	adds	r3, r6, r4
 8005884:	19d8      	adds	r0, r3, r7
 8005886:	6803      	ldr	r3, [r0, #0]
 8005888:	21ff      	movs	r1, #255	@ 0xff
 800588a:	0018      	movs	r0, r3
 800588c:	f7ff fdbc 	bl	8005408 <parse_u8>
 8005890:	1e03      	subs	r3, r0, #0
            !parse_u8(s_r, 255, &r) ||
 8005892:	d01b      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_b, 255, &b) ||
 8005894:	20f0      	movs	r0, #240	@ 0xf0
 8005896:	1903      	adds	r3, r0, r4
 8005898:	19da      	adds	r2, r3, r7
 800589a:	2388      	movs	r3, #136	@ 0x88
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	191b      	adds	r3, r3, r4
 80058a0:	19db      	adds	r3, r3, r7
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	21ff      	movs	r1, #255	@ 0xff
 80058a6:	0018      	movs	r0, r3
 80058a8:	f7ff fdae 	bl	8005408 <parse_u8>
 80058ac:	1e03      	subs	r3, r0, #0
            !parse_u8(s_g, 255, &g) ||
 80058ae:	d00d      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_w, 255, &w))
 80058b0:	23ef      	movs	r3, #239	@ 0xef
 80058b2:	191b      	adds	r3, r3, r4
 80058b4:	19da      	adds	r2, r3, r7
 80058b6:	2186      	movs	r1, #134	@ 0x86
 80058b8:	0049      	lsls	r1, r1, #1
 80058ba:	190b      	adds	r3, r1, r4
 80058bc:	19db      	adds	r3, r3, r7
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	21ff      	movs	r1, #255	@ 0xff
 80058c2:	0018      	movs	r0, r3
 80058c4:	f7ff fda0 	bl	8005408 <parse_u8>
 80058c8:	1e03      	subs	r3, r0, #0
            !parse_u8(s_b, 255, &b) ||
 80058ca:	d129      	bne.n	8005920 <handle_line+0x430>
        {
            dbg_led_blink(1);
 80058cc:	2001      	movs	r0, #1
 80058ce:	f7ff fc93 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: led <1-30> <r> <g> <b> <w> (0..255)\r\n");
 80058d2:	4b12      	ldr	r3, [pc, #72]	@ (800591c <handle_line+0x42c>)
 80058d4:	0018      	movs	r0, r3
 80058d6:	f7ff fcd3 	bl	8005280 <cdc_write_str>
            return;
 80058da:	f000 fea8 	bl	800662e <handle_line+0x113e>
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	08020b40 	.word	0x08020b40
 80058e4:	08020b4c 	.word	0x08020b4c
 80058e8:	08020b50 	.word	0x08020b50
 80058ec:	08020b58 	.word	0x08020b58
 80058f0:	08020b60 	.word	0x08020b60
 80058f4:	08020b68 	.word	0x08020b68
 80058f8:	08020b70 	.word	0x08020b70
 80058fc:	08020b7c 	.word	0x08020b7c
 8005900:	08020b84 	.word	0x08020b84
 8005904:	08020ba0 	.word	0x08020ba0
 8005908:	08020ba8 	.word	0x08020ba8
 800590c:	08020bac 	.word	0x08020bac
 8005910:	08020bd8 	.word	0x08020bd8
 8005914:	08020be0 	.word	0x08020be0
 8005918:	08020c00 	.word	0x08020c00
 800591c:	08020c08 	.word	0x08020c08
        }

        /* Convert from 1-based to 0-based index */
        led_set_RGBW(idx - 1, r, g, b, w);
 8005920:	23f3      	movs	r3, #243	@ 0xf3
 8005922:	2208      	movs	r2, #8
 8005924:	189b      	adds	r3, r3, r2
 8005926:	19db      	adds	r3, r3, r7
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	3b01      	subs	r3, #1
 800592c:	b2d8      	uxtb	r0, r3
 800592e:	23f2      	movs	r3, #242	@ 0xf2
 8005930:	0015      	movs	r5, r2
 8005932:	195b      	adds	r3, r3, r5
 8005934:	19db      	adds	r3, r3, r7
 8005936:	7819      	ldrb	r1, [r3, #0]
 8005938:	23f1      	movs	r3, #241	@ 0xf1
 800593a:	195b      	adds	r3, r3, r5
 800593c:	19db      	adds	r3, r3, r7
 800593e:	781a      	ldrb	r2, [r3, #0]
 8005940:	23f0      	movs	r3, #240	@ 0xf0
 8005942:	195b      	adds	r3, r3, r5
 8005944:	19db      	adds	r3, r3, r7
 8005946:	781c      	ldrb	r4, [r3, #0]
 8005948:	23ef      	movs	r3, #239	@ 0xef
 800594a:	195b      	adds	r3, r3, r5
 800594c:	19db      	adds	r3, r3, r7
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	0023      	movs	r3, r4
 8005954:	f002 fa76 	bl	8007e44 <led_set_RGBW>
        led_render();
 8005958:	f002 fae8 	bl	8007f2c <led_render>
        cdc_write_str("OK\r\n");
 800595c:	4bdd      	ldr	r3, [pc, #884]	@ (8005cd4 <handle_line+0x7e4>)
 800595e:	0018      	movs	r0, r3
 8005960:	f7ff fc8e 	bl	8005280 <cdc_write_str>
        return;
 8005964:	f000 fe63 	bl	800662e <handle_line+0x113e>
    }
    ///////////////////////////tlakomer BME280///////////////////////////////
       if (strcmp(line, "temperature") == 0)
 8005968:	4adb      	ldr	r2, [pc, #876]	@ (8005cd8 <handle_line+0x7e8>)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	0011      	movs	r1, r2
 800596e:	0018      	movs	r0, r3
 8005970:	f7fa fbca 	bl	8000108 <strcmp>
 8005974:	1e03      	subs	r3, r0, #0
 8005976:	d123      	bne.n	80059c0 <handle_line+0x4d0>
       {
    	   float t = 0.0f;
 8005978:	2300      	movs	r3, #0
 800597a:	24e8      	movs	r4, #232	@ 0xe8
 800597c:	2508      	movs	r5, #8
 800597e:	1962      	adds	r2, r4, r5
 8005980:	19d2      	adds	r2, r2, r7
 8005982:	6013      	str	r3, [r2, #0]
           if (T(&t) == HAL_OK) cdc_writef("%.2f\r\n", (double)t);
 8005984:	1963      	adds	r3, r4, r5
 8005986:	19db      	adds	r3, r3, r7
 8005988:	0018      	movs	r0, r3
 800598a:	f001 fc2f 	bl	80071ec <T>
 800598e:	1e03      	subs	r3, r0, #0
 8005990:	d10d      	bne.n	80059ae <handle_line+0x4be>
 8005992:	1963      	adds	r3, r4, r5
 8005994:	19db      	adds	r3, r3, r7
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	1c18      	adds	r0, r3, #0
 800599a:	f7fd ffe7 	bl	800396c <__aeabi_f2d>
 800599e:	0002      	movs	r2, r0
 80059a0:	000b      	movs	r3, r1
 80059a2:	49ce      	ldr	r1, [pc, #824]	@ (8005cdc <handle_line+0x7ec>)
 80059a4:	0008      	movs	r0, r1
 80059a6:	f7ff fc84 	bl	80052b2 <cdc_writef>
 80059aa:	f000 fe40 	bl	800662e <handle_line+0x113e>
           else { dbg_led_blink(1); cdc_write_str("ERR temperature\r\n"); }
 80059ae:	2001      	movs	r0, #1
 80059b0:	f7ff fc22 	bl	80051f8 <dbg_led_blink>
 80059b4:	4bca      	ldr	r3, [pc, #808]	@ (8005ce0 <handle_line+0x7f0>)
 80059b6:	0018      	movs	r0, r3
 80059b8:	f7ff fc62 	bl	8005280 <cdc_write_str>
 80059bc:	f000 fe37 	bl	800662e <handle_line+0x113e>
           return;
       }

       if (strcmp(line, "pressure") == 0)
 80059c0:	4ac8      	ldr	r2, [pc, #800]	@ (8005ce4 <handle_line+0x7f4>)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	0011      	movs	r1, r2
 80059c6:	0018      	movs	r0, r3
 80059c8:	f7fa fb9e 	bl	8000108 <strcmp>
 80059cc:	1e03      	subs	r3, r0, #0
 80059ce:	d123      	bne.n	8005a18 <handle_line+0x528>
       {
    	   float p = 0.0f;
 80059d0:	2300      	movs	r3, #0
 80059d2:	24e4      	movs	r4, #228	@ 0xe4
 80059d4:	2508      	movs	r5, #8
 80059d6:	1962      	adds	r2, r4, r5
 80059d8:	19d2      	adds	r2, r2, r7
 80059da:	6013      	str	r3, [r2, #0]
           if (P(&p) == HAL_OK) cdc_writef("%.2f\r\n", (double)p);  // driver vraj vracia hPa
 80059dc:	1963      	adds	r3, r4, r5
 80059de:	19db      	adds	r3, r3, r7
 80059e0:	0018      	movs	r0, r3
 80059e2:	f001 fc2f 	bl	8007244 <P>
 80059e6:	1e03      	subs	r3, r0, #0
 80059e8:	d10d      	bne.n	8005a06 <handle_line+0x516>
 80059ea:	1963      	adds	r3, r4, r5
 80059ec:	19db      	adds	r3, r3, r7
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	1c18      	adds	r0, r3, #0
 80059f2:	f7fd ffbb 	bl	800396c <__aeabi_f2d>
 80059f6:	0002      	movs	r2, r0
 80059f8:	000b      	movs	r3, r1
 80059fa:	49b8      	ldr	r1, [pc, #736]	@ (8005cdc <handle_line+0x7ec>)
 80059fc:	0008      	movs	r0, r1
 80059fe:	f7ff fc58 	bl	80052b2 <cdc_writef>
 8005a02:	f000 fe14 	bl	800662e <handle_line+0x113e>
           else { dbg_led_blink(1); cdc_write_str("ERR pressure\r\n"); }
 8005a06:	2001      	movs	r0, #1
 8005a08:	f7ff fbf6 	bl	80051f8 <dbg_led_blink>
 8005a0c:	4bb6      	ldr	r3, [pc, #728]	@ (8005ce8 <handle_line+0x7f8>)
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f7ff fc36 	bl	8005280 <cdc_write_str>
 8005a14:	f000 fe0b 	bl	800662e <handle_line+0x113e>
           return;
       }

       if (strcmp(line, "humidity") == 0)
 8005a18:	4ab4      	ldr	r2, [pc, #720]	@ (8005cec <handle_line+0x7fc>)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	0011      	movs	r1, r2
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f7fa fb72 	bl	8000108 <strcmp>
 8005a24:	1e03      	subs	r3, r0, #0
 8005a26:	d123      	bne.n	8005a70 <handle_line+0x580>
       {
    	   float h = 0.0f;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	24e0      	movs	r4, #224	@ 0xe0
 8005a2c:	2508      	movs	r5, #8
 8005a2e:	1962      	adds	r2, r4, r5
 8005a30:	19d2      	adds	r2, r2, r7
 8005a32:	6013      	str	r3, [r2, #0]
           if (RH(&h) == HAL_OK) cdc_writef("%.2f\r\n", (double)h);
 8005a34:	1963      	adds	r3, r4, r5
 8005a36:	19db      	adds	r3, r3, r7
 8005a38:	0018      	movs	r0, r3
 8005a3a:	f001 fbab 	bl	8007194 <RH>
 8005a3e:	1e03      	subs	r3, r0, #0
 8005a40:	d10d      	bne.n	8005a5e <handle_line+0x56e>
 8005a42:	1963      	adds	r3, r4, r5
 8005a44:	19db      	adds	r3, r3, r7
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	1c18      	adds	r0, r3, #0
 8005a4a:	f7fd ff8f 	bl	800396c <__aeabi_f2d>
 8005a4e:	0002      	movs	r2, r0
 8005a50:	000b      	movs	r3, r1
 8005a52:	49a2      	ldr	r1, [pc, #648]	@ (8005cdc <handle_line+0x7ec>)
 8005a54:	0008      	movs	r0, r1
 8005a56:	f7ff fc2c 	bl	80052b2 <cdc_writef>
 8005a5a:	f000 fde8 	bl	800662e <handle_line+0x113e>
           else { dbg_led_blink(1); cdc_write_str("ERR humidity\r\n"); }
 8005a5e:	2001      	movs	r0, #1
 8005a60:	f7ff fbca 	bl	80051f8 <dbg_led_blink>
 8005a64:	4ba2      	ldr	r3, [pc, #648]	@ (8005cf0 <handle_line+0x800>)
 8005a66:	0018      	movs	r0, r3
 8005a68:	f7ff fc0a 	bl	8005280 <cdc_write_str>
 8005a6c:	f000 fddf 	bl	800662e <handle_line+0x113e>
           return;
       }

       if (strcmp(line, "bme280") == 0)
 8005a70:	4aa0      	ldr	r2, [pc, #640]	@ (8005cf4 <handle_line+0x804>)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	0011      	movs	r1, r2
 8005a76:	0018      	movs	r0, r3
 8005a78:	f7fa fb46 	bl	8000108 <strcmp>
 8005a7c:	1e03      	subs	r3, r0, #0
 8005a7e:	d137      	bne.n	8005af0 <handle_line+0x600>
       {
    	   BME280_Data_t d;
           if (BME280(&d) == HAL_OK)
 8005a80:	24d4      	movs	r4, #212	@ 0xd4
 8005a82:	2508      	movs	r5, #8
 8005a84:	1963      	adds	r3, r4, r5
 8005a86:	19db      	adds	r3, r3, r7
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f001 fc07 	bl	800729c <BME280>
 8005a8e:	1e03      	subs	r3, r0, #0
 8005a90:	d125      	bne.n	8005ade <handle_line+0x5ee>
           {
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005a92:	1963      	adds	r3, r4, r5
 8005a94:	19db      	adds	r3, r3, r7
 8005a96:	681b      	ldr	r3, [r3, #0]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005a98:	1c18      	adds	r0, r3, #0
 8005a9a:	f7fd ff67 	bl	800396c <__aeabi_f2d>
 8005a9e:	6038      	str	r0, [r7, #0]
 8005aa0:	6079      	str	r1, [r7, #4]
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005aa2:	0026      	movs	r6, r4
 8005aa4:	1962      	adds	r2, r4, r5
 8005aa6:	19d3      	adds	r3, r2, r7
 8005aa8:	685b      	ldr	r3, [r3, #4]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005aaa:	1c18      	adds	r0, r3, #0
 8005aac:	f7fd ff5e 	bl	800396c <__aeabi_f2d>
 8005ab0:	0004      	movs	r4, r0
 8005ab2:	000d      	movs	r5, r1
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005ab4:	2308      	movs	r3, #8
 8005ab6:	18f3      	adds	r3, r6, r3
 8005ab8:	19db      	adds	r3, r3, r7
 8005aba:	689b      	ldr	r3, [r3, #8]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005abc:	1c18      	adds	r0, r3, #0
 8005abe:	f7fd ff55 	bl	800396c <__aeabi_f2d>
 8005ac2:	0002      	movs	r2, r0
 8005ac4:	000b      	movs	r3, r1
 8005ac6:	498c      	ldr	r1, [pc, #560]	@ (8005cf8 <handle_line+0x808>)
 8005ac8:	9202      	str	r2, [sp, #8]
 8005aca:	9303      	str	r3, [sp, #12]
 8005acc:	9400      	str	r4, [sp, #0]
 8005ace:	9501      	str	r5, [sp, #4]
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	0008      	movs	r0, r1
 8005ad6:	f7ff fbec 	bl	80052b2 <cdc_writef>
 8005ada:	f000 fda8 	bl	800662e <handle_line+0x113e>
           }
           else
           {
               dbg_led_blink(1);
 8005ade:	2001      	movs	r0, #1
 8005ae0:	f7ff fb8a 	bl	80051f8 <dbg_led_blink>
               cdc_write_str("ERR bme280\r\n");
 8005ae4:	4b85      	ldr	r3, [pc, #532]	@ (8005cfc <handle_line+0x80c>)
 8005ae6:	0018      	movs	r0, r3
 8005ae8:	f7ff fbca 	bl	8005280 <cdc_write_str>
 8005aec:	f000 fd9f 	bl	800662e <handle_line+0x113e>
           }
           return;
       }
    
    if (strcmp(line, "audio") == 0)
 8005af0:	4a83      	ldr	r2, [pc, #524]	@ (8005d00 <handle_line+0x810>)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	0011      	movs	r1, r2
 8005af6:	0018      	movs	r0, r3
 8005af8:	f7fa fb06 	bl	8000108 <strcmp>
 8005afc:	1e03      	subs	r3, r0, #0
 8005afe:	d000      	beq.n	8005b02 <handle_line+0x612>
 8005b00:	e139      	b.n	8005d76 <handle_line+0x886>
    {
        float dbfs = 0.0f;
 8005b02:	2300      	movs	r3, #0
 8005b04:	21d0      	movs	r1, #208	@ 0xd0
 8005b06:	2608      	movs	r6, #8
 8005b08:	198a      	adds	r2, r1, r6
 8005b0a:	19d2      	adds	r2, r2, r7
 8005b0c:	6013      	str	r3, [r2, #0]
        float rms  = 0.0f;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	22cc      	movs	r2, #204	@ 0xcc
 8005b12:	1990      	adds	r0, r2, r6
 8005b14:	19c0      	adds	r0, r0, r7
 8005b16:	6003      	str	r3, [r0, #0]
        mic_err_t e = MIC_GetLast50ms(&dbfs, &rms);
 8005b18:	2596      	movs	r5, #150	@ 0x96
 8005b1a:	006d      	lsls	r5, r5, #1
 8005b1c:	19ab      	adds	r3, r5, r6
 8005b1e:	19dc      	adds	r4, r3, r7
 8005b20:	1993      	adds	r3, r2, r6
 8005b22:	19da      	adds	r2, r3, r7
 8005b24:	198b      	adds	r3, r1, r6
 8005b26:	19db      	adds	r3, r3, r7
 8005b28:	0011      	movs	r1, r2
 8005b2a:	0018      	movs	r0, r3
 8005b2c:	f002 ffe8 	bl	8008b00 <MIC_GetLast50ms>
 8005b30:	0003      	movs	r3, r0
 8005b32:	7023      	strb	r3, [r4, #0]

        if (e != MIC_ERR_OK)
 8005b34:	19ab      	adds	r3, r5, r6
 8005b36:	19db      	adds	r3, r3, r7
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	b25b      	sxtb	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d100      	bne.n	8005b42 <handle_line+0x652>
 8005b40:	e0fc      	b.n	8005d3c <handle_line+0x84c>
        {
            /*
             * Poda zadania: ak je detekovan niektor chybov stav,
             * vyp debug sprvu NAMIETO dt.
             */
            switch (e)
 8005b42:	19ab      	adds	r3, r5, r6
 8005b44:	19db      	adds	r3, r3, r7
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	b25b      	sxtb	r3, r3
 8005b4a:	3308      	adds	r3, #8
 8005b4c:	2b07      	cmp	r3, #7
 8005b4e:	d82c      	bhi.n	8005baa <handle_line+0x6ba>
 8005b50:	009a      	lsls	r2, r3, #2
 8005b52:	4b6c      	ldr	r3, [pc, #432]	@ (8005d04 <handle_line+0x814>)
 8005b54:	18d3      	adds	r3, r2, r3
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	469f      	mov	pc, r3
            {
                case MIC_ERR_NOT_INIT:
                    cdc_write_str("ERR mic: not init\r\n");
 8005b5a:	4b6b      	ldr	r3, [pc, #428]	@ (8005d08 <handle_line+0x818>)
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	f7ff fb8f 	bl	8005280 <cdc_write_str>
                    break;
 8005b62:	e027      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SPI_NOT_READY:
                    cdc_write_str("ERR mic: SPI not READY (busy)\r\n");
 8005b64:	4b69      	ldr	r3, [pc, #420]	@ (8005d0c <handle_line+0x81c>)
 8005b66:	0018      	movs	r0, r3
 8005b68:	f7ff fb8a 	bl	8005280 <cdc_write_str>
                    break;
 8005b6c:	e022      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_START_DMA:
                    cdc_write_str("ERR mic: failed to start SPI DMA\r\n");
 8005b6e:	4b68      	ldr	r3, [pc, #416]	@ (8005d10 <handle_line+0x820>)
 8005b70:	0018      	movs	r0, r3
 8005b72:	f7ff fb85 	bl	8005280 <cdc_write_str>
                    break;
 8005b76:	e01d      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_TIMEOUT:
                    cdc_write_str("ERR mic: timeout / measuring... try again\r\n");
 8005b78:	4b66      	ldr	r3, [pc, #408]	@ (8005d14 <handle_line+0x824>)
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f7ff fb80 	bl	8005280 <cdc_write_str>
                    break;
 8005b80:	e018      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SPI_ERROR:
                    cdc_write_str("ERR mic: SPI error\r\n");
 8005b82:	4b65      	ldr	r3, [pc, #404]	@ (8005d18 <handle_line+0x828>)
 8005b84:	0018      	movs	r0, r3
 8005b86:	f7ff fb7b 	bl	8005280 <cdc_write_str>
                    break;
 8005b8a:	e013      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_DMA_NO_WRITE:
                    cdc_write_str("ERR mic: DMA complete but no data written (buffer unchanged)\r\n");
 8005b8c:	4b63      	ldr	r3, [pc, #396]	@ (8005d1c <handle_line+0x82c>)
 8005b8e:	0018      	movs	r0, r3
 8005b90:	f7ff fb76 	bl	8005280 <cdc_write_str>
                    break;
 8005b94:	e00e      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_DATA_STUCK:
                    cdc_write_str("ERR mic: PDM DATA stuck (constant / no transitions)\r\n");
 8005b96:	4b62      	ldr	r3, [pc, #392]	@ (8005d20 <handle_line+0x830>)
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f7ff fb71 	bl	8005280 <cdc_write_str>
                    break;
 8005b9e:	e009      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SIGNAL_SATURATED:
                    cdc_write_str("ERR mic: signal saturated (RMS/PEAK ~ 1.0)\r\n");
 8005ba0:	4b60      	ldr	r3, [pc, #384]	@ (8005d24 <handle_line+0x834>)
 8005ba2:	0018      	movs	r0, r3
 8005ba4:	f7ff fb6c 	bl	8005280 <cdc_write_str>
                    break;
 8005ba8:	e004      	b.n	8005bb4 <handle_line+0x6c4>
                default:
                    cdc_write_str("ERR mic: unknown\r\n");
 8005baa:	4b5f      	ldr	r3, [pc, #380]	@ (8005d28 <handle_line+0x838>)
 8005bac:	0018      	movs	r0, r3
 8005bae:	f7ff fb67 	bl	8005280 <cdc_write_str>
                    break;
 8005bb2:	46c0      	nop			@ (mov r8, r8)

            /*
             * Automatick dump DMA: len pri typickch chybch "0x0000 / 0xFFFF / stuck".
             * Toto nahrdza samostatn prkaz audiodump.
             */
            if (e == MIC_ERR_DATA_STUCK || e == MIC_ERR_SIGNAL_SATURATED)
 8005bb4:	2296      	movs	r2, #150	@ 0x96
 8005bb6:	0052      	lsls	r2, r2, #1
 8005bb8:	2108      	movs	r1, #8
 8005bba:	1853      	adds	r3, r2, r1
 8005bbc:	19db      	adds	r3, r3, r7
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	b25b      	sxtb	r3, r3
 8005bc2:	3307      	adds	r3, #7
 8005bc4:	d007      	beq.n	8005bd6 <handle_line+0x6e6>
 8005bc6:	1853      	adds	r3, r2, r1
 8005bc8:	19db      	adds	r3, r3, r7
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	b25b      	sxtb	r3, r3
 8005bce:	3308      	adds	r3, #8
 8005bd0:	d001      	beq.n	8005bd6 <handle_line+0x6e6>
 8005bd2:	f000 fd2b 	bl	800662c <handle_line+0x113c>
            {
                uint32_t words = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	24c8      	movs	r4, #200	@ 0xc8
 8005bda:	2508      	movs	r5, #8
 8005bdc:	1962      	adds	r2, r4, r5
 8005bde:	19d2      	adds	r2, r2, r7
 8005be0:	6013      	str	r3, [r2, #0]
                const uint16_t *p = MIC_DebugLastDmaBuf(&words);
 8005be2:	1963      	adds	r3, r4, r5
 8005be4:	19db      	adds	r3, r3, r7
 8005be6:	0018      	movs	r0, r3
 8005be8:	f002 fa2a 	bl	8008040 <MIC_DebugLastDmaBuf>
 8005bec:	0003      	movs	r3, r0
 8005bee:	2294      	movs	r2, #148	@ 0x94
 8005bf0:	0052      	lsls	r2, r2, #1
 8005bf2:	0028      	movs	r0, r5
 8005bf4:	1811      	adds	r1, r2, r0
 8005bf6:	19c9      	adds	r1, r1, r7
 8005bf8:	600b      	str	r3, [r1, #0]
                if (p != NULL && words > 0)
 8005bfa:	0001      	movs	r1, r0
 8005bfc:	1853      	adds	r3, r2, r1
 8005bfe:	19db      	adds	r3, r3, r7
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <handle_line+0x71a>
 8005c06:	f000 fd11 	bl	800662c <handle_line+0x113c>
 8005c0a:	000a      	movs	r2, r1
 8005c0c:	18a3      	adds	r3, r4, r2
 8005c0e:	19db      	adds	r3, r3, r7
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <handle_line+0x72a>
 8005c16:	f000 fd09 	bl	800662c <handle_line+0x113c>
                {
                    uint32_t nwords = (words < 16u) ? words : 16u;
 8005c1a:	18a3      	adds	r3, r4, r2
 8005c1c:	19db      	adds	r3, r3, r7
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d900      	bls.n	8005c26 <handle_line+0x736>
 8005c24:	2310      	movs	r3, #16
 8005c26:	2292      	movs	r2, #146	@ 0x92
 8005c28:	0052      	lsls	r2, r2, #1
 8005c2a:	2408      	movs	r4, #8
 8005c2c:	1911      	adds	r1, r2, r4
 8005c2e:	19c9      	adds	r1, r1, r7
 8005c30:	600b      	str	r3, [r1, #0]
                    cdc_writef("DMA dump first %lu words:\r\n", (unsigned long)nwords);
 8005c32:	1913      	adds	r3, r2, r4
 8005c34:	19db      	adds	r3, r3, r7
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	4b3c      	ldr	r3, [pc, #240]	@ (8005d2c <handle_line+0x83c>)
 8005c3a:	0011      	movs	r1, r2
 8005c3c:	0018      	movs	r0, r3
 8005c3e:	f7ff fb38 	bl	80052b2 <cdc_writef>
                    for (uint32_t i = 0; i < nwords; i++)
 8005c42:	2300      	movs	r3, #0
 8005c44:	22bc      	movs	r2, #188	@ 0xbc
 8005c46:	0052      	lsls	r2, r2, #1
 8005c48:	1912      	adds	r2, r2, r4
 8005c4a:	19d2      	adds	r2, r2, r7
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	e031      	b.n	8005cb4 <handle_line+0x7c4>
                    {
                        cdc_writef("%04X%s", (unsigned int)p[i], ((i % 16u) == 15u || i == (nwords - 1u)) ? "\r\n" : " ");
 8005c50:	20bc      	movs	r0, #188	@ 0xbc
 8005c52:	0040      	lsls	r0, r0, #1
 8005c54:	2408      	movs	r4, #8
 8005c56:	1903      	adds	r3, r0, r4
 8005c58:	19db      	adds	r3, r3, r7
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	2294      	movs	r2, #148	@ 0x94
 8005c60:	0052      	lsls	r2, r2, #1
 8005c62:	1912      	adds	r2, r2, r4
 8005c64:	19d2      	adds	r2, r2, r7
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	18d3      	adds	r3, r2, r3
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	0019      	movs	r1, r3
 8005c6e:	1903      	adds	r3, r0, r4
 8005c70:	19db      	adds	r3, r3, r7
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	220f      	movs	r2, #15
 8005c76:	4013      	ands	r3, r2
 8005c78:	2b0f      	cmp	r3, #15
 8005c7a:	d00a      	beq.n	8005c92 <handle_line+0x7a2>
 8005c7c:	2392      	movs	r3, #146	@ 0x92
 8005c7e:	005b      	lsls	r3, r3, #1
 8005c80:	191b      	adds	r3, r3, r4
 8005c82:	19db      	adds	r3, r3, r7
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	1902      	adds	r2, r0, r4
 8005c8a:	19d2      	adds	r2, r2, r7
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d101      	bne.n	8005c96 <handle_line+0x7a6>
 8005c92:	4b27      	ldr	r3, [pc, #156]	@ (8005d30 <handle_line+0x840>)
 8005c94:	e000      	b.n	8005c98 <handle_line+0x7a8>
 8005c96:	4b27      	ldr	r3, [pc, #156]	@ (8005d34 <handle_line+0x844>)
 8005c98:	4827      	ldr	r0, [pc, #156]	@ (8005d38 <handle_line+0x848>)
 8005c9a:	001a      	movs	r2, r3
 8005c9c:	f7ff fb09 	bl	80052b2 <cdc_writef>
                    for (uint32_t i = 0; i < nwords; i++)
 8005ca0:	22bc      	movs	r2, #188	@ 0xbc
 8005ca2:	0052      	lsls	r2, r2, #1
 8005ca4:	2108      	movs	r1, #8
 8005ca6:	1853      	adds	r3, r2, r1
 8005ca8:	19db      	adds	r3, r3, r7
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	3301      	adds	r3, #1
 8005cae:	1852      	adds	r2, r2, r1
 8005cb0:	19d2      	adds	r2, r2, r7
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	23bc      	movs	r3, #188	@ 0xbc
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	2108      	movs	r1, #8
 8005cba:	185b      	adds	r3, r3, r1
 8005cbc:	19db      	adds	r3, r3, r7
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	2392      	movs	r3, #146	@ 0x92
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	185b      	adds	r3, r3, r1
 8005cc6:	19db      	adds	r3, r3, r7
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d3c0      	bcc.n	8005c50 <handle_line+0x760>
                    }
                }
            }
            return;
 8005cce:	f000 fcad 	bl	800662c <handle_line+0x113c>
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	08020bd8 	.word	0x08020bd8
 8005cd8:	08020c3c 	.word	0x08020c3c
 8005cdc:	0802066c 	.word	0x0802066c
 8005ce0:	08020c48 	.word	0x08020c48
 8005ce4:	08020c5c 	.word	0x08020c5c
 8005ce8:	08020c68 	.word	0x08020c68
 8005cec:	08020c78 	.word	0x08020c78
 8005cf0:	08020c84 	.word	0x08020c84
 8005cf4:	08020c94 	.word	0x08020c94
 8005cf8:	08020c9c 	.word	0x08020c9c
 8005cfc:	08020cbc 	.word	0x08020cbc
 8005d00:	08020ccc 	.word	0x08020ccc
 8005d04:	080215e8 	.word	0x080215e8
 8005d08:	08020cd4 	.word	0x08020cd4
 8005d0c:	08020ce8 	.word	0x08020ce8
 8005d10:	08020d08 	.word	0x08020d08
 8005d14:	08020d2c 	.word	0x08020d2c
 8005d18:	08020d58 	.word	0x08020d58
 8005d1c:	08020d70 	.word	0x08020d70
 8005d20:	08020db0 	.word	0x08020db0
 8005d24:	08020de8 	.word	0x08020de8
 8005d28:	08020e18 	.word	0x08020e18
 8005d2c:	08020e2c 	.word	0x08020e2c
 8005d30:	08020b4c 	.word	0x08020b4c
 8005d34:	08020ba8 	.word	0x08020ba8
 8005d38:	08020e48 	.word	0x08020e48
        }

        /* OK data */
        cdc_writef("rms=%.4f dbfs=%.2f\r\n", (double)rms, (double)dbfs);
 8005d3c:	23cc      	movs	r3, #204	@ 0xcc
 8005d3e:	2608      	movs	r6, #8
 8005d40:	199b      	adds	r3, r3, r6
 8005d42:	19db      	adds	r3, r3, r7
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	1c18      	adds	r0, r3, #0
 8005d48:	f7fd fe10 	bl	800396c <__aeabi_f2d>
 8005d4c:	0004      	movs	r4, r0
 8005d4e:	000d      	movs	r5, r1
 8005d50:	23d0      	movs	r3, #208	@ 0xd0
 8005d52:	199b      	adds	r3, r3, r6
 8005d54:	19db      	adds	r3, r3, r7
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	1c18      	adds	r0, r3, #0
 8005d5a:	f7fd fe07 	bl	800396c <__aeabi_f2d>
 8005d5e:	0002      	movs	r2, r0
 8005d60:	000b      	movs	r3, r1
 8005d62:	49d5      	ldr	r1, [pc, #852]	@ (80060b8 <handle_line+0xbc8>)
 8005d64:	9200      	str	r2, [sp, #0]
 8005d66:	9301      	str	r3, [sp, #4]
 8005d68:	0022      	movs	r2, r4
 8005d6a:	002b      	movs	r3, r5
 8005d6c:	0008      	movs	r0, r1
 8005d6e:	f7ff faa0 	bl	80052b2 <cdc_writef>
        return;
 8005d72:	f000 fc5c 	bl	800662e <handle_line+0x113e>
    }
    
    if (strcmp(line, "battery rst") == 0)
 8005d76:	4ad1      	ldr	r2, [pc, #836]	@ (80060bc <handle_line+0xbcc>)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	0011      	movs	r1, r2
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f7fa f9c3 	bl	8000108 <strcmp>
 8005d82:	1e03      	subs	r3, r0, #0
 8005d84:	d107      	bne.n	8005d96 <handle_line+0x8a6>
    {
        CHARGER_Reset();
 8005d86:	f002 f80b 	bl	8007da0 <CHARGER_Reset>
        cdc_write_str("OK\r\n");
 8005d8a:	4bcd      	ldr	r3, [pc, #820]	@ (80060c0 <handle_line+0xbd0>)
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f7ff fa77 	bl	8005280 <cdc_write_str>
        return;
 8005d92:	f000 fc4c 	bl	800662e <handle_line+0x113e>
    }
    
    if (strcmp(line, "battery") == 0)
 8005d96:	4acb      	ldr	r2, [pc, #812]	@ (80060c4 <handle_line+0xbd4>)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	0011      	movs	r1, r2
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	f7fa f9b3 	bl	8000108 <strcmp>
 8005da2:	1e03      	subs	r3, r0, #0
 8005da4:	d115      	bne.n	8005dd2 <handle_line+0x8e2>
    {
        if (s_pending_cmd != PENDING_NONE)
 8005da6:	4bc8      	ldr	r3, [pc, #800]	@ (80060c8 <handle_line+0xbd8>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d005      	beq.n	8005dba <handle_line+0x8ca>
        {
            cdc_write_str("BUSY\r\n");
 8005dae:	4bc7      	ldr	r3, [pc, #796]	@ (80060cc <handle_line+0xbdc>)
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7ff fa65 	bl	8005280 <cdc_write_str>
            return;
 8005db6:	f000 fc3a 	bl	800662e <handle_line+0x113e>
        }

        s_pending_cmd = PENDING_BATTERY;
 8005dba:	4bc3      	ldr	r3, [pc, #780]	@ (80060c8 <handle_line+0xbd8>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	701a      	strb	r2, [r3, #0]
        s_pending_start_id = ANALOG_GetUpdateId();
 8005dc0:	f001 f94e 	bl	8007060 <ANALOG_GetUpdateId>
 8005dc4:	0002      	movs	r2, r0
 8005dc6:	4bc2      	ldr	r3, [pc, #776]	@ (80060d0 <handle_line+0xbe0>)
 8005dc8:	601a      	str	r2, [r3, #0]
        ANALOG_RequestUpdate();
 8005dca:	f000 ffcd 	bl	8006d68 <ANALOG_RequestUpdate>
        return;
 8005dce:	f000 fc2e 	bl	800662e <handle_line+0x113e>
    }
    
    if (strcmp(line, "light") == 0)
 8005dd2:	4ac0      	ldr	r2, [pc, #768]	@ (80060d4 <handle_line+0xbe4>)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	0011      	movs	r1, r2
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f7fa f995 	bl	8000108 <strcmp>
 8005dde:	1e03      	subs	r3, r0, #0
 8005de0:	d115      	bne.n	8005e0e <handle_line+0x91e>
    {
        if (s_pending_cmd != PENDING_NONE)
 8005de2:	4bb9      	ldr	r3, [pc, #740]	@ (80060c8 <handle_line+0xbd8>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <handle_line+0x906>
        {
            cdc_write_str("BUSY\r\n");
 8005dea:	4bb8      	ldr	r3, [pc, #736]	@ (80060cc <handle_line+0xbdc>)
 8005dec:	0018      	movs	r0, r3
 8005dee:	f7ff fa47 	bl	8005280 <cdc_write_str>
            return;
 8005df2:	f000 fc1c 	bl	800662e <handle_line+0x113e>
        }

        s_pending_cmd = PENDING_LIGHT;
 8005df6:	4bb4      	ldr	r3, [pc, #720]	@ (80060c8 <handle_line+0xbd8>)
 8005df8:	2202      	movs	r2, #2
 8005dfa:	701a      	strb	r2, [r3, #0]
        s_pending_start_id = ANALOG_GetUpdateId();
 8005dfc:	f001 f930 	bl	8007060 <ANALOG_GetUpdateId>
 8005e00:	0002      	movs	r2, r0
 8005e02:	4bb3      	ldr	r3, [pc, #716]	@ (80060d0 <handle_line+0xbe0>)
 8005e04:	601a      	str	r2, [r3, #0]
        ANALOG_RequestUpdate();
 8005e06:	f000 ffaf 	bl	8006d68 <ANALOG_RequestUpdate>
        return;
 8005e0a:	f000 fc10 	bl	800662e <handle_line+0x113e>
    }

    if (strcmp(line, "button") == 0)
 8005e0e:	4ab2      	ldr	r2, [pc, #712]	@ (80060d8 <handle_line+0xbe8>)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	0011      	movs	r1, r2
 8005e14:	0018      	movs	r0, r3
 8005e16:	f7fa f977 	bl	8000108 <strcmp>
 8005e1a:	1e03      	subs	r3, r0, #0
 8005e1c:	d137      	bne.n	8005e8e <handle_line+0x99e>
    {
        /* Pretaj stav tlaidiel B1, B2, BL (s konfigurovan v main.h) */
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8005e1e:	2530      	movs	r5, #48	@ 0x30
 8005e20:	35ff      	adds	r5, #255	@ 0xff
 8005e22:	2208      	movs	r2, #8
 8005e24:	18ab      	adds	r3, r5, r2
 8005e26:	19dc      	adds	r4, r3, r7
 8005e28:	23a0      	movs	r3, #160	@ 0xa0
 8005e2a:	05db      	lsls	r3, r3, #23
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f005 fda8 	bl	800b984 <HAL_GPIO_ReadPin>
 8005e34:	0003      	movs	r3, r0
 8005e36:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 8005e38:	2697      	movs	r6, #151	@ 0x97
 8005e3a:	0076      	lsls	r6, r6, #1
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	18b3      	adds	r3, r6, r2
 8005e40:	19dc      	adds	r4, r3, r7
 8005e42:	23a0      	movs	r3, #160	@ 0xa0
 8005e44:	05db      	lsls	r3, r3, #23
 8005e46:	2104      	movs	r1, #4
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f005 fd9b 	bl	800b984 <HAL_GPIO_ReadPin>
 8005e4e:	0003      	movs	r3, r0
 8005e50:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 8005e52:	232e      	movs	r3, #46	@ 0x2e
 8005e54:	33ff      	adds	r3, #255	@ 0xff
 8005e56:	2208      	movs	r2, #8
 8005e58:	189b      	adds	r3, r3, r2
 8005e5a:	19dc      	adds	r4, r3, r7
 8005e5c:	4b9f      	ldr	r3, [pc, #636]	@ (80060dc <handle_line+0xbec>)
 8005e5e:	2108      	movs	r1, #8
 8005e60:	0018      	movs	r0, r3
 8005e62:	f005 fd8f 	bl	800b984 <HAL_GPIO_ReadPin>
 8005e66:	0003      	movs	r3, r0
 8005e68:	7023      	strb	r3, [r4, #0]
        
        /* Vyp ako trojmiestne slo: B1B2BL (kad je 0 alebo 1) */
        cdc_writef("%u%u%u\r\n", (unsigned int)b1, (unsigned int)b2, (unsigned int)bl);
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	18ab      	adds	r3, r5, r2
 8005e6e:	19db      	adds	r3, r3, r7
 8005e70:	7819      	ldrb	r1, [r3, #0]
 8005e72:	0010      	movs	r0, r2
 8005e74:	18b3      	adds	r3, r6, r2
 8005e76:	19db      	adds	r3, r3, r7
 8005e78:	781a      	ldrb	r2, [r3, #0]
 8005e7a:	232e      	movs	r3, #46	@ 0x2e
 8005e7c:	33ff      	adds	r3, #255	@ 0xff
 8005e7e:	181b      	adds	r3, r3, r0
 8005e80:	19db      	adds	r3, r3, r7
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	4896      	ldr	r0, [pc, #600]	@ (80060e0 <handle_line+0xbf0>)
 8005e86:	f7ff fa14 	bl	80052b2 <cdc_writef>
        return;
 8005e8a:	f000 fbd0 	bl	800662e <handle_line+0x113e>

    /* rtc : read or set date/time
     * Format: rtc <YY> <MM> <DD> <HH> <MM>
     * Read prints the same 5 fields (YY MM DD HH MM)
     */
    if (strncmp(line, "rtc", 3) == 0 || strncmp(line, "RTC", 3) == 0)
 8005e8e:	4995      	ldr	r1, [pc, #596]	@ (80060e4 <handle_line+0xbf4>)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2203      	movs	r2, #3
 8005e94:	0018      	movs	r0, r3
 8005e96:	f016 ff35 	bl	801cd04 <strncmp>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d008      	beq.n	8005eb0 <handle_line+0x9c0>
 8005e9e:	4992      	ldr	r1, [pc, #584]	@ (80060e8 <handle_line+0xbf8>)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f016 ff2d 	bl	801cd04 <strncmp>
 8005eaa:	1e03      	subs	r3, r0, #0
 8005eac:	d000      	beq.n	8005eb0 <handle_line+0x9c0>
 8005eae:	e166      	b.n	800617e <handle_line+0xc8e>
    {
        if (strcmp(line, "rtc") == 0 || strcmp(line, "RTC") == 0)
 8005eb0:	4a8c      	ldr	r2, [pc, #560]	@ (80060e4 <handle_line+0xbf4>)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	0011      	movs	r1, r2
 8005eb6:	0018      	movs	r0, r3
 8005eb8:	f7fa f926 	bl	8000108 <strcmp>
 8005ebc:	1e03      	subs	r3, r0, #0
 8005ebe:	d007      	beq.n	8005ed0 <handle_line+0x9e0>
 8005ec0:	4a89      	ldr	r2, [pc, #548]	@ (80060e8 <handle_line+0xbf8>)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	0011      	movs	r1, r2
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f7fa f91e 	bl	8000108 <strcmp>
 8005ecc:	1e03      	subs	r3, r0, #0
 8005ece:	d156      	bne.n	8005f7e <handle_line+0xa8e>
        {
            char dt[RTC_DATETIME_STRING_SIZE];
            if (RTC_ReadClock(dt) != HAL_OK)
 8005ed0:	2390      	movs	r3, #144	@ 0x90
 8005ed2:	2208      	movs	r2, #8
 8005ed4:	189b      	adds	r3, r3, r2
 8005ed6:	19db      	adds	r3, r3, r7
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f002 fe57 	bl	8008b8c <RTC_ReadClock>
 8005ede:	1e03      	subs	r3, r0, #0
 8005ee0:	d008      	beq.n	8005ef4 <handle_line+0xa04>
            {
                dbg_led_blink(1);
 8005ee2:	2001      	movs	r0, #1
 8005ee4:	f7ff f988 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR rtc read\r\n");
 8005ee8:	4b80      	ldr	r3, [pc, #512]	@ (80060ec <handle_line+0xbfc>)
 8005eea:	0018      	movs	r0, r3
 8005eec:	f7ff f9c8 	bl	8005280 <cdc_write_str>
                return;
 8005ef0:	f000 fb9d 	bl	800662e <handle_line+0x113e>
            }

            int hh, mm, ss, yy, mo, dd;
            if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &hh, &mm, &ss, &yy, &mo, &dd) != 6)
 8005ef4:	2388      	movs	r3, #136	@ 0x88
 8005ef6:	2508      	movs	r5, #8
 8005ef8:	195b      	adds	r3, r3, r5
 8005efa:	19dc      	adds	r4, r3, r7
 8005efc:	238c      	movs	r3, #140	@ 0x8c
 8005efe:	195b      	adds	r3, r3, r5
 8005f00:	19da      	adds	r2, r3, r7
 8005f02:	497b      	ldr	r1, [pc, #492]	@ (80060f0 <handle_line+0xc00>)
 8005f04:	2390      	movs	r3, #144	@ 0x90
 8005f06:	195b      	adds	r3, r3, r5
 8005f08:	19d8      	adds	r0, r3, r7
 8005f0a:	2378      	movs	r3, #120	@ 0x78
 8005f0c:	195b      	adds	r3, r3, r5
 8005f0e:	19db      	adds	r3, r3, r7
 8005f10:	9303      	str	r3, [sp, #12]
 8005f12:	237c      	movs	r3, #124	@ 0x7c
 8005f14:	195b      	adds	r3, r3, r5
 8005f16:	19db      	adds	r3, r3, r7
 8005f18:	9302      	str	r3, [sp, #8]
 8005f1a:	2380      	movs	r3, #128	@ 0x80
 8005f1c:	195b      	adds	r3, r3, r5
 8005f1e:	19db      	adds	r3, r3, r7
 8005f20:	9301      	str	r3, [sp, #4]
 8005f22:	2384      	movs	r3, #132	@ 0x84
 8005f24:	195b      	adds	r3, r3, r5
 8005f26:	19db      	adds	r3, r3, r7
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	0023      	movs	r3, r4
 8005f2c:	f016 fe30 	bl	801cb90 <siscanf>
 8005f30:	0003      	movs	r3, r0
 8005f32:	2b06      	cmp	r3, #6
 8005f34:	d007      	beq.n	8005f46 <handle_line+0xa56>
            {
                dbg_led_blink(1);
 8005f36:	2001      	movs	r0, #1
 8005f38:	f7ff f95e 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR rtc parse\r\n");
 8005f3c:	4b6d      	ldr	r3, [pc, #436]	@ (80060f4 <handle_line+0xc04>)
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f7ff f99e 	bl	8005280 <cdc_write_str>
                return;
 8005f44:	e373      	b.n	800662e <handle_line+0x113e>
            }

            cdc_writef("%02d %02d %02d %02d %02d\r\n", yy, mo, dd, hh, mm);
 8005f46:	2380      	movs	r3, #128	@ 0x80
 8005f48:	2208      	movs	r2, #8
 8005f4a:	189b      	adds	r3, r3, r2
 8005f4c:	19db      	adds	r3, r3, r7
 8005f4e:	6819      	ldr	r1, [r3, #0]
 8005f50:	2384      	movs	r3, #132	@ 0x84
 8005f52:	18fb      	adds	r3, r7, r3
 8005f54:	681c      	ldr	r4, [r3, #0]
 8005f56:	2380      	movs	r3, #128	@ 0x80
 8005f58:	18fb      	adds	r3, r7, r3
 8005f5a:	681d      	ldr	r5, [r3, #0]
 8005f5c:	238c      	movs	r3, #140	@ 0x8c
 8005f5e:	0010      	movs	r0, r2
 8005f60:	189b      	adds	r3, r3, r2
 8005f62:	19db      	adds	r3, r3, r7
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2288      	movs	r2, #136	@ 0x88
 8005f68:	1812      	adds	r2, r2, r0
 8005f6a:	19d2      	adds	r2, r2, r7
 8005f6c:	6812      	ldr	r2, [r2, #0]
 8005f6e:	4862      	ldr	r0, [pc, #392]	@ (80060f8 <handle_line+0xc08>)
 8005f70:	9201      	str	r2, [sp, #4]
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	002b      	movs	r3, r5
 8005f76:	0022      	movs	r2, r4
 8005f78:	f7ff f99b 	bl	80052b2 <cdc_writef>
            return;
 8005f7c:	e357      	b.n	800662e <handle_line+0x113e>
        }

        char *tok = strtok(line, " "); /* rtc */
 8005f7e:	4a5f      	ldr	r2, [pc, #380]	@ (80060fc <handle_line+0xc0c>)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	0011      	movs	r1, r2
 8005f84:	0018      	movs	r0, r3
 8005f86:	f016 fecf 	bl	801cd28 <strtok>
 8005f8a:	0003      	movs	r3, r0
 8005f8c:	22a2      	movs	r2, #162	@ 0xa2
 8005f8e:	0052      	lsls	r2, r2, #1
 8005f90:	2608      	movs	r6, #8
 8005f92:	1992      	adds	r2, r2, r6
 8005f94:	19d2      	adds	r2, r2, r7
 8005f96:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_yy = strtok(NULL, " ");
 8005f98:	4b58      	ldr	r3, [pc, #352]	@ (80060fc <handle_line+0xc0c>)
 8005f9a:	0019      	movs	r1, r3
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	f016 fec3 	bl	801cd28 <strtok>
 8005fa2:	0003      	movs	r3, r0
 8005fa4:	24a0      	movs	r4, #160	@ 0xa0
 8005fa6:	0064      	lsls	r4, r4, #1
 8005fa8:	19a2      	adds	r2, r4, r6
 8005faa:	19d2      	adds	r2, r2, r7
 8005fac:	6013      	str	r3, [r2, #0]
        char *s_mo = strtok(NULL, " ");
 8005fae:	4b53      	ldr	r3, [pc, #332]	@ (80060fc <handle_line+0xc0c>)
 8005fb0:	0019      	movs	r1, r3
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	f016 feb8 	bl	801cd28 <strtok>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	259e      	movs	r5, #158	@ 0x9e
 8005fbc:	006d      	lsls	r5, r5, #1
 8005fbe:	19aa      	adds	r2, r5, r6
 8005fc0:	19d2      	adds	r2, r2, r7
 8005fc2:	6013      	str	r3, [r2, #0]
        char *s_dd = strtok(NULL, " ");
 8005fc4:	4b4d      	ldr	r3, [pc, #308]	@ (80060fc <handle_line+0xc0c>)
 8005fc6:	0019      	movs	r1, r3
 8005fc8:	2000      	movs	r0, #0
 8005fca:	f016 fead 	bl	801cd28 <strtok>
 8005fce:	0003      	movs	r3, r0
 8005fd0:	269c      	movs	r6, #156	@ 0x9c
 8005fd2:	0076      	lsls	r6, r6, #1
 8005fd4:	2108      	movs	r1, #8
 8005fd6:	1870      	adds	r0, r6, r1
 8005fd8:	19c2      	adds	r2, r0, r7
 8005fda:	6013      	str	r3, [r2, #0]
        char *s_hh = strtok(NULL, " ");
 8005fdc:	4b47      	ldr	r3, [pc, #284]	@ (80060fc <handle_line+0xc0c>)
 8005fde:	0019      	movs	r1, r3
 8005fe0:	2000      	movs	r0, #0
 8005fe2:	f016 fea1 	bl	801cd28 <strtok>
 8005fe6:	0003      	movs	r3, r0
 8005fe8:	229a      	movs	r2, #154	@ 0x9a
 8005fea:	0052      	lsls	r2, r2, #1
 8005fec:	2108      	movs	r1, #8
 8005fee:	1850      	adds	r0, r2, r1
 8005ff0:	19c1      	adds	r1, r0, r7
 8005ff2:	600b      	str	r3, [r1, #0]
        char *s_mm = strtok(NULL, " ");
 8005ff4:	4b41      	ldr	r3, [pc, #260]	@ (80060fc <handle_line+0xc0c>)
 8005ff6:	0019      	movs	r1, r3
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	f016 fe95 	bl	801cd28 <strtok>
 8005ffe:	0003      	movs	r3, r0
 8006000:	2198      	movs	r1, #152	@ 0x98
 8006002:	0049      	lsls	r1, r1, #1
 8006004:	2208      	movs	r2, #8
 8006006:	1889      	adds	r1, r1, r2
 8006008:	19c8      	adds	r0, r1, r7
 800600a:	6003      	str	r3, [r0, #0]

        uint8_t yy, mo, dd, hh, mm;
        if (!parse_u8(s_yy, 99, &yy) ||
 800600c:	20c7      	movs	r0, #199	@ 0xc7
 800600e:	0013      	movs	r3, r2
 8006010:	18c2      	adds	r2, r0, r3
 8006012:	19d2      	adds	r2, r2, r7
 8006014:	18e1      	adds	r1, r4, r3
 8006016:	19c8      	adds	r0, r1, r7
 8006018:	6803      	ldr	r3, [r0, #0]
 800601a:	2163      	movs	r1, #99	@ 0x63
 800601c:	0018      	movs	r0, r3
 800601e:	f7ff f9f3 	bl	8005408 <parse_u8>
 8006022:	1e03      	subs	r3, r0, #0
 8006024:	d040      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006026:	24c6      	movs	r4, #198	@ 0xc6
 8006028:	2308      	movs	r3, #8
 800602a:	18e2      	adds	r2, r4, r3
 800602c:	19d2      	adds	r2, r2, r7
 800602e:	18e9      	adds	r1, r5, r3
 8006030:	19c8      	adds	r0, r1, r7
 8006032:	6803      	ldr	r3, [r0, #0]
 8006034:	210c      	movs	r1, #12
 8006036:	0018      	movs	r0, r3
 8006038:	f7ff f9e6 	bl	8005408 <parse_u8>
 800603c:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_yy, 99, &yy) ||
 800603e:	d033      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006040:	2508      	movs	r5, #8
 8006042:	1963      	adds	r3, r4, r5
 8006044:	19db      	adds	r3, r3, r7
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d02d      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 800604c:	24c5      	movs	r4, #197	@ 0xc5
 800604e:	1963      	adds	r3, r4, r5
 8006050:	19da      	adds	r2, r3, r7
 8006052:	1973      	adds	r3, r6, r5
 8006054:	19d8      	adds	r0, r3, r7
 8006056:	6803      	ldr	r3, [r0, #0]
 8006058:	211f      	movs	r1, #31
 800605a:	0018      	movs	r0, r3
 800605c:	f7ff f9d4 	bl	8005408 <parse_u8>
 8006060:	1e03      	subs	r3, r0, #0
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006062:	d021      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 8006064:	1963      	adds	r3, r4, r5
 8006066:	19db      	adds	r3, r3, r7
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d01c      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_hh, 23, &hh) ||
 800606e:	20c4      	movs	r0, #196	@ 0xc4
 8006070:	1943      	adds	r3, r0, r5
 8006072:	19da      	adds	r2, r3, r7
 8006074:	239a      	movs	r3, #154	@ 0x9a
 8006076:	005b      	lsls	r3, r3, #1
 8006078:	002c      	movs	r4, r5
 800607a:	195b      	adds	r3, r3, r5
 800607c:	19db      	adds	r3, r3, r7
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2117      	movs	r1, #23
 8006082:	0018      	movs	r0, r3
 8006084:	f7ff f9c0 	bl	8005408 <parse_u8>
 8006088:	1e03      	subs	r3, r0, #0
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 800608a:	d00d      	beq.n	80060a8 <handle_line+0xbb8>
            !parse_u8(s_mm, 59, &mm))
 800608c:	23c3      	movs	r3, #195	@ 0xc3
 800608e:	191b      	adds	r3, r3, r4
 8006090:	19da      	adds	r2, r3, r7
 8006092:	2198      	movs	r1, #152	@ 0x98
 8006094:	0049      	lsls	r1, r1, #1
 8006096:	190b      	adds	r3, r1, r4
 8006098:	19db      	adds	r3, r3, r7
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	213b      	movs	r1, #59	@ 0x3b
 800609e:	0018      	movs	r0, r3
 80060a0:	f7ff f9b2 	bl	8005408 <parse_u8>
 80060a4:	1e03      	subs	r3, r0, #0
            !parse_u8(s_hh, 23, &hh) ||
 80060a6:	d12d      	bne.n	8006104 <handle_line+0xc14>
        {
            dbg_led_blink(1);
 80060a8:	2001      	movs	r0, #1
 80060aa:	f7ff f8a5 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: rtc <YY> <MM> <DD> <HH> <MM>\r\n");
 80060ae:	4b14      	ldr	r3, [pc, #80]	@ (8006100 <handle_line+0xc10>)
 80060b0:	0018      	movs	r0, r3
 80060b2:	f7ff f8e5 	bl	8005280 <cdc_write_str>
            return;
 80060b6:	e2ba      	b.n	800662e <handle_line+0x113e>
 80060b8:	08020e50 	.word	0x08020e50
 80060bc:	08020e68 	.word	0x08020e68
 80060c0:	08020bd8 	.word	0x08020bd8
 80060c4:	08020e74 	.word	0x08020e74
 80060c8:	20000884 	.word	0x20000884
 80060cc:	08020e7c 	.word	0x08020e7c
 80060d0:	20000888 	.word	0x20000888
 80060d4:	08020e84 	.word	0x08020e84
 80060d8:	08020e8c 	.word	0x08020e8c
 80060dc:	50001400 	.word	0x50001400
 80060e0:	08020e94 	.word	0x08020e94
 80060e4:	08020ea0 	.word	0x08020ea0
 80060e8:	08020ea4 	.word	0x08020ea4
 80060ec:	08020ea8 	.word	0x08020ea8
 80060f0:	08020eb8 	.word	0x08020eb8
 80060f4:	08020ed8 	.word	0x08020ed8
 80060f8:	08020ee8 	.word	0x08020ee8
 80060fc:	08020ba8 	.word	0x08020ba8
 8006100:	08020f04 	.word	0x08020f04
        }

        char buf[RTC_DATETIME_STRING_SIZE];
        /* seconds set to 00 */
        snprintf(buf, sizeof(buf), "%02u:%02u:00_%02u.%02u.%02u", hh, mm, yy, mo, dd);
 8006104:	23c4      	movs	r3, #196	@ 0xc4
 8006106:	2208      	movs	r2, #8
 8006108:	189b      	adds	r3, r3, r2
 800610a:	19db      	adds	r3, r3, r7
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	001e      	movs	r6, r3
 8006110:	23c3      	movs	r3, #195	@ 0xc3
 8006112:	189b      	adds	r3, r3, r2
 8006114:	19db      	adds	r3, r3, r7
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	0019      	movs	r1, r3
 800611a:	23c7      	movs	r3, #199	@ 0xc7
 800611c:	189b      	adds	r3, r3, r2
 800611e:	19db      	adds	r3, r3, r7
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	001c      	movs	r4, r3
 8006124:	23c6      	movs	r3, #198	@ 0xc6
 8006126:	189b      	adds	r3, r3, r2
 8006128:	19db      	adds	r3, r3, r7
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	001d      	movs	r5, r3
 800612e:	23c5      	movs	r3, #197	@ 0xc5
 8006130:	189b      	adds	r3, r3, r2
 8006132:	19db      	adds	r3, r3, r7
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	48db      	ldr	r0, [pc, #876]	@ (80064a4 <handle_line+0xfb4>)
 8006138:	4684      	mov	ip, r0
 800613a:	20a8      	movs	r0, #168	@ 0xa8
 800613c:	1880      	adds	r0, r0, r2
 800613e:	19c0      	adds	r0, r0, r7
 8006140:	9303      	str	r3, [sp, #12]
 8006142:	9502      	str	r5, [sp, #8]
 8006144:	9401      	str	r4, [sp, #4]
 8006146:	9100      	str	r1, [sp, #0]
 8006148:	0033      	movs	r3, r6
 800614a:	4662      	mov	r2, ip
 800614c:	2118      	movs	r1, #24
 800614e:	f016 fcc7 	bl	801cae0 <sniprintf>

        if (RTC_SetClock(buf) != HAL_OK)
 8006152:	20a8      	movs	r0, #168	@ 0xa8
 8006154:	2208      	movs	r2, #8
 8006156:	1883      	adds	r3, r0, r2
 8006158:	19db      	adds	r3, r3, r7
 800615a:	0018      	movs	r0, r3
 800615c:	f002 fd68 	bl	8008c30 <RTC_SetClock>
 8006160:	1e03      	subs	r3, r0, #0
 8006162:	d007      	beq.n	8006174 <handle_line+0xc84>
        {
            dbg_led_blink(1);
 8006164:	2001      	movs	r0, #1
 8006166:	f7ff f847 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR rtc set\r\n");
 800616a:	4bcf      	ldr	r3, [pc, #828]	@ (80064a8 <handle_line+0xfb8>)
 800616c:	0018      	movs	r0, r3
 800616e:	f7ff f887 	bl	8005280 <cdc_write_str>
            return;
 8006172:	e25c      	b.n	800662e <handle_line+0x113e>
        }

        cdc_write_str("OK\r\n");
 8006174:	4bcd      	ldr	r3, [pc, #820]	@ (80064ac <handle_line+0xfbc>)
 8006176:	0018      	movs	r0, r3
 8006178:	f7ff f882 	bl	8005280 <cdc_write_str>
        return;
 800617c:	e257      	b.n	800662e <handle_line+0x113e>
    }

    /* BEEP <freq> <volume0-50> <time_s> */
    if (strncmp(line, "BEEP", 4) == 0 || strncmp(line, "beep", 4) == 0)
 800617e:	49cc      	ldr	r1, [pc, #816]	@ (80064b0 <handle_line+0xfc0>)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2204      	movs	r2, #4
 8006184:	0018      	movs	r0, r3
 8006186:	f016 fdbd 	bl	801cd04 <strncmp>
 800618a:	1e03      	subs	r3, r0, #0
 800618c:	d008      	beq.n	80061a0 <handle_line+0xcb0>
 800618e:	49c9      	ldr	r1, [pc, #804]	@ (80064b4 <handle_line+0xfc4>)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2204      	movs	r2, #4
 8006194:	0018      	movs	r0, r3
 8006196:	f016 fdb5 	bl	801cd04 <strncmp>
 800619a:	1e03      	subs	r3, r0, #0
 800619c:	d000      	beq.n	80061a0 <handle_line+0xcb0>
 800619e:	e0ce      	b.n	800633e <handle_line+0xe4e>
    {
        if (strcmp(line, "BEEP") == 0 || strcmp(line, "beep") == 0)
 80061a0:	4ac3      	ldr	r2, [pc, #780]	@ (80064b0 <handle_line+0xfc0>)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	0011      	movs	r1, r2
 80061a6:	0018      	movs	r0, r3
 80061a8:	f7f9 ffae 	bl	8000108 <strcmp>
 80061ac:	1e03      	subs	r3, r0, #0
 80061ae:	d007      	beq.n	80061c0 <handle_line+0xcd0>
 80061b0:	4ac0      	ldr	r2, [pc, #768]	@ (80064b4 <handle_line+0xfc4>)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	0011      	movs	r1, r2
 80061b6:	0018      	movs	r0, r3
 80061b8:	f7f9 ffa6 	bl	8000108 <strcmp>
 80061bc:	1e03      	subs	r3, r0, #0
 80061be:	d107      	bne.n	80061d0 <handle_line+0xce0>
        {
            dbg_led_blink(1);
 80061c0:	2001      	movs	r0, #1
 80061c2:	f7ff f819 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: BEEP <freq_hz> <volume0-50> <time_s>\r\n");
 80061c6:	4bbc      	ldr	r3, [pc, #752]	@ (80064b8 <handle_line+0xfc8>)
 80061c8:	0018      	movs	r0, r3
 80061ca:	f7ff f859 	bl	8005280 <cdc_write_str>
            return;
 80061ce:	e22e      	b.n	800662e <handle_line+0x113e>
        }

        char *tok = strtok(line, " "); /* BEEP */
 80061d0:	4aba      	ldr	r2, [pc, #744]	@ (80064bc <handle_line+0xfcc>)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	0011      	movs	r1, r2
 80061d6:	0018      	movs	r0, r3
 80061d8:	f016 fda6 	bl	801cd28 <strtok>
 80061dc:	0003      	movs	r3, r0
 80061de:	22ac      	movs	r2, #172	@ 0xac
 80061e0:	0052      	lsls	r2, r2, #1
 80061e2:	2508      	movs	r5, #8
 80061e4:	1952      	adds	r2, r2, r5
 80061e6:	19d2      	adds	r2, r2, r7
 80061e8:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_f = strtok(NULL, " ");
 80061ea:	4bb4      	ldr	r3, [pc, #720]	@ (80064bc <handle_line+0xfcc>)
 80061ec:	0019      	movs	r1, r3
 80061ee:	2000      	movs	r0, #0
 80061f0:	f016 fd9a 	bl	801cd28 <strtok>
 80061f4:	0003      	movs	r3, r0
 80061f6:	24aa      	movs	r4, #170	@ 0xaa
 80061f8:	0064      	lsls	r4, r4, #1
 80061fa:	1962      	adds	r2, r4, r5
 80061fc:	19d2      	adds	r2, r2, r7
 80061fe:	6013      	str	r3, [r2, #0]
        char *s_v = strtok(NULL, " ");
 8006200:	4bae      	ldr	r3, [pc, #696]	@ (80064bc <handle_line+0xfcc>)
 8006202:	0019      	movs	r1, r3
 8006204:	2000      	movs	r0, #0
 8006206:	f016 fd8f 	bl	801cd28 <strtok>
 800620a:	0003      	movs	r3, r0
 800620c:	22a8      	movs	r2, #168	@ 0xa8
 800620e:	0052      	lsls	r2, r2, #1
 8006210:	1952      	adds	r2, r2, r5
 8006212:	19d2      	adds	r2, r2, r7
 8006214:	6013      	str	r3, [r2, #0]
        char *s_t = strtok(NULL, " ");
 8006216:	4ba9      	ldr	r3, [pc, #676]	@ (80064bc <handle_line+0xfcc>)
 8006218:	0019      	movs	r1, r3
 800621a:	2000      	movs	r0, #0
 800621c:	f016 fd84 	bl	801cd28 <strtok>
 8006220:	0003      	movs	r3, r0
 8006222:	22a6      	movs	r2, #166	@ 0xa6
 8006224:	0052      	lsls	r2, r2, #1
 8006226:	0029      	movs	r1, r5
 8006228:	1852      	adds	r2, r2, r1
 800622a:	19d2      	adds	r2, r2, r7
 800622c:	6013      	str	r3, [r2, #0]

        uint8_t volume = 0;
 800622e:	4ba4      	ldr	r3, [pc, #656]	@ (80064c0 <handle_line+0xfd0>)
 8006230:	22c0      	movs	r2, #192	@ 0xc0
 8006232:	0052      	lsls	r2, r2, #1
 8006234:	189b      	adds	r3, r3, r2
 8006236:	2208      	movs	r2, #8
 8006238:	4694      	mov	ip, r2
 800623a:	44bc      	add	ip, r7
 800623c:	4463      	add	r3, ip
 800623e:	2200      	movs	r2, #0
 8006240:	701a      	strb	r2, [r3, #0]
        float time_s = 0.0f;
 8006242:	2300      	movs	r3, #0
 8006244:	67bb      	str	r3, [r7, #120]	@ 0x78
        char *endp = NULL;
 8006246:	2300      	movs	r3, #0
 8006248:	677b      	str	r3, [r7, #116]	@ 0x74
        unsigned long freq_ul = strtoul(s_f ? s_f : "", &endp, 10);
 800624a:	1863      	adds	r3, r4, r1
 800624c:	19db      	adds	r3, r3, r7
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d003      	beq.n	800625c <handle_line+0xd6c>
 8006254:	1863      	adds	r3, r4, r1
 8006256:	19db      	adds	r3, r3, r7
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	e000      	b.n	800625e <handle_line+0xd6e>
 800625c:	4b99      	ldr	r3, [pc, #612]	@ (80064c4 <handle_line+0xfd4>)
 800625e:	226c      	movs	r2, #108	@ 0x6c
 8006260:	2408      	movs	r4, #8
 8006262:	1912      	adds	r2, r2, r4
 8006264:	19d1      	adds	r1, r2, r7
 8006266:	220a      	movs	r2, #10
 8006268:	0018      	movs	r0, r3
 800626a:	f015 fced 	bl	801bc48 <strtoul>
 800626e:	0003      	movs	r3, r0
 8006270:	22a4      	movs	r2, #164	@ 0xa4
 8006272:	0052      	lsls	r2, r2, #1
 8006274:	0021      	movs	r1, r4
 8006276:	1852      	adds	r2, r2, r1
 8006278:	19d2      	adds	r2, r2, r7
 800627a:	6013      	str	r3, [r2, #0]
        if (endp == (s_f ? s_f : "") || (endp && *endp != '\0') || freq_ul == 0 || freq_ul > 50000UL ||
 800627c:	22aa      	movs	r2, #170	@ 0xaa
 800627e:	0052      	lsls	r2, r2, #1
 8006280:	1853      	adds	r3, r2, r1
 8006282:	19db      	adds	r3, r3, r7
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d003      	beq.n	8006292 <handle_line+0xda2>
 800628a:	1853      	adds	r3, r2, r1
 800628c:	19db      	adds	r3, r3, r7
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	e000      	b.n	8006294 <handle_line+0xda4>
 8006292:	4b8c      	ldr	r3, [pc, #560]	@ (80064c4 <handle_line+0xfd4>)
 8006294:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006296:	4293      	cmp	r3, r2
 8006298:	d030      	beq.n	80062fc <handle_line+0xe0c>
 800629a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800629c:	2b00      	cmp	r3, #0
 800629e:	d003      	beq.n	80062a8 <handle_line+0xdb8>
 80062a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d129      	bne.n	80062fc <handle_line+0xe0c>
 80062a8:	22a4      	movs	r2, #164	@ 0xa4
 80062aa:	0052      	lsls	r2, r2, #1
 80062ac:	2408      	movs	r4, #8
 80062ae:	1913      	adds	r3, r2, r4
 80062b0:	19db      	adds	r3, r3, r7
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d021      	beq.n	80062fc <handle_line+0xe0c>
 80062b8:	1913      	adds	r3, r2, r4
 80062ba:	19db      	adds	r3, r3, r7
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a82      	ldr	r2, [pc, #520]	@ (80064c8 <handle_line+0xfd8>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d81b      	bhi.n	80062fc <handle_line+0xe0c>
            !parse_u8(s_v, 50, &volume) ||
 80062c4:	2377      	movs	r3, #119	@ 0x77
 80062c6:	191b      	adds	r3, r3, r4
 80062c8:	19da      	adds	r2, r3, r7
 80062ca:	23a8      	movs	r3, #168	@ 0xa8
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	191b      	adds	r3, r3, r4
 80062d0:	19db      	adds	r3, r3, r7
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2132      	movs	r1, #50	@ 0x32
 80062d6:	0018      	movs	r0, r3
 80062d8:	f7ff f896 	bl	8005408 <parse_u8>
 80062dc:	1e03      	subs	r3, r0, #0
        if (endp == (s_f ? s_f : "") || (endp && *endp != '\0') || freq_ul == 0 || freq_ul > 50000UL ||
 80062de:	d00d      	beq.n	80062fc <handle_line+0xe0c>
            !parse_f32(s_t, 0.0f, 3600.0f, &time_s))
 80062e0:	2370      	movs	r3, #112	@ 0x70
 80062e2:	191b      	adds	r3, r3, r4
 80062e4:	19db      	adds	r3, r3, r7
 80062e6:	4a79      	ldr	r2, [pc, #484]	@ (80064cc <handle_line+0xfdc>)
 80062e8:	2100      	movs	r1, #0
 80062ea:	20a6      	movs	r0, #166	@ 0xa6
 80062ec:	0040      	lsls	r0, r0, #1
 80062ee:	1900      	adds	r0, r0, r4
 80062f0:	19c0      	adds	r0, r0, r7
 80062f2:	6800      	ldr	r0, [r0, #0]
 80062f4:	f7ff f8c2 	bl	800547c <parse_f32>
 80062f8:	1e03      	subs	r3, r0, #0
            !parse_u8(s_v, 50, &volume) ||
 80062fa:	d107      	bne.n	800630c <handle_line+0xe1c>
        {
            dbg_led_blink(1);
 80062fc:	2001      	movs	r0, #1
 80062fe:	f7fe ff7b 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: BEEP <freq_hz> <volume0-50> <time_s>\r\n");
 8006302:	4b6d      	ldr	r3, [pc, #436]	@ (80064b8 <handle_line+0xfc8>)
 8006304:	0018      	movs	r0, r3
 8006306:	f7fe ffbb 	bl	8005280 <cdc_write_str>
            return;
 800630a:	e190      	b.n	800662e <handle_line+0x113e>
        }

        BEEP((uint16_t)freq_ul, volume, time_s);
 800630c:	23a4      	movs	r3, #164	@ 0xa4
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	2208      	movs	r2, #8
 8006312:	189b      	adds	r3, r3, r2
 8006314:	19db      	adds	r3, r3, r7
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	b298      	uxth	r0, r3
 800631a:	4b69      	ldr	r3, [pc, #420]	@ (80064c0 <handle_line+0xfd0>)
 800631c:	22c0      	movs	r2, #192	@ 0xc0
 800631e:	0052      	lsls	r2, r2, #1
 8006320:	189b      	adds	r3, r3, r2
 8006322:	2208      	movs	r2, #8
 8006324:	4694      	mov	ip, r2
 8006326:	44bc      	add	ip, r7
 8006328:	4463      	add	r3, ip
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800632e:	0019      	movs	r1, r3
 8006330:	f000 fbc8 	bl	8006ac4 <BEEP>
        cdc_write_str("OK\r\n");
 8006334:	4b5d      	ldr	r3, [pc, #372]	@ (80064ac <handle_line+0xfbc>)
 8006336:	0018      	movs	r0, r3
 8006338:	f7fe ffa2 	bl	8005280 <cdc_write_str>
        return;
 800633c:	e177      	b.n	800662e <handle_line+0x113e>
    }

    /* alarm <HH> <MM> <duration_s> ; alarm -> read current */
    if (strncmp(line, "alarm", 5) == 0 || strncmp(line, "ALARM", 5) == 0)
 800633e:	4964      	ldr	r1, [pc, #400]	@ (80064d0 <handle_line+0xfe0>)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2205      	movs	r2, #5
 8006344:	0018      	movs	r0, r3
 8006346:	f016 fcdd 	bl	801cd04 <strncmp>
 800634a:	1e03      	subs	r3, r0, #0
 800634c:	d008      	beq.n	8006360 <handle_line+0xe70>
 800634e:	4961      	ldr	r1, [pc, #388]	@ (80064d4 <handle_line+0xfe4>)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2205      	movs	r2, #5
 8006354:	0018      	movs	r0, r3
 8006356:	f016 fcd5 	bl	801cd04 <strncmp>
 800635a:	1e03      	subs	r3, r0, #0
 800635c:	d000      	beq.n	8006360 <handle_line+0xe70>
 800635e:	e12a      	b.n	80065b6 <handle_line+0x10c6>
    {
        /* read */
        if (strcmp(line, "alarm") == 0 || strcmp(line, "ALARM") == 0)
 8006360:	4a5b      	ldr	r2, [pc, #364]	@ (80064d0 <handle_line+0xfe0>)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	0011      	movs	r1, r2
 8006366:	0018      	movs	r0, r3
 8006368:	f7f9 fece 	bl	8000108 <strcmp>
 800636c:	1e03      	subs	r3, r0, #0
 800636e:	d007      	beq.n	8006380 <handle_line+0xe90>
 8006370:	4a58      	ldr	r2, [pc, #352]	@ (80064d4 <handle_line+0xfe4>)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	0011      	movs	r1, r2
 8006376:	0018      	movs	r0, r3
 8006378:	f7f9 fec6 	bl	8000108 <strcmp>
 800637c:	1e03      	subs	r3, r0, #0
 800637e:	d139      	bne.n	80063f4 <handle_line+0xf04>
        {
            uint8_t hh, mm, dur;
            if (RTC_GetDailyAlarm(&hh, &mm, &dur) != HAL_OK)
 8006380:	2361      	movs	r3, #97	@ 0x61
 8006382:	2008      	movs	r0, #8
 8006384:	181b      	adds	r3, r3, r0
 8006386:	19da      	adds	r2, r3, r7
 8006388:	2362      	movs	r3, #98	@ 0x62
 800638a:	181b      	adds	r3, r3, r0
 800638c:	19d9      	adds	r1, r3, r7
 800638e:	2363      	movs	r3, #99	@ 0x63
 8006390:	181b      	adds	r3, r3, r0
 8006392:	19db      	adds	r3, r3, r7
 8006394:	0018      	movs	r0, r3
 8006396:	f002 fe6b 	bl	8009070 <RTC_GetDailyAlarm>
 800639a:	1e03      	subs	r3, r0, #0
 800639c:	d007      	beq.n	80063ae <handle_line+0xebe>
            {
                dbg_led_blink(1);
 800639e:	2001      	movs	r0, #1
 80063a0:	f7fe ff2a 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR alarm not set\r\n");
 80063a4:	4b4c      	ldr	r3, [pc, #304]	@ (80064d8 <handle_line+0xfe8>)
 80063a6:	0018      	movs	r0, r3
 80063a8:	f7fe ff6a 	bl	8005280 <cdc_write_str>
                return;
 80063ac:	e13f      	b.n	800662e <handle_line+0x113e>
            }
            cdc_writef("%02u %02u %u %u\r\n", hh, mm, dur, (unsigned int)RTC_AlarmTrigger);
 80063ae:	4b4b      	ldr	r3, [pc, #300]	@ (80064dc <handle_line+0xfec>)
 80063b0:	20c0      	movs	r0, #192	@ 0xc0
 80063b2:	0040      	lsls	r0, r0, #1
 80063b4:	181b      	adds	r3, r3, r0
 80063b6:	2208      	movs	r2, #8
 80063b8:	4694      	mov	ip, r2
 80063ba:	44bc      	add	ip, r7
 80063bc:	4463      	add	r3, ip
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	0019      	movs	r1, r3
 80063c2:	4b47      	ldr	r3, [pc, #284]	@ (80064e0 <handle_line+0xff0>)
 80063c4:	181b      	adds	r3, r3, r0
 80063c6:	2208      	movs	r2, #8
 80063c8:	4694      	mov	ip, r2
 80063ca:	44bc      	add	ip, r7
 80063cc:	4463      	add	r3, ip
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	001a      	movs	r2, r3
 80063d2:	4b44      	ldr	r3, [pc, #272]	@ (80064e4 <handle_line+0xff4>)
 80063d4:	181b      	adds	r3, r3, r0
 80063d6:	2008      	movs	r0, #8
 80063d8:	4684      	mov	ip, r0
 80063da:	44bc      	add	ip, r7
 80063dc:	4463      	add	r3, ip
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	001c      	movs	r4, r3
 80063e2:	4b41      	ldr	r3, [pc, #260]	@ (80064e8 <handle_line+0xff8>)
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	4840      	ldr	r0, [pc, #256]	@ (80064ec <handle_line+0xffc>)
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	0023      	movs	r3, r4
 80063ee:	f7fe ff60 	bl	80052b2 <cdc_writef>
            return;
 80063f2:	e11c      	b.n	800662e <handle_line+0x113e>
        }

        char *tok = strtok(line, " "); /* alarm */
 80063f4:	4a31      	ldr	r2, [pc, #196]	@ (80064bc <handle_line+0xfcc>)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	0011      	movs	r1, r2
 80063fa:	0018      	movs	r0, r3
 80063fc:	f016 fc94 	bl	801cd28 <strtok>
 8006400:	0003      	movs	r3, r0
 8006402:	22b8      	movs	r2, #184	@ 0xb8
 8006404:	0052      	lsls	r2, r2, #1
 8006406:	2608      	movs	r6, #8
 8006408:	1992      	adds	r2, r2, r6
 800640a:	19d2      	adds	r2, r2, r7
 800640c:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_hh = strtok(NULL, " ");
 800640e:	4b2b      	ldr	r3, [pc, #172]	@ (80064bc <handle_line+0xfcc>)
 8006410:	0019      	movs	r1, r3
 8006412:	2000      	movs	r0, #0
 8006414:	f016 fc88 	bl	801cd28 <strtok>
 8006418:	0003      	movs	r3, r0
 800641a:	24b6      	movs	r4, #182	@ 0xb6
 800641c:	0064      	lsls	r4, r4, #1
 800641e:	19a2      	adds	r2, r4, r6
 8006420:	19d2      	adds	r2, r2, r7
 8006422:	6013      	str	r3, [r2, #0]
        char *s_mm = strtok(NULL, " ");
 8006424:	4b25      	ldr	r3, [pc, #148]	@ (80064bc <handle_line+0xfcc>)
 8006426:	0019      	movs	r1, r3
 8006428:	2000      	movs	r0, #0
 800642a:	f016 fc7d 	bl	801cd28 <strtok>
 800642e:	0003      	movs	r3, r0
 8006430:	25b4      	movs	r5, #180	@ 0xb4
 8006432:	006d      	lsls	r5, r5, #1
 8006434:	19aa      	adds	r2, r5, r6
 8006436:	19d2      	adds	r2, r2, r7
 8006438:	6013      	str	r3, [r2, #0]
        char *s_dur = strtok(NULL, " ");
 800643a:	4b20      	ldr	r3, [pc, #128]	@ (80064bc <handle_line+0xfcc>)
 800643c:	0019      	movs	r1, r3
 800643e:	2000      	movs	r0, #0
 8006440:	f016 fc72 	bl	801cd28 <strtok>
 8006444:	0003      	movs	r3, r0
 8006446:	26b2      	movs	r6, #178	@ 0xb2
 8006448:	0076      	lsls	r6, r6, #1
 800644a:	2108      	movs	r1, #8
 800644c:	1872      	adds	r2, r6, r1
 800644e:	19d2      	adds	r2, r2, r7
 8006450:	6013      	str	r3, [r2, #0]

        uint8_t hh, mm;
        uint8_t dur_u8;
        char *endp = NULL;
 8006452:	2300      	movs	r3, #0
 8006454:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if (!parse_u8(s_hh, 23, &hh) ||
 8006456:	236b      	movs	r3, #107	@ 0x6b
 8006458:	185b      	adds	r3, r3, r1
 800645a:	19da      	adds	r2, r3, r7
 800645c:	1863      	adds	r3, r4, r1
 800645e:	19db      	adds	r3, r3, r7
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2117      	movs	r1, #23
 8006464:	0018      	movs	r0, r3
 8006466:	f7fe ffcf 	bl	8005408 <parse_u8>
 800646a:	1e03      	subs	r3, r0, #0
 800646c:	d011      	beq.n	8006492 <handle_line+0xfa2>
            !parse_u8(s_mm, 59, &mm) ||
 800646e:	236a      	movs	r3, #106	@ 0x6a
 8006470:	2408      	movs	r4, #8
 8006472:	191b      	adds	r3, r3, r4
 8006474:	19da      	adds	r2, r3, r7
 8006476:	192b      	adds	r3, r5, r4
 8006478:	19db      	adds	r3, r3, r7
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	213b      	movs	r1, #59	@ 0x3b
 800647e:	0018      	movs	r0, r3
 8006480:	f7fe ffc2 	bl	8005408 <parse_u8>
 8006484:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_hh, 23, &hh) ||
 8006486:	d004      	beq.n	8006492 <handle_line+0xfa2>
            !parse_u8(s_mm, 59, &mm) ||
 8006488:	1933      	adds	r3, r6, r4
 800648a:	19db      	adds	r3, r3, r7
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d130      	bne.n	80064f4 <handle_line+0x1004>
            s_dur == NULL)
        {
            dbg_led_blink(1);
 8006492:	2001      	movs	r0, #1
 8006494:	f7fe feb0 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: alarm <HH> <MM> <duration_s>\r\n");
 8006498:	4b15      	ldr	r3, [pc, #84]	@ (80064f0 <handle_line+0x1000>)
 800649a:	0018      	movs	r0, r3
 800649c:	f7fe fef0 	bl	8005280 <cdc_write_str>
            return;
 80064a0:	e0c5      	b.n	800662e <handle_line+0x113e>
 80064a2:	46c0      	nop			@ (mov r8, r8)
 80064a4:	08020f30 	.word	0x08020f30
 80064a8:	08020f4c 	.word	0x08020f4c
 80064ac:	08020bd8 	.word	0x08020bd8
 80064b0:	08020f5c 	.word	0x08020f5c
 80064b4:	08020f64 	.word	0x08020f64
 80064b8:	08020f6c 	.word	0x08020f6c
 80064bc:	08020ba8 	.word	0x08020ba8
 80064c0:	fffffef7 	.word	0xfffffef7
 80064c4:	08020fa0 	.word	0x08020fa0
 80064c8:	0000c350 	.word	0x0000c350
 80064cc:	45610000 	.word	0x45610000
 80064d0:	08020fa4 	.word	0x08020fa4
 80064d4:	08020fac 	.word	0x08020fac
 80064d8:	08020fb4 	.word	0x08020fb4
 80064dc:	fffffee3 	.word	0xfffffee3
 80064e0:	fffffee2 	.word	0xfffffee2
 80064e4:	fffffee1 	.word	0xfffffee1
 80064e8:	200020a3 	.word	0x200020a3
 80064ec:	08020fc8 	.word	0x08020fc8
 80064f0:	08020fdc 	.word	0x08020fdc
        }

        unsigned long dur_ul = strtoul(s_dur, &endp, 10);
 80064f4:	2364      	movs	r3, #100	@ 0x64
 80064f6:	2508      	movs	r5, #8
 80064f8:	195b      	adds	r3, r3, r5
 80064fa:	19d9      	adds	r1, r3, r7
 80064fc:	24b2      	movs	r4, #178	@ 0xb2
 80064fe:	0064      	lsls	r4, r4, #1
 8006500:	1963      	adds	r3, r4, r5
 8006502:	19db      	adds	r3, r3, r7
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	220a      	movs	r2, #10
 8006508:	0018      	movs	r0, r3
 800650a:	f015 fb9d 	bl	801bc48 <strtoul>
 800650e:	0003      	movs	r3, r0
 8006510:	22b0      	movs	r2, #176	@ 0xb0
 8006512:	0052      	lsls	r2, r2, #1
 8006514:	0029      	movs	r1, r5
 8006516:	1852      	adds	r2, r2, r1
 8006518:	19d2      	adds	r2, r2, r7
 800651a:	6013      	str	r3, [r2, #0]
        if (endp == s_dur || (endp && *endp != '\0') || dur_ul > 255UL)
 800651c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800651e:	1862      	adds	r2, r4, r1
 8006520:	19d2      	adds	r2, r2, r7
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d00e      	beq.n	8006546 <handle_line+0x1056>
 8006528:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <handle_line+0x1046>
 800652e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <handle_line+0x1056>
 8006536:	23b0      	movs	r3, #176	@ 0xb0
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	2208      	movs	r2, #8
 800653c:	189b      	adds	r3, r3, r2
 800653e:	19db      	adds	r3, r3, r7
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2bff      	cmp	r3, #255	@ 0xff
 8006544:	d907      	bls.n	8006556 <handle_line+0x1066>
        {
            dbg_led_blink(1);
 8006546:	2001      	movs	r0, #1
 8006548:	f7fe fe56 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: alarm <HH> <MM> <duration_s>\r\n");
 800654c:	4b39      	ldr	r3, [pc, #228]	@ (8006634 <handle_line+0x1144>)
 800654e:	0018      	movs	r0, r3
 8006550:	f7fe fe96 	bl	8005280 <cdc_write_str>
            return;
 8006554:	e06b      	b.n	800662e <handle_line+0x113e>
        }
        dur_u8 = (uint8_t)dur_ul;
 8006556:	2460      	movs	r4, #96	@ 0x60
 8006558:	34ff      	adds	r4, #255	@ 0xff
 800655a:	2508      	movs	r5, #8
 800655c:	1963      	adds	r3, r4, r5
 800655e:	19db      	adds	r3, r3, r7
 8006560:	22b0      	movs	r2, #176	@ 0xb0
 8006562:	0052      	lsls	r2, r2, #1
 8006564:	1952      	adds	r2, r2, r5
 8006566:	19d2      	adds	r2, r2, r7
 8006568:	6812      	ldr	r2, [r2, #0]
 800656a:	701a      	strb	r2, [r3, #0]

        if (RTC_SetDailyAlarm(hh, mm, dur_u8) != HAL_OK)
 800656c:	4b32      	ldr	r3, [pc, #200]	@ (8006638 <handle_line+0x1148>)
 800656e:	22c0      	movs	r2, #192	@ 0xc0
 8006570:	0052      	lsls	r2, r2, #1
 8006572:	189b      	adds	r3, r3, r2
 8006574:	2108      	movs	r1, #8
 8006576:	468c      	mov	ip, r1
 8006578:	44bc      	add	ip, r7
 800657a:	4463      	add	r3, ip
 800657c:	7818      	ldrb	r0, [r3, #0]
 800657e:	4b2f      	ldr	r3, [pc, #188]	@ (800663c <handle_line+0x114c>)
 8006580:	189b      	adds	r3, r3, r2
 8006582:	2208      	movs	r2, #8
 8006584:	4694      	mov	ip, r2
 8006586:	44bc      	add	ip, r7
 8006588:	4463      	add	r3, ip
 800658a:	7819      	ldrb	r1, [r3, #0]
 800658c:	1963      	adds	r3, r4, r5
 800658e:	19db      	adds	r3, r3, r7
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	001a      	movs	r2, r3
 8006594:	f002 fc94 	bl	8008ec0 <RTC_SetDailyAlarm>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d007      	beq.n	80065ac <handle_line+0x10bc>
        {
            dbg_led_blink(1);
 800659c:	2001      	movs	r0, #1
 800659e:	f7fe fe2b 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR alarm set\r\n");
 80065a2:	4b27      	ldr	r3, [pc, #156]	@ (8006640 <handle_line+0x1150>)
 80065a4:	0018      	movs	r0, r3
 80065a6:	f7fe fe6b 	bl	8005280 <cdc_write_str>
            return;
 80065aa:	e040      	b.n	800662e <handle_line+0x113e>
        }

        cdc_write_str("OK\r\n");
 80065ac:	4b25      	ldr	r3, [pc, #148]	@ (8006644 <handle_line+0x1154>)
 80065ae:	0018      	movs	r0, r3
 80065b0:	f7fe fe66 	bl	8005280 <cdc_write_str>
        return;
 80065b4:	e03b      	b.n	800662e <handle_line+0x113e>
    }

    /* rng - generate random 8-bit number */
    if (strcmp(line, "rng") == 0 || strcmp(line, "RNG") == 0)
 80065b6:	4a24      	ldr	r2, [pc, #144]	@ (8006648 <handle_line+0x1158>)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	0011      	movs	r1, r2
 80065bc:	0018      	movs	r0, r3
 80065be:	f7f9 fda3 	bl	8000108 <strcmp>
 80065c2:	1e03      	subs	r3, r0, #0
 80065c4:	d007      	beq.n	80065d6 <handle_line+0x10e6>
 80065c6:	4a21      	ldr	r2, [pc, #132]	@ (800664c <handle_line+0x115c>)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	0011      	movs	r1, r2
 80065cc:	0018      	movs	r0, r3
 80065ce:	f7f9 fd9b 	bl	8000108 <strcmp>
 80065d2:	1e03      	subs	r3, r0, #0
 80065d4:	d120      	bne.n	8006618 <handle_line+0x1128>
    {
        extern RNG_HandleTypeDef hrng;
        uint32_t random32 = 0;
 80065d6:	2300      	movs	r3, #0
 80065d8:	667b      	str	r3, [r7, #100]	@ 0x64
        
        if (HAL_RNG_GenerateRandomNumber(&hrng, &random32) == HAL_OK)
 80065da:	235c      	movs	r3, #92	@ 0x5c
 80065dc:	2408      	movs	r4, #8
 80065de:	191b      	adds	r3, r3, r4
 80065e0:	19da      	adds	r2, r3, r7
 80065e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006650 <handle_line+0x1160>)
 80065e4:	0011      	movs	r1, r2
 80065e6:	0018      	movs	r0, r3
 80065e8:	f00a fc0e 	bl	8010e08 <HAL_RNG_GenerateRandomNumber>
 80065ec:	1e03      	subs	r3, r0, #0
 80065ee:	d10e      	bne.n	800660e <handle_line+0x111e>
        {
            uint8_t random8 = (uint8_t)(random32 & 0xFF);
 80065f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80065f2:	2178      	movs	r1, #120	@ 0x78
 80065f4:	31ff      	adds	r1, #255	@ 0xff
 80065f6:	190b      	adds	r3, r1, r4
 80065f8:	19db      	adds	r3, r3, r7
 80065fa:	701a      	strb	r2, [r3, #0]
            cdc_writef("%u\r\n", (unsigned int)random8);
 80065fc:	190b      	adds	r3, r1, r4
 80065fe:	19db      	adds	r3, r3, r7
 8006600:	781a      	ldrb	r2, [r3, #0]
 8006602:	4b14      	ldr	r3, [pc, #80]	@ (8006654 <handle_line+0x1164>)
 8006604:	0011      	movs	r1, r2
 8006606:	0018      	movs	r0, r3
 8006608:	f7fe fe53 	bl	80052b2 <cdc_writef>
 800660c:	e00f      	b.n	800662e <handle_line+0x113e>
        }
        else
        {
            cdc_write_str("ERR rng\r\n");
 800660e:	4b12      	ldr	r3, [pc, #72]	@ (8006658 <handle_line+0x1168>)
 8006610:	0018      	movs	r0, r3
 8006612:	f7fe fe35 	bl	8005280 <cdc_write_str>
 8006616:	e00a      	b.n	800662e <handle_line+0x113e>
        }
        return;
    }
    
    dbg_led_blink(1);
 8006618:	2001      	movs	r0, #1
 800661a:	f7fe fded 	bl	80051f8 <dbg_led_blink>
    cdc_write_str("ERR unknown, type: help\r\n");
 800661e:	4b0f      	ldr	r3, [pc, #60]	@ (800665c <handle_line+0x116c>)
 8006620:	0018      	movs	r0, r3
 8006622:	f7fe fe2d 	bl	8005280 <cdc_write_str>
 8006626:	e002      	b.n	800662e <handle_line+0x113e>
    if (*line == '\0') return;
 8006628:	46c0      	nop			@ (mov r8, r8)
 800662a:	e000      	b.n	800662e <handle_line+0x113e>
            return;
 800662c:	46c0      	nop			@ (mov r8, r8)


}
 800662e:	46bd      	mov	sp, r7
 8006630:	b063      	add	sp, #396	@ 0x18c
 8006632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006634:	08020fdc 	.word	0x08020fdc
 8006638:	fffffeeb 	.word	0xfffffeeb
 800663c:	fffffeea 	.word	0xfffffeea
 8006640:	08021008 	.word	0x08021008
 8006644:	08020bd8 	.word	0x08020bd8
 8006648:	08021018 	.word	0x08021018
 800664c:	0802101c 	.word	0x0802101c
 8006650:	2000036c 	.word	0x2000036c
 8006654:	08021020 	.word	0x08021020
 8006658:	08021028 	.word	0x08021028
 800665c:	08021034 	.word	0x08021034

08006660 <USB_CLI_Init>:

void USB_CLI_Init(void)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	af00      	add	r7, sp, #0
    s_line_len = 0;
 8006664:	4b0b      	ldr	r3, [pc, #44]	@ (8006694 <USB_CLI_Init+0x34>)
 8006666:	2200      	movs	r2, #0
 8006668:	601a      	str	r2, [r3, #0]
    memset(s_line, 0, sizeof(s_line));
 800666a:	4b0b      	ldr	r3, [pc, #44]	@ (8006698 <USB_CLI_Init+0x38>)
 800666c:	2280      	movs	r2, #128	@ 0x80
 800666e:	2100      	movs	r1, #0
 8006670:	0018      	movs	r0, r3
 8006672:	f016 fb3f 	bl	801ccf4 <memset>

    s_pending_cmd = PENDING_NONE;
 8006676:	4b09      	ldr	r3, [pc, #36]	@ (800669c <USB_CLI_Init+0x3c>)
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]
    s_pending_start_id = 0;
 800667c:	4b08      	ldr	r3, [pc, #32]	@ (80066a0 <USB_CLI_Init+0x40>)
 800667e:	2200      	movs	r2, #0
 8006680:	601a      	str	r2, [r3, #0]

    cdc_write_str("USB CLI ready. Type: help\r\n");
 8006682:	4b08      	ldr	r3, [pc, #32]	@ (80066a4 <USB_CLI_Init+0x44>)
 8006684:	0018      	movs	r0, r3
 8006686:	f7fe fdfb 	bl	8005280 <cdc_write_str>
    cdc_prompt();
 800668a:	f7fe fe43 	bl	8005314 <cdc_prompt>
}
 800668e:	46c0      	nop			@ (mov r8, r8)
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20000880 	.word	0x20000880
 8006698:	20000800 	.word	0x20000800
 800669c:	20000884 	.word	0x20000884
 80066a0:	20000888 	.word	0x20000888
 80066a4:	08021050 	.word	0x08021050

080066a8 <USB_CLI_Task>:

void USB_CLI_Task(void)
{
 80066a8:	b590      	push	{r4, r7, lr}
 80066aa:	b095      	sub	sp, #84	@ 0x54
 80066ac:	af00      	add	r7, sp, #0
    uint8_t rx[USB_CLI_RX_CHUNK];
    uint32_t got = 0;
 80066ae:	2300      	movs	r3, #0
 80066b0:	607b      	str	r3, [r7, #4]

    /* Allow async replies for single-shot measurements without blocking USB. */
    service_pending_cmd();
 80066b2:	f7fe fe3b 	bl	800532c <service_pending_cmd>

    if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) != 0 || got == 0)
 80066b6:	1d3a      	adds	r2, r7, #4
 80066b8:	2308      	movs	r3, #8
 80066ba:	18fb      	adds	r3, r7, r3
 80066bc:	2140      	movs	r1, #64	@ 0x40
 80066be:	0018      	movs	r0, r3
 80066c0:	f013 fbea 	bl	8019e98 <USBD_CDC_ACM_Receive>
 80066c4:	1e03      	subs	r3, r0, #0
 80066c6:	d000      	beq.n	80066ca <USB_CLI_Task+0x22>
 80066c8:	e06e      	b.n	80067a8 <USB_CLI_Task+0x100>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d100      	bne.n	80066d2 <USB_CLI_Task+0x2a>
 80066d0:	e06a      	b.n	80067a8 <USB_CLI_Task+0x100>
        return;

    for (uint32_t i = 0; i < got; i++)
 80066d2:	2300      	movs	r3, #0
 80066d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066d6:	e062      	b.n	800679e <USB_CLI_Task+0xf6>
    {
        char c = (char)rx[i];
 80066d8:	204b      	movs	r0, #75	@ 0x4b
 80066da:	183b      	adds	r3, r7, r0
 80066dc:	2208      	movs	r2, #8
 80066de:	18b9      	adds	r1, r7, r2
 80066e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066e2:	188a      	adds	r2, r1, r2
 80066e4:	7812      	ldrb	r2, [r2, #0]
 80066e6:	701a      	strb	r2, [r3, #0]

        /* Basic line editing + echo */
        if (c == '\b' || c == 0x7F)
 80066e8:	183b      	adds	r3, r7, r0
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d003      	beq.n	80066f8 <USB_CLI_Task+0x50>
 80066f0:	183b      	adds	r3, r7, r0
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80066f6:	d10d      	bne.n	8006714 <USB_CLI_Task+0x6c>
        {
            if (s_line_len > 0)
 80066f8:	4b2d      	ldr	r3, [pc, #180]	@ (80067b0 <USB_CLI_Task+0x108>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d04a      	beq.n	8006796 <USB_CLI_Task+0xee>
            {
                s_line_len--;
 8006700:	4b2b      	ldr	r3, [pc, #172]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	1e5a      	subs	r2, r3, #1
 8006706:	4b2a      	ldr	r3, [pc, #168]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006708:	601a      	str	r2, [r3, #0]
                cdc_write_str("\b \b");
 800670a:	4b2a      	ldr	r3, [pc, #168]	@ (80067b4 <USB_CLI_Task+0x10c>)
 800670c:	0018      	movs	r0, r3
 800670e:	f7fe fdb7 	bl	8005280 <cdc_write_str>
            }
            continue;
 8006712:	e040      	b.n	8006796 <USB_CLI_Task+0xee>
        }

        if (c == '\r' || c == '\n')
 8006714:	224b      	movs	r2, #75	@ 0x4b
 8006716:	18bb      	adds	r3, r7, r2
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	2b0d      	cmp	r3, #13
 800671c:	d003      	beq.n	8006726 <USB_CLI_Task+0x7e>
 800671e:	18bb      	adds	r3, r7, r2
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	2b0a      	cmp	r3, #10
 8006724:	d116      	bne.n	8006754 <USB_CLI_Task+0xac>
        {
            /* terminal-friendly newline */
            cdc_write_str("\r\n");
 8006726:	4b24      	ldr	r3, [pc, #144]	@ (80067b8 <USB_CLI_Task+0x110>)
 8006728:	0018      	movs	r0, r3
 800672a:	f7fe fda9 	bl	8005280 <cdc_write_str>

            if (s_line_len > 0)
 800672e:	4b20      	ldr	r3, [pc, #128]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00b      	beq.n	800674e <USB_CLI_Task+0xa6>
            {
                s_line[s_line_len] = '\0';
 8006736:	4b1e      	ldr	r3, [pc, #120]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a20      	ldr	r2, [pc, #128]	@ (80067bc <USB_CLI_Task+0x114>)
 800673c:	2100      	movs	r1, #0
 800673e:	54d1      	strb	r1, [r2, r3]
                handle_line(s_line);
 8006740:	4b1e      	ldr	r3, [pc, #120]	@ (80067bc <USB_CLI_Task+0x114>)
 8006742:	0018      	movs	r0, r3
 8006744:	f7fe fed4 	bl	80054f0 <handle_line>
                s_line_len = 0;
 8006748:	4b19      	ldr	r3, [pc, #100]	@ (80067b0 <USB_CLI_Task+0x108>)
 800674a:	2200      	movs	r2, #0
 800674c:	601a      	str	r2, [r3, #0]
            }
            cdc_prompt();
 800674e:	f7fe fde1 	bl	8005314 <cdc_prompt>
            continue;
 8006752:	e021      	b.n	8006798 <USB_CLI_Task+0xf0>
        }

        /* Echo typed character */
        cdc_echo_char(c);
 8006754:	244b      	movs	r4, #75	@ 0x4b
 8006756:	193b      	adds	r3, r7, r4
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	0018      	movs	r0, r3
 800675c:	f7fe fdc7 	bl	80052ee <cdc_echo_char>

        if (s_line_len < (USB_CLI_LINE_MAX - 1U))
 8006760:	4b13      	ldr	r3, [pc, #76]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b7e      	cmp	r3, #126	@ 0x7e
 8006766:	d809      	bhi.n	800677c <USB_CLI_Task+0xd4>
        {
            s_line[s_line_len++] = c;
 8006768:	4b11      	ldr	r3, [pc, #68]	@ (80067b0 <USB_CLI_Task+0x108>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	1c59      	adds	r1, r3, #1
 800676e:	4a10      	ldr	r2, [pc, #64]	@ (80067b0 <USB_CLI_Task+0x108>)
 8006770:	6011      	str	r1, [r2, #0]
 8006772:	4a12      	ldr	r2, [pc, #72]	@ (80067bc <USB_CLI_Task+0x114>)
 8006774:	1939      	adds	r1, r7, r4
 8006776:	7809      	ldrb	r1, [r1, #0]
 8006778:	54d1      	strb	r1, [r2, r3]
 800677a:	e00d      	b.n	8006798 <USB_CLI_Task+0xf0>
        }
        else
        {
            /* overflow -> reset */
            s_line_len = 0;
 800677c:	4b0c      	ldr	r3, [pc, #48]	@ (80067b0 <USB_CLI_Task+0x108>)
 800677e:	2200      	movs	r2, #0
 8006780:	601a      	str	r2, [r3, #0]
            dbg_led_blink(2);
 8006782:	2002      	movs	r0, #2
 8006784:	f7fe fd38 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("\r\nERR line too long\r\n");
 8006788:	4b0d      	ldr	r3, [pc, #52]	@ (80067c0 <USB_CLI_Task+0x118>)
 800678a:	0018      	movs	r0, r3
 800678c:	f7fe fd78 	bl	8005280 <cdc_write_str>
            cdc_prompt();
 8006790:	f7fe fdc0 	bl	8005314 <cdc_prompt>
 8006794:	e000      	b.n	8006798 <USB_CLI_Task+0xf0>
            continue;
 8006796:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < got; i++)
 8006798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800679a:	3301      	adds	r3, #1
 800679c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d398      	bcc.n	80066d8 <USB_CLI_Task+0x30>
 80067a6:	e000      	b.n	80067aa <USB_CLI_Task+0x102>
        return;
 80067a8:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b015      	add	sp, #84	@ 0x54
 80067ae:	bd90      	pop	{r4, r7, pc}
 80067b0:	20000880 	.word	0x20000880
 80067b4:	0802106c 	.word	0x0802106c
 80067b8:	08020b4c 	.word	0x08020b4c
 80067bc:	20000800 	.word	0x20000800
 80067c0:	08021070 	.word	0x08021070

080067c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80067c4:	480d      	ldr	r0, [pc, #52]	@ (80067fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80067c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80067c8:	f7fe fcea 	bl	80051a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80067cc:	480c      	ldr	r0, [pc, #48]	@ (8006800 <LoopForever+0x6>)
  ldr r1, =_edata
 80067ce:	490d      	ldr	r1, [pc, #52]	@ (8006804 <LoopForever+0xa>)
  ldr r2, =_sidata
 80067d0:	4a0d      	ldr	r2, [pc, #52]	@ (8006808 <LoopForever+0xe>)
  movs r3, #0
 80067d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80067d4:	e002      	b.n	80067dc <LoopCopyDataInit>

080067d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80067d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80067d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80067da:	3304      	adds	r3, #4

080067dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80067dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80067de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80067e0:	d3f9      	bcc.n	80067d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80067e2:	4a0a      	ldr	r2, [pc, #40]	@ (800680c <LoopForever+0x12>)
  ldr r4, =_ebss
 80067e4:	4c0a      	ldr	r4, [pc, #40]	@ (8006810 <LoopForever+0x16>)
  movs r3, #0
 80067e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80067e8:	e001      	b.n	80067ee <LoopFillZerobss>

080067ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80067ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80067ec:	3204      	adds	r2, #4

080067ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80067ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80067f0:	d3fb      	bcc.n	80067ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80067f2:	f016 fb51 	bl	801ce98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80067f6:	f7fd fa7b 	bl	8003cf0 <main>

080067fa <LoopForever>:

LoopForever:
  b LoopForever
 80067fa:	e7fe      	b.n	80067fa <LoopForever>
  ldr   r0, =_estack
 80067fc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8006800:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006804:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8006808:	08021c18 	.word	0x08021c18
  ldr r2, =_sbss
 800680c:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8006810:	20004f20 	.word	0x20004f20

08006814 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006814:	e7fe      	b.n	8006814 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>
	...

08006818 <alarm_stop>:
static uint16_t s_alarm_req_freq_hz;
static uint8_t  s_alarm_req_volume;
static float    s_alarm_req_time_s;

static void alarm_stop(void)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800681c:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <alarm_stop+0x20>)
 800681e:	2200      	movs	r2, #0
 8006820:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 8006822:	4b06      	ldr	r3, [pc, #24]	@ (800683c <alarm_stop+0x24>)
 8006824:	2200      	movs	r2, #0
 8006826:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 8006828:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <alarm_stop+0x28>)
 800682a:	2100      	movs	r1, #0
 800682c:	0018      	movs	r0, r3
 800682e:	f006 fb3b 	bl	800cea8 <HAL_LPTIM_PWM_Stop_IT>
}
 8006832:	46c0      	nop			@ (mov r8, r8)
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	20000890 	.word	0x20000890
 800683c:	2000088c 	.word	0x2000088c
 8006840:	20000314 	.word	0x20000314

08006844 <alarm_stop_from_isr>:

static void alarm_stop_from_isr(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 8006848:	4b06      	ldr	r3, [pc, #24]	@ (8006864 <alarm_stop_from_isr+0x20>)
 800684a:	2200      	movs	r2, #0
 800684c:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800684e:	4b06      	ldr	r3, [pc, #24]	@ (8006868 <alarm_stop_from_isr+0x24>)
 8006850:	2200      	movs	r2, #0
 8006852:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 8006854:	4b05      	ldr	r3, [pc, #20]	@ (800686c <alarm_stop_from_isr+0x28>)
 8006856:	2100      	movs	r1, #0
 8006858:	0018      	movs	r0, r3
 800685a:	f006 fb25 	bl	800cea8 <HAL_LPTIM_PWM_Stop_IT>
}
 800685e:	46c0      	nop			@ (mov r8, r8)
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	20000890 	.word	0x20000890
 8006868:	2000088c 	.word	0x2000088c
 800686c:	20000314 	.word	0x20000314

08006870 <alarm_start_it>:

static void alarm_start_it(uint16_t freq_hz, uint8_t volume, float time_s)
{
 8006870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006872:	b08f      	sub	sp, #60	@ 0x3c
 8006874:	af00      	add	r7, sp, #0
 8006876:	60ba      	str	r2, [r7, #8]
 8006878:	260e      	movs	r6, #14
 800687a:	19bb      	adds	r3, r7, r6
 800687c:	1c02      	adds	r2, r0, #0
 800687e:	801a      	strh	r2, [r3, #0]
 8006880:	200d      	movs	r0, #13
 8006882:	183b      	adds	r3, r7, r0
 8006884:	1c0a      	adds	r2, r1, #0
 8006886:	701a      	strb	r2, [r3, #0]
    if (freq_hz == 0u)
 8006888:	19bb      	adds	r3, r7, r6
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d100      	bne.n	8006892 <alarm_start_it+0x22>
 8006890:	e0d8      	b.n	8006a44 <alarm_start_it+0x1d4>
        return;

    if (volume > 50u)
 8006892:	183b      	adds	r3, r7, r0
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	2b32      	cmp	r3, #50	@ 0x32
 8006898:	d902      	bls.n	80068a0 <alarm_start_it+0x30>
        volume = 50u;
 800689a:	183b      	adds	r3, r7, r0
 800689c:	2232      	movs	r2, #50	@ 0x32
 800689e:	701a      	strb	r2, [r3, #0]

    if (time_s <= 0.0f || volume == 0u)
 80068a0:	2100      	movs	r1, #0
 80068a2:	68b8      	ldr	r0, [r7, #8]
 80068a4:	f7f9 fe26 	bl	80004f4 <__aeabi_fcmple>
 80068a8:	1e03      	subs	r3, r0, #0
 80068aa:	d104      	bne.n	80068b6 <alarm_start_it+0x46>
 80068ac:	230d      	movs	r3, #13
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d102      	bne.n	80068bc <alarm_start_it+0x4c>
    {
        alarm_stop();
 80068b6:	f7ff ffaf 	bl	8006818 <alarm_stop>
        return;
 80068ba:	e0c8      	b.n	8006a4e <alarm_start_it+0x1de>
    }

    /* Stop any previous tone */
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 80068bc:	4b65      	ldr	r3, [pc, #404]	@ (8006a54 <alarm_start_it+0x1e4>)
 80068be:	2100      	movs	r1, #0
 80068c0:	0018      	movs	r0, r3
 80068c2:	f006 faf1 	bl	800cea8 <HAL_LPTIM_PWM_Stop_IT>

    /*
     * Reset HAL state to allow reconfiguration.
     * HAL checks State and ChannelState before operations.
     */
    ALARM_LPTIM->State = HAL_LPTIM_STATE_READY;
 80068c6:	4b63      	ldr	r3, [pc, #396]	@ (8006a54 <alarm_start_it+0x1e4>)
 80068c8:	2252      	movs	r2, #82	@ 0x52
 80068ca:	2101      	movs	r1, #1
 80068cc:	5499      	strb	r1, [r3, r2]
    ALARM_LPTIM->ChannelState[0] = HAL_LPTIM_CHANNEL_STATE_READY;
 80068ce:	4b61      	ldr	r3, [pc, #388]	@ (8006a54 <alarm_start_it+0x1e4>)
 80068d0:	2253      	movs	r2, #83	@ 0x53
 80068d2:	2101      	movs	r1, #1
 80068d4:	5499      	strb	r1, [r3, r2]
     * ARR = ticks - 1  (16-bit, max 0xFFFF)
     * 
     * Datasheet formula: duty_cycle = (CCR / ARR) * 100 %
     * So for volume% duty: CCR = ARR * volume / 100
     */
    const uint32_t f = (uint32_t)freq_hz;
 80068d6:	230e      	movs	r3, #14
 80068d8:	18fb      	adds	r3, r7, r3
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ticks = (ALARM_LPTIM_CLK_HZ + (f / 2u)) / f;
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	085b      	lsrs	r3, r3, #1
 80068e2:	4a5d      	ldr	r2, [pc, #372]	@ (8006a58 <alarm_start_it+0x1e8>)
 80068e4:	4694      	mov	ip, r2
 80068e6:	4463      	add	r3, ip
 80068e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068ea:	0018      	movs	r0, r3
 80068ec:	f7f9 fc32 	bl	8000154 <__udivsi3>
 80068f0:	0003      	movs	r3, r0
 80068f2:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ticks < 2u) ticks = 2u;
 80068f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d801      	bhi.n	80068fe <alarm_start_it+0x8e>
 80068fa:	2302      	movs	r3, #2
 80068fc:	637b      	str	r3, [r7, #52]	@ 0x34
    if (ticks > 65536u) ticks = 65536u;
 80068fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006900:	2380      	movs	r3, #128	@ 0x80
 8006902:	025b      	lsls	r3, r3, #9
 8006904:	429a      	cmp	r2, r3
 8006906:	d902      	bls.n	800690e <alarm_start_it+0x9e>
 8006908:	2380      	movs	r3, #128	@ 0x80
 800690a:	025b      	lsls	r3, r3, #9
 800690c:	637b      	str	r3, [r7, #52]	@ 0x34

    const uint32_t arr = ticks - 1u;
 800690e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006910:	3b01      	subs	r3, #1
 8006912:	623b      	str	r3, [r7, #32]

    /* CCR = ARR * volume / 100 => duty = CCR/ARR = volume% */
    uint32_t pulse = (arr * (uint32_t)volume) / 100u;
 8006914:	260d      	movs	r6, #13
 8006916:	19bb      	adds	r3, r7, r6
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	6a3a      	ldr	r2, [r7, #32]
 800691c:	4353      	muls	r3, r2
 800691e:	2164      	movs	r1, #100	@ 0x64
 8006920:	0018      	movs	r0, r3
 8006922:	f7f9 fc17 	bl	8000154 <__udivsi3>
 8006926:	0003      	movs	r3, r0
 8006928:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse == 0u && volume > 0u) pulse = 1u;
 800692a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692c:	2b00      	cmp	r3, #0
 800692e:	d105      	bne.n	800693c <alarm_start_it+0xcc>
 8006930:	19bb      	adds	r3, r7, r6
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <alarm_start_it+0xcc>
 8006938:	2301      	movs	r3, #1
 800693a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse > arr) pulse = arr;
 800693c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	429a      	cmp	r2, r3
 8006942:	d901      	bls.n	8006948 <alarm_start_it+0xd8>
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update ARR via HAL - this also re-inits LPTIM with correct settings */
    ALARM_LPTIM->Init.Period = arr;
 8006948:	4b42      	ldr	r3, [pc, #264]	@ (8006a54 <alarm_start_it+0x1e4>)
 800694a:	6a3a      	ldr	r2, [r7, #32]
 800694c:	621a      	str	r2, [r3, #32]
    if (HAL_LPTIM_Init(ALARM_LPTIM) != HAL_OK)
 800694e:	4b41      	ldr	r3, [pc, #260]	@ (8006a54 <alarm_start_it+0x1e4>)
 8006950:	0018      	movs	r0, r3
 8006952:	f005 feed 	bl	800c730 <HAL_LPTIM_Init>
 8006956:	1e03      	subs	r3, r0, #0
 8006958:	d000      	beq.n	800695c <alarm_start_it+0xec>
 800695a:	e075      	b.n	8006a48 <alarm_start_it+0x1d8>
        return;

    /* Configure pulse (CCR) */
    LPTIM_OC_ConfigTypeDef oc = {0};
 800695c:	260c      	movs	r6, #12
 800695e:	2108      	movs	r1, #8
 8006960:	1873      	adds	r3, r6, r1
 8006962:	19db      	adds	r3, r3, r7
 8006964:	0018      	movs	r0, r3
 8006966:	2308      	movs	r3, #8
 8006968:	001a      	movs	r2, r3
 800696a:	2100      	movs	r1, #0
 800696c:	f016 f9c2 	bl	801ccf4 <memset>
    oc.Pulse      = pulse;
 8006970:	2108      	movs	r1, #8
 8006972:	1873      	adds	r3, r6, r1
 8006974:	19db      	adds	r3, r3, r7
 8006976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006978:	601a      	str	r2, [r3, #0]
    oc.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800697a:	1873      	adds	r3, r6, r1
 800697c:	19db      	adds	r3, r3, r7
 800697e:	2200      	movs	r2, #0
 8006980:	605a      	str	r2, [r3, #4]
    if (HAL_LPTIM_OC_ConfigChannel(ALARM_LPTIM, &oc, ALARM_CHANNEL) != HAL_OK)
 8006982:	1873      	adds	r3, r6, r1
 8006984:	19d9      	adds	r1, r3, r7
 8006986:	4b33      	ldr	r3, [pc, #204]	@ (8006a54 <alarm_start_it+0x1e4>)
 8006988:	2200      	movs	r2, #0
 800698a:	0018      	movs	r0, r3
 800698c:	f006 fc3a 	bl	800d204 <HAL_LPTIM_OC_ConfigChannel>
 8006990:	1e03      	subs	r3, r0, #0
 8006992:	d15b      	bne.n	8006a4c <alarm_start_it+0x1dc>
        return;

    /* Calculate number of periods for the requested duration */
    if (time_s > 3600.0f) time_s = 3600.0f;
 8006994:	4931      	ldr	r1, [pc, #196]	@ (8006a5c <alarm_start_it+0x1ec>)
 8006996:	68b8      	ldr	r0, [r7, #8]
 8006998:	f7f9 fdb6 	bl	8000508 <__aeabi_fcmpgt>
 800699c:	1e03      	subs	r3, r0, #0
 800699e:	d001      	beq.n	80069a4 <alarm_start_it+0x134>
 80069a0:	4b2e      	ldr	r3, [pc, #184]	@ (8006a5c <alarm_start_it+0x1ec>)
 80069a2:	60bb      	str	r3, [r7, #8]
    uint32_t duration_ms = (uint32_t)(time_s * 1000.0f + 0.5f);
 80069a4:	492e      	ldr	r1, [pc, #184]	@ (8006a60 <alarm_start_it+0x1f0>)
 80069a6:	68b8      	ldr	r0, [r7, #8]
 80069a8:	f7fa fbb6 	bl	8001118 <__aeabi_fmul>
 80069ac:	1c03      	adds	r3, r0, #0
 80069ae:	21fc      	movs	r1, #252	@ 0xfc
 80069b0:	0589      	lsls	r1, r1, #22
 80069b2:	1c18      	adds	r0, r3, #0
 80069b4:	f7f9 fff0 	bl	8000998 <__aeabi_fadd>
 80069b8:	1c03      	adds	r3, r0, #0
 80069ba:	1c18      	adds	r0, r3, #0
 80069bc:	f7f9 fe48 	bl	8000650 <__aeabi_f2uiz>
 80069c0:	0003      	movs	r3, r0
 80069c2:	61fb      	str	r3, [r7, #28]

    uint64_t periods64 = ((uint64_t)f * (uint64_t)duration_ms + 999u) / 1000u;
 80069c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c6:	001c      	movs	r4, r3
 80069c8:	2300      	movs	r3, #0
 80069ca:	001d      	movs	r5, r3
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	603b      	str	r3, [r7, #0]
 80069d0:	2300      	movs	r3, #0
 80069d2:	607b      	str	r3, [r7, #4]
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	0020      	movs	r0, r4
 80069da:	0029      	movs	r1, r5
 80069dc:	f7f9 fe0a 	bl	80005f4 <__aeabi_lmul>
 80069e0:	0002      	movs	r2, r0
 80069e2:	000b      	movs	r3, r1
 80069e4:	0010      	movs	r0, r2
 80069e6:	0019      	movs	r1, r3
 80069e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006a64 <alarm_start_it+0x1f4>)
 80069ea:	2300      	movs	r3, #0
 80069ec:	1880      	adds	r0, r0, r2
 80069ee:	4159      	adcs	r1, r3
 80069f0:	22fa      	movs	r2, #250	@ 0xfa
 80069f2:	0092      	lsls	r2, r2, #2
 80069f4:	2300      	movs	r3, #0
 80069f6:	f7f9 fddd 	bl	80005b4 <__aeabi_uldivmod>
 80069fa:	0002      	movs	r2, r0
 80069fc:	000b      	movs	r3, r1
 80069fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 == 0u) periods64 = 1u;
 8006a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a06:	4313      	orrs	r3, r2
 8006a08:	d103      	bne.n	8006a12 <alarm_start_it+0x1a2>
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 > 0xFFFFFFFFu) periods64 = 0xFFFFFFFFu;
 8006a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d004      	beq.n	8006a22 <alarm_start_it+0x1b2>
 8006a18:	2201      	movs	r2, #1
 8006a1a:	4252      	negs	r2, r2
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006a20:	62fb      	str	r3, [r7, #44]	@ 0x2c

    s_alarm_remaining_periods = (uint32_t)periods64;
 8006a22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a24:	4b10      	ldr	r3, [pc, #64]	@ (8006a68 <alarm_start_it+0x1f8>)
 8006a26:	601a      	str	r2, [r3, #0]
    s_alarm_active = 1u;
 8006a28:	4b10      	ldr	r3, [pc, #64]	@ (8006a6c <alarm_start_it+0x1fc>)
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	701a      	strb	r2, [r3, #0]

    /* Start PWM with interrupts for auto-stop via ARRM callback */
    if (HAL_LPTIM_PWM_Start_IT(ALARM_LPTIM, ALARM_CHANNEL) != HAL_OK)
 8006a2e:	4b09      	ldr	r3, [pc, #36]	@ (8006a54 <alarm_start_it+0x1e4>)
 8006a30:	2100      	movs	r1, #0
 8006a32:	0018      	movs	r0, r3
 8006a34:	f006 f918 	bl	800cc68 <HAL_LPTIM_PWM_Start_IT>
 8006a38:	1e03      	subs	r3, r0, #0
 8006a3a:	d008      	beq.n	8006a4e <alarm_start_it+0x1de>
    {
        s_alarm_active = 0u;
 8006a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a6c <alarm_start_it+0x1fc>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	701a      	strb	r2, [r3, #0]
        return;
 8006a42:	e004      	b.n	8006a4e <alarm_start_it+0x1de>
        return;
 8006a44:	46c0      	nop			@ (mov r8, r8)
 8006a46:	e002      	b.n	8006a4e <alarm_start_it+0x1de>
        return;
 8006a48:	46c0      	nop			@ (mov r8, r8)
 8006a4a:	e000      	b.n	8006a4e <alarm_start_it+0x1de>
        return;
 8006a4c:	46c0      	nop			@ (mov r8, r8)
    }
}
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	b00f      	add	sp, #60	@ 0x3c
 8006a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a54:	20000314 	.word	0x20000314
 8006a58:	000f4240 	.word	0x000f4240
 8006a5c:	45610000 	.word	0x45610000
 8006a60:	447a0000 	.word	0x447a0000
 8006a64:	000003e7 	.word	0x000003e7
 8006a68:	2000088c 	.word	0x2000088c
 8006a6c:	20000890 	.word	0x20000890

08006a70 <HAL_LPTIM_AutoReloadMatchCallback>:

/* HAL callback - mus by povolen LPTIM2 IRQ + HAL_LPTIM_IRQHandler(&hlptim2) v ISR */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
    if (hlptim != ALARM_LPTIM) return;
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ab8 <HAL_LPTIM_AutoReloadMatchCallback+0x48>)
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d114      	bne.n	8006aaa <HAL_LPTIM_AutoReloadMatchCallback+0x3a>
    if (!s_alarm_active) return;
 8006a80:	4b0e      	ldr	r3, [pc, #56]	@ (8006abc <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d011      	beq.n	8006aae <HAL_LPTIM_AutoReloadMatchCallback+0x3e>

    if (s_alarm_remaining_periods > 0u)
 8006a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ac0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d004      	beq.n	8006a9c <HAL_LPTIM_AutoReloadMatchCallback+0x2c>
        s_alarm_remaining_periods--;
 8006a92:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	1e5a      	subs	r2, r3, #1
 8006a98:	4b09      	ldr	r3, [pc, #36]	@ (8006ac0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 8006a9a:	601a      	str	r2, [r3, #0]

    if (s_alarm_remaining_periods == 0u)
 8006a9c:	4b08      	ldr	r3, [pc, #32]	@ (8006ac0 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d105      	bne.n	8006ab0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
        alarm_stop_from_isr();
 8006aa4:	f7ff fece 	bl	8006844 <alarm_stop_from_isr>
 8006aa8:	e002      	b.n	8006ab0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (hlptim != ALARM_LPTIM) return;
 8006aaa:	46c0      	nop			@ (mov r8, r8)
 8006aac:	e000      	b.n	8006ab0 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (!s_alarm_active) return;
 8006aae:	46c0      	nop			@ (mov r8, r8)
}
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	b002      	add	sp, #8
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	46c0      	nop			@ (mov r8, r8)
 8006ab8:	20000314 	.word	0x20000314
 8006abc:	20000890 	.word	0x20000890
 8006ac0:	2000088c 	.word	0x2000088c

08006ac4 <BEEP>:
 * @param freq_hz Frekvencia v Hz
 * @param volume Duty 0-50 (%) (50% = max)
 * @param time_s Trvanie v s
 */
void BEEP(uint16_t freq_hz, uint8_t volume, float time_s)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	603a      	str	r2, [r7, #0]
 8006acc:	1dbb      	adds	r3, r7, #6
 8006ace:	1c02      	adds	r2, r0, #0
 8006ad0:	801a      	strh	r2, [r3, #0]
 8006ad2:	1d7b      	adds	r3, r7, #5
 8006ad4:	1c0a      	adds	r2, r1, #0
 8006ad6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ad8:	f3ef 8305 	mrs	r3, IPSR
 8006adc:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ade:	68fb      	ldr	r3, [r7, #12]
    /* If called from interrupt context, only stash params; run from main loop via BEEP_Task(). */
    if (__get_IPSR() != 0u)
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00e      	beq.n	8006b02 <BEEP+0x3e>
    {
        s_alarm_req_freq_hz = freq_hz;
 8006ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8006b18 <BEEP+0x54>)
 8006ae6:	1dba      	adds	r2, r7, #6
 8006ae8:	8812      	ldrh	r2, [r2, #0]
 8006aea:	801a      	strh	r2, [r3, #0]
        s_alarm_req_volume  = volume;
 8006aec:	4b0b      	ldr	r3, [pc, #44]	@ (8006b1c <BEEP+0x58>)
 8006aee:	1d7a      	adds	r2, r7, #5
 8006af0:	7812      	ldrb	r2, [r2, #0]
 8006af2:	701a      	strb	r2, [r3, #0]
        s_alarm_req_time_s  = time_s;
 8006af4:	4b0a      	ldr	r3, [pc, #40]	@ (8006b20 <BEEP+0x5c>)
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	601a      	str	r2, [r3, #0]
        s_alarm_pending = 1u;
 8006afa:	4b0a      	ldr	r3, [pc, #40]	@ (8006b24 <BEEP+0x60>)
 8006afc:	2201      	movs	r2, #1
 8006afe:	701a      	strb	r2, [r3, #0]
        return;
 8006b00:	e007      	b.n	8006b12 <BEEP+0x4e>
    }

    alarm_start_it(freq_hz, volume, time_s);
 8006b02:	683a      	ldr	r2, [r7, #0]
 8006b04:	1d7b      	adds	r3, r7, #5
 8006b06:	7819      	ldrb	r1, [r3, #0]
 8006b08:	1dbb      	adds	r3, r7, #6
 8006b0a:	881b      	ldrh	r3, [r3, #0]
 8006b0c:	0018      	movs	r0, r3
 8006b0e:	f7ff feaf 	bl	8006870 <alarm_start_it>
}
 8006b12:	46bd      	mov	sp, r7
 8006b14:	b004      	add	sp, #16
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	20000892 	.word	0x20000892
 8006b1c:	20000894 	.word	0x20000894
 8006b20:	20000898 	.word	0x20000898
 8006b24:	20000891 	.word	0x20000891

08006b28 <BEEP_Task>:

void BEEP_Task(void)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	af00      	add	r7, sp, #0
    if (s_alarm_pending == 0u)
 8006b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b58 <BEEP_Task+0x30>)
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <BEEP_Task+0x28>
        return;

    s_alarm_pending = 0u;
 8006b36:	4b08      	ldr	r3, [pc, #32]	@ (8006b58 <BEEP_Task+0x30>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	701a      	strb	r2, [r3, #0]
    alarm_start_it(s_alarm_req_freq_hz, s_alarm_req_volume, s_alarm_req_time_s);
 8006b3c:	4b07      	ldr	r3, [pc, #28]	@ (8006b5c <BEEP_Task+0x34>)
 8006b3e:	8818      	ldrh	r0, [r3, #0]
 8006b40:	4b07      	ldr	r3, [pc, #28]	@ (8006b60 <BEEP_Task+0x38>)
 8006b42:	7819      	ldrb	r1, [r3, #0]
 8006b44:	4b07      	ldr	r3, [pc, #28]	@ (8006b64 <BEEP_Task+0x3c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	1c1a      	adds	r2, r3, #0
 8006b4a:	f7ff fe91 	bl	8006870 <alarm_start_it>
 8006b4e:	e000      	b.n	8006b52 <BEEP_Task+0x2a>
        return;
 8006b50:	46c0      	nop			@ (mov r8, r8)
}
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	46c0      	nop			@ (mov r8, r8)
 8006b58:	20000891 	.word	0x20000891
 8006b5c:	20000892 	.word	0x20000892
 8006b60:	20000894 	.word	0x20000894
 8006b64:	20000898 	.word	0x20000898

08006b68 <ANALOG_CalcVddaFromVrefint>:
static void ANALOG_ConfigChannel(uint32_t channel);
static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc);
static void ANALOG_StartStep(analog_step_t step);

static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc)
{
 8006b68:	b590      	push	{r4, r7, lr}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
    uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 8006b70:	4a1b      	ldr	r2, [pc, #108]	@ (8006be0 <ANALOG_CalcVddaFromVrefint+0x78>)
 8006b72:	210a      	movs	r1, #10
 8006b74:	187b      	adds	r3, r7, r1
 8006b76:	8812      	ldrh	r2, [r2, #0]
 8006b78:	801a      	strh	r2, [r3, #0]
    if (vrefint_adc == 0U || vrefint_cal == 0U)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d003      	beq.n	8006b88 <ANALOG_CalcVddaFromVrefint+0x20>
 8006b80:	187b      	adds	r3, r7, r1
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <ANALOG_CalcVddaFromVrefint+0x24>
        return ANALOG_VREF;
 8006b88:	4b16      	ldr	r3, [pc, #88]	@ (8006be4 <ANALOG_CalcVddaFromVrefint+0x7c>)
 8006b8a:	e025      	b.n	8006bd8 <ANALOG_CalcVddaFromVrefint+0x70>

    float vdda = ((float)VREFINT_CAL_VREF / 1000.0f) * ((float)vrefint_cal / (float)vrefint_adc);
 8006b8c:	230a      	movs	r3, #10
 8006b8e:	18fb      	adds	r3, r7, r3
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	0018      	movs	r0, r3
 8006b94:	f7fa ff04 	bl	80019a0 <__aeabi_ui2f>
 8006b98:	1c04      	adds	r4, r0, #0
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fa ff00 	bl	80019a0 <__aeabi_ui2f>
 8006ba0:	1c03      	adds	r3, r0, #0
 8006ba2:	1c19      	adds	r1, r3, #0
 8006ba4:	1c20      	adds	r0, r4, #0
 8006ba6:	f7fa f8e9 	bl	8000d7c <__aeabi_fdiv>
 8006baa:	1c03      	adds	r3, r0, #0
 8006bac:	490e      	ldr	r1, [pc, #56]	@ (8006be8 <ANALOG_CalcVddaFromVrefint+0x80>)
 8006bae:	1c18      	adds	r0, r3, #0
 8006bb0:	f7fa fab2 	bl	8001118 <__aeabi_fmul>
 8006bb4:	1c03      	adds	r3, r0, #0
 8006bb6:	60fb      	str	r3, [r7, #12]

    /* sanity */
    if (vdda < 2.0f || vdda > 3.6f)
 8006bb8:	2180      	movs	r1, #128	@ 0x80
 8006bba:	05c9      	lsls	r1, r1, #23
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f7f9 fc8f 	bl	80004e0 <__aeabi_fcmplt>
 8006bc2:	1e03      	subs	r3, r0, #0
 8006bc4:	d105      	bne.n	8006bd2 <ANALOG_CalcVddaFromVrefint+0x6a>
 8006bc6:	4909      	ldr	r1, [pc, #36]	@ (8006bec <ANALOG_CalcVddaFromVrefint+0x84>)
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f7f9 fc9d 	bl	8000508 <__aeabi_fcmpgt>
 8006bce:	1e03      	subs	r3, r0, #0
 8006bd0:	d001      	beq.n	8006bd6 <ANALOG_CalcVddaFromVrefint+0x6e>
        vdda = ANALOG_VREF;
 8006bd2:	4b04      	ldr	r3, [pc, #16]	@ (8006be4 <ANALOG_CalcVddaFromVrefint+0x7c>)
 8006bd4:	60fb      	str	r3, [r7, #12]

    return vdda;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
}
 8006bd8:	1c18      	adds	r0, r3, #0
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	b005      	add	sp, #20
 8006bde:	bd90      	pop	{r4, r7, pc}
 8006be0:	1fff6ea4 	.word	0x1fff6ea4
 8006be4:	40533333 	.word	0x40533333
 8006be8:	40400000 	.word	0x40400000
 8006bec:	40666666 	.word	0x40666666

08006bf0 <ANALOG_Init>:

void ANALOG_Init(ADC_HandleTypeDef *hadc)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
    s_hadc = hadc;
 8006bf8:	4b09      	ldr	r3, [pc, #36]	@ (8006c20 <ANALOG_Init+0x30>)
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	601a      	str	r2, [r3, #0]

    (void)HAL_ADC_Stop(s_hadc);
 8006bfe:	4b08      	ldr	r3, [pc, #32]	@ (8006c20 <ANALOG_Init+0x30>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	0018      	movs	r0, r3
 8006c04:	f003 f880 	bl	8009d08 <HAL_ADC_Stop>
    (void)HAL_ADCEx_Calibration_Start(s_hadc);
 8006c08:	4b05      	ldr	r3, [pc, #20]	@ (8006c20 <ANALOG_Init+0x30>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	0018      	movs	r0, r3
 8006c0e:	f003 ffad 	bl	800ab6c <HAL_ADCEx_Calibration_Start>

    /* Start first background update (non-blocking) */
    ANALOG_RequestUpdate();
 8006c12:	f000 f8a9 	bl	8006d68 <ANALOG_RequestUpdate>
}
 8006c16:	46c0      	nop			@ (mov r8, r8)
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	b002      	add	sp, #8
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	46c0      	nop			@ (mov r8, r8)
 8006c20:	2000089c 	.word	0x2000089c

08006c24 <ANALOG_ConfigChannel>:

static void ANALOG_ConfigChannel(uint32_t channel)
{
 8006c24:	b590      	push	{r4, r7, lr}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8006c2c:	240c      	movs	r4, #12
 8006c2e:	193b      	adds	r3, r7, r4
 8006c30:	0018      	movs	r0, r3
 8006c32:	230c      	movs	r3, #12
 8006c34:	001a      	movs	r2, r3
 8006c36:	2100      	movs	r1, #0
 8006c38:	f016 f85c 	bl	801ccf4 <memset>

    sConfig.Channel = channel;
 8006c3c:	0021      	movs	r1, r4
 8006c3e:	187b      	adds	r3, r7, r1
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	601a      	str	r2, [r3, #0]
    /* main.c config: ScanConvMode = ADC_SCAN_SEQ_FIXED -> rank fixed by channel number */
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8006c44:	187b      	adds	r3, r7, r1
 8006c46:	2201      	movs	r2, #1
 8006c48:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8006c4a:	187b      	adds	r3, r7, r1
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	609a      	str	r2, [r3, #8]
     * Then PollForConversion() returns the first rank repeatedly and all our
     * reads look identical.
     *
     * Force single-channel selection by overwriting CHSELR.
     */
    (void)HAL_ADC_ConfigChannel(s_hadc, &sConfig);
 8006c50:	4b08      	ldr	r3, [pc, #32]	@ (8006c74 <ANALOG_ConfigChannel+0x50>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	187a      	adds	r2, r7, r1
 8006c56:	0011      	movs	r1, r2
 8006c58:	0018      	movs	r0, r3
 8006c5a:	f003 faa3 	bl	800a1a4 <HAL_ADC_ConfigChannel>
    s_hadc->Instance->CHSELR = (channel & ADC_CHSELR_CHSEL);
 8006c5e:	4b05      	ldr	r3, [pc, #20]	@ (8006c74 <ANALOG_ConfigChannel+0x50>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	0252      	lsls	r2, r2, #9
 8006c68:	0a52      	lsrs	r2, r2, #9
 8006c6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006c6c:	46c0      	nop			@ (mov r8, r8)
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	b007      	add	sp, #28
 8006c72:	bd90      	pop	{r4, r7, pc}
 8006c74:	2000089c 	.word	0x2000089c

08006c78 <ANALOG_StartStep>:

static void ANALOG_StartStep(analog_step_t step)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	0002      	movs	r2, r0
 8006c80:	1dfb      	adds	r3, r7, #7
 8006c82:	701a      	strb	r2, [r3, #0]
    if (s_hadc == NULL)
 8006c84:	4b2e      	ldr	r3, [pc, #184]	@ (8006d40 <ANALOG_StartStep+0xc8>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d053      	beq.n	8006d34 <ANALOG_StartStep+0xbc>
        return;

    s_step = step;
 8006c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8006d44 <ANALOG_StartStep+0xcc>)
 8006c8e:	1dfa      	adds	r2, r7, #7
 8006c90:	7812      	ldrb	r2, [r2, #0]
 8006c92:	701a      	strb	r2, [r3, #0]
    s_accum = 0U;
 8006c94:	4b2c      	ldr	r3, [pc, #176]	@ (8006d48 <ANALOG_StartStep+0xd0>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	601a      	str	r2, [r3, #0]

    switch (step)
 8006c9a:	1dfb      	adds	r3, r7, #7
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	2b04      	cmp	r3, #4
 8006ca0:	d020      	beq.n	8006ce4 <ANALOG_StartStep+0x6c>
 8006ca2:	dc27      	bgt.n	8006cf4 <ANALOG_StartStep+0x7c>
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d015      	beq.n	8006cd4 <ANALOG_StartStep+0x5c>
 8006ca8:	dc24      	bgt.n	8006cf4 <ANALOG_StartStep+0x7c>
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d002      	beq.n	8006cb4 <ANALOG_StartStep+0x3c>
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d008      	beq.n	8006cc4 <ANALOG_StartStep+0x4c>
 8006cb2:	e01f      	b.n	8006cf4 <ANALOG_StartStep+0x7c>
    {
        case ANALOG_STEP_VREFINT:
            s_samples_left = (uint32_t)ANALOG_VREF_SAMPLES;
 8006cb4:	4b25      	ldr	r3, [pc, #148]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ADC_CHANNEL_VREFINT);
 8006cba:	4b25      	ldr	r3, [pc, #148]	@ (8006d50 <ANALOG_StartStep+0xd8>)
 8006cbc:	0018      	movs	r0, r3
 8006cbe:	f7ff ffb1 	bl	8006c24 <ANALOG_ConfigChannel>
            break;
 8006cc2:	e01b      	b.n	8006cfc <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT_DUMMY:
            /* PB0/ADC1_IN17: dummy shot after channel switch (no scan used) */
            s_samples_left = 1U;
 8006cc4:	4b21      	ldr	r3, [pc, #132]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 8006cca:	4b22      	ldr	r3, [pc, #136]	@ (8006d54 <ANALOG_StartStep+0xdc>)
 8006ccc:	0018      	movs	r0, r3
 8006cce:	f7ff ffa9 	bl	8006c24 <ANALOG_ConfigChannel>
            break;
 8006cd2:	e013      	b.n	8006cfc <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 8006cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006cd6:	220a      	movs	r2, #10
 8006cd8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 8006cda:	4b1e      	ldr	r3, [pc, #120]	@ (8006d54 <ANALOG_StartStep+0xdc>)
 8006cdc:	0018      	movs	r0, r3
 8006cde:	f7ff ffa1 	bl	8006c24 <ANALOG_ConfigChannel>
            break;
 8006ce2:	e00b      	b.n	8006cfc <ANALOG_StartStep+0x84>

        case ANALOG_STEP_LIGHT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 8006ce4:	4b19      	ldr	r3, [pc, #100]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006ce6:	220a      	movs	r2, #10
 8006ce8:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_LIGHT_CHANNEL);
 8006cea:	4b1b      	ldr	r3, [pc, #108]	@ (8006d58 <ANALOG_StartStep+0xe0>)
 8006cec:	0018      	movs	r0, r3
 8006cee:	f7ff ff99 	bl	8006c24 <ANALOG_ConfigChannel>
            break;
 8006cf2:	e003      	b.n	8006cfc <ANALOG_StartStep+0x84>

        default:
            s_samples_left = 0U;
 8006cf4:	4b15      	ldr	r3, [pc, #84]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	601a      	str	r2, [r3, #0]
            break;
 8006cfa:	46c0      	nop			@ (mov r8, r8)
    }

    if (s_samples_left == 0U)
 8006cfc:	4b13      	ldr	r3, [pc, #76]	@ (8006d4c <ANALOG_StartStep+0xd4>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d019      	beq.n	8006d38 <ANALOG_StartStep+0xc0>
        return;

    /* Start single-shot conversion (non-blocking). */
    if (HAL_ADC_Start(s_hadc) != HAL_OK)
 8006d04:	4b0e      	ldr	r3, [pc, #56]	@ (8006d40 <ANALOG_StartStep+0xc8>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f002 ffaf 	bl	8009c6c <HAL_ADC_Start>
 8006d0e:	1e03      	subs	r3, r0, #0
 8006d10:	d00c      	beq.n	8006d2c <ANALOG_StartStep+0xb4>
    {
        s_step = ANALOG_STEP_IDLE;
 8006d12:	4b0c      	ldr	r3, [pc, #48]	@ (8006d44 <ANALOG_StartStep+0xcc>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	701a      	strb	r2, [r3, #0]
        s_busy = 0U;
 8006d18:	4b10      	ldr	r3, [pc, #64]	@ (8006d5c <ANALOG_StartStep+0xe4>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 8006d1e:	4b10      	ldr	r3, [pc, #64]	@ (8006d60 <ANALOG_StartStep+0xe8>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 8006d24:	4b0f      	ldr	r3, [pc, #60]	@ (8006d64 <ANALOG_StartStep+0xec>)
 8006d26:	2200      	movs	r2, #0
 8006d28:	701a      	strb	r2, [r3, #0]
        return;
 8006d2a:	e006      	b.n	8006d3a <ANALOG_StartStep+0xc2>
    }
    s_conv_running = 1U;
 8006d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006d64 <ANALOG_StartStep+0xec>)
 8006d2e:	2201      	movs	r2, #1
 8006d30:	701a      	strb	r2, [r3, #0]
 8006d32:	e002      	b.n	8006d3a <ANALOG_StartStep+0xc2>
        return;
 8006d34:	46c0      	nop			@ (mov r8, r8)
 8006d36:	e000      	b.n	8006d3a <ANALOG_StartStep+0xc2>
        return;
 8006d38:	46c0      	nop			@ (mov r8, r8)
}
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	b002      	add	sp, #8
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	2000089c 	.word	0x2000089c
 8006d44:	200008b4 	.word	0x200008b4
 8006d48:	200008b8 	.word	0x200008b8
 8006d4c:	200008bc 	.word	0x200008bc
 8006d50:	b0001000 	.word	0xb0001000
 8006d54:	44020000 	.word	0x44020000
 8006d58:	38004000 	.word	0x38004000
 8006d5c:	200008c0 	.word	0x200008c0
 8006d60:	200008c1 	.word	0x200008c1
 8006d64:	200008c8 	.word	0x200008c8

08006d68 <ANALOG_RequestUpdate>:

void ANALOG_RequestUpdate(void)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
    s_update_requested = 1U;
 8006d6c:	4b02      	ldr	r3, [pc, #8]	@ (8006d78 <ANALOG_RequestUpdate+0x10>)
 8006d6e:	2201      	movs	r2, #1
 8006d70:	701a      	strb	r2, [r3, #0]
}
 8006d72:	46c0      	nop			@ (mov r8, r8)
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	200008c1 	.word	0x200008c1

08006d7c <ANALOG_IsBusy>:

uint8_t ANALOG_IsBusy(void)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	af00      	add	r7, sp, #0
    return s_busy;
 8006d80:	4b02      	ldr	r3, [pc, #8]	@ (8006d8c <ANALOG_IsBusy+0x10>)
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	b2db      	uxtb	r3, r3
}
 8006d86:	0018      	movs	r0, r3
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	200008c0 	.word	0x200008c0

08006d90 <ANALOG_Task>:

void ANALOG_Task(void)
{
 8006d90:	b5b0      	push	{r4, r5, r7, lr}
 8006d92:	b08a      	sub	sp, #40	@ 0x28
 8006d94:	af00      	add	r7, sp, #0
    /* Start a new non-blocking sequence if requested */
    if ((s_hadc != NULL) && (s_busy == 0U) && (s_update_requested != 0U))
 8006d96:	4b9e      	ldr	r3, [pc, #632]	@ (8007010 <ANALOG_Task+0x280>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d016      	beq.n	8006dcc <ANALOG_Task+0x3c>
 8006d9e:	4b9d      	ldr	r3, [pc, #628]	@ (8007014 <ANALOG_Task+0x284>)
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d111      	bne.n	8006dcc <ANALOG_Task+0x3c>
 8006da8:	4b9b      	ldr	r3, [pc, #620]	@ (8007018 <ANALOG_Task+0x288>)
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00c      	beq.n	8006dcc <ANALOG_Task+0x3c>
    {
        s_busy = 1U;
 8006db2:	4b98      	ldr	r3, [pc, #608]	@ (8007014 <ANALOG_Task+0x284>)
 8006db4:	2201      	movs	r2, #1
 8006db6:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 8006db8:	4b98      	ldr	r3, [pc, #608]	@ (800701c <ANALOG_Task+0x28c>)
 8006dba:	2200      	movs	r2, #0
 8006dbc:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 8006dbe:	4b96      	ldr	r3, [pc, #600]	@ (8007018 <ANALOG_Task+0x288>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	701a      	strb	r2, [r3, #0]
        ANALOG_StartStep(ANALOG_STEP_VREFINT);
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	f7ff ff57 	bl	8006c78 <ANALOG_StartStep>
        return;
 8006dca:	e11e      	b.n	800700a <ANALOG_Task+0x27a>
    }

    /* Progress conversion state machine without blocking */
    if ((s_hadc != NULL) && (s_busy != 0U) && (s_conv_running != 0U))
 8006dcc:	4b90      	ldr	r3, [pc, #576]	@ (8007010 <ANALOG_Task+0x280>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d100      	bne.n	8006dd6 <ANALOG_Task+0x46>
 8006dd4:	e119      	b.n	800700a <ANALOG_Task+0x27a>
 8006dd6:	4b8f      	ldr	r3, [pc, #572]	@ (8007014 <ANALOG_Task+0x284>)
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d100      	bne.n	8006de2 <ANALOG_Task+0x52>
 8006de0:	e113      	b.n	800700a <ANALOG_Task+0x27a>
 8006de2:	4b8e      	ldr	r3, [pc, #568]	@ (800701c <ANALOG_Task+0x28c>)
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d100      	bne.n	8006dee <ANALOG_Task+0x5e>
 8006dec:	e10d      	b.n	800700a <ANALOG_Task+0x27a>
    {
        HAL_StatusTypeDef st = HAL_ADC_PollForConversion(s_hadc, 0U);
 8006dee:	4b88      	ldr	r3, [pc, #544]	@ (8007010 <ANALOG_Task+0x280>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	251f      	movs	r5, #31
 8006df4:	197c      	adds	r4, r7, r5
 8006df6:	2100      	movs	r1, #0
 8006df8:	0018      	movs	r0, r3
 8006dfa:	f002 ffc1 	bl	8009d80 <HAL_ADC_PollForConversion>
 8006dfe:	0003      	movs	r3, r0
 8006e00:	7023      	strb	r3, [r4, #0]
        if (st == HAL_TIMEOUT)
 8006e02:	197b      	adds	r3, r7, r5
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	2b03      	cmp	r3, #3
 8006e08:	d100      	bne.n	8006e0c <ANALOG_Task+0x7c>
 8006e0a:	e0fd      	b.n	8007008 <ANALOG_Task+0x278>
        {
            return; /* not ready yet */
        }

        if (st != HAL_OK)
 8006e0c:	197b      	adds	r3, r7, r5
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00e      	beq.n	8006e32 <ANALOG_Task+0xa2>
        {
            (void)HAL_ADC_Stop(s_hadc);
 8006e14:	4b7e      	ldr	r3, [pc, #504]	@ (8007010 <ANALOG_Task+0x280>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f002 ff75 	bl	8009d08 <HAL_ADC_Stop>
            s_step = ANALOG_STEP_IDLE;
 8006e1e:	4b80      	ldr	r3, [pc, #512]	@ (8007020 <ANALOG_Task+0x290>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	701a      	strb	r2, [r3, #0]
            s_busy = 0U;
 8006e24:	4b7b      	ldr	r3, [pc, #492]	@ (8007014 <ANALOG_Task+0x284>)
 8006e26:	2200      	movs	r2, #0
 8006e28:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 8006e2a:	4b7c      	ldr	r3, [pc, #496]	@ (800701c <ANALOG_Task+0x28c>)
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]
            return;
 8006e30:	e0eb      	b.n	800700a <ANALOG_Task+0x27a>
        }

        uint32_t v = HAL_ADC_GetValue(s_hadc);
 8006e32:	4b77      	ldr	r3, [pc, #476]	@ (8007010 <ANALOG_Task+0x280>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	0018      	movs	r0, r3
 8006e38:	f003 f836 	bl	8009ea8 <HAL_ADC_GetValue>
 8006e3c:	0003      	movs	r3, r0
 8006e3e:	61bb      	str	r3, [r7, #24]
        (void)HAL_ADC_Stop(s_hadc);
 8006e40:	4b73      	ldr	r3, [pc, #460]	@ (8007010 <ANALOG_Task+0x280>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	0018      	movs	r0, r3
 8006e46:	f002 ff5f 	bl	8009d08 <HAL_ADC_Stop>
        s_conv_running = 0U;
 8006e4a:	4b74      	ldr	r3, [pc, #464]	@ (800701c <ANALOG_Task+0x28c>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	701a      	strb	r2, [r3, #0]

        /* Dummy shot for IN17 after channel switch */
        if (s_step == ANALOG_STEP_BAT_DUMMY)
 8006e50:	4b73      	ldr	r3, [pc, #460]	@ (8007020 <ANALOG_Task+0x290>)
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d103      	bne.n	8006e62 <ANALOG_Task+0xd2>
        {
            ANALOG_StartStep(ANALOG_STEP_BAT);
 8006e5a:	2003      	movs	r0, #3
 8006e5c:	f7ff ff0c 	bl	8006c78 <ANALOG_StartStep>
            return;
 8006e60:	e0d3      	b.n	800700a <ANALOG_Task+0x27a>
        }

        s_accum += v;
 8006e62:	4b70      	ldr	r3, [pc, #448]	@ (8007024 <ANALOG_Task+0x294>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	18d2      	adds	r2, r2, r3
 8006e6a:	4b6e      	ldr	r3, [pc, #440]	@ (8007024 <ANALOG_Task+0x294>)
 8006e6c:	601a      	str	r2, [r3, #0]
        if (s_samples_left > 0U)
 8006e6e:	4b6e      	ldr	r3, [pc, #440]	@ (8007028 <ANALOG_Task+0x298>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d004      	beq.n	8006e80 <ANALOG_Task+0xf0>
            s_samples_left--;
 8006e76:	4b6c      	ldr	r3, [pc, #432]	@ (8007028 <ANALOG_Task+0x298>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	1e5a      	subs	r2, r3, #1
 8006e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8007028 <ANALOG_Task+0x298>)
 8006e7e:	601a      	str	r2, [r3, #0]

        if (s_samples_left > 0U)
 8006e80:	4b69      	ldr	r3, [pc, #420]	@ (8007028 <ANALOG_Task+0x298>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d011      	beq.n	8006eac <ANALOG_Task+0x11c>
        {
            /* next sample on same channel */
            if (HAL_ADC_Start(s_hadc) == HAL_OK)
 8006e88:	4b61      	ldr	r3, [pc, #388]	@ (8007010 <ANALOG_Task+0x280>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	0018      	movs	r0, r3
 8006e8e:	f002 feed 	bl	8009c6c <HAL_ADC_Start>
 8006e92:	1e03      	subs	r3, r0, #0
 8006e94:	d103      	bne.n	8006e9e <ANALOG_Task+0x10e>
                s_conv_running = 1U;
 8006e96:	4b61      	ldr	r3, [pc, #388]	@ (800701c <ANALOG_Task+0x28c>)
 8006e98:	2201      	movs	r2, #1
 8006e9a:	701a      	strb	r2, [r3, #0]
            else
            {
                s_step = ANALOG_STEP_IDLE;
                s_busy = 0U;
            }
            return;
 8006e9c:	e0b5      	b.n	800700a <ANALOG_Task+0x27a>
                s_step = ANALOG_STEP_IDLE;
 8006e9e:	4b60      	ldr	r3, [pc, #384]	@ (8007020 <ANALOG_Task+0x290>)
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 8006ea4:	4b5b      	ldr	r3, [pc, #364]	@ (8007014 <ANALOG_Task+0x284>)
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	701a      	strb	r2, [r3, #0]
            return;
 8006eaa:	e0ae      	b.n	800700a <ANALOG_Task+0x27a>
        }

        /* Step finished: compute avg and transition */
        uint32_t avg = 0U;
 8006eac:	2300      	movs	r3, #0
 8006eae:	617b      	str	r3, [r7, #20]
        switch (s_step)
 8006eb0:	4b5b      	ldr	r3, [pc, #364]	@ (8007020 <ANALOG_Task+0x290>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	d027      	beq.n	8006f0a <ANALOG_Task+0x17a>
 8006eba:	dd00      	ble.n	8006ebe <ANALOG_Task+0x12e>
 8006ebc:	e09d      	b.n	8006ffa <ANALOG_Task+0x26a>
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d002      	beq.n	8006ec8 <ANALOG_Task+0x138>
 8006ec2:	2b03      	cmp	r3, #3
 8006ec4:	d012      	beq.n	8006eec <ANALOG_Task+0x15c>
 8006ec6:	e098      	b.n	8006ffa <ANALOG_Task+0x26a>
        {
            case ANALOG_STEP_VREFINT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_VREF_SAMPLES);
 8006ec8:	4b56      	ldr	r3, [pc, #344]	@ (8007024 <ANALOG_Task+0x294>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	089b      	lsrs	r3, r3, #2
 8006ece:	617b      	str	r3, [r7, #20]
                s_raw_vrefint = avg;
 8006ed0:	4b56      	ldr	r3, [pc, #344]	@ (800702c <ANALOG_Task+0x29c>)
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	601a      	str	r2, [r3, #0]
                s_vdda_actual = ANALOG_CalcVddaFromVrefint(avg);
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	0018      	movs	r0, r3
 8006eda:	f7ff fe45 	bl	8006b68 <ANALOG_CalcVddaFromVrefint>
 8006ede:	1c02      	adds	r2, r0, #0
 8006ee0:	4b53      	ldr	r3, [pc, #332]	@ (8007030 <ANALOG_Task+0x2a0>)
 8006ee2:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_BAT_DUMMY);
 8006ee4:	2002      	movs	r0, #2
 8006ee6:	f7ff fec7 	bl	8006c78 <ANALOG_StartStep>
                return;
 8006eea:	e08e      	b.n	800700a <ANALOG_Task+0x27a>

            case ANALOG_STEP_BAT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 8006eec:	4b4d      	ldr	r3, [pc, #308]	@ (8007024 <ANALOG_Task+0x294>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	210a      	movs	r1, #10
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f7f9 f92e 	bl	8000154 <__udivsi3>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	617b      	str	r3, [r7, #20]
                s_raw_bat = avg;
 8006efc:	4b4d      	ldr	r3, [pc, #308]	@ (8007034 <ANALOG_Task+0x2a4>)
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_LIGHT);
 8006f02:	2004      	movs	r0, #4
 8006f04:	f7ff feb8 	bl	8006c78 <ANALOG_StartStep>
                return;
 8006f08:	e07f      	b.n	800700a <ANALOG_Task+0x27a>

            case ANALOG_STEP_LIGHT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 8006f0a:	4b46      	ldr	r3, [pc, #280]	@ (8007024 <ANALOG_Task+0x294>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	210a      	movs	r1, #10
 8006f10:	0018      	movs	r0, r3
 8006f12:	f7f9 f91f 	bl	8000154 <__udivsi3>
 8006f16:	0003      	movs	r3, r0
 8006f18:	617b      	str	r3, [r7, #20]
                s_raw_light = avg;
 8006f1a:	4b47      	ldr	r3, [pc, #284]	@ (8007038 <ANALOG_Task+0x2a8>)
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	601a      	str	r2, [r3, #0]
                /* Finalize: compute corrected raws + derived values */
                {
                    float vdda = s_vdda_actual;
 8006f20:	4b43      	ldr	r3, [pc, #268]	@ (8007030 <ANALOG_Task+0x2a0>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	613b      	str	r3, [r7, #16]

                    /* Battery voltage from raw using actual VDDA */
                    float v_adc = ((float)s_raw_bat / ANALOG_ADC_MAX_VALUE) * vdda;
 8006f26:	4b43      	ldr	r3, [pc, #268]	@ (8007034 <ANALOG_Task+0x2a4>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	0018      	movs	r0, r3
 8006f2c:	f7fa fd38 	bl	80019a0 <__aeabi_ui2f>
 8006f30:	1c03      	adds	r3, r0, #0
 8006f32:	4942      	ldr	r1, [pc, #264]	@ (800703c <ANALOG_Task+0x2ac>)
 8006f34:	1c18      	adds	r0, r3, #0
 8006f36:	f7f9 ff21 	bl	8000d7c <__aeabi_fdiv>
 8006f3a:	1c03      	adds	r3, r0, #0
 8006f3c:	1c19      	adds	r1, r3, #0
 8006f3e:	6938      	ldr	r0, [r7, #16]
 8006f40:	f7fa f8ea 	bl	8001118 <__aeabi_fmul>
 8006f44:	1c03      	adds	r3, r0, #0
 8006f46:	60fb      	str	r3, [r7, #12]
                    float v_bat = 0.0f;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (ANALOG_BAT_DIVIDER > 0.0f)
                        v_bat = v_adc / ANALOG_BAT_DIVIDER;
 8006f4c:	493c      	ldr	r1, [pc, #240]	@ (8007040 <ANALOG_Task+0x2b0>)
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f7f9 ff14 	bl	8000d7c <__aeabi_fdiv>
 8006f54:	1c03      	adds	r3, r0, #0
 8006f56:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat < 0.0f) v_bat = 0.0f;
 8006f58:	2100      	movs	r1, #0
 8006f5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006f5c:	f7f9 fac0 	bl	80004e0 <__aeabi_fcmplt>
 8006f60:	1e03      	subs	r3, r0, #0
 8006f62:	d001      	beq.n	8006f68 <ANALOG_Task+0x1d8>
 8006f64:	2300      	movs	r3, #0
 8006f66:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat > 5.0f) v_bat = 5.0f;
 8006f68:	4936      	ldr	r1, [pc, #216]	@ (8007044 <ANALOG_Task+0x2b4>)
 8006f6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006f6c:	f7f9 facc 	bl	8000508 <__aeabi_fcmpgt>
 8006f70:	1e03      	subs	r3, r0, #0
 8006f72:	d001      	beq.n	8006f78 <ANALOG_Task+0x1e8>
 8006f74:	4b33      	ldr	r3, [pc, #204]	@ (8007044 <ANALOG_Task+0x2b4>)
 8006f76:	627b      	str	r3, [r7, #36]	@ 0x24
                    s_bat_v = v_bat;
 8006f78:	4b33      	ldr	r3, [pc, #204]	@ (8007048 <ANALOG_Task+0x2b8>)
 8006f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f7c:	601a      	str	r2, [r3, #0]

                    /* Light: photodiode current -> lux */
                    float v_light = ((float)s_raw_light / ANALOG_ADC_MAX_VALUE) * vdda;
 8006f7e:	4b2e      	ldr	r3, [pc, #184]	@ (8007038 <ANALOG_Task+0x2a8>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	0018      	movs	r0, r3
 8006f84:	f7fa fd0c 	bl	80019a0 <__aeabi_ui2f>
 8006f88:	1c03      	adds	r3, r0, #0
 8006f8a:	492c      	ldr	r1, [pc, #176]	@ (800703c <ANALOG_Task+0x2ac>)
 8006f8c:	1c18      	adds	r0, r3, #0
 8006f8e:	f7f9 fef5 	bl	8000d7c <__aeabi_fdiv>
 8006f92:	1c03      	adds	r3, r0, #0
 8006f94:	1c19      	adds	r1, r3, #0
 8006f96:	6938      	ldr	r0, [r7, #16]
 8006f98:	f7fa f8be 	bl	8001118 <__aeabi_fmul>
 8006f9c:	1c03      	adds	r3, r0, #0
 8006f9e:	60bb      	str	r3, [r7, #8]
                    float current = v_light / ANALOG_TIA_RESISTOR;
 8006fa0:	492a      	ldr	r1, [pc, #168]	@ (800704c <ANALOG_Task+0x2bc>)
 8006fa2:	68b8      	ldr	r0, [r7, #8]
 8006fa4:	f7f9 feea 	bl	8000d7c <__aeabi_fdiv>
 8006fa8:	1c03      	adds	r3, r0, #0
 8006faa:	607b      	str	r3, [r7, #4]
                    float lux = 0.0f;
 8006fac:	2300      	movs	r3, #0
 8006fae:	623b      	str	r3, [r7, #32]
                    if (ANALOG_PD_A_PER_LUX > 0.0f)
                        lux = current / ANALOG_PD_A_PER_LUX;
 8006fb0:	4927      	ldr	r1, [pc, #156]	@ (8007050 <ANALOG_Task+0x2c0>)
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7f9 fee2 	bl	8000d7c <__aeabi_fdiv>
 8006fb8:	1c03      	adds	r3, r0, #0
 8006fba:	623b      	str	r3, [r7, #32]
                    if (lux < 0.0f) lux = 0.0f;
 8006fbc:	2100      	movs	r1, #0
 8006fbe:	6a38      	ldr	r0, [r7, #32]
 8006fc0:	f7f9 fa8e 	bl	80004e0 <__aeabi_fcmplt>
 8006fc4:	1e03      	subs	r3, r0, #0
 8006fc6:	d001      	beq.n	8006fcc <ANALOG_Task+0x23c>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	623b      	str	r3, [r7, #32]
                    if (lux > 100000.0f) lux = 100000.0f;
 8006fcc:	4921      	ldr	r1, [pc, #132]	@ (8007054 <ANALOG_Task+0x2c4>)
 8006fce:	6a38      	ldr	r0, [r7, #32]
 8006fd0:	f7f9 fa9a 	bl	8000508 <__aeabi_fcmpgt>
 8006fd4:	1e03      	subs	r3, r0, #0
 8006fd6:	d001      	beq.n	8006fdc <ANALOG_Task+0x24c>
 8006fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8007054 <ANALOG_Task+0x2c4>)
 8006fda:	623b      	str	r3, [r7, #32]
                    s_light_lux = lux;
 8006fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8007058 <ANALOG_Task+0x2c8>)
 8006fde:	6a3a      	ldr	r2, [r7, #32]
 8006fe0:	601a      	str	r2, [r3, #0]

                    s_update_id++;
 8006fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800705c <ANALOG_Task+0x2cc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	1c5a      	adds	r2, r3, #1
 8006fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800705c <ANALOG_Task+0x2cc>)
 8006fea:	601a      	str	r2, [r3, #0]
                }

                s_step = ANALOG_STEP_IDLE;
 8006fec:	4b0c      	ldr	r3, [pc, #48]	@ (8007020 <ANALOG_Task+0x290>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 8006ff2:	4b08      	ldr	r3, [pc, #32]	@ (8007014 <ANALOG_Task+0x284>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	701a      	strb	r2, [r3, #0]
                return;
 8006ff8:	e007      	b.n	800700a <ANALOG_Task+0x27a>

            default:
                s_step = ANALOG_STEP_IDLE;
 8006ffa:	4b09      	ldr	r3, [pc, #36]	@ (8007020 <ANALOG_Task+0x290>)
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 8007000:	4b04      	ldr	r3, [pc, #16]	@ (8007014 <ANALOG_Task+0x284>)
 8007002:	2200      	movs	r2, #0
 8007004:	701a      	strb	r2, [r3, #0]
                return;
 8007006:	e000      	b.n	800700a <ANALOG_Task+0x27a>
            return; /* not ready yet */
 8007008:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800700a:	46bd      	mov	sp, r7
 800700c:	b00a      	add	sp, #40	@ 0x28
 800700e:	bdb0      	pop	{r4, r5, r7, pc}
 8007010:	2000089c 	.word	0x2000089c
 8007014:	200008c0 	.word	0x200008c0
 8007018:	200008c1 	.word	0x200008c1
 800701c:	200008c8 	.word	0x200008c8
 8007020:	200008b4 	.word	0x200008b4
 8007024:	200008b8 	.word	0x200008b8
 8007028:	200008bc 	.word	0x200008bc
 800702c:	200008a0 	.word	0x200008a0
 8007030:	20000004 	.word	0x20000004
 8007034:	200008a4 	.word	0x200008a4
 8007038:	200008a8 	.word	0x200008a8
 800703c:	457ff000 	.word	0x457ff000
 8007040:	3ea3b360 	.word	0x3ea3b360
 8007044:	40a00000 	.word	0x40a00000
 8007048:	200008ac 	.word	0x200008ac
 800704c:	48a12200 	.word	0x48a12200
 8007050:	3183f0ff 	.word	0x3183f0ff
 8007054:	47c35000 	.word	0x47c35000
 8007058:	200008b0 	.word	0x200008b0
 800705c:	200008c4 	.word	0x200008c4

08007060 <ANALOG_GetUpdateId>:

uint32_t ANALOG_GetUpdateId(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	af00      	add	r7, sp, #0
    return s_update_id;
 8007064:	4b02      	ldr	r3, [pc, #8]	@ (8007070 <ANALOG_GetUpdateId+0x10>)
 8007066:	681b      	ldr	r3, [r3, #0]
}
 8007068:	0018      	movs	r0, r3
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	46c0      	nop			@ (mov r8, r8)
 8007070:	200008c4 	.word	0x200008c4

08007074 <ANALOG_GetLight>:

float ANALOG_GetLight(void)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	af00      	add	r7, sp, #0
    return s_light_lux;
 8007078:	4b02      	ldr	r3, [pc, #8]	@ (8007084 <ANALOG_GetLight+0x10>)
 800707a:	681b      	ldr	r3, [r3, #0]
}
 800707c:	1c18      	adds	r0, r3, #0
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	46c0      	nop			@ (mov r8, r8)
 8007084:	200008b0 	.word	0x200008b0

08007088 <ANALOG_GetBat>:

float ANALOG_GetBat(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
    return s_bat_v;
 800708c:	4b02      	ldr	r3, [pc, #8]	@ (8007098 <ANALOG_GetBat+0x10>)
 800708e:	681b      	ldr	r3, [r3, #0]
}
 8007090:	1c18      	adds	r0, r3, #0
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	46c0      	nop			@ (mov r8, r8)
 8007098:	200008ac 	.word	0x200008ac

0800709c <BME280_Init>:
static uint32_t BME280_CompensateP(int32_t adc_P);
static uint32_t BME280_CompensateH(int32_t adc_H);
static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data);

HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <BME280_Init+0x12>
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e04d      	b.n	800714a <BME280_Init+0xae>
    }
    
    bme280_i2c = hi2c;
 80070ae:	4b29      	ldr	r3, [pc, #164]	@ (8007154 <BME280_Init+0xb8>)
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	601a      	str	r2, [r3, #0]
    init_time = HAL_GetTick();
 80070b4:	f002 f9ba 	bl	800942c <HAL_GetTick>
 80070b8:	0002      	movs	r2, r0
 80070ba:	4b27      	ldr	r3, [pc, #156]	@ (8007158 <BME280_Init+0xbc>)
 80070bc:	601a      	str	r2, [r3, #0]
    
    uint8_t chip_id = 0;
 80070be:	210d      	movs	r1, #13
 80070c0:	187b      	adds	r3, r7, r1
 80070c2:	2200      	movs	r2, #0
 80070c4:	701a      	strb	r2, [r3, #0]
    if (BME280_ReadReg(BME280_REG_ID, &chip_id) != HAL_OK) {
 80070c6:	187b      	adds	r3, r7, r1
 80070c8:	0019      	movs	r1, r3
 80070ca:	20d0      	movs	r0, #208	@ 0xd0
 80070cc:	f000 f93e 	bl	800734c <BME280_ReadReg>
 80070d0:	1e03      	subs	r3, r0, #0
 80070d2:	d004      	beq.n	80070de <BME280_Init+0x42>
        bme280_i2c = NULL;
 80070d4:	4b1f      	ldr	r3, [pc, #124]	@ (8007154 <BME280_Init+0xb8>)
 80070d6:	2200      	movs	r2, #0
 80070d8:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e035      	b.n	800714a <BME280_Init+0xae>
    }
    
    if (chip_id != BME280_CHIP_ID) {
 80070de:	230d      	movs	r3, #13
 80070e0:	18fb      	adds	r3, r7, r3
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	2b60      	cmp	r3, #96	@ 0x60
 80070e6:	d004      	beq.n	80070f2 <BME280_Init+0x56>
        bme280_i2c = NULL;
 80070e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007154 <BME280_Init+0xb8>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e02b      	b.n	800714a <BME280_Init+0xae>
    }
    
    BME280_WriteReg(BME280_REG_RESET, BME280_SOFT_RESET);
 80070f2:	21b6      	movs	r1, #182	@ 0xb6
 80070f4:	20e0      	movs	r0, #224	@ 0xe0
 80070f6:	f000 f8f3 	bl	80072e0 <BME280_WriteReg>
    HAL_Delay(10);
 80070fa:	200a      	movs	r0, #10
 80070fc:	f002 f9a0 	bl	8009440 <HAL_Delay>
    
    if (BME280_ReadCalibrationData() != HAL_OK) {
 8007100:	f000 fa1a 	bl	8007538 <BME280_ReadCalibrationData>
 8007104:	1e03      	subs	r3, r0, #0
 8007106:	d004      	beq.n	8007112 <BME280_Init+0x76>
        bme280_i2c = NULL;
 8007108:	4b12      	ldr	r3, [pc, #72]	@ (8007154 <BME280_Init+0xb8>)
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e01b      	b.n	800714a <BME280_Init+0xae>
    }
    
    // Max accuracy: oversampling x16, filter x16
    BME280_WriteReg(BME280_REG_CTRL_HUM, BME280_OVERSAMPLING_16X);
 8007112:	2105      	movs	r1, #5
 8007114:	20f2      	movs	r0, #242	@ 0xf2
 8007116:	f000 f8e3 	bl	80072e0 <BME280_WriteReg>
    
    uint8_t config = (BME280_STANDBY_0_5_MS << 5) | (BME280_FILTER_16 << 2);
 800711a:	210f      	movs	r1, #15
 800711c:	187b      	adds	r3, r7, r1
 800711e:	2210      	movs	r2, #16
 8007120:	701a      	strb	r2, [r3, #0]
    BME280_WriteReg(BME280_REG_CONFIG, config);
 8007122:	187b      	adds	r3, r7, r1
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	0019      	movs	r1, r3
 8007128:	20f5      	movs	r0, #245	@ 0xf5
 800712a:	f000 f8d9 	bl	80072e0 <BME280_WriteReg>
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800712e:	210e      	movs	r1, #14
 8007130:	187b      	adds	r3, r7, r1
 8007132:	22b7      	movs	r2, #183	@ 0xb7
 8007134:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_NORMAL_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 8007136:	187b      	adds	r3, r7, r1
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	0019      	movs	r1, r3
 800713c:	20f4      	movs	r0, #244	@ 0xf4
 800713e:	f000 f8cf 	bl	80072e0 <BME280_WriteReg>
    
    HAL_Delay(100);
 8007142:	2064      	movs	r0, #100	@ 0x64
 8007144:	f002 f97c 	bl	8009440 <HAL_Delay>
    
    return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	0018      	movs	r0, r3
 800714c:	46bd      	mov	sp, r7
 800714e:	b004      	add	sp, #16
 8007150:	bd80      	pop	{r7, pc}
 8007152:	46c0      	nop			@ (mov r8, r8)
 8007154:	200008cc 	.word	0x200008cc
 8007158:	200008f8 	.word	0x200008f8

0800715c <BME280_Deinit>:

HAL_StatusTypeDef BME280_Deinit(void)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
    if (bme280_i2c == NULL) {
 8007162:	4b0b      	ldr	r3, [pc, #44]	@ (8007190 <BME280_Deinit+0x34>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <BME280_Deinit+0x12>
        return HAL_ERROR;
 800716a:	2301      	movs	r3, #1
 800716c:	e00c      	b.n	8007188 <BME280_Deinit+0x2c>
    }
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800716e:	1dfb      	adds	r3, r7, #7
 8007170:	22b4      	movs	r2, #180	@ 0xb4
 8007172:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_SLEEP_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 8007174:	1dfb      	adds	r3, r7, #7
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	0019      	movs	r1, r3
 800717a:	20f4      	movs	r0, #244	@ 0xf4
 800717c:	f000 f8b0 	bl	80072e0 <BME280_WriteReg>
    
    bme280_i2c = NULL;
 8007180:	4b03      	ldr	r3, [pc, #12]	@ (8007190 <BME280_Deinit+0x34>)
 8007182:	2200      	movs	r2, #0
 8007184:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	0018      	movs	r0, r3
 800718a:	46bd      	mov	sp, r7
 800718c:	b002      	add	sp, #8
 800718e:	bd80      	pop	{r7, pc}
 8007190:	200008cc 	.word	0x200008cc

08007194 <RH>:

HAL_StatusTypeDef RH(float *humidity)
{
 8007194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800719c:	4b12      	ldr	r3, [pc, #72]	@ (80071e8 <RH+0x54>)
 800719e:	0018      	movs	r0, r3
 80071a0:	f7ff ff7c 	bl	800709c <BME280_Init>
 80071a4:	1e03      	subs	r3, r0, #0
 80071a6:	d001      	beq.n	80071ac <RH+0x18>
        return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e018      	b.n	80071de <RH+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 80071ac:	2064      	movs	r0, #100	@ 0x64
 80071ae:	f002 f947 	bl	8009440 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 80071b2:	2517      	movs	r5, #23
 80071b4:	197c      	adds	r4, r7, r5
 80071b6:	2608      	movs	r6, #8
 80071b8:	19bb      	adds	r3, r7, r6
 80071ba:	0018      	movs	r0, r3
 80071bc:	f000 f934 	bl	8007428 <BME280_ReadSensorData>
 80071c0:	0003      	movs	r3, r0
 80071c2:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 80071c4:	f7ff ffca 	bl	800715c <BME280_Deinit>
    
    if (status == HAL_OK) {
 80071c8:	197b      	adds	r3, r7, r5
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d103      	bne.n	80071d8 <RH+0x44>
        *humidity = data.humidity;
 80071d0:	19bb      	adds	r3, r7, r6
 80071d2:	689a      	ldr	r2, [r3, #8]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	601a      	str	r2, [r3, #0]
    }
    return status;
 80071d8:	2317      	movs	r3, #23
 80071da:	18fb      	adds	r3, r7, r3
 80071dc:	781b      	ldrb	r3, [r3, #0]
}
 80071de:	0018      	movs	r0, r3
 80071e0:	46bd      	mov	sp, r7
 80071e2:	b007      	add	sp, #28
 80071e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071e6:	46c0      	nop			@ (mov r8, r8)
 80071e8:	200002c0 	.word	0x200002c0

080071ec <T>:

HAL_StatusTypeDef T(float *temperature)
{
 80071ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ee:	b087      	sub	sp, #28
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 80071f4:	4b12      	ldr	r3, [pc, #72]	@ (8007240 <T+0x54>)
 80071f6:	0018      	movs	r0, r3
 80071f8:	f7ff ff50 	bl	800709c <BME280_Init>
 80071fc:	1e03      	subs	r3, r0, #0
 80071fe:	d001      	beq.n	8007204 <T+0x18>
        return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e018      	b.n	8007236 <T+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 8007204:	2064      	movs	r0, #100	@ 0x64
 8007206:	f002 f91b 	bl	8009440 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800720a:	2517      	movs	r5, #23
 800720c:	197c      	adds	r4, r7, r5
 800720e:	2608      	movs	r6, #8
 8007210:	19bb      	adds	r3, r7, r6
 8007212:	0018      	movs	r0, r3
 8007214:	f000 f908 	bl	8007428 <BME280_ReadSensorData>
 8007218:	0003      	movs	r3, r0
 800721a:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800721c:	f7ff ff9e 	bl	800715c <BME280_Deinit>
    
    if (status == HAL_OK) {
 8007220:	197b      	adds	r3, r7, r5
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d103      	bne.n	8007230 <T+0x44>
        *temperature = data.temperature;
 8007228:	19bb      	adds	r3, r7, r6
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	601a      	str	r2, [r3, #0]
    }
    return status;
 8007230:	2317      	movs	r3, #23
 8007232:	18fb      	adds	r3, r7, r3
 8007234:	781b      	ldrb	r3, [r3, #0]
}
 8007236:	0018      	movs	r0, r3
 8007238:	46bd      	mov	sp, r7
 800723a:	b007      	add	sp, #28
 800723c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800723e:	46c0      	nop			@ (mov r8, r8)
 8007240:	200002c0 	.word	0x200002c0

08007244 <P>:

HAL_StatusTypeDef P(float *pressure)
{
 8007244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800724c:	4b12      	ldr	r3, [pc, #72]	@ (8007298 <P+0x54>)
 800724e:	0018      	movs	r0, r3
 8007250:	f7ff ff24 	bl	800709c <BME280_Init>
 8007254:	1e03      	subs	r3, r0, #0
 8007256:	d001      	beq.n	800725c <P+0x18>
        return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e018      	b.n	800728e <P+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800725c:	2064      	movs	r0, #100	@ 0x64
 800725e:	f002 f8ef 	bl	8009440 <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 8007262:	2517      	movs	r5, #23
 8007264:	197c      	adds	r4, r7, r5
 8007266:	2608      	movs	r6, #8
 8007268:	19bb      	adds	r3, r7, r6
 800726a:	0018      	movs	r0, r3
 800726c:	f000 f8dc 	bl	8007428 <BME280_ReadSensorData>
 8007270:	0003      	movs	r3, r0
 8007272:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 8007274:	f7ff ff72 	bl	800715c <BME280_Deinit>
    
    if (status == HAL_OK) {
 8007278:	197b      	adds	r3, r7, r5
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d103      	bne.n	8007288 <P+0x44>
        *pressure = data.pressure;
 8007280:	19bb      	adds	r3, r7, r6
 8007282:	685a      	ldr	r2, [r3, #4]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	601a      	str	r2, [r3, #0]
    }
    return status;
 8007288:	2317      	movs	r3, #23
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	781b      	ldrb	r3, [r3, #0]
}
 800728e:	0018      	movs	r0, r3
 8007290:	46bd      	mov	sp, r7
 8007292:	b007      	add	sp, #28
 8007294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007296:	46c0      	nop			@ (mov r8, r8)
 8007298:	200002c0 	.word	0x200002c0

0800729c <BME280>:

HAL_StatusTypeDef BME280(BME280_Data_t *data)
{
 800729c:	b5b0      	push	{r4, r5, r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 80072a4:	4b0d      	ldr	r3, [pc, #52]	@ (80072dc <BME280+0x40>)
 80072a6:	0018      	movs	r0, r3
 80072a8:	f7ff fef8 	bl	800709c <BME280_Init>
 80072ac:	1e03      	subs	r3, r0, #0
 80072ae:	d001      	beq.n	80072b4 <BME280+0x18>
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e00e      	b.n	80072d2 <BME280+0x36>
    }
    HAL_Delay(100); // Stabilizcia senzora
 80072b4:	2064      	movs	r0, #100	@ 0x64
 80072b6:	f002 f8c3 	bl	8009440 <HAL_Delay>
    
    HAL_StatusTypeDef status = BME280_ReadSensorData(data);
 80072ba:	250f      	movs	r5, #15
 80072bc:	197c      	adds	r4, r7, r5
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	0018      	movs	r0, r3
 80072c2:	f000 f8b1 	bl	8007428 <BME280_ReadSensorData>
 80072c6:	0003      	movs	r3, r0
 80072c8:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 80072ca:	f7ff ff47 	bl	800715c <BME280_Deinit>
    
    return status;
 80072ce:	197b      	adds	r3, r7, r5
 80072d0:	781b      	ldrb	r3, [r3, #0]
}
 80072d2:	0018      	movs	r0, r3
 80072d4:	46bd      	mov	sp, r7
 80072d6:	b004      	add	sp, #16
 80072d8:	bdb0      	pop	{r4, r5, r7, pc}
 80072da:	46c0      	nop			@ (mov r8, r8)
 80072dc:	200002c0 	.word	0x200002c0

080072e0 <BME280_WriteReg>:

static HAL_StatusTypeDef BME280_WriteReg(uint8_t reg, uint8_t value)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b086      	sub	sp, #24
 80072e4:	af04      	add	r7, sp, #16
 80072e6:	0002      	movs	r2, r0
 80072e8:	1dfb      	adds	r3, r7, #7
 80072ea:	701a      	strb	r2, [r3, #0]
 80072ec:	1dbb      	adds	r3, r7, #6
 80072ee:	1c0a      	adds	r2, r1, #0
 80072f0:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 80072f2:	f002 f89b 	bl	800942c <HAL_GetTick>
 80072f6:	0002      	movs	r2, r0
 80072f8:	4b10      	ldr	r3, [pc, #64]	@ (800733c <BME280_WriteReg+0x5c>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	4a10      	ldr	r2, [pc, #64]	@ (8007340 <BME280_WriteReg+0x60>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d904      	bls.n	800730e <BME280_WriteReg+0x2e>
        bme280_i2c = NULL;
 8007304:	4b0f      	ldr	r3, [pc, #60]	@ (8007344 <BME280_WriteReg+0x64>)
 8007306:	2200      	movs	r2, #0
 8007308:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e012      	b.n	8007334 <BME280_WriteReg+0x54>
    }
    return HAL_I2C_Mem_Write(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, BME280_I2C_TIMEOUT_MS);
 800730e:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <BME280_WriteReg+0x64>)
 8007310:	6818      	ldr	r0, [r3, #0]
 8007312:	4b0d      	ldr	r3, [pc, #52]	@ (8007348 <BME280_WriteReg+0x68>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	0019      	movs	r1, r3
 8007318:	1dfb      	adds	r3, r7, #7
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	b29a      	uxth	r2, r3
 800731e:	23fa      	movs	r3, #250	@ 0xfa
 8007320:	005b      	lsls	r3, r3, #1
 8007322:	9302      	str	r3, [sp, #8]
 8007324:	2301      	movs	r3, #1
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	1dbb      	adds	r3, r7, #6
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	2301      	movs	r3, #1
 800732e:	f004 fc09 	bl	800bb44 <HAL_I2C_Mem_Write>
 8007332:	0003      	movs	r3, r0
}
 8007334:	0018      	movs	r0, r3
 8007336:	46bd      	mov	sp, r7
 8007338:	b002      	add	sp, #8
 800733a:	bd80      	pop	{r7, pc}
 800733c:	200008f8 	.word	0x200008f8
 8007340:	00001388 	.word	0x00001388
 8007344:	200008cc 	.word	0x200008cc
 8007348:	20000008 	.word	0x20000008

0800734c <BME280_ReadReg>:

static HAL_StatusTypeDef BME280_ReadReg(uint8_t reg, uint8_t *value)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b086      	sub	sp, #24
 8007350:	af04      	add	r7, sp, #16
 8007352:	0002      	movs	r2, r0
 8007354:	6039      	str	r1, [r7, #0]
 8007356:	1dfb      	adds	r3, r7, #7
 8007358:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800735a:	f002 f867 	bl	800942c <HAL_GetTick>
 800735e:	0002      	movs	r2, r0
 8007360:	4b10      	ldr	r3, [pc, #64]	@ (80073a4 <BME280_ReadReg+0x58>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	4a10      	ldr	r2, [pc, #64]	@ (80073a8 <BME280_ReadReg+0x5c>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d904      	bls.n	8007376 <BME280_ReadReg+0x2a>
        bme280_i2c = NULL;
 800736c:	4b0f      	ldr	r3, [pc, #60]	@ (80073ac <BME280_ReadReg+0x60>)
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e012      	b.n	800739c <BME280_ReadReg+0x50>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, value, 1, BME280_I2C_TIMEOUT_MS);
 8007376:	4b0d      	ldr	r3, [pc, #52]	@ (80073ac <BME280_ReadReg+0x60>)
 8007378:	6818      	ldr	r0, [r3, #0]
 800737a:	4b0d      	ldr	r3, [pc, #52]	@ (80073b0 <BME280_ReadReg+0x64>)
 800737c:	781b      	ldrb	r3, [r3, #0]
 800737e:	0019      	movs	r1, r3
 8007380:	1dfb      	adds	r3, r7, #7
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	b29a      	uxth	r2, r3
 8007386:	23fa      	movs	r3, #250	@ 0xfa
 8007388:	005b      	lsls	r3, r3, #1
 800738a:	9302      	str	r3, [sp, #8]
 800738c:	2301      	movs	r3, #1
 800738e:	9301      	str	r3, [sp, #4]
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	9300      	str	r3, [sp, #0]
 8007394:	2301      	movs	r3, #1
 8007396:	f004 fd03 	bl	800bda0 <HAL_I2C_Mem_Read>
 800739a:	0003      	movs	r3, r0
}
 800739c:	0018      	movs	r0, r3
 800739e:	46bd      	mov	sp, r7
 80073a0:	b002      	add	sp, #8
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	200008f8 	.word	0x200008f8
 80073a8:	00001388 	.word	0x00001388
 80073ac:	200008cc 	.word	0x200008cc
 80073b0:	20000008 	.word	0x20000008

080073b4 <BME280_ReadRegs>:

static HAL_StatusTypeDef BME280_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t len)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b086      	sub	sp, #24
 80073b8:	af04      	add	r7, sp, #16
 80073ba:	6039      	str	r1, [r7, #0]
 80073bc:	0011      	movs	r1, r2
 80073be:	1dfb      	adds	r3, r7, #7
 80073c0:	1c02      	adds	r2, r0, #0
 80073c2:	701a      	strb	r2, [r3, #0]
 80073c4:	1d3b      	adds	r3, r7, #4
 80073c6:	1c0a      	adds	r2, r1, #0
 80073c8:	801a      	strh	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 80073ca:	f002 f82f 	bl	800942c <HAL_GetTick>
 80073ce:	0002      	movs	r2, r0
 80073d0:	4b11      	ldr	r3, [pc, #68]	@ (8007418 <BME280_ReadRegs+0x64>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	4a11      	ldr	r2, [pc, #68]	@ (800741c <BME280_ReadRegs+0x68>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d904      	bls.n	80073e6 <BME280_ReadRegs+0x32>
        bme280_i2c = NULL;
 80073dc:	4b10      	ldr	r3, [pc, #64]	@ (8007420 <BME280_ReadRegs+0x6c>)
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e013      	b.n	800740e <BME280_ReadRegs+0x5a>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, buffer, len, BME280_I2C_TIMEOUT_MS);
 80073e6:	4b0e      	ldr	r3, [pc, #56]	@ (8007420 <BME280_ReadRegs+0x6c>)
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	4b0e      	ldr	r3, [pc, #56]	@ (8007424 <BME280_ReadRegs+0x70>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	0019      	movs	r1, r3
 80073f0:	1dfb      	adds	r3, r7, #7
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	23fa      	movs	r3, #250	@ 0xfa
 80073f8:	005b      	lsls	r3, r3, #1
 80073fa:	9302      	str	r3, [sp, #8]
 80073fc:	1d3b      	adds	r3, r7, #4
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	9301      	str	r3, [sp, #4]
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	2301      	movs	r3, #1
 8007408:	f004 fcca 	bl	800bda0 <HAL_I2C_Mem_Read>
 800740c:	0003      	movs	r3, r0
}
 800740e:	0018      	movs	r0, r3
 8007410:	46bd      	mov	sp, r7
 8007412:	b002      	add	sp, #8
 8007414:	bd80      	pop	{r7, pc}
 8007416:	46c0      	nop			@ (mov r8, r8)
 8007418:	200008f8 	.word	0x200008f8
 800741c:	00001388 	.word	0x00001388
 8007420:	200008cc 	.word	0x200008cc
 8007424:	20000008 	.word	0x20000008

08007428 <BME280_ReadSensorData>:

static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b08a      	sub	sp, #40	@ 0x28
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
    if (bme280_i2c == NULL || data == NULL) {
 8007430:	4b3e      	ldr	r3, [pc, #248]	@ (800752c <BME280_ReadSensorData+0x104>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d002      	beq.n	800743e <BME280_ReadSensorData+0x16>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <BME280_ReadSensorData+0x1a>
        return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e06f      	b.n	8007522 <BME280_ReadSensorData+0xfa>
    }
    
    uint8_t sensor_data[8];
    if (BME280_ReadRegs(BME280_REG_PRESS_MSB, sensor_data, 8) != HAL_OK) {
 8007442:	2308      	movs	r3, #8
 8007444:	18fb      	adds	r3, r7, r3
 8007446:	2208      	movs	r2, #8
 8007448:	0019      	movs	r1, r3
 800744a:	20f7      	movs	r0, #247	@ 0xf7
 800744c:	f7ff ffb2 	bl	80073b4 <BME280_ReadRegs>
 8007450:	1e03      	subs	r3, r0, #0
 8007452:	d001      	beq.n	8007458 <BME280_ReadSensorData+0x30>
        return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e064      	b.n	8007522 <BME280_ReadSensorData+0xfa>
    }
    
    int32_t adc_P = (sensor_data[0] << 12) | (sensor_data[1] << 4) | (sensor_data[2] >> 4);
 8007458:	2108      	movs	r1, #8
 800745a:	187b      	adds	r3, r7, r1
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	031a      	lsls	r2, r3, #12
 8007460:	187b      	adds	r3, r7, r1
 8007462:	785b      	ldrb	r3, [r3, #1]
 8007464:	011b      	lsls	r3, r3, #4
 8007466:	4313      	orrs	r3, r2
 8007468:	187a      	adds	r2, r7, r1
 800746a:	7892      	ldrb	r2, [r2, #2]
 800746c:	0912      	lsrs	r2, r2, #4
 800746e:	b2d2      	uxtb	r2, r2
 8007470:	4313      	orrs	r3, r2
 8007472:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_T = (sensor_data[3] << 12) | (sensor_data[4] << 4) | (sensor_data[5] >> 4);
 8007474:	187b      	adds	r3, r7, r1
 8007476:	78db      	ldrb	r3, [r3, #3]
 8007478:	031a      	lsls	r2, r3, #12
 800747a:	187b      	adds	r3, r7, r1
 800747c:	791b      	ldrb	r3, [r3, #4]
 800747e:	011b      	lsls	r3, r3, #4
 8007480:	4313      	orrs	r3, r2
 8007482:	187a      	adds	r2, r7, r1
 8007484:	7952      	ldrb	r2, [r2, #5]
 8007486:	0912      	lsrs	r2, r2, #4
 8007488:	b2d2      	uxtb	r2, r2
 800748a:	4313      	orrs	r3, r2
 800748c:	623b      	str	r3, [r7, #32]
    int32_t adc_H = (sensor_data[6] << 8) | sensor_data[7];
 800748e:	187b      	adds	r3, r7, r1
 8007490:	799b      	ldrb	r3, [r3, #6]
 8007492:	021b      	lsls	r3, r3, #8
 8007494:	187a      	adds	r2, r7, r1
 8007496:	79d2      	ldrb	r2, [r2, #7]
 8007498:	4313      	orrs	r3, r2
 800749a:	61fb      	str	r3, [r7, #28]
    
    int32_t temp = BME280_CompensateT(adc_T);
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	0018      	movs	r0, r3
 80074a0:	f000 f934 	bl	800770c <BME280_CompensateT>
 80074a4:	0003      	movs	r3, r0
 80074a6:	61bb      	str	r3, [r7, #24]
    data->temperature = temp / 100.0f;
 80074a8:	69b8      	ldr	r0, [r7, #24]
 80074aa:	f7fa fa29 	bl	8001900 <__aeabi_i2f>
 80074ae:	1c03      	adds	r3, r0, #0
 80074b0:	491f      	ldr	r1, [pc, #124]	@ (8007530 <BME280_ReadSensorData+0x108>)
 80074b2:	1c18      	adds	r0, r3, #0
 80074b4:	f7f9 fc62 	bl	8000d7c <__aeabi_fdiv>
 80074b8:	1c03      	adds	r3, r0, #0
 80074ba:	1c1a      	adds	r2, r3, #0
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	601a      	str	r2, [r3, #0]
    
    uint32_t press = BME280_CompensateP(adc_P);
 80074c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c2:	0018      	movs	r0, r3
 80074c4:	f000 f95a 	bl	800777c <BME280_CompensateP>
 80074c8:	0003      	movs	r3, r0
 80074ca:	617b      	str	r3, [r7, #20]
    data->pressure = press / 256.0f / 100.0f;
 80074cc:	6978      	ldr	r0, [r7, #20]
 80074ce:	f7fa fa67 	bl	80019a0 <__aeabi_ui2f>
 80074d2:	1c03      	adds	r3, r0, #0
 80074d4:	2187      	movs	r1, #135	@ 0x87
 80074d6:	05c9      	lsls	r1, r1, #23
 80074d8:	1c18      	adds	r0, r3, #0
 80074da:	f7f9 fc4f 	bl	8000d7c <__aeabi_fdiv>
 80074de:	1c03      	adds	r3, r0, #0
 80074e0:	4913      	ldr	r1, [pc, #76]	@ (8007530 <BME280_ReadSensorData+0x108>)
 80074e2:	1c18      	adds	r0, r3, #0
 80074e4:	f7f9 fc4a 	bl	8000d7c <__aeabi_fdiv>
 80074e8:	1c03      	adds	r3, r0, #0
 80074ea:	1c1a      	adds	r2, r3, #0
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	605a      	str	r2, [r3, #4]
    
    uint32_t hum = BME280_CompensateH(adc_H);
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	0018      	movs	r0, r3
 80074f4:	f000 fade 	bl	8007ab4 <BME280_CompensateH>
 80074f8:	0003      	movs	r3, r0
 80074fa:	613b      	str	r3, [r7, #16]
    data->humidity = hum / 1024.0f;
 80074fc:	6938      	ldr	r0, [r7, #16]
 80074fe:	f7fa fa4f 	bl	80019a0 <__aeabi_ui2f>
 8007502:	1c03      	adds	r3, r0, #0
 8007504:	2189      	movs	r1, #137	@ 0x89
 8007506:	05c9      	lsls	r1, r1, #23
 8007508:	1c18      	adds	r0, r3, #0
 800750a:	f7f9 fc37 	bl	8000d7c <__aeabi_fdiv>
 800750e:	1c03      	adds	r3, r0, #0
 8007510:	1c1a      	adds	r2, r3, #0
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	609a      	str	r2, [r3, #8]
    
    init_time = HAL_GetTick();  // Reset timeout on successful read
 8007516:	f001 ff89 	bl	800942c <HAL_GetTick>
 800751a:	0002      	movs	r2, r0
 800751c:	4b05      	ldr	r3, [pc, #20]	@ (8007534 <BME280_ReadSensorData+0x10c>)
 800751e:	601a      	str	r2, [r3, #0]
    
    return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	0018      	movs	r0, r3
 8007524:	46bd      	mov	sp, r7
 8007526:	b00a      	add	sp, #40	@ 0x28
 8007528:	bd80      	pop	{r7, pc}
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	200008cc 	.word	0x200008cc
 8007530:	42c80000 	.word	0x42c80000
 8007534:	200008f8 	.word	0x200008f8

08007538 <BME280_ReadCalibrationData>:

static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b08a      	sub	sp, #40	@ 0x28
 800753c:	af00      	add	r7, sp, #0
    uint8_t calib[26];
    uint8_t calib_h[7];
    
    if (BME280_ReadRegs(BME280_REG_CALIB00, calib, 26) != HAL_OK) {
 800753e:	230c      	movs	r3, #12
 8007540:	18fb      	adds	r3, r7, r3
 8007542:	221a      	movs	r2, #26
 8007544:	0019      	movs	r1, r3
 8007546:	2088      	movs	r0, #136	@ 0x88
 8007548:	f7ff ff34 	bl	80073b4 <BME280_ReadRegs>
 800754c:	1e03      	subs	r3, r0, #0
 800754e:	d001      	beq.n	8007554 <BME280_ReadCalibrationData+0x1c>
        return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e0d4      	b.n	80076fe <BME280_ReadCalibrationData+0x1c6>
    }
    
    if (BME280_ReadRegs(BME280_REG_CALIB26, calib_h, 7) != HAL_OK) {
 8007554:	1d3b      	adds	r3, r7, #4
 8007556:	2207      	movs	r2, #7
 8007558:	0019      	movs	r1, r3
 800755a:	20e1      	movs	r0, #225	@ 0xe1
 800755c:	f7ff ff2a 	bl	80073b4 <BME280_ReadRegs>
 8007560:	1e03      	subs	r3, r0, #0
 8007562:	d001      	beq.n	8007568 <BME280_ReadCalibrationData+0x30>
        return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e0ca      	b.n	80076fe <BME280_ReadCalibrationData+0x1c6>
    }
    
    calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 8007568:	210c      	movs	r1, #12
 800756a:	187b      	adds	r3, r7, r1
 800756c:	785b      	ldrb	r3, [r3, #1]
 800756e:	b21b      	sxth	r3, r3
 8007570:	021b      	lsls	r3, r3, #8
 8007572:	b21a      	sxth	r2, r3
 8007574:	187b      	adds	r3, r7, r1
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	b21b      	sxth	r3, r3
 800757a:	4313      	orrs	r3, r2
 800757c:	b21b      	sxth	r3, r3
 800757e:	b29a      	uxth	r2, r3
 8007580:	4b61      	ldr	r3, [pc, #388]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 8007582:	801a      	strh	r2, [r3, #0]
    calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 8007584:	187b      	adds	r3, r7, r1
 8007586:	78db      	ldrb	r3, [r3, #3]
 8007588:	b21b      	sxth	r3, r3
 800758a:	021b      	lsls	r3, r3, #8
 800758c:	b21a      	sxth	r2, r3
 800758e:	187b      	adds	r3, r7, r1
 8007590:	789b      	ldrb	r3, [r3, #2]
 8007592:	b21b      	sxth	r3, r3
 8007594:	4313      	orrs	r3, r2
 8007596:	b21a      	sxth	r2, r3
 8007598:	4b5b      	ldr	r3, [pc, #364]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 800759a:	805a      	strh	r2, [r3, #2]
    calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 800759c:	187b      	adds	r3, r7, r1
 800759e:	795b      	ldrb	r3, [r3, #5]
 80075a0:	b21b      	sxth	r3, r3
 80075a2:	021b      	lsls	r3, r3, #8
 80075a4:	b21a      	sxth	r2, r3
 80075a6:	187b      	adds	r3, r7, r1
 80075a8:	791b      	ldrb	r3, [r3, #4]
 80075aa:	b21b      	sxth	r3, r3
 80075ac:	4313      	orrs	r3, r2
 80075ae:	b21a      	sxth	r2, r3
 80075b0:	4b55      	ldr	r3, [pc, #340]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80075b2:	809a      	strh	r2, [r3, #4]
    
    calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 80075b4:	187b      	adds	r3, r7, r1
 80075b6:	79db      	ldrb	r3, [r3, #7]
 80075b8:	b21b      	sxth	r3, r3
 80075ba:	021b      	lsls	r3, r3, #8
 80075bc:	b21a      	sxth	r2, r3
 80075be:	187b      	adds	r3, r7, r1
 80075c0:	799b      	ldrb	r3, [r3, #6]
 80075c2:	b21b      	sxth	r3, r3
 80075c4:	4313      	orrs	r3, r2
 80075c6:	b21b      	sxth	r3, r3
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80075cc:	80da      	strh	r2, [r3, #6]
    calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 80075ce:	187b      	adds	r3, r7, r1
 80075d0:	7a5b      	ldrb	r3, [r3, #9]
 80075d2:	b21b      	sxth	r3, r3
 80075d4:	021b      	lsls	r3, r3, #8
 80075d6:	b21a      	sxth	r2, r3
 80075d8:	187b      	adds	r3, r7, r1
 80075da:	7a1b      	ldrb	r3, [r3, #8]
 80075dc:	b21b      	sxth	r3, r3
 80075de:	4313      	orrs	r3, r2
 80075e0:	b21a      	sxth	r2, r3
 80075e2:	4b49      	ldr	r3, [pc, #292]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80075e4:	811a      	strh	r2, [r3, #8]
    calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 80075e6:	187b      	adds	r3, r7, r1
 80075e8:	7adb      	ldrb	r3, [r3, #11]
 80075ea:	b21b      	sxth	r3, r3
 80075ec:	021b      	lsls	r3, r3, #8
 80075ee:	b21a      	sxth	r2, r3
 80075f0:	187b      	adds	r3, r7, r1
 80075f2:	7a9b      	ldrb	r3, [r3, #10]
 80075f4:	b21b      	sxth	r3, r3
 80075f6:	4313      	orrs	r3, r2
 80075f8:	b21a      	sxth	r2, r3
 80075fa:	4b43      	ldr	r3, [pc, #268]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80075fc:	815a      	strh	r2, [r3, #10]
    calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 80075fe:	187b      	adds	r3, r7, r1
 8007600:	7b5b      	ldrb	r3, [r3, #13]
 8007602:	b21b      	sxth	r3, r3
 8007604:	021b      	lsls	r3, r3, #8
 8007606:	b21a      	sxth	r2, r3
 8007608:	187b      	adds	r3, r7, r1
 800760a:	7b1b      	ldrb	r3, [r3, #12]
 800760c:	b21b      	sxth	r3, r3
 800760e:	4313      	orrs	r3, r2
 8007610:	b21a      	sxth	r2, r3
 8007612:	4b3d      	ldr	r3, [pc, #244]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 8007614:	819a      	strh	r2, [r3, #12]
    calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 8007616:	187b      	adds	r3, r7, r1
 8007618:	7bdb      	ldrb	r3, [r3, #15]
 800761a:	b21b      	sxth	r3, r3
 800761c:	021b      	lsls	r3, r3, #8
 800761e:	b21a      	sxth	r2, r3
 8007620:	187b      	adds	r3, r7, r1
 8007622:	7b9b      	ldrb	r3, [r3, #14]
 8007624:	b21b      	sxth	r3, r3
 8007626:	4313      	orrs	r3, r2
 8007628:	b21a      	sxth	r2, r3
 800762a:	4b37      	ldr	r3, [pc, #220]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 800762c:	81da      	strh	r2, [r3, #14]
    calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800762e:	187b      	adds	r3, r7, r1
 8007630:	7c5b      	ldrb	r3, [r3, #17]
 8007632:	b21b      	sxth	r3, r3
 8007634:	021b      	lsls	r3, r3, #8
 8007636:	b21a      	sxth	r2, r3
 8007638:	187b      	adds	r3, r7, r1
 800763a:	7c1b      	ldrb	r3, [r3, #16]
 800763c:	b21b      	sxth	r3, r3
 800763e:	4313      	orrs	r3, r2
 8007640:	b21a      	sxth	r2, r3
 8007642:	4b31      	ldr	r3, [pc, #196]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 8007644:	821a      	strh	r2, [r3, #16]
    calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 8007646:	187b      	adds	r3, r7, r1
 8007648:	7cdb      	ldrb	r3, [r3, #19]
 800764a:	b21b      	sxth	r3, r3
 800764c:	021b      	lsls	r3, r3, #8
 800764e:	b21a      	sxth	r2, r3
 8007650:	187b      	adds	r3, r7, r1
 8007652:	7c9b      	ldrb	r3, [r3, #18]
 8007654:	b21b      	sxth	r3, r3
 8007656:	4313      	orrs	r3, r2
 8007658:	b21a      	sxth	r2, r3
 800765a:	4b2b      	ldr	r3, [pc, #172]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 800765c:	825a      	strh	r2, [r3, #18]
    calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 800765e:	187b      	adds	r3, r7, r1
 8007660:	7d5b      	ldrb	r3, [r3, #21]
 8007662:	b21b      	sxth	r3, r3
 8007664:	021b      	lsls	r3, r3, #8
 8007666:	b21a      	sxth	r2, r3
 8007668:	187b      	adds	r3, r7, r1
 800766a:	7d1b      	ldrb	r3, [r3, #20]
 800766c:	b21b      	sxth	r3, r3
 800766e:	4313      	orrs	r3, r2
 8007670:	b21a      	sxth	r2, r3
 8007672:	4b25      	ldr	r3, [pc, #148]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 8007674:	829a      	strh	r2, [r3, #20]
    calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 8007676:	187b      	adds	r3, r7, r1
 8007678:	7ddb      	ldrb	r3, [r3, #23]
 800767a:	b21b      	sxth	r3, r3
 800767c:	021b      	lsls	r3, r3, #8
 800767e:	b21a      	sxth	r2, r3
 8007680:	187b      	adds	r3, r7, r1
 8007682:	7d9b      	ldrb	r3, [r3, #22]
 8007684:	b21b      	sxth	r3, r3
 8007686:	4313      	orrs	r3, r2
 8007688:	b21a      	sxth	r2, r3
 800768a:	4b1f      	ldr	r3, [pc, #124]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 800768c:	82da      	strh	r2, [r3, #22]
    
    calib_data.dig_H1 = calib[25];
 800768e:	187b      	adds	r3, r7, r1
 8007690:	7e5a      	ldrb	r2, [r3, #25]
 8007692:	4b1d      	ldr	r3, [pc, #116]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 8007694:	761a      	strb	r2, [r3, #24]
    calib_data.dig_H2 = (calib_h[1] << 8) | calib_h[0];
 8007696:	1d3b      	adds	r3, r7, #4
 8007698:	785b      	ldrb	r3, [r3, #1]
 800769a:	b21b      	sxth	r3, r3
 800769c:	021b      	lsls	r3, r3, #8
 800769e:	b21a      	sxth	r2, r3
 80076a0:	1d3b      	adds	r3, r7, #4
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	b21b      	sxth	r3, r3
 80076a6:	4313      	orrs	r3, r2
 80076a8:	b21a      	sxth	r2, r3
 80076aa:	4b17      	ldr	r3, [pc, #92]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80076ac:	835a      	strh	r2, [r3, #26]
    calib_data.dig_H3 = calib_h[2];
 80076ae:	1d3b      	adds	r3, r7, #4
 80076b0:	789a      	ldrb	r2, [r3, #2]
 80076b2:	4b15      	ldr	r3, [pc, #84]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80076b4:	771a      	strb	r2, [r3, #28]
    calib_data.dig_H4 = (calib_h[3] << 4) | (calib_h[4] & 0x0F);
 80076b6:	1d3b      	adds	r3, r7, #4
 80076b8:	78db      	ldrb	r3, [r3, #3]
 80076ba:	b21b      	sxth	r3, r3
 80076bc:	011b      	lsls	r3, r3, #4
 80076be:	b21a      	sxth	r2, r3
 80076c0:	1d3b      	adds	r3, r7, #4
 80076c2:	791b      	ldrb	r3, [r3, #4]
 80076c4:	b21b      	sxth	r3, r3
 80076c6:	210f      	movs	r1, #15
 80076c8:	400b      	ands	r3, r1
 80076ca:	b21b      	sxth	r3, r3
 80076cc:	4313      	orrs	r3, r2
 80076ce:	b21a      	sxth	r2, r3
 80076d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80076d2:	83da      	strh	r2, [r3, #30]
    calib_data.dig_H5 = (calib_h[5] << 4) | (calib_h[4] >> 4);
 80076d4:	1d3b      	adds	r3, r7, #4
 80076d6:	795b      	ldrb	r3, [r3, #5]
 80076d8:	b21b      	sxth	r3, r3
 80076da:	011b      	lsls	r3, r3, #4
 80076dc:	b21a      	sxth	r2, r3
 80076de:	1d3b      	adds	r3, r7, #4
 80076e0:	791b      	ldrb	r3, [r3, #4]
 80076e2:	091b      	lsrs	r3, r3, #4
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	b21b      	sxth	r3, r3
 80076e8:	4313      	orrs	r3, r2
 80076ea:	b21a      	sxth	r2, r3
 80076ec:	4b06      	ldr	r3, [pc, #24]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80076ee:	841a      	strh	r2, [r3, #32]
    calib_data.dig_H6 = calib_h[6];
 80076f0:	1d3b      	adds	r3, r7, #4
 80076f2:	799b      	ldrb	r3, [r3, #6]
 80076f4:	b259      	sxtb	r1, r3
 80076f6:	4b04      	ldr	r3, [pc, #16]	@ (8007708 <BME280_ReadCalibrationData+0x1d0>)
 80076f8:	2222      	movs	r2, #34	@ 0x22
 80076fa:	5499      	strb	r1, [r3, r2]
    
    return HAL_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	0018      	movs	r0, r3
 8007700:	46bd      	mov	sp, r7
 8007702:	b00a      	add	sp, #40	@ 0x28
 8007704:	bd80      	pop	{r7, pc}
 8007706:	46c0      	nop			@ (mov r8, r8)
 8007708:	200008d0 	.word	0x200008d0

0800770c <BME280_CompensateT>:

static int32_t BME280_CompensateT(int32_t adc_T)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)calib_data.dig_T1 << 1))) * ((int32_t)calib_data.dig_T2)) >> 11;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	10da      	asrs	r2, r3, #3
 8007718:	4b16      	ldr	r3, [pc, #88]	@ (8007774 <BME280_CompensateT+0x68>)
 800771a:	881b      	ldrh	r3, [r3, #0]
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	4a14      	ldr	r2, [pc, #80]	@ (8007774 <BME280_CompensateT+0x68>)
 8007722:	2102      	movs	r1, #2
 8007724:	5e52      	ldrsh	r2, [r2, r1]
 8007726:	4353      	muls	r3, r2
 8007728:	12db      	asrs	r3, r3, #11
 800772a:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib_data.dig_T1))) >> 12) * ((int32_t)calib_data.dig_T3)) >> 14;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	111b      	asrs	r3, r3, #4
 8007730:	4a10      	ldr	r2, [pc, #64]	@ (8007774 <BME280_CompensateT+0x68>)
 8007732:	8812      	ldrh	r2, [r2, #0]
 8007734:	1a9b      	subs	r3, r3, r2
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	1112      	asrs	r2, r2, #4
 800773a:	490e      	ldr	r1, [pc, #56]	@ (8007774 <BME280_CompensateT+0x68>)
 800773c:	8809      	ldrh	r1, [r1, #0]
 800773e:	1a52      	subs	r2, r2, r1
 8007740:	4353      	muls	r3, r2
 8007742:	131b      	asrs	r3, r3, #12
 8007744:	4a0b      	ldr	r2, [pc, #44]	@ (8007774 <BME280_CompensateT+0x68>)
 8007746:	2104      	movs	r1, #4
 8007748:	5e52      	ldrsh	r2, [r2, r1]
 800774a:	4353      	muls	r3, r2
 800774c:	139b      	asrs	r3, r3, #14
 800774e:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 8007750:	697a      	ldr	r2, [r7, #20]
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	18d2      	adds	r2, r2, r3
 8007756:	4b08      	ldr	r3, [pc, #32]	@ (8007778 <BME280_CompensateT+0x6c>)
 8007758:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800775a:	4b07      	ldr	r3, [pc, #28]	@ (8007778 <BME280_CompensateT+0x6c>)
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	0013      	movs	r3, r2
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	189b      	adds	r3, r3, r2
 8007764:	3380      	adds	r3, #128	@ 0x80
 8007766:	121b      	asrs	r3, r3, #8
 8007768:	60fb      	str	r3, [r7, #12]
    
    return T;
 800776a:	68fb      	ldr	r3, [r7, #12]
}
 800776c:	0018      	movs	r0, r3
 800776e:	46bd      	mov	sp, r7
 8007770:	b006      	add	sp, #24
 8007772:	bd80      	pop	{r7, pc}
 8007774:	200008d0 	.word	0x200008d0
 8007778:	200008f4 	.word	0x200008f4

0800777c <BME280_CompensateP>:

static uint32_t BME280_CompensateP(int32_t adc_P)
{
 800777c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800777e:	b0ad      	sub	sp, #180	@ 0xb4
 8007780:	af00      	add	r7, sp, #0
 8007782:	2394      	movs	r3, #148	@ 0x94
 8007784:	18fb      	adds	r3, r7, r3
 8007786:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 8007788:	4bc6      	ldr	r3, [pc, #792]	@ (8007aa4 <BME280_CompensateP+0x328>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	001c      	movs	r4, r3
 800778e:	17db      	asrs	r3, r3, #31
 8007790:	001d      	movs	r5, r3
 8007792:	4ac5      	ldr	r2, [pc, #788]	@ (8007aa8 <BME280_CompensateP+0x32c>)
 8007794:	2301      	movs	r3, #1
 8007796:	425b      	negs	r3, r3
 8007798:	1912      	adds	r2, r2, r4
 800779a:	416b      	adcs	r3, r5
 800779c:	24a8      	movs	r4, #168	@ 0xa8
 800779e:	1939      	adds	r1, r7, r4
 80077a0:	600a      	str	r2, [r1, #0]
 80077a2:	604b      	str	r3, [r1, #4]
    var2 = var1 * var1 * (int64_t)calib_data.dig_P6;
 80077a4:	193b      	adds	r3, r7, r4
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	1939      	adds	r1, r7, r4
 80077ac:	6808      	ldr	r0, [r1, #0]
 80077ae:	6849      	ldr	r1, [r1, #4]
 80077b0:	f7f8 ff20 	bl	80005f4 <__aeabi_lmul>
 80077b4:	0002      	movs	r2, r0
 80077b6:	000b      	movs	r3, r1
 80077b8:	0010      	movs	r0, r2
 80077ba:	0019      	movs	r1, r3
 80077bc:	4bbb      	ldr	r3, [pc, #748]	@ (8007aac <BME280_CompensateP+0x330>)
 80077be:	2210      	movs	r2, #16
 80077c0:	5e9b      	ldrsh	r3, [r3, r2]
 80077c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077c4:	17db      	asrs	r3, r3, #31
 80077c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80077c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80077ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077cc:	f7f8 ff12 	bl	80005f4 <__aeabi_lmul>
 80077d0:	0002      	movs	r2, r0
 80077d2:	000b      	movs	r3, r1
 80077d4:	25a0      	movs	r5, #160	@ 0xa0
 80077d6:	1979      	adds	r1, r7, r5
 80077d8:	600a      	str	r2, [r1, #0]
 80077da:	604b      	str	r3, [r1, #4]
    var2 = var2 + ((var1 * (int64_t)calib_data.dig_P5) << 17);
 80077dc:	4bb3      	ldr	r3, [pc, #716]	@ (8007aac <BME280_CompensateP+0x330>)
 80077de:	220e      	movs	r2, #14
 80077e0:	5e9b      	ldrsh	r3, [r3, r2]
 80077e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077e4:	17db      	asrs	r3, r3, #31
 80077e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077e8:	193b      	adds	r3, r7, r4
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80077f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80077f2:	f7f8 feff 	bl	80005f4 <__aeabi_lmul>
 80077f6:	0002      	movs	r2, r0
 80077f8:	000b      	movs	r3, r1
 80077fa:	0bd1      	lsrs	r1, r2, #15
 80077fc:	468c      	mov	ip, r1
 80077fe:	0458      	lsls	r0, r3, #17
 8007800:	268c      	movs	r6, #140	@ 0x8c
 8007802:	19b9      	adds	r1, r7, r6
 8007804:	6008      	str	r0, [r1, #0]
 8007806:	19b8      	adds	r0, r7, r6
 8007808:	6800      	ldr	r0, [r0, #0]
 800780a:	4661      	mov	r1, ip
 800780c:	4308      	orrs	r0, r1
 800780e:	19b9      	adds	r1, r7, r6
 8007810:	6008      	str	r0, [r1, #0]
 8007812:	0453      	lsls	r3, r2, #17
 8007814:	2188      	movs	r1, #136	@ 0x88
 8007816:	187a      	adds	r2, r7, r1
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	197b      	adds	r3, r7, r5
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	1879      	adds	r1, r7, r1
 8007822:	6808      	ldr	r0, [r1, #0]
 8007824:	6849      	ldr	r1, [r1, #4]
 8007826:	1812      	adds	r2, r2, r0
 8007828:	414b      	adcs	r3, r1
 800782a:	1979      	adds	r1, r7, r5
 800782c:	600a      	str	r2, [r1, #0]
 800782e:	604b      	str	r3, [r1, #4]
    var2 = var2 + (((int64_t)calib_data.dig_P4) << 35);
 8007830:	4b9e      	ldr	r3, [pc, #632]	@ (8007aac <BME280_CompensateP+0x330>)
 8007832:	220c      	movs	r2, #12
 8007834:	5e9b      	ldrsh	r3, [r3, r2]
 8007836:	643b      	str	r3, [r7, #64]	@ 0x40
 8007838:	17db      	asrs	r3, r3, #31
 800783a:	647b      	str	r3, [r7, #68]	@ 0x44
 800783c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800783e:	00db      	lsls	r3, r3, #3
 8007840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007842:	2300      	movs	r3, #0
 8007844:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007846:	197b      	adds	r3, r7, r5
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800784e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007850:	1812      	adds	r2, r2, r0
 8007852:	414b      	adcs	r3, r1
 8007854:	1979      	adds	r1, r7, r5
 8007856:	600a      	str	r2, [r1, #0]
 8007858:	604b      	str	r3, [r1, #4]
    var1 = ((var1 * var1 * (int64_t)calib_data.dig_P3) >> 8) + ((var1 * (int64_t)calib_data.dig_P2) << 12);
 800785a:	193b      	adds	r3, r7, r4
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	1939      	adds	r1, r7, r4
 8007862:	6808      	ldr	r0, [r1, #0]
 8007864:	6849      	ldr	r1, [r1, #4]
 8007866:	f7f8 fec5 	bl	80005f4 <__aeabi_lmul>
 800786a:	0002      	movs	r2, r0
 800786c:	000b      	movs	r3, r1
 800786e:	0010      	movs	r0, r2
 8007870:	0019      	movs	r1, r3
 8007872:	4b8e      	ldr	r3, [pc, #568]	@ (8007aac <BME280_CompensateP+0x330>)
 8007874:	220a      	movs	r2, #10
 8007876:	5e9b      	ldrsh	r3, [r3, r2]
 8007878:	633b      	str	r3, [r7, #48]	@ 0x30
 800787a:	17db      	asrs	r3, r3, #31
 800787c:	637b      	str	r3, [r7, #52]	@ 0x34
 800787e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007882:	f7f8 feb7 	bl	80005f4 <__aeabi_lmul>
 8007886:	0002      	movs	r2, r0
 8007888:	000b      	movs	r3, r1
 800788a:	0619      	lsls	r1, r3, #24
 800788c:	0a10      	lsrs	r0, r2, #8
 800788e:	2580      	movs	r5, #128	@ 0x80
 8007890:	197e      	adds	r6, r7, r5
 8007892:	6030      	str	r0, [r6, #0]
 8007894:	1978      	adds	r0, r7, r5
 8007896:	6800      	ldr	r0, [r0, #0]
 8007898:	4308      	orrs	r0, r1
 800789a:	1979      	adds	r1, r7, r5
 800789c:	6008      	str	r0, [r1, #0]
 800789e:	121b      	asrs	r3, r3, #8
 80078a0:	2284      	movs	r2, #132	@ 0x84
 80078a2:	18ba      	adds	r2, r7, r2
 80078a4:	6013      	str	r3, [r2, #0]
 80078a6:	4b81      	ldr	r3, [pc, #516]	@ (8007aac <BME280_CompensateP+0x330>)
 80078a8:	2208      	movs	r2, #8
 80078aa:	5e9b      	ldrsh	r3, [r3, r2]
 80078ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80078ae:	17db      	asrs	r3, r3, #31
 80078b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078b2:	193b      	adds	r3, r7, r4
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078bc:	f7f8 fe9a 	bl	80005f4 <__aeabi_lmul>
 80078c0:	0002      	movs	r2, r0
 80078c2:	000b      	movs	r3, r1
 80078c4:	0d11      	lsrs	r1, r2, #20
 80078c6:	0318      	lsls	r0, r3, #12
 80078c8:	67f8      	str	r0, [r7, #124]	@ 0x7c
 80078ca:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80078cc:	4308      	orrs	r0, r1
 80078ce:	67f8      	str	r0, [r7, #124]	@ 0x7c
 80078d0:	0313      	lsls	r3, r2, #12
 80078d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80078d4:	197b      	adds	r3, r7, r5
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80078dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80078de:	1812      	adds	r2, r2, r0
 80078e0:	414b      	adcs	r3, r1
 80078e2:	1939      	adds	r1, r7, r4
 80078e4:	600a      	str	r2, [r1, #0]
 80078e6:	604b      	str	r3, [r1, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib_data.dig_P1) >> 33;
 80078e8:	193b      	adds	r3, r7, r4
 80078ea:	6818      	ldr	r0, [r3, #0]
 80078ec:	6859      	ldr	r1, [r3, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	2380      	movs	r3, #128	@ 0x80
 80078f2:	021b      	lsls	r3, r3, #8
 80078f4:	1880      	adds	r0, r0, r2
 80078f6:	4159      	adcs	r1, r3
 80078f8:	4b6c      	ldr	r3, [pc, #432]	@ (8007aac <BME280_CompensateP+0x330>)
 80078fa:	88db      	ldrh	r3, [r3, #6]
 80078fc:	623b      	str	r3, [r7, #32]
 80078fe:	2300      	movs	r3, #0
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
 8007902:	6a3a      	ldr	r2, [r7, #32]
 8007904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007906:	f7f8 fe75 	bl	80005f4 <__aeabi_lmul>
 800790a:	0002      	movs	r2, r0
 800790c:	000b      	movs	r3, r1
 800790e:	1059      	asrs	r1, r3, #1
 8007910:	1938      	adds	r0, r7, r4
 8007912:	6001      	str	r1, [r0, #0]
 8007914:	17db      	asrs	r3, r3, #31
 8007916:	21ac      	movs	r1, #172	@ 0xac
 8007918:	187a      	adds	r2, r7, r1
 800791a:	6013      	str	r3, [r2, #0]
    
    if (var1 == 0) {
 800791c:	193b      	adds	r3, r7, r4
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	187b      	adds	r3, r7, r1
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	431a      	orrs	r2, r3
 8007926:	d101      	bne.n	800792c <BME280_CompensateP+0x1b0>
        return 0;
 8007928:	2300      	movs	r3, #0
 800792a:	e0b6      	b.n	8007a9a <BME280_CompensateP+0x31e>
    }
    
    p = 1048576 - adc_P;
 800792c:	2394      	movs	r3, #148	@ 0x94
 800792e:	18fb      	adds	r3, r7, r3
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	2380      	movs	r3, #128	@ 0x80
 8007934:	035b      	lsls	r3, r3, #13
 8007936:	1a9b      	subs	r3, r3, r2
 8007938:	2498      	movs	r4, #152	@ 0x98
 800793a:	193a      	adds	r2, r7, r4
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	17db      	asrs	r3, r3, #31
 8007940:	259c      	movs	r5, #156	@ 0x9c
 8007942:	197a      	adds	r2, r7, r5
 8007944:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
 8007946:	193b      	adds	r3, r7, r4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	105b      	asrs	r3, r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
 800794e:	193b      	adds	r3, r7, r4
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	07db      	lsls	r3, r3, #31
 8007954:	61bb      	str	r3, [r7, #24]
 8007956:	23a0      	movs	r3, #160	@ 0xa0
 8007958:	18fa      	adds	r2, r7, r3
 800795a:	6853      	ldr	r3, [r2, #4]
 800795c:	6812      	ldr	r2, [r2, #0]
 800795e:	69b8      	ldr	r0, [r7, #24]
 8007960:	69f9      	ldr	r1, [r7, #28]
 8007962:	1a80      	subs	r0, r0, r2
 8007964:	4199      	sbcs	r1, r3
 8007966:	4a52      	ldr	r2, [pc, #328]	@ (8007ab0 <BME280_CompensateP+0x334>)
 8007968:	2300      	movs	r3, #0
 800796a:	f7f8 fe43 	bl	80005f4 <__aeabi_lmul>
 800796e:	0002      	movs	r2, r0
 8007970:	000b      	movs	r3, r1
 8007972:	0010      	movs	r0, r2
 8007974:	0019      	movs	r1, r3
 8007976:	26a8      	movs	r6, #168	@ 0xa8
 8007978:	19ba      	adds	r2, r7, r6
 800797a:	6853      	ldr	r3, [r2, #4]
 800797c:	6812      	ldr	r2, [r2, #0]
 800797e:	f7f8 fdf5 	bl	800056c <__aeabi_ldivmod>
 8007982:	0002      	movs	r2, r0
 8007984:	000b      	movs	r3, r1
 8007986:	1939      	adds	r1, r7, r4
 8007988:	600a      	str	r2, [r1, #0]
 800798a:	604b      	str	r3, [r1, #4]
    var1 = (((int64_t)calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800798c:	4b47      	ldr	r3, [pc, #284]	@ (8007aac <BME280_CompensateP+0x330>)
 800798e:	2216      	movs	r2, #22
 8007990:	5e9b      	ldrsh	r3, [r3, r2]
 8007992:	613b      	str	r3, [r7, #16]
 8007994:	17db      	asrs	r3, r3, #31
 8007996:	617b      	str	r3, [r7, #20]
 8007998:	197a      	adds	r2, r7, r5
 800799a:	6813      	ldr	r3, [r2, #0]
 800799c:	04da      	lsls	r2, r3, #19
 800799e:	1939      	adds	r1, r7, r4
 80079a0:	680b      	ldr	r3, [r1, #0]
 80079a2:	0b5b      	lsrs	r3, r3, #13
 80079a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80079a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079a8:	4313      	orrs	r3, r2
 80079aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80079ac:	197a      	adds	r2, r7, r5
 80079ae:	6813      	ldr	r3, [r2, #0]
 80079b0:	135b      	asrs	r3, r3, #13
 80079b2:	677b      	str	r3, [r7, #116]	@ 0x74
 80079b4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80079b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079b8:	6938      	ldr	r0, [r7, #16]
 80079ba:	6979      	ldr	r1, [r7, #20]
 80079bc:	f7f8 fe1a 	bl	80005f4 <__aeabi_lmul>
 80079c0:	0002      	movs	r2, r0
 80079c2:	000b      	movs	r3, r1
 80079c4:	0010      	movs	r0, r2
 80079c6:	0019      	movs	r1, r3
 80079c8:	197a      	adds	r2, r7, r5
 80079ca:	6813      	ldr	r3, [r2, #0]
 80079cc:	04da      	lsls	r2, r3, #19
 80079ce:	193b      	adds	r3, r7, r4
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	0b5b      	lsrs	r3, r3, #13
 80079d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079d8:	4313      	orrs	r3, r2
 80079da:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079dc:	197a      	adds	r2, r7, r5
 80079de:	6813      	ldr	r3, [r2, #0]
 80079e0:	135b      	asrs	r3, r3, #13
 80079e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80079e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079e8:	f7f8 fe04 	bl	80005f4 <__aeabi_lmul>
 80079ec:	0002      	movs	r2, r0
 80079ee:	000b      	movs	r3, r1
 80079f0:	01d9      	lsls	r1, r3, #7
 80079f2:	0e50      	lsrs	r0, r2, #25
 80079f4:	4301      	orrs	r1, r0
 80079f6:	19b8      	adds	r0, r7, r6
 80079f8:	6001      	str	r1, [r0, #0]
 80079fa:	165b      	asrs	r3, r3, #25
 80079fc:	22ac      	movs	r2, #172	@ 0xac
 80079fe:	18ba      	adds	r2, r7, r2
 8007a00:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)calib_data.dig_P8) * p) >> 19;
 8007a02:	4b2a      	ldr	r3, [pc, #168]	@ (8007aac <BME280_CompensateP+0x330>)
 8007a04:	2214      	movs	r2, #20
 8007a06:	5e9b      	ldrsh	r3, [r3, r2]
 8007a08:	60bb      	str	r3, [r7, #8]
 8007a0a:	17db      	asrs	r3, r3, #31
 8007a0c:	60fb      	str	r3, [r7, #12]
 8007a0e:	193a      	adds	r2, r7, r4
 8007a10:	6853      	ldr	r3, [r2, #4]
 8007a12:	6812      	ldr	r2, [r2, #0]
 8007a14:	68b8      	ldr	r0, [r7, #8]
 8007a16:	68f9      	ldr	r1, [r7, #12]
 8007a18:	f7f8 fdec 	bl	80005f4 <__aeabi_lmul>
 8007a1c:	0002      	movs	r2, r0
 8007a1e:	000b      	movs	r3, r1
 8007a20:	0359      	lsls	r1, r3, #13
 8007a22:	0cd0      	lsrs	r0, r2, #19
 8007a24:	4301      	orrs	r1, r0
 8007a26:	25a0      	movs	r5, #160	@ 0xa0
 8007a28:	1978      	adds	r0, r7, r5
 8007a2a:	6001      	str	r1, [r0, #0]
 8007a2c:	14db      	asrs	r3, r3, #19
 8007a2e:	22a4      	movs	r2, #164	@ 0xa4
 8007a30:	18ba      	adds	r2, r7, r2
 8007a32:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)calib_data.dig_P7) << 4);
 8007a34:	193b      	adds	r3, r7, r4
 8007a36:	6818      	ldr	r0, [r3, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
 8007a3a:	19bb      	adds	r3, r7, r6
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	1880      	adds	r0, r0, r2
 8007a42:	4159      	adcs	r1, r3
 8007a44:	197b      	adds	r3, r7, r5
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	1812      	adds	r2, r2, r0
 8007a4c:	414b      	adcs	r3, r1
 8007a4e:	0619      	lsls	r1, r3, #24
 8007a50:	0a10      	lsrs	r0, r2, #8
 8007a52:	6638      	str	r0, [r7, #96]	@ 0x60
 8007a54:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007a56:	4308      	orrs	r0, r1
 8007a58:	6638      	str	r0, [r7, #96]	@ 0x60
 8007a5a:	121b      	asrs	r3, r3, #8
 8007a5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a5e:	4b13      	ldr	r3, [pc, #76]	@ (8007aac <BME280_CompensateP+0x330>)
 8007a60:	2212      	movs	r2, #18
 8007a62:	5e9b      	ldrsh	r3, [r3, r2]
 8007a64:	603b      	str	r3, [r7, #0]
 8007a66:	17db      	asrs	r3, r3, #31
 8007a68:	607b      	str	r3, [r7, #4]
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	000b      	movs	r3, r1
 8007a70:	0f1b      	lsrs	r3, r3, #28
 8007a72:	0010      	movs	r0, r2
 8007a74:	0100      	lsls	r0, r0, #4
 8007a76:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8007a78:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007a7a:	4318      	orrs	r0, r3
 8007a7c:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8007a7e:	000b      	movs	r3, r1
 8007a80:	011b      	lsls	r3, r3, #4
 8007a82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a88:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007a8a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8007a8c:	1812      	adds	r2, r2, r0
 8007a8e:	414b      	adcs	r3, r1
 8007a90:	1939      	adds	r1, r7, r4
 8007a92:	600a      	str	r2, [r1, #0]
 8007a94:	604b      	str	r3, [r1, #4]
    
    return (uint32_t)p;
 8007a96:	193b      	adds	r3, r7, r4
 8007a98:	681b      	ldr	r3, [r3, #0]
}
 8007a9a:	0018      	movs	r0, r3
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	b02d      	add	sp, #180	@ 0xb4
 8007aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aa2:	46c0      	nop			@ (mov r8, r8)
 8007aa4:	200008f4 	.word	0x200008f4
 8007aa8:	fffe0c00 	.word	0xfffe0c00
 8007aac:	200008d0 	.word	0x200008d0
 8007ab0:	00000c35 	.word	0x00000c35

08007ab4 <BME280_CompensateH>:

static uint32_t BME280_CompensateH(int32_t adc_H)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 8007abc:	4b2d      	ldr	r3, [pc, #180]	@ (8007b74 <BME280_CompensateH+0xc0>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8007b78 <BME280_CompensateH+0xc4>)
 8007ac2:	4694      	mov	ip, r2
 8007ac4:	4463      	add	r3, ip
 8007ac6:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	039a      	lsls	r2, r3, #14
 8007acc:	4b2b      	ldr	r3, [pc, #172]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007ace:	211e      	movs	r1, #30
 8007ad0:	5e5b      	ldrsh	r3, [r3, r1]
 8007ad2:	051b      	lsls	r3, r3, #20
 8007ad4:	1ad2      	subs	r2, r2, r3
 8007ad6:	4b29      	ldr	r3, [pc, #164]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007ad8:	2120      	movs	r1, #32
 8007ada:	5e5b      	ldrsh	r3, [r3, r1]
 8007adc:	0019      	movs	r1, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	434b      	muls	r3, r1
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2280      	movs	r2, #128	@ 0x80
 8007ae6:	01d2      	lsls	r2, r2, #7
 8007ae8:	4694      	mov	ip, r2
 8007aea:	4463      	add	r3, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 8007aec:	13db      	asrs	r3, r3, #15
 8007aee:	4a23      	ldr	r2, [pc, #140]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007af0:	2122      	movs	r1, #34	@ 0x22
 8007af2:	5652      	ldrsb	r2, [r2, r1]
 8007af4:	0011      	movs	r1, r2
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	434a      	muls	r2, r1
 8007afa:	1292      	asrs	r2, r2, #10
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8007afc:	491f      	ldr	r1, [pc, #124]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007afe:	7f09      	ldrb	r1, [r1, #28]
 8007b00:	0008      	movs	r0, r1
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	4341      	muls	r1, r0
 8007b06:	12c9      	asrs	r1, r1, #11
 8007b08:	2080      	movs	r0, #128	@ 0x80
 8007b0a:	0200      	lsls	r0, r0, #8
 8007b0c:	4684      	mov	ip, r0
 8007b0e:	4461      	add	r1, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 8007b10:	434a      	muls	r2, r1
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8007b12:	1292      	asrs	r2, r2, #10
 8007b14:	2180      	movs	r1, #128	@ 0x80
 8007b16:	0389      	lsls	r1, r1, #14
 8007b18:	468c      	mov	ip, r1
 8007b1a:	4462      	add	r2, ip
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 8007b1c:	4917      	ldr	r1, [pc, #92]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007b1e:	201a      	movs	r0, #26
 8007b20:	5e09      	ldrsh	r1, [r1, r0]
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8007b22:	434a      	muls	r2, r1
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 8007b24:	2180      	movs	r1, #128	@ 0x80
 8007b26:	0189      	lsls	r1, r1, #6
 8007b28:	468c      	mov	ip, r1
 8007b2a:	4462      	add	r2, ip
 8007b2c:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 8007b2e:	4353      	muls	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data.dig_H1)) >> 4));
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	13db      	asrs	r3, r3, #15
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	13d2      	asrs	r2, r2, #15
 8007b3a:	4353      	muls	r3, r2
 8007b3c:	11db      	asrs	r3, r3, #7
 8007b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8007b7c <BME280_CompensateH+0xc8>)
 8007b40:	7e12      	ldrb	r2, [r2, #24]
 8007b42:	4353      	muls	r3, r2
 8007b44:	111b      	asrs	r3, r3, #4
 8007b46:	68fa      	ldr	r2, [r7, #12]
 8007b48:	1ad3      	subs	r3, r2, r3
 8007b4a:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	da00      	bge.n	8007b54 <BME280_CompensateH+0xa0>
 8007b52:	2300      	movs	r3, #0
 8007b54:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	22c8      	movs	r2, #200	@ 0xc8
 8007b5a:	0552      	lsls	r2, r2, #21
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	dd01      	ble.n	8007b64 <BME280_CompensateH+0xb0>
 8007b60:	23c8      	movs	r3, #200	@ 0xc8
 8007b62:	055b      	lsls	r3, r3, #21
 8007b64:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	131b      	asrs	r3, r3, #12
 8007b6a:	0018      	movs	r0, r3
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	b004      	add	sp, #16
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	46c0      	nop			@ (mov r8, r8)
 8007b74:	200008f4 	.word	0x200008f4
 8007b78:	fffed400 	.word	0xfffed400
 8007b7c:	200008d0 	.word	0x200008d0

08007b80 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8007b84:	f3bf 8f4f 	dsb	sy
}
 8007b88:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b8a:	4b04      	ldr	r3, [pc, #16]	@ (8007b9c <__NVIC_SystemReset+0x1c>)
 8007b8c:	4a04      	ldr	r2, [pc, #16]	@ (8007ba0 <__NVIC_SystemReset+0x20>)
 8007b8e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007b90:	f3bf 8f4f 	dsb	sy
}
 8007b94:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007b96:	46c0      	nop			@ (mov r8, r8)
 8007b98:	e7fd      	b.n	8007b96 <__NVIC_SystemReset+0x16>
 8007b9a:	46c0      	nop			@ (mov r8, r8)
 8007b9c:	e000ed00 	.word	0xe000ed00
 8007ba0:	05fa0004 	.word	0x05fa0004

08007ba4 <CHARGER_Init>:

/* Check battery voltage every 100ms */
#define CHARGER_CHECK_INTERVAL_MS  100

void CHARGER_Init(void)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	af00      	add	r7, sp, #0
    /* CTL_CEN already initialized as GPIO output in main.c */
    /* STA_CHG already initialized as GPIO input in main.c */
    /* LED already initialized as GPIO output in main.c */
    
    /* Start with charging disabled */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 8007ba8:	4b09      	ldr	r3, [pc, #36]	@ (8007bd0 <CHARGER_Init+0x2c>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	2110      	movs	r1, #16
 8007bae:	0018      	movs	r0, r3
 8007bb0:	f003 ff05 	bl	800b9be <HAL_GPIO_WritePin>
    charge_enabled = 0;
 8007bb4:	4b07      	ldr	r3, [pc, #28]	@ (8007bd4 <CHARGER_Init+0x30>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	701a      	strb	r2, [r3, #0]
    usb_disconnected = 0;
 8007bba:	4b07      	ldr	r3, [pc, #28]	@ (8007bd8 <CHARGER_Init+0x34>)
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	701a      	strb	r2, [r3, #0]
    
    last_check_tick = HAL_GetTick();
 8007bc0:	f001 fc34 	bl	800942c <HAL_GetTick>
 8007bc4:	0002      	movs	r2, r0
 8007bc6:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <CHARGER_Init+0x38>)
 8007bc8:	601a      	str	r2, [r3, #0]
}
 8007bca:	46c0      	nop			@ (mov r8, r8)
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	50000400 	.word	0x50000400
 8007bd4:	200008fc 	.word	0x200008fc
 8007bd8:	20000904 	.word	0x20000904
 8007bdc:	20000900 	.word	0x20000900

08007be0 <CHARGER_Task>:

void CHARGER_Task(void)
{
 8007be0:	b590      	push	{r4, r7, lr}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8007be6:	f001 fc21 	bl	800942c <HAL_GetTick>
 8007bea:	0003      	movs	r3, r0
 8007bec:	60fb      	str	r3, [r7, #12]
    
    /* Check battery voltage periodically */
    if ((now - last_check_tick) >= CHARGER_CHECK_INTERVAL_MS)
 8007bee:	4b41      	ldr	r3, [pc, #260]	@ (8007cf4 <CHARGER_Task+0x114>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	2b63      	cmp	r3, #99	@ 0x63
 8007bf8:	d800      	bhi.n	8007bfc <CHARGER_Task+0x1c>
 8007bfa:	e065      	b.n	8007cc8 <CHARGER_Task+0xe8>
    {
        last_check_tick = now;
 8007bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8007cf4 <CHARGER_Task+0x114>)
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	601a      	str	r2, [r3, #0]
        
        float vbat = ANALOG_GetBat();
 8007c02:	f7ff fa41 	bl	8007088 <ANALOG_GetBat>
 8007c06:	1c03      	adds	r3, r0, #0
 8007c08:	60bb      	str	r3, [r7, #8]
        
        /* Critical low voltage - disconnect USB to save power */
        if (vbat < CHARGER_VBAT_CRITICAL && !usb_disconnected)
 8007c0a:	493b      	ldr	r1, [pc, #236]	@ (8007cf8 <CHARGER_Task+0x118>)
 8007c0c:	68b8      	ldr	r0, [r7, #8]
 8007c0e:	f7f8 fc67 	bl	80004e0 <__aeabi_fcmplt>
 8007c12:	1e03      	subs	r3, r0, #0
 8007c14:	d012      	beq.n	8007c3c <CHARGER_Task+0x5c>
 8007c16:	4b39      	ldr	r3, [pc, #228]	@ (8007cfc <CHARGER_Task+0x11c>)
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10e      	bne.n	8007c3c <CHARGER_Task+0x5c>
        {
            /* Disconnect USB stack immediately */
            ux_device_stack_disconnect();
 8007c1e:	f00f fad9 	bl	80171d4 <_ux_device_stack_disconnect>
            usb_disconnected = 1;
 8007c22:	4b36      	ldr	r3, [pc, #216]	@ (8007cfc <CHARGER_Task+0x11c>)
 8007c24:	2201      	movs	r2, #1
 8007c26:	701a      	strb	r2, [r3, #0]
            
            /* Enable charging before entering low power mode */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 8007c28:	4b35      	ldr	r3, [pc, #212]	@ (8007d00 <CHARGER_Task+0x120>)
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	2110      	movs	r1, #16
 8007c2e:	0018      	movs	r0, r3
 8007c30:	f003 fec5 	bl	800b9be <HAL_GPIO_WritePin>
            charge_enabled = 1;
 8007c34:	4b33      	ldr	r3, [pc, #204]	@ (8007d04 <CHARGER_Task+0x124>)
 8007c36:	2201      	movs	r2, #1
 8007c38:	701a      	strb	r2, [r3, #0]
 8007c3a:	e045      	b.n	8007cc8 <CHARGER_Task+0xe8>
        }
        /* Voltage recovery - reset MCU if USB is connected */
        else if (vbat > CHARGER_VBAT_RECOVERY && usb_disconnected)
 8007c3c:	4932      	ldr	r1, [pc, #200]	@ (8007d08 <CHARGER_Task+0x128>)
 8007c3e:	68b8      	ldr	r0, [r7, #8]
 8007c40:	f7f8 fc62 	bl	8000508 <__aeabi_fcmpgt>
 8007c44:	1e03      	subs	r3, r0, #0
 8007c46:	d012      	beq.n	8007c6e <CHARGER_Task+0x8e>
 8007c48:	4b2c      	ldr	r3, [pc, #176]	@ (8007cfc <CHARGER_Task+0x11c>)
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00e      	beq.n	8007c6e <CHARGER_Task+0x8e>
        {
            /* Check if USB cable is physically connected (VBUS present) */
            GPIO_PinState usb_vbus = HAL_GPIO_ReadPin(USB_GPIO_Port, USB_Pin);
 8007c50:	1dfc      	adds	r4, r7, #7
 8007c52:	23a0      	movs	r3, #160	@ 0xa0
 8007c54:	05db      	lsls	r3, r3, #23
 8007c56:	2108      	movs	r1, #8
 8007c58:	0018      	movs	r0, r3
 8007c5a:	f003 fe93 	bl	800b984 <HAL_GPIO_ReadPin>
 8007c5e:	0003      	movs	r3, r0
 8007c60:	7023      	strb	r3, [r4, #0]
            
            if (usb_vbus == GPIO_PIN_SET)
 8007c62:	1dfb      	adds	r3, r7, #7
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d12d      	bne.n	8007cc6 <CHARGER_Task+0xe6>
            {
                /* USB cable connected - reset MCU to reinitialize USB stack */
                NVIC_SystemReset();
 8007c6a:	f7ff ff89 	bl	8007b80 <__NVIC_SystemReset>
            }
        }
        /* Normal voltage-based charge control with hysteresis */
        else if (!usb_disconnected)
 8007c6e:	4b23      	ldr	r3, [pc, #140]	@ (8007cfc <CHARGER_Task+0x11c>)
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d128      	bne.n	8007cc8 <CHARGER_Task+0xe8>
        {
            if (vbat > CHARGER_VBAT_STOP && charge_enabled)
 8007c76:	4925      	ldr	r1, [pc, #148]	@ (8007d0c <CHARGER_Task+0x12c>)
 8007c78:	68b8      	ldr	r0, [r7, #8]
 8007c7a:	f7f8 fc45 	bl	8000508 <__aeabi_fcmpgt>
 8007c7e:	1e03      	subs	r3, r0, #0
 8007c80:	d00d      	beq.n	8007c9e <CHARGER_Task+0xbe>
 8007c82:	4b20      	ldr	r3, [pc, #128]	@ (8007d04 <CHARGER_Task+0x124>)
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d009      	beq.n	8007c9e <CHARGER_Task+0xbe>
            {
                /* Stop charging - voltage too high */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 8007c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8007d00 <CHARGER_Task+0x120>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	2110      	movs	r1, #16
 8007c90:	0018      	movs	r0, r3
 8007c92:	f003 fe94 	bl	800b9be <HAL_GPIO_WritePin>
                charge_enabled = 0;
 8007c96:	4b1b      	ldr	r3, [pc, #108]	@ (8007d04 <CHARGER_Task+0x124>)
 8007c98:	2200      	movs	r2, #0
 8007c9a:	701a      	strb	r2, [r3, #0]
 8007c9c:	e014      	b.n	8007cc8 <CHARGER_Task+0xe8>
            }
            else if (vbat < CHARGER_VBAT_START && !charge_enabled)
 8007c9e:	491c      	ldr	r1, [pc, #112]	@ (8007d10 <CHARGER_Task+0x130>)
 8007ca0:	68b8      	ldr	r0, [r7, #8]
 8007ca2:	f7f8 fc1d 	bl	80004e0 <__aeabi_fcmplt>
 8007ca6:	1e03      	subs	r3, r0, #0
 8007ca8:	d00e      	beq.n	8007cc8 <CHARGER_Task+0xe8>
 8007caa:	4b16      	ldr	r3, [pc, #88]	@ (8007d04 <CHARGER_Task+0x124>)
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10a      	bne.n	8007cc8 <CHARGER_Task+0xe8>
            {
                /* Start charging - voltage low enough */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 8007cb2:	4b13      	ldr	r3, [pc, #76]	@ (8007d00 <CHARGER_Task+0x120>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	2110      	movs	r1, #16
 8007cb8:	0018      	movs	r0, r3
 8007cba:	f003 fe80 	bl	800b9be <HAL_GPIO_WritePin>
                charge_enabled = 1;
 8007cbe:	4b11      	ldr	r3, [pc, #68]	@ (8007d04 <CHARGER_Task+0x124>)
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	701a      	strb	r2, [r3, #0]
 8007cc4:	e000      	b.n	8007cc8 <CHARGER_Task+0xe8>
        {
 8007cc6:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    /* Update LED to mirror STA_CHG pin (charging status indicator) */
    GPIO_PinState sta_chg = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 8007cc8:	1dbc      	adds	r4, r7, #6
 8007cca:	4b0d      	ldr	r3, [pc, #52]	@ (8007d00 <CHARGER_Task+0x120>)
 8007ccc:	2108      	movs	r1, #8
 8007cce:	0018      	movs	r0, r3
 8007cd0:	f003 fe58 	bl	800b984 <HAL_GPIO_ReadPin>
 8007cd4:	0003      	movs	r3, r0
 8007cd6:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, sta_chg);
 8007cd8:	1dbb      	adds	r3, r7, #6
 8007cda:	781a      	ldrb	r2, [r3, #0]
 8007cdc:	2380      	movs	r3, #128	@ 0x80
 8007cde:	0059      	lsls	r1, r3, #1
 8007ce0:	23a0      	movs	r3, #160	@ 0xa0
 8007ce2:	05db      	lsls	r3, r3, #23
 8007ce4:	0018      	movs	r0, r3
 8007ce6:	f003 fe6a 	bl	800b9be <HAL_GPIO_WritePin>
}
 8007cea:	46c0      	nop			@ (mov r8, r8)
 8007cec:	46bd      	mov	sp, r7
 8007cee:	b005      	add	sp, #20
 8007cf0:	bd90      	pop	{r4, r7, pc}
 8007cf2:	46c0      	nop			@ (mov r8, r8)
 8007cf4:	20000900 	.word	0x20000900
 8007cf8:	4039999a 	.word	0x4039999a
 8007cfc:	20000904 	.word	0x20000904
 8007d00:	50000400 	.word	0x50000400
 8007d04:	200008fc 	.word	0x200008fc
 8007d08:	40466666 	.word	0x40466666
 8007d0c:	40833333 	.word	0x40833333
 8007d10:	40733333 	.word	0x40733333

08007d14 <CHARGER_IsCharging>:

uint8_t CHARGER_IsCharging(void)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	af00      	add	r7, sp, #0
    return charge_enabled;
 8007d18:	4b02      	ldr	r3, [pc, #8]	@ (8007d24 <CHARGER_IsCharging+0x10>)
 8007d1a:	781b      	ldrb	r3, [r3, #0]
}
 8007d1c:	0018      	movs	r0, r3
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	46c0      	nop			@ (mov r8, r8)
 8007d24:	200008fc 	.word	0x200008fc

08007d28 <CHARGER_GetStatus>:

uint8_t CHARGER_GetStatus(void)
{
 8007d28:	b590      	push	{r4, r7, lr}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
    /* Read STA_CHG pin state multiple times to detect toggling (fault condition) */
    GPIO_PinState state1 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 8007d2e:	1dfc      	adds	r4, r7, #7
 8007d30:	4b1a      	ldr	r3, [pc, #104]	@ (8007d9c <CHARGER_GetStatus+0x74>)
 8007d32:	2108      	movs	r1, #8
 8007d34:	0018      	movs	r0, r3
 8007d36:	f003 fe25 	bl	800b984 <HAL_GPIO_ReadPin>
 8007d3a:	0003      	movs	r3, r0
 8007d3c:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 8007d3e:	2064      	movs	r0, #100	@ 0x64
 8007d40:	f001 fb7e 	bl	8009440 <HAL_Delay>
    GPIO_PinState state2 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 8007d44:	1dbc      	adds	r4, r7, #6
 8007d46:	4b15      	ldr	r3, [pc, #84]	@ (8007d9c <CHARGER_GetStatus+0x74>)
 8007d48:	2108      	movs	r1, #8
 8007d4a:	0018      	movs	r0, r3
 8007d4c:	f003 fe1a 	bl	800b984 <HAL_GPIO_ReadPin>
 8007d50:	0003      	movs	r3, r0
 8007d52:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 8007d54:	2064      	movs	r0, #100	@ 0x64
 8007d56:	f001 fb73 	bl	8009440 <HAL_Delay>
    GPIO_PinState state3 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 8007d5a:	1d7c      	adds	r4, r7, #5
 8007d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8007d9c <CHARGER_GetStatus+0x74>)
 8007d5e:	2108      	movs	r1, #8
 8007d60:	0018      	movs	r0, r3
 8007d62:	f003 fe0f 	bl	800b984 <HAL_GPIO_ReadPin>
 8007d66:	0003      	movs	r3, r0
 8007d68:	7023      	strb	r3, [r4, #0]
    
    /* Check if pin is toggling (fault condition) */
    if (state1 != state2 || state2 != state3)
 8007d6a:	1dfa      	adds	r2, r7, #7
 8007d6c:	1dbb      	adds	r3, r7, #6
 8007d6e:	7812      	ldrb	r2, [r2, #0]
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d105      	bne.n	8007d82 <CHARGER_GetStatus+0x5a>
 8007d76:	1dba      	adds	r2, r7, #6
 8007d78:	1d7b      	adds	r3, r7, #5
 8007d7a:	7812      	ldrb	r2, [r2, #0]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d001      	beq.n	8007d86 <CHARGER_GetStatus+0x5e>
    {
        return 3; /* ERR - toggling at 1 Hz indicates fault */
 8007d82:	2303      	movs	r3, #3
 8007d84:	e006      	b.n	8007d94 <CHARGER_GetStatus+0x6c>
    
    /* STA_CHG is active-low open-drain:
     * - Low = charging active
     * - High Z (pulled high by external pullup) = not charging
     */
    if (state1 == GPIO_PIN_RESET)
 8007d86:	1dfb      	adds	r3, r7, #7
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <CHARGER_GetStatus+0x6a>
    {
        return 1; /* Charging */
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e000      	b.n	8007d94 <CHARGER_GetStatus+0x6c>
    }
    else
    {
        return 2; /* Not charging */
 8007d92:	2302      	movs	r3, #2
    }
}
 8007d94:	0018      	movs	r0, r3
 8007d96:	46bd      	mov	sp, r7
 8007d98:	b003      	add	sp, #12
 8007d9a:	bd90      	pop	{r4, r7, pc}
 8007d9c:	50000400 	.word	0x50000400

08007da0 <CHARGER_Reset>:

void CHARGER_Reset(void)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0
    /* Toggle CTL_CEN pin to reset charger fault conditions:
     * - Charging timeout (pre-charge, fast-charge)
     * - Battery voltage below VPRE after fast-charge started
     * - End-of-charge
     */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 8007da4:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd0 <CHARGER_Reset+0x30>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	2110      	movs	r1, #16
 8007daa:	0018      	movs	r0, r3
 8007dac:	f003 fe07 	bl	800b9be <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8007db0:	2064      	movs	r0, #100	@ 0x64
 8007db2:	f001 fb45 	bl	8009440 <HAL_Delay>
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 8007db6:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <CHARGER_Reset+0x30>)
 8007db8:	2201      	movs	r2, #1
 8007dba:	2110      	movs	r1, #16
 8007dbc:	0018      	movs	r0, r3
 8007dbe:	f003 fdfe 	bl	800b9be <HAL_GPIO_WritePin>
    
    /* Update internal state */
    charge_enabled = 1;
 8007dc2:	4b04      	ldr	r3, [pc, #16]	@ (8007dd4 <CHARGER_Reset+0x34>)
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	701a      	strb	r2, [r3, #0]
}
 8007dc8:	46c0      	nop			@ (mov r8, r8)
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	46c0      	nop			@ (mov r8, r8)
 8007dd0:	50000400 	.word	0x50000400
 8007dd4:	200008fc 	.word	0x200008fc

08007dd8 <led_hw_status>:
#include "led.h"
#include <string.h>
#include <stdio.h>

// Dummy implementcia pre linker
void led_hw_status(char *buf, size_t len) {
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  snprintf(buf, len, "not implemented");
 8007de2:	4a05      	ldr	r2, [pc, #20]	@ (8007df8 <led_hw_status+0x20>)
 8007de4:	6839      	ldr	r1, [r7, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	0018      	movs	r0, r3
 8007dea:	f014 fe79 	bl	801cae0 <sniprintf>
}
 8007dee:	46c0      	nop			@ (mov r8, r8)
 8007df0:	46bd      	mov	sp, r7
 8007df2:	b002      	add	sp, #8
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	46c0      	nop			@ (mov r8, r8)
 8007df8:	08021088 	.word	0x08021088

08007dfc <put_byte_msb>:
// Your CubeMX screenshot: Peripheral=Word, Memory=Byte (wrong).
// FIX WITHOUT TOUCHING IOC: we make buffer Word and write Word values (14/36/0).
static uint32_t pwm_buffer[total_slots] = {0};

static inline void put_byte_msb(uint32_t *dst, uint8_t v)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	000a      	movs	r2, r1
 8007e06:	1cfb      	adds	r3, r7, #3
 8007e08:	701a      	strb	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 8007e0a:	2307      	movs	r3, #7
 8007e0c:	60fb      	str	r3, [r7, #12]
 8007e0e:	e011      	b.n	8007e34 <put_byte_msb+0x38>
    *dst++ = (v & (1u << i)) ? bitHightimercount : bitLowtimercount;
 8007e10:	1cfb      	adds	r3, r7, #3
 8007e12:	781a      	ldrb	r2, [r3, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	40da      	lsrs	r2, r3
 8007e18:	0013      	movs	r3, r2
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	d001      	beq.n	8007e24 <put_byte_msb+0x28>
 8007e20:	2224      	movs	r2, #36	@ 0x24
 8007e22:	e000      	b.n	8007e26 <put_byte_msb+0x2a>
 8007e24:	220e      	movs	r2, #14
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	1d19      	adds	r1, r3, #4
 8007e2a:	6079      	str	r1, [r7, #4]
 8007e2c:	601a      	str	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	3b01      	subs	r3, #1
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	daea      	bge.n	8007e10 <put_byte_msb+0x14>
  }
}
 8007e3a:	46c0      	nop			@ (mov r8, r8)
 8007e3c:	46c0      	nop			@ (mov r8, r8)
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	b004      	add	sp, #16
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <led_set_RGBW>:

// Nastav hodnoty pre jeden pixel (uloenie do RAM: RGBW)
void led_set_RGBW(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 8007e44:	b5b0      	push	{r4, r5, r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	0005      	movs	r5, r0
 8007e4c:	000c      	movs	r4, r1
 8007e4e:	0010      	movs	r0, r2
 8007e50:	0019      	movs	r1, r3
 8007e52:	1dfb      	adds	r3, r7, #7
 8007e54:	1c2a      	adds	r2, r5, #0
 8007e56:	701a      	strb	r2, [r3, #0]
 8007e58:	1dbb      	adds	r3, r7, #6
 8007e5a:	1c22      	adds	r2, r4, #0
 8007e5c:	701a      	strb	r2, [r3, #0]
 8007e5e:	1d7b      	adds	r3, r7, #5
 8007e60:	1c02      	adds	r2, r0, #0
 8007e62:	701a      	strb	r2, [r3, #0]
 8007e64:	1d3b      	adds	r3, r7, #4
 8007e66:	1c0a      	adds	r2, r1, #0
 8007e68:	701a      	strb	r2, [r3, #0]
  if (index >= numberofpixels) return;
 8007e6a:	1dfb      	adds	r3, r7, #7
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	2b1d      	cmp	r3, #29
 8007e70:	d820      	bhi.n	8007eb4 <led_set_RGBW+0x70>
  rgbw_arr[index * 4u + 0u] = r;
 8007e72:	1dfb      	adds	r3, r7, #7
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4a10      	ldr	r2, [pc, #64]	@ (8007ebc <led_set_RGBW+0x78>)
 8007e7a:	1db9      	adds	r1, r7, #6
 8007e7c:	7809      	ldrb	r1, [r1, #0]
 8007e7e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 1u] = g;
 8007e80:	1dfb      	adds	r3, r7, #7
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	3301      	adds	r3, #1
 8007e88:	4a0c      	ldr	r2, [pc, #48]	@ (8007ebc <led_set_RGBW+0x78>)
 8007e8a:	1d79      	adds	r1, r7, #5
 8007e8c:	7809      	ldrb	r1, [r1, #0]
 8007e8e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 2u] = b;
 8007e90:	1dfb      	adds	r3, r7, #7
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	3302      	adds	r3, #2
 8007e98:	4a08      	ldr	r2, [pc, #32]	@ (8007ebc <led_set_RGBW+0x78>)
 8007e9a:	1d39      	adds	r1, r7, #4
 8007e9c:	7809      	ldrb	r1, [r1, #0]
 8007e9e:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 3u] = w;
 8007ea0:	1dfb      	adds	r3, r7, #7
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	1cda      	adds	r2, r3, #3
 8007ea8:	4904      	ldr	r1, [pc, #16]	@ (8007ebc <led_set_RGBW+0x78>)
 8007eaa:	2318      	movs	r3, #24
 8007eac:	18fb      	adds	r3, r7, r3
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	548b      	strb	r3, [r1, r2]
 8007eb2:	e000      	b.n	8007eb6 <led_set_RGBW+0x72>
  if (index >= numberofpixels) return;
 8007eb4:	46c0      	nop			@ (mov r8, r8)
}
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	b002      	add	sp, #8
 8007eba:	bdb0      	pop	{r4, r5, r7, pc}
 8007ebc:	20000908 	.word	0x20000908

08007ec0 <led_set_all_RGBW>:
{
  led_set_RGBW(index, r, g, b, 0);
}

void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 8007ec0:	b5b0      	push	{r4, r5, r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af02      	add	r7, sp, #8
 8007ec6:	0005      	movs	r5, r0
 8007ec8:	000c      	movs	r4, r1
 8007eca:	0010      	movs	r0, r2
 8007ecc:	0019      	movs	r1, r3
 8007ece:	1dfb      	adds	r3, r7, #7
 8007ed0:	1c2a      	adds	r2, r5, #0
 8007ed2:	701a      	strb	r2, [r3, #0]
 8007ed4:	1dbb      	adds	r3, r7, #6
 8007ed6:	1c22      	adds	r2, r4, #0
 8007ed8:	701a      	strb	r2, [r3, #0]
 8007eda:	1d7b      	adds	r3, r7, #5
 8007edc:	1c02      	adds	r2, r0, #0
 8007ede:	701a      	strb	r2, [r3, #0]
 8007ee0:	1d3b      	adds	r3, r7, #4
 8007ee2:	1c0a      	adds	r2, r1, #0
 8007ee4:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 8007ee6:	230f      	movs	r3, #15
 8007ee8:	18fb      	adds	r3, r7, r3
 8007eea:	2200      	movs	r2, #0
 8007eec:	701a      	strb	r2, [r3, #0]
 8007eee:	e013      	b.n	8007f18 <led_set_all_RGBW+0x58>
    led_set_RGBW(i, r, g, b, w);
 8007ef0:	1d7b      	adds	r3, r7, #5
 8007ef2:	781c      	ldrb	r4, [r3, #0]
 8007ef4:	1dbb      	adds	r3, r7, #6
 8007ef6:	781a      	ldrb	r2, [r3, #0]
 8007ef8:	1dfb      	adds	r3, r7, #7
 8007efa:	7819      	ldrb	r1, [r3, #0]
 8007efc:	250f      	movs	r5, #15
 8007efe:	197b      	adds	r3, r7, r5
 8007f00:	7818      	ldrb	r0, [r3, #0]
 8007f02:	1d3b      	adds	r3, r7, #4
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	0023      	movs	r3, r4
 8007f0a:	f7ff ff9b 	bl	8007e44 <led_set_RGBW>
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 8007f0e:	197b      	adds	r3, r7, r5
 8007f10:	197a      	adds	r2, r7, r5
 8007f12:	7812      	ldrb	r2, [r2, #0]
 8007f14:	3201      	adds	r2, #1
 8007f16:	701a      	strb	r2, [r3, #0]
 8007f18:	230f      	movs	r3, #15
 8007f1a:	18fb      	adds	r3, r7, r3
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	2b1d      	cmp	r3, #29
 8007f20:	d9e6      	bls.n	8007ef0 <led_set_all_RGBW+0x30>
  }
}
 8007f22:	46c0      	nop			@ (mov r8, r8)
 8007f24:	46c0      	nop			@ (mov r8, r8)
 8007f26:	46bd      	mov	sp, r7
 8007f28:	b004      	add	sp, #16
 8007f2a:	bdb0      	pop	{r4, r5, r7, pc}

08007f2c <led_render>:
 * then start TIM2 PWM DMA.
 *
 * IMPORTANT: SK6812 RGBW expects GRBW order (MSB first).
 */
void led_render(void)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
  uint32_t p = 0;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]
  // stop previous (safe)
  HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8007f36:	4b3c      	ldr	r3, [pc, #240]	@ (8008028 <led_render+0xfc>)
 8007f38:	2100      	movs	r1, #0
 8007f3a:	0018      	movs	r0, r3
 8007f3c:	f00b f992 	bl	8013264 <HAL_TIM_PWM_Stop_DMA>

  for (uint32_t i = 0; i < numberofpixels; i++)
 8007f40:	2300      	movs	r3, #0
 8007f42:	60bb      	str	r3, [r7, #8]
 8007f44:	e051      	b.n	8007fea <led_render+0xbe>
  {
    uint8_t r = rgbw_arr[i * 4u + 0u];
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	009a      	lsls	r2, r3, #2
 8007f4a:	1cfb      	adds	r3, r7, #3
 8007f4c:	4937      	ldr	r1, [pc, #220]	@ (800802c <led_render+0x100>)
 8007f4e:	5c8a      	ldrb	r2, [r1, r2]
 8007f50:	701a      	strb	r2, [r3, #0]
    uint8_t g = rgbw_arr[i * 4u + 1u];
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	1cbb      	adds	r3, r7, #2
 8007f5a:	4934      	ldr	r1, [pc, #208]	@ (800802c <led_render+0x100>)
 8007f5c:	5c8a      	ldrb	r2, [r1, r2]
 8007f5e:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgbw_arr[i * 4u + 2u];
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	1c9a      	adds	r2, r3, #2
 8007f66:	1c7b      	adds	r3, r7, #1
 8007f68:	4930      	ldr	r1, [pc, #192]	@ (800802c <led_render+0x100>)
 8007f6a:	5c8a      	ldrb	r2, [r1, r2]
 8007f6c:	701a      	strb	r2, [r3, #0]
    uint8_t w = rgbw_arr[i * 4u + 3u];
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	1cda      	adds	r2, r3, #3
 8007f74:	003b      	movs	r3, r7
 8007f76:	492d      	ldr	r1, [pc, #180]	@ (800802c <led_render+0x100>)
 8007f78:	5c8a      	ldrb	r2, [r1, r2]
 8007f7a:	701a      	strb	r2, [r3, #0]

    // transmit GRBW (not RGBW)
    put_byte_msb(&pwm_buffer[p], g); p += 8u;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	009a      	lsls	r2, r3, #2
 8007f80:	4b2b      	ldr	r3, [pc, #172]	@ (8008030 <led_render+0x104>)
 8007f82:	18d2      	adds	r2, r2, r3
 8007f84:	1cbb      	adds	r3, r7, #2
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	0019      	movs	r1, r3
 8007f8a:	0010      	movs	r0, r2
 8007f8c:	f7ff ff36 	bl	8007dfc <put_byte_msb>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	3308      	adds	r3, #8
 8007f94:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], r); p += 8u;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	009a      	lsls	r2, r3, #2
 8007f9a:	4b25      	ldr	r3, [pc, #148]	@ (8008030 <led_render+0x104>)
 8007f9c:	18d2      	adds	r2, r2, r3
 8007f9e:	1cfb      	adds	r3, r7, #3
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	0019      	movs	r1, r3
 8007fa4:	0010      	movs	r0, r2
 8007fa6:	f7ff ff29 	bl	8007dfc <put_byte_msb>
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	3308      	adds	r3, #8
 8007fae:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], b); p += 8u;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	009a      	lsls	r2, r3, #2
 8007fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8008030 <led_render+0x104>)
 8007fb6:	18d2      	adds	r2, r2, r3
 8007fb8:	1c7b      	adds	r3, r7, #1
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	0019      	movs	r1, r3
 8007fbe:	0010      	movs	r0, r2
 8007fc0:	f7ff ff1c 	bl	8007dfc <put_byte_msb>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	3308      	adds	r3, #8
 8007fc8:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], w); p += 8u;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	009a      	lsls	r2, r3, #2
 8007fce:	4b18      	ldr	r3, [pc, #96]	@ (8008030 <led_render+0x104>)
 8007fd0:	18d2      	adds	r2, r2, r3
 8007fd2:	003b      	movs	r3, r7
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	0019      	movs	r1, r3
 8007fd8:	0010      	movs	r0, r2
 8007fda:	f7ff ff0f 	bl	8007dfc <put_byte_msb>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	3308      	adds	r3, #8
 8007fe2:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < numberofpixels; i++)
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	60bb      	str	r3, [r7, #8]
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2b1d      	cmp	r3, #29
 8007fee:	d9aa      	bls.n	8007f46 <led_render+0x1a>
  }

  // reset low
  for (uint32_t k = 0; k < resetslots; k++) {
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	607b      	str	r3, [r7, #4]
 8007ff4:	e009      	b.n	800800a <led_render+0xde>
    pwm_buffer[p++] = 0u;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	60fa      	str	r2, [r7, #12]
 8007ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8008030 <led_render+0x104>)
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	2100      	movs	r1, #0
 8008002:	5099      	str	r1, [r3, r2]
  for (uint32_t k = 0; k < resetslots; k++) {
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	3301      	adds	r3, #1
 8008008:	607b      	str	r3, [r7, #4]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2bef      	cmp	r3, #239	@ 0xef
 800800e:	d9f2      	bls.n	8007ff6 <led_render+0xca>
  }

  // start new transfer
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwm_buffer, p);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	b29b      	uxth	r3, r3
 8008014:	4a06      	ldr	r2, [pc, #24]	@ (8008030 <led_render+0x104>)
 8008016:	4804      	ldr	r0, [pc, #16]	@ (8008028 <led_render+0xfc>)
 8008018:	2100      	movs	r1, #0
 800801a:	f00a ff2b 	bl	8012e74 <HAL_TIM_PWM_Start_DMA>
}
 800801e:	46c0      	nop			@ (mov r8, r8)
 8008020:	46bd      	mov	sp, r7
 8008022:	b004      	add	sp, #16
 8008024:	bd80      	pop	{r7, pc}
 8008026:	46c0      	nop			@ (mov r8, r8)
 8008028:	20000474 	.word	0x20000474
 800802c:	20000908 	.word	0x20000908
 8008030:	20000980 	.word	0x20000980

08008034 <mic_get_target_ms>:

/* ===================== PowerSave control (compile-time) =====================
 * MIC_POWERSAVE je nastaven v mic.h a plat a po kompilcii.
 */
static inline uint32_t mic_get_target_ms(void)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	af00      	add	r7, sp, #0
    /* 0 = continuous */
    if (MIC_POWERSAVE == 0u) return 0u;
    /* 1..10 = minimum 10ms */
    if (MIC_POWERSAVE <= 10u) return 10u;
    /* >10 = ms */
    return (uint32_t)MIC_POWERSAVE;
 8008038:	2364      	movs	r3, #100	@ 0x64
}
 800803a:	0018      	movs	r0, r3
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <MIC_DebugLastDmaBuf>:
/* last DMA snapshot for CLI dump */
static uint8_t  s_have_last_dma;
static uint32_t s_last_dma_words;

const uint16_t* MIC_DebugLastDmaBuf(uint32_t *out_words)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
    if (out_words) *out_words = s_last_dma_words;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d003      	beq.n	8008056 <MIC_DebugLastDmaBuf+0x16>
 800804e:	4b07      	ldr	r3, [pc, #28]	@ (800806c <MIC_DebugLastDmaBuf+0x2c>)
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	601a      	str	r2, [r3, #0]
    return s_have_last_dma ? s_rx_buf : NULL;
 8008056:	4b06      	ldr	r3, [pc, #24]	@ (8008070 <MIC_DebugLastDmaBuf+0x30>)
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <MIC_DebugLastDmaBuf+0x22>
 800805e:	4b05      	ldr	r3, [pc, #20]	@ (8008074 <MIC_DebugLastDmaBuf+0x34>)
 8008060:	e000      	b.n	8008064 <MIC_DebugLastDmaBuf+0x24>
 8008062:	2300      	movs	r3, #0
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	b002      	add	sp, #8
 800806a:	bd80      	pop	{r7, pc}
 800806c:	20002068 	.word	0x20002068
 8008070:	20002064 	.word	0x20002064
 8008074:	20001c40 	.word	0x20001c40

08008078 <safe_dbfs_from_rms>:
/* ====== pomocn makr ====== */
#define MIC_DBG(...) do { if (s_debug) printf(__VA_ARGS__); } while (0)

/* ====== pomocn funkcie pre error handling a dBFS ====== */
static float safe_dbfs_from_rms(float rms)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
    /* ochrana proti log(0) */
    if (rms < 1e-6f) return -120.0f;
 8008080:	490a      	ldr	r1, [pc, #40]	@ (80080ac <safe_dbfs_from_rms+0x34>)
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f7f8 fa2c 	bl	80004e0 <__aeabi_fcmplt>
 8008088:	1e03      	subs	r3, r0, #0
 800808a:	d001      	beq.n	8008090 <safe_dbfs_from_rms+0x18>
 800808c:	4b08      	ldr	r3, [pc, #32]	@ (80080b0 <safe_dbfs_from_rms+0x38>)
 800808e:	e009      	b.n	80080a4 <safe_dbfs_from_rms+0x2c>
    return 20.0f * log10f(rms);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	1c18      	adds	r0, r3, #0
 8008094:	f018 f846 	bl	8020124 <log10f>
 8008098:	1c03      	adds	r3, r0, #0
 800809a:	4906      	ldr	r1, [pc, #24]	@ (80080b4 <safe_dbfs_from_rms+0x3c>)
 800809c:	1c18      	adds	r0, r3, #0
 800809e:	f7f9 f83b 	bl	8001118 <__aeabi_fmul>
 80080a2:	1c03      	adds	r3, r0, #0
}
 80080a4:	1c18      	adds	r0, r3, #0
 80080a6:	46bd      	mov	sp, r7
 80080a8:	b002      	add	sp, #8
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	358637bd 	.word	0x358637bd
 80080b0:	c2f00000 	.word	0xc2f00000
 80080b4:	41a00000 	.word	0x41a00000

080080b8 <set_error>:

static void set_error(mic_err_t e, const char *msg)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	0002      	movs	r2, r0
 80080c0:	6039      	str	r1, [r7, #0]
 80080c2:	1dfb      	adds	r3, r7, #7
 80080c4:	701a      	strb	r2, [r3, #0]
    s_last_err = e;
 80080c6:	4b0a      	ldr	r3, [pc, #40]	@ (80080f0 <set_error+0x38>)
 80080c8:	1dfa      	adds	r2, r7, #7
 80080ca:	7812      	ldrb	r2, [r2, #0]
 80080cc:	701a      	strb	r2, [r3, #0]
    if (msg && s_debug)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d009      	beq.n	80080e8 <set_error+0x30>
 80080d4:	4b07      	ldr	r3, [pc, #28]	@ (80080f4 <set_error+0x3c>)
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d005      	beq.n	80080e8 <set_error+0x30>
        printf("[MIC] %s\r\n", msg);
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	4b06      	ldr	r3, [pc, #24]	@ (80080f8 <set_error+0x40>)
 80080e0:	0011      	movs	r1, r2
 80080e2:	0018      	movs	r0, r3
 80080e4:	f014 fcec 	bl	801cac0 <iprintf>
}
 80080e8:	46c0      	nop			@ (mov r8, r8)
 80080ea:	46bd      	mov	sp, r7
 80080ec:	b002      	add	sp, #8
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20002045 	.word	0x20002045
 80080f4:	20002044 	.word	0x20002044
 80080f8:	08021098 	.word	0x08021098

080080fc <pdm2pcm_reset>:
#define MIC_FIR_TAPS  8u
static int32_t s_fir_hist[MIC_FIR_TAPS];
static uint32_t s_fir_pos;

static void pdm2pcm_reset(void)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0
    s_cic_integrator = 0;
 8008100:	4b08      	ldr	r3, [pc, #32]	@ (8008124 <pdm2pcm_reset+0x28>)
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]
    s_cic_comb_prev  = 0;
 8008106:	4b08      	ldr	r3, [pc, #32]	@ (8008128 <pdm2pcm_reset+0x2c>)
 8008108:	2200      	movs	r2, #0
 800810a:	601a      	str	r2, [r3, #0]
    memset(s_fir_hist, 0, sizeof(s_fir_hist));
 800810c:	4b07      	ldr	r3, [pc, #28]	@ (800812c <pdm2pcm_reset+0x30>)
 800810e:	2220      	movs	r2, #32
 8008110:	2100      	movs	r1, #0
 8008112:	0018      	movs	r0, r3
 8008114:	f014 fdee 	bl	801ccf4 <memset>
    s_fir_pos = 0u;
 8008118:	4b05      	ldr	r3, [pc, #20]	@ (8008130 <pdm2pcm_reset+0x34>)
 800811a:	2200      	movs	r2, #0
 800811c:	601a      	str	r2, [r3, #0]
}
 800811e:	46c0      	nop			@ (mov r8, r8)
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	20002074 	.word	0x20002074
 8008128:	20002078 	.word	0x20002078
 800812c:	2000207c 	.word	0x2000207c
 8008130:	2000209c 	.word	0x2000209c

08008134 <popcount16_inline>:

static inline uint8_t popcount16_inline(uint16_t x)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	0002      	movs	r2, r0
 800813c:	1dbb      	adds	r3, r7, #6
 800813e:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 8008140:	230f      	movs	r3, #15
 8008142:	18fb      	adds	r3, r7, r3
 8008144:	2200      	movs	r2, #0
 8008146:	701a      	strb	r2, [r3, #0]
    while (x)
 8008148:	e00e      	b.n	8008168 <popcount16_inline+0x34>
    {
        x &= (uint16_t)(x - 1u);
 800814a:	1dbb      	adds	r3, r7, #6
 800814c:	881b      	ldrh	r3, [r3, #0]
 800814e:	3b01      	subs	r3, #1
 8008150:	b29a      	uxth	r2, r3
 8008152:	1dbb      	adds	r3, r7, #6
 8008154:	1db9      	adds	r1, r7, #6
 8008156:	8809      	ldrh	r1, [r1, #0]
 8008158:	400a      	ands	r2, r1
 800815a:	801a      	strh	r2, [r3, #0]
        c++;
 800815c:	210f      	movs	r1, #15
 800815e:	187b      	adds	r3, r7, r1
 8008160:	781a      	ldrb	r2, [r3, #0]
 8008162:	187b      	adds	r3, r7, r1
 8008164:	3201      	adds	r2, #1
 8008166:	701a      	strb	r2, [r3, #0]
    while (x)
 8008168:	1dbb      	adds	r3, r7, #6
 800816a:	881b      	ldrh	r3, [r3, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1ec      	bne.n	800814a <popcount16_inline+0x16>
    }
    return c;
 8008170:	230f      	movs	r3, #15
 8008172:	18fb      	adds	r3, r7, r3
 8008174:	781b      	ldrb	r3, [r3, #0]
}
 8008176:	0018      	movs	r0, r3
 8008178:	46bd      	mov	sp, r7
 800817a:	b004      	add	sp, #16
 800817c:	bd80      	pop	{r7, pc}

0800817e <pdm_word_to_cic_input>:
 * 16-bit word je 16 PDM bitov.
 * Pre CIC integrtor chceme set +1/-1 za tieto bity:
 *  ones - zeros = 2*ones - 16  => rozsah [-16..+16]
 */
static inline int32_t pdm_word_to_cic_input(uint16_t w)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	0002      	movs	r2, r0
 8008186:	1dbb      	adds	r3, r7, #6
 8008188:	801a      	strh	r2, [r3, #0]
    int32_t ones = (int32_t)popcount16_inline(w);
 800818a:	1dbb      	adds	r3, r7, #6
 800818c:	881b      	ldrh	r3, [r3, #0]
 800818e:	0018      	movs	r0, r3
 8008190:	f7ff ffd0 	bl	8008134 <popcount16_inline>
 8008194:	0003      	movs	r3, r0
 8008196:	60fb      	str	r3, [r7, #12]
    return (2 * ones) - 16;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	3b08      	subs	r3, #8
 800819c:	005b      	lsls	r3, r3, #1
}
 800819e:	0018      	movs	r0, r3
 80081a0:	46bd      	mov	sp, r7
 80081a2:	b004      	add	sp, #16
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <pdm2pcm_step>:

static inline float pdm2pcm_step(int32_t cic_in)
{
 80081a8:	b5b0      	push	{r4, r5, r7, lr}
 80081aa:	b088      	sub	sp, #32
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
    /* CIC integrtor */
    s_cic_integrator += cic_in;
 80081b0:	4b2c      	ldr	r3, [pc, #176]	@ (8008264 <pdm2pcm_step+0xbc>)
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	18d2      	adds	r2, r2, r3
 80081b8:	4b2a      	ldr	r3, [pc, #168]	@ (8008264 <pdm2pcm_step+0xbc>)
 80081ba:	601a      	str	r2, [r3, #0]

    /* CIC comb */
    int32_t comb = s_cic_integrator - s_cic_comb_prev;
 80081bc:	4b29      	ldr	r3, [pc, #164]	@ (8008264 <pdm2pcm_step+0xbc>)
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	4b29      	ldr	r3, [pc, #164]	@ (8008268 <pdm2pcm_step+0xc0>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	60fb      	str	r3, [r7, #12]
    s_cic_comb_prev = s_cic_integrator;
 80081c8:	4b26      	ldr	r3, [pc, #152]	@ (8008264 <pdm2pcm_step+0xbc>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	4b26      	ldr	r3, [pc, #152]	@ (8008268 <pdm2pcm_step+0xc0>)
 80081ce:	601a      	str	r2, [r3, #0]

    /* FIR moving average */
    s_fir_hist[s_fir_pos] = comb;
 80081d0:	4b26      	ldr	r3, [pc, #152]	@ (800826c <pdm2pcm_step+0xc4>)
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	4b26      	ldr	r3, [pc, #152]	@ (8008270 <pdm2pcm_step+0xc8>)
 80081d6:	0092      	lsls	r2, r2, #2
 80081d8:	68f9      	ldr	r1, [r7, #12]
 80081da:	50d1      	str	r1, [r2, r3]
    s_fir_pos = (s_fir_pos + 1u) % MIC_FIR_TAPS;
 80081dc:	4b23      	ldr	r3, [pc, #140]	@ (800826c <pdm2pcm_step+0xc4>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3301      	adds	r3, #1
 80081e2:	2207      	movs	r2, #7
 80081e4:	401a      	ands	r2, r3
 80081e6:	4b21      	ldr	r3, [pc, #132]	@ (800826c <pdm2pcm_step+0xc4>)
 80081e8:	601a      	str	r2, [r3, #0]

    int64_t acc = 0;
 80081ea:	2200      	movs	r2, #0
 80081ec:	2300      	movs	r3, #0
 80081ee:	61ba      	str	r2, [r7, #24]
 80081f0:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 80081f2:	2300      	movs	r3, #0
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	e00f      	b.n	8008218 <pdm2pcm_step+0x70>
        acc += (int64_t)s_fir_hist[i];
 80081f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008270 <pdm2pcm_step+0xc8>)
 80081fa:	697a      	ldr	r2, [r7, #20]
 80081fc:	0092      	lsls	r2, r2, #2
 80081fe:	58d3      	ldr	r3, [r2, r3]
 8008200:	001c      	movs	r4, r3
 8008202:	17db      	asrs	r3, r3, #31
 8008204:	001d      	movs	r5, r3
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	1912      	adds	r2, r2, r4
 800820c:	416b      	adcs	r3, r5
 800820e:	61ba      	str	r2, [r7, #24]
 8008210:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	3301      	adds	r3, #1
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	2b07      	cmp	r3, #7
 800821c:	d9ec      	bls.n	80081f8 <pdm2pcm_step+0x50>
    /*
     * Normalizcia:
     *  - tento faktor nie je fyziklne kalibrovan, ale dr typick vstup v rozumnom rozsahu.
     *  - ke sa dostane mimo, clipneme.
     */
    float y = (float)acc / (float)(MIC_FIR_TAPS * 256);
 800821e:	69b8      	ldr	r0, [r7, #24]
 8008220:	69f9      	ldr	r1, [r7, #28]
 8008222:	f7f8 fa85 	bl	8000730 <__aeabi_l2f>
 8008226:	1c03      	adds	r3, r0, #0
 8008228:	218a      	movs	r1, #138	@ 0x8a
 800822a:	05c9      	lsls	r1, r1, #23
 800822c:	1c18      	adds	r0, r3, #0
 800822e:	f7f8 fda5 	bl	8000d7c <__aeabi_fdiv>
 8008232:	1c03      	adds	r3, r0, #0
 8008234:	613b      	str	r3, [r7, #16]
    if (y > 1.0f) y = 1.0f;
 8008236:	21fe      	movs	r1, #254	@ 0xfe
 8008238:	0589      	lsls	r1, r1, #22
 800823a:	6938      	ldr	r0, [r7, #16]
 800823c:	f7f8 f964 	bl	8000508 <__aeabi_fcmpgt>
 8008240:	1e03      	subs	r3, r0, #0
 8008242:	d002      	beq.n	800824a <pdm2pcm_step+0xa2>
 8008244:	23fe      	movs	r3, #254	@ 0xfe
 8008246:	059b      	lsls	r3, r3, #22
 8008248:	613b      	str	r3, [r7, #16]
    if (y < -1.0f) y = -1.0f;
 800824a:	490a      	ldr	r1, [pc, #40]	@ (8008274 <pdm2pcm_step+0xcc>)
 800824c:	6938      	ldr	r0, [r7, #16]
 800824e:	f7f8 f947 	bl	80004e0 <__aeabi_fcmplt>
 8008252:	1e03      	subs	r3, r0, #0
 8008254:	d001      	beq.n	800825a <pdm2pcm_step+0xb2>
 8008256:	4b07      	ldr	r3, [pc, #28]	@ (8008274 <pdm2pcm_step+0xcc>)
 8008258:	613b      	str	r3, [r7, #16]
    return y;
 800825a:	693b      	ldr	r3, [r7, #16]
}
 800825c:	1c18      	adds	r0, r3, #0
 800825e:	46bd      	mov	sp, r7
 8008260:	b008      	add	sp, #32
 8008262:	bdb0      	pop	{r4, r5, r7, pc}
 8008264:	20002074 	.word	0x20002074
 8008268:	20002078 	.word	0x20002078
 800826c:	2000209c 	.word	0x2000209c
 8008270:	2000207c 	.word	0x2000207c
 8008274:	bf800000 	.word	0xbf800000

08008278 <HAL_SPI_RxCpltCallback>:

/* ====== HAL callbacky ====== */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <HAL_SPI_RxCpltCallback+0x20>)
 8008284:	429a      	cmp	r2, r3
 8008286:	d102      	bne.n	800828e <HAL_SPI_RxCpltCallback+0x16>
        s_spi_done = 1u;
 8008288:	4b04      	ldr	r3, [pc, #16]	@ (800829c <HAL_SPI_RxCpltCallback+0x24>)
 800828a:	2201      	movs	r2, #1
 800828c:	701a      	strb	r2, [r3, #0]
}
 800828e:	46c0      	nop			@ (mov r8, r8)
 8008290:	46bd      	mov	sp, r7
 8008292:	b002      	add	sp, #8
 8008294:	bd80      	pop	{r7, pc}
 8008296:	46c0      	nop			@ (mov r8, r8)
 8008298:	200003b0 	.word	0x200003b0
 800829c:	20002040 	.word	0x20002040

080082a0 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <HAL_SPI_ErrorCallback+0x20>)
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d102      	bne.n	80082b6 <HAL_SPI_ErrorCallback+0x16>
        s_spi_err = 1u;
 80082b0:	4b04      	ldr	r3, [pc, #16]	@ (80082c4 <HAL_SPI_ErrorCallback+0x24>)
 80082b2:	2201      	movs	r2, #1
 80082b4:	701a      	strb	r2, [r3, #0]
}
 80082b6:	46c0      	nop			@ (mov r8, r8)
 80082b8:	46bd      	mov	sp, r7
 80082ba:	b002      	add	sp, #8
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	46c0      	nop			@ (mov r8, r8)
 80082c0:	200003b0 	.word	0x200003b0
 80082c4:	20002041 	.word	0x20002041

080082c8 <start_dma_block>:

/* ====== vntorne: tart jednho DMA bloku ====== */
static mic_err_t start_dma_block(void)
{
 80082c8:	b590      	push	{r4, r7, lr}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
    /* Napl patternom aby sme vedeli zisti, i DMA psalo */
    memset(s_rx_buf, 0xAA, sizeof(s_rx_buf));
 80082ce:	2380      	movs	r3, #128	@ 0x80
 80082d0:	00da      	lsls	r2, r3, #3
 80082d2:	4b38      	ldr	r3, [pc, #224]	@ (80083b4 <start_dma_block+0xec>)
 80082d4:	21aa      	movs	r1, #170	@ 0xaa
 80082d6:	0018      	movs	r0, r3
 80082d8:	f014 fd0c 	bl	801ccf4 <memset>

    s_have_last_dma = 0u;
 80082dc:	4b36      	ldr	r3, [pc, #216]	@ (80083b8 <start_dma_block+0xf0>)
 80082de:	2200      	movs	r2, #0
 80082e0:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 80082e2:	4b36      	ldr	r3, [pc, #216]	@ (80083bc <start_dma_block+0xf4>)
 80082e4:	2280      	movs	r2, #128	@ 0x80
 80082e6:	0092      	lsls	r2, r2, #2
 80082e8:	601a      	str	r2, [r3, #0]

    s_spi_done = 0u;
 80082ea:	4b35      	ldr	r3, [pc, #212]	@ (80083c0 <start_dma_block+0xf8>)
 80082ec:	2200      	movs	r2, #0
 80082ee:	701a      	strb	r2, [r3, #0]
    s_spi_err  = 0u;
 80082f0:	4b34      	ldr	r3, [pc, #208]	@ (80083c4 <start_dma_block+0xfc>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	701a      	strb	r2, [r3, #0]

    /* zkladn sanity checky */
    if (hspi1.Instance != SPI1)
 80082f6:	4b34      	ldr	r3, [pc, #208]	@ (80083c8 <start_dma_block+0x100>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a34      	ldr	r2, [pc, #208]	@ (80083cc <start_dma_block+0x104>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d009      	beq.n	8008314 <start_dma_block+0x4c>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: SPI1 not initialized (hspi1.Instance != SPI1)");
 8008300:	4a33      	ldr	r2, [pc, #204]	@ (80083d0 <start_dma_block+0x108>)
 8008302:	2301      	movs	r3, #1
 8008304:	425b      	negs	r3, r3
 8008306:	0011      	movs	r1, r2
 8008308:	0018      	movs	r0, r3
 800830a:	f7ff fed5 	bl	80080b8 <set_error>
        return MIC_ERR_NOT_INIT;
 800830e:	2301      	movs	r3, #1
 8008310:	425b      	negs	r3, r3
 8008312:	e04a      	b.n	80083aa <start_dma_block+0xe2>
    }

    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 8008314:	4b2c      	ldr	r3, [pc, #176]	@ (80083c8 <start_dma_block+0x100>)
 8008316:	0018      	movs	r0, r3
 8008318:	f00a f920 	bl	801255c <HAL_SPI_GetState>
 800831c:	0003      	movs	r3, r0
 800831e:	2b01      	cmp	r3, #1
 8008320:	d009      	beq.n	8008336 <start_dma_block+0x6e>
    {
        set_error(MIC_ERR_SPI_NOT_READY, "ERROR: SPI not READY (busy from other code?)");
 8008322:	4a2c      	ldr	r2, [pc, #176]	@ (80083d4 <start_dma_block+0x10c>)
 8008324:	2302      	movs	r3, #2
 8008326:	425b      	negs	r3, r3
 8008328:	0011      	movs	r1, r2
 800832a:	0018      	movs	r0, r3
 800832c:	f7ff fec4 	bl	80080b8 <set_error>
        return MIC_ERR_SPI_NOT_READY;
 8008330:	2302      	movs	r3, #2
 8008332:	425b      	negs	r3, r3
 8008334:	e039      	b.n	80083aa <start_dma_block+0xe2>

    /*
     * tart RX DMA.
     * Size = poet 16-bit elementov (lebo DMA je HALFWORD a SPI je 16-bit v CubeMX).
     */
    HAL_StatusTypeDef st = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)s_rx_buf, MIC_DMA_WORDS);
 8008336:	1dfc      	adds	r4, r7, #7
 8008338:	2380      	movs	r3, #128	@ 0x80
 800833a:	009a      	lsls	r2, r3, #2
 800833c:	491d      	ldr	r1, [pc, #116]	@ (80083b4 <start_dma_block+0xec>)
 800833e:	4b22      	ldr	r3, [pc, #136]	@ (80083c8 <start_dma_block+0x100>)
 8008340:	0018      	movs	r0, r3
 8008342:	f009 fc03 	bl	8011b4c <HAL_SPI_Receive_DMA>
 8008346:	0003      	movs	r3, r0
 8008348:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800834a:	1dfb      	adds	r3, r7, #7
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d01b      	beq.n	800838a <start_dma_block+0xc2>
    {
        set_error(MIC_ERR_START_DMA, "ERROR: HAL_SPI_Receive_DMA failed");
 8008352:	4a21      	ldr	r2, [pc, #132]	@ (80083d8 <start_dma_block+0x110>)
 8008354:	2303      	movs	r3, #3
 8008356:	425b      	negs	r3, r3
 8008358:	0011      	movs	r1, r2
 800835a:	0018      	movs	r0, r3
 800835c:	f7ff feac 	bl	80080b8 <set_error>
        if (s_debug)
 8008360:	4b1e      	ldr	r3, [pc, #120]	@ (80083dc <start_dma_block+0x114>)
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00d      	beq.n	8008384 <start_dma_block+0xbc>
            printf("[MIC] HAL st=%d state=%d err=0x%08lX\r\n", (int)st, (int)HAL_SPI_GetState(&hspi1), (unsigned long)hspi1.ErrorCode);
 8008368:	1dfb      	adds	r3, r7, #7
 800836a:	781c      	ldrb	r4, [r3, #0]
 800836c:	4b16      	ldr	r3, [pc, #88]	@ (80083c8 <start_dma_block+0x100>)
 800836e:	0018      	movs	r0, r3
 8008370:	f00a f8f4 	bl	801255c <HAL_SPI_GetState>
 8008374:	0003      	movs	r3, r0
 8008376:	001a      	movs	r2, r3
 8008378:	4b13      	ldr	r3, [pc, #76]	@ (80083c8 <start_dma_block+0x100>)
 800837a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800837c:	4818      	ldr	r0, [pc, #96]	@ (80083e0 <start_dma_block+0x118>)
 800837e:	0021      	movs	r1, r4
 8008380:	f014 fb9e 	bl	801cac0 <iprintf>
        return MIC_ERR_START_DMA;
 8008384:	2303      	movs	r3, #3
 8008386:	425b      	negs	r3, r3
 8008388:	e00f      	b.n	80083aa <start_dma_block+0xe2>
    }

    /* Informcia pre debug: BUSY znamen, e SPI generuje CLOCK na PA5 */
    MIC_DBG("[MIC] DMA started. SPI state=%d (2=BUSY => CLOCK on PA5)\r\n", (int)HAL_SPI_GetState(&hspi1));
 800838a:	4b14      	ldr	r3, [pc, #80]	@ (80083dc <start_dma_block+0x114>)
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <start_dma_block+0xe0>
 8008392:	4b0d      	ldr	r3, [pc, #52]	@ (80083c8 <start_dma_block+0x100>)
 8008394:	0018      	movs	r0, r3
 8008396:	f00a f8e1 	bl	801255c <HAL_SPI_GetState>
 800839a:	0003      	movs	r3, r0
 800839c:	001a      	movs	r2, r3
 800839e:	4b11      	ldr	r3, [pc, #68]	@ (80083e4 <start_dma_block+0x11c>)
 80083a0:	0011      	movs	r1, r2
 80083a2:	0018      	movs	r0, r3
 80083a4:	f014 fb8c 	bl	801cac0 <iprintf>
    return MIC_ERR_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	0018      	movs	r0, r3
 80083ac:	46bd      	mov	sp, r7
 80083ae:	b003      	add	sp, #12
 80083b0:	bd90      	pop	{r4, r7, pc}
 80083b2:	46c0      	nop			@ (mov r8, r8)
 80083b4:	20001c40 	.word	0x20001c40
 80083b8:	20002064 	.word	0x20002064
 80083bc:	20002068 	.word	0x20002068
 80083c0:	20002040 	.word	0x20002040
 80083c4:	20002041 	.word	0x20002041
 80083c8:	200003b0 	.word	0x200003b0
 80083cc:	40013000 	.word	0x40013000
 80083d0:	080210a4 	.word	0x080210a4
 80083d4:	080210dc 	.word	0x080210dc
 80083d8:	0802110c 	.word	0x0802110c
 80083dc:	20002044 	.word	0x20002044
 80083e0:	08021130 	.word	0x08021130
 80083e4:	08021158 	.word	0x08021158

080083e8 <process_block_and_update_window>:

/* ====== vntorne: spracovanie jednho DMA bloku ====== */
static mic_err_t process_block_and_update_window(void)
{
 80083e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083ea:	46c6      	mov	lr, r8
 80083ec:	b500      	push	{lr}
 80083ee:	b096      	sub	sp, #88	@ 0x58
 80083f0:	af04      	add	r7, sp, #16
    /* 1) zisti, i DMA naozaj psalo */
    uint32_t still_aa = 0;
 80083f2:	2300      	movs	r3, #0
 80083f4:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 80083f6:	2300      	movs	r3, #0
 80083f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80083fa:	e00c      	b.n	8008416 <process_block_and_update_window+0x2e>
        if (s_rx_buf[i] == 0xAAAAu) still_aa++;
 80083fc:	4bae      	ldr	r3, [pc, #696]	@ (80086b8 <process_block_and_update_window+0x2d0>)
 80083fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008400:	0052      	lsls	r2, r2, #1
 8008402:	5ad3      	ldrh	r3, [r2, r3]
 8008404:	4aad      	ldr	r2, [pc, #692]	@ (80086bc <process_block_and_update_window+0x2d4>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d102      	bne.n	8008410 <process_block_and_update_window+0x28>
 800840a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800840c:	3301      	adds	r3, #1
 800840e:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 8008410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008412:	3301      	adds	r3, #1
 8008414:	643b      	str	r3, [r7, #64]	@ 0x40
 8008416:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008418:	2380      	movs	r3, #128	@ 0x80
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	429a      	cmp	r2, r3
 800841e:	d3ed      	bcc.n	80083fc <process_block_and_update_window+0x14>

    if (still_aa == MIC_DMA_WORDS)
 8008420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008422:	2380      	movs	r3, #128	@ 0x80
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	429a      	cmp	r2, r3
 8008428:	d109      	bne.n	800843e <process_block_and_update_window+0x56>
    {
        set_error(MIC_ERR_DMA_NO_WRITE, "ERROR: DMA completed but buffer unchanged (0xAAAA) -> DMA not writing");
 800842a:	4aa5      	ldr	r2, [pc, #660]	@ (80086c0 <process_block_and_update_window+0x2d8>)
 800842c:	2306      	movs	r3, #6
 800842e:	425b      	negs	r3, r3
 8008430:	0011      	movs	r1, r2
 8008432:	0018      	movs	r0, r3
 8008434:	f7ff fe40 	bl	80080b8 <set_error>
        return MIC_ERR_DMA_NO_WRITE;
 8008438:	2306      	movs	r3, #6
 800843a:	425b      	negs	r3, r3
 800843c:	e136      	b.n	80086ac <process_block_and_update_window+0x2c4>
    }

    /* Ulo snapshot pre CLI dump */
    s_have_last_dma = 1u;
 800843e:	4ba1      	ldr	r3, [pc, #644]	@ (80086c4 <process_block_and_update_window+0x2dc>)
 8008440:	2201      	movs	r2, #1
 8008442:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 8008444:	4ba0      	ldr	r3, [pc, #640]	@ (80086c8 <process_block_and_update_window+0x2e0>)
 8008446:	2280      	movs	r2, #128	@ 0x80
 8008448:	0092      	lsls	r2, r2, #2
 800844a:	601a      	str	r2, [r3, #0]
     *  - alebo stle 0 -> 0x0000
     * potom popcount d stle 16 alebo 0 => sample je +1 alebo -1 => RMS=1.
     *
     * Detekcia: len ak s 100% vetky dta zl (vetko 0x0000 alebo 0xFFFF)
     */
    uint32_t bad_count = 0u;
 800844c:	2300      	movs	r3, #0
 800844e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 8008450:	2300      	movs	r3, #0
 8008452:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008454:	e015      	b.n	8008482 <process_block_and_update_window+0x9a>
    {
        uint16_t w = s_rx_buf[i];
 8008456:	200e      	movs	r0, #14
 8008458:	183b      	adds	r3, r7, r0
 800845a:	4a97      	ldr	r2, [pc, #604]	@ (80086b8 <process_block_and_update_window+0x2d0>)
 800845c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800845e:	0049      	lsls	r1, r1, #1
 8008460:	5a8a      	ldrh	r2, [r1, r2]
 8008462:	801a      	strh	r2, [r3, #0]
        /* Potaj slov, ktor s 0x0000 alebo 0xFFFF (typicky stuck) */
        if ((w == 0x0000u) || (w == 0xFFFFu)) bad_count++;
 8008464:	183b      	adds	r3, r7, r0
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d004      	beq.n	8008476 <process_block_and_update_window+0x8e>
 800846c:	183b      	adds	r3, r7, r0
 800846e:	881b      	ldrh	r3, [r3, #0]
 8008470:	4a96      	ldr	r2, [pc, #600]	@ (80086cc <process_block_and_update_window+0x2e4>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d102      	bne.n	800847c <process_block_and_update_window+0x94>
 8008476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008478:	3301      	adds	r3, #1
 800847a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800847c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847e:	3301      	adds	r3, #1
 8008480:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008482:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008484:	2380      	movs	r3, #128	@ 0x80
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	429a      	cmp	r2, r3
 800848a:	d3e4      	bcc.n	8008456 <process_block_and_update_window+0x6e>
    }

    /* Ak 100% dt je 0x0000 alebo 0xFFFF, DATA je urite stuck */
    if (bad_count == MIC_DMA_WORDS)
 800848c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800848e:	2380      	movs	r3, #128	@ 0x80
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	429a      	cmp	r2, r3
 8008494:	d109      	bne.n	80084aa <process_block_and_update_window+0xc2>
    {
        set_error(MIC_ERR_DATA_STUCK, "ERROR: PDM DATA stuck (all 0x0000 or 0xFFFF)");
 8008496:	4a8e      	ldr	r2, [pc, #568]	@ (80086d0 <process_block_and_update_window+0x2e8>)
 8008498:	2307      	movs	r3, #7
 800849a:	425b      	negs	r3, r3
 800849c:	0011      	movs	r1, r2
 800849e:	0018      	movs	r0, r3
 80084a0:	f7ff fe0a 	bl	80080b8 <set_error>
        return MIC_ERR_DATA_STUCK;
 80084a4:	2307      	movs	r3, #7
 80084a6:	425b      	negs	r3, r3
 80084a8:	e100      	b.n	80086ac <process_block_and_update_window+0x2c4>
    }

    /* 2) PDM->PCM (CIC+FIR) + decimcia + RMS accumulator */
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 80084aa:	2300      	movs	r3, #0
 80084ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ae:	e0f6      	b.n	800869e <process_block_and_update_window+0x2b6>
    {
        /* CIC vstup je suma +1/-1 cez 16 bitov */
        int32_t cic_in = pdm_word_to_cic_input(s_rx_buf[i]);
 80084b0:	4b81      	ldr	r3, [pc, #516]	@ (80086b8 <process_block_and_update_window+0x2d0>)
 80084b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084b4:	0052      	lsls	r2, r2, #1
 80084b6:	5ad3      	ldrh	r3, [r2, r3]
 80084b8:	0018      	movs	r0, r3
 80084ba:	f7ff fe60 	bl	800817e <pdm_word_to_cic_input>
 80084be:	0003      	movs	r3, r0
 80084c0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* decimcia: ber len kad MIC_DECIM_N-t word ako vstup PCM */
        if ((s_decim_phase++ % MIC_DECIM_N) != 0u)
 80084c2:	4b84      	ldr	r3, [pc, #528]	@ (80086d4 <process_block_and_update_window+0x2ec>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	1c59      	adds	r1, r3, #1
 80084c8:	4a82      	ldr	r2, [pc, #520]	@ (80086d4 <process_block_and_update_window+0x2ec>)
 80084ca:	6011      	str	r1, [r2, #0]
 80084cc:	2207      	movs	r2, #7
 80084ce:	4013      	ands	r3, r2
 80084d0:	d004      	beq.n	80084dc <process_block_and_update_window+0xf4>
        {
            /* aj ke neberieme vstup, integrtor mus bea -> volme step, ale vstup ignorujeme */
            (void)pdm2pcm_step(cic_in);
 80084d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7ff fe67 	bl	80081a8 <pdm2pcm_step>
            continue;
 80084da:	e0dd      	b.n	8008698 <process_block_and_update_window+0x2b0>
        }

        float s = pdm2pcm_step(cic_in);
 80084dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084de:	0018      	movs	r0, r3
 80084e0:	f7ff fe62 	bl	80081a8 <pdm2pcm_step>
 80084e4:	1c03      	adds	r3, r0, #0
 80084e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Akumuluj RMS */
        double sd = (double)s;
 80084e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80084ea:	f7fb fa3f 	bl	800396c <__aeabi_f2d>
 80084ee:	0002      	movs	r2, r0
 80084f0:	000b      	movs	r3, r1
 80084f2:	623a      	str	r2, [r7, #32]
 80084f4:	627b      	str	r3, [r7, #36]	@ 0x24
        s_win_sum_sq += sd * sd;
 80084f6:	6a3a      	ldr	r2, [r7, #32]
 80084f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084fa:	6a38      	ldr	r0, [r7, #32]
 80084fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084fe:	f7fa fa95 	bl	8002a2c <__aeabi_dmul>
 8008502:	0002      	movs	r2, r0
 8008504:	000b      	movs	r3, r1
 8008506:	0010      	movs	r0, r2
 8008508:	0019      	movs	r1, r3
 800850a:	4b73      	ldr	r3, [pc, #460]	@ (80086d8 <process_block_and_update_window+0x2f0>)
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f7f9 fa8c 	bl	8001a2c <__aeabi_dadd>
 8008514:	0002      	movs	r2, r0
 8008516:	000b      	movs	r3, r1
 8008518:	496f      	ldr	r1, [pc, #444]	@ (80086d8 <process_block_and_update_window+0x2f0>)
 800851a:	600a      	str	r2, [r1, #0]
 800851c:	604b      	str	r3, [r1, #4]

        double a = (sd >= 0.0) ? sd : -sd;
 800851e:	2200      	movs	r2, #0
 8008520:	2300      	movs	r3, #0
 8008522:	6a38      	ldr	r0, [r7, #32]
 8008524:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008526:	f7f7 ffbf 	bl	80004a8 <__aeabi_dcmpge>
 800852a:	1e03      	subs	r3, r0, #0
 800852c:	d002      	beq.n	8008534 <process_block_and_update_window+0x14c>
 800852e:	6a3c      	ldr	r4, [r7, #32]
 8008530:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 8008532:	e006      	b.n	8008542 <process_block_and_update_window+0x15a>
 8008534:	6a3b      	ldr	r3, [r7, #32]
 8008536:	001c      	movs	r4, r3
 8008538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853a:	2280      	movs	r2, #128	@ 0x80
 800853c:	0612      	lsls	r2, r2, #24
 800853e:	405a      	eors	r2, r3
 8008540:	0015      	movs	r5, r2
 8008542:	61bc      	str	r4, [r7, #24]
 8008544:	61fd      	str	r5, [r7, #28]
        if (a > s_win_peak) s_win_peak = a;
 8008546:	4b65      	ldr	r3, [pc, #404]	@ (80086dc <process_block_and_update_window+0x2f4>)
 8008548:	681a      	ldr	r2, [r3, #0]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	69b8      	ldr	r0, [r7, #24]
 800854e:	69f9      	ldr	r1, [r7, #28]
 8008550:	f7f7 ffa0 	bl	8000494 <__aeabi_dcmpgt>
 8008554:	1e03      	subs	r3, r0, #0
 8008556:	d004      	beq.n	8008562 <process_block_and_update_window+0x17a>
 8008558:	4960      	ldr	r1, [pc, #384]	@ (80086dc <process_block_and_update_window+0x2f4>)
 800855a:	69ba      	ldr	r2, [r7, #24]
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	600a      	str	r2, [r1, #0]
 8008560:	604b      	str	r3, [r1, #4]

        s_win_count++;
 8008562:	4b5f      	ldr	r3, [pc, #380]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	1c5a      	adds	r2, r3, #1
 8008568:	4b5d      	ldr	r3, [pc, #372]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 800856a:	601a      	str	r2, [r3, #0]

        /* Ke nazbierame MIC_WINDOW_SAMPLES, vyhodno okno */
        if (s_win_count >= MIC_WINDOW_SAMPLES)
 800856c:	4b5c      	ldr	r3, [pc, #368]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	239c      	movs	r3, #156	@ 0x9c
 8008572:	005b      	lsls	r3, r3, #1
 8008574:	429a      	cmp	r2, r3
 8008576:	d800      	bhi.n	800857a <process_block_and_update_window+0x192>
 8008578:	e08e      	b.n	8008698 <process_block_and_update_window+0x2b0>
        {
            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800857a:	4b57      	ldr	r3, [pc, #348]	@ (80086d8 <process_block_and_update_window+0x2f0>)
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	603a      	str	r2, [r7, #0]
 8008582:	607b      	str	r3, [r7, #4]
 8008584:	4b56      	ldr	r3, [pc, #344]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	0018      	movs	r0, r3
 800858a:	f7fb f9cb 	bl	8003924 <__aeabi_ui2d>
 800858e:	0002      	movs	r2, r0
 8008590:	000b      	movs	r3, r1
 8008592:	6838      	ldr	r0, [r7, #0]
 8008594:	6879      	ldr	r1, [r7, #4]
 8008596:	f7f9 fe0f 	bl	80021b8 <__aeabi_ddiv>
 800859a:	0002      	movs	r2, r0
 800859c:	000b      	movs	r3, r1
 800859e:	0010      	movs	r0, r2
 80085a0:	0019      	movs	r1, r3
 80085a2:	f017 fd99 	bl	80200d8 <sqrt>
 80085a6:	0002      	movs	r2, r0
 80085a8:	000b      	movs	r3, r1
 80085aa:	0010      	movs	r0, r2
 80085ac:	0019      	movs	r1, r3
 80085ae:	f7fb fa25 	bl	80039fc <__aeabi_d2f>
 80085b2:	1c03      	adds	r3, r0, #0
 80085b4:	617b      	str	r3, [r7, #20]
            float dbfs = safe_dbfs_from_rms(rms);
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	1c18      	adds	r0, r3, #0
 80085ba:	f7ff fd5d 	bl	8008078 <safe_dbfs_from_rms>
 80085be:	1c03      	adds	r3, r0, #0
 80085c0:	613b      	str	r3, [r7, #16]

            /*
             * Dodaton ochrana: saturcia/nezmyseln daje.
             * Ak RMS alebo peak vyjde skoro 1.0, je to pre farebn hudbu zvyajne chyba zapojenia.
             */
            if (rms > 0.98f || s_win_peak > 0.98)
 80085c2:	4948      	ldr	r1, [pc, #288]	@ (80086e4 <process_block_and_update_window+0x2fc>)
 80085c4:	6978      	ldr	r0, [r7, #20]
 80085c6:	f7f7 ff9f 	bl	8000508 <__aeabi_fcmpgt>
 80085ca:	1e03      	subs	r3, r0, #0
 80085cc:	d108      	bne.n	80085e0 <process_block_and_update_window+0x1f8>
 80085ce:	4b43      	ldr	r3, [pc, #268]	@ (80086dc <process_block_and_update_window+0x2f4>)
 80085d0:	6818      	ldr	r0, [r3, #0]
 80085d2:	6859      	ldr	r1, [r3, #4]
 80085d4:	4a44      	ldr	r2, [pc, #272]	@ (80086e8 <process_block_and_update_window+0x300>)
 80085d6:	4b45      	ldr	r3, [pc, #276]	@ (80086ec <process_block_and_update_window+0x304>)
 80085d8:	f7f7 ff5c 	bl	8000494 <__aeabi_dcmpgt>
 80085dc:	1e03      	subs	r3, r0, #0
 80085de:	d028      	beq.n	8008632 <process_block_and_update_window+0x24a>
            {
                MIC_DBG("[MIC] WARNING: saturation suspected: rms=%.4f peak=%.4f\r\n", (double)rms, (double)s_win_peak);
 80085e0:	4b43      	ldr	r3, [pc, #268]	@ (80086f0 <process_block_and_update_window+0x308>)
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00d      	beq.n	8008604 <process_block_and_update_window+0x21c>
 80085e8:	6978      	ldr	r0, [r7, #20]
 80085ea:	f7fb f9bf 	bl	800396c <__aeabi_f2d>
 80085ee:	4b3b      	ldr	r3, [pc, #236]	@ (80086dc <process_block_and_update_window+0x2f4>)
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	4c3f      	ldr	r4, [pc, #252]	@ (80086f4 <process_block_and_update_window+0x30c>)
 80085f6:	9200      	str	r2, [sp, #0]
 80085f8:	9301      	str	r3, [sp, #4]
 80085fa:	0002      	movs	r2, r0
 80085fc:	000b      	movs	r3, r1
 80085fe:	0020      	movs	r0, r4
 8008600:	f014 fa5e 	bl	801cac0 <iprintf>
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (RMS/PEAK ~ 1.0) - likely DATA stuck or wrong clock/polarity");
 8008604:	4a3c      	ldr	r2, [pc, #240]	@ (80086f8 <process_block_and_update_window+0x310>)
 8008606:	2308      	movs	r3, #8
 8008608:	425b      	negs	r3, r3
 800860a:	0011      	movs	r1, r2
 800860c:	0018      	movs	r0, r3
 800860e:	f7ff fd53 	bl	80080b8 <set_error>

                /* reset okna, aby sme sa nezasekli na nekonenom 1.0 */
                s_win_count  = 0u;
 8008612:	4b33      	ldr	r3, [pc, #204]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 8008614:	2200      	movs	r2, #0
 8008616:	601a      	str	r2, [r3, #0]
                s_win_sum_sq = 0.0;
 8008618:	492f      	ldr	r1, [pc, #188]	@ (80086d8 <process_block_and_update_window+0x2f0>)
 800861a:	2200      	movs	r2, #0
 800861c:	2300      	movs	r3, #0
 800861e:	600a      	str	r2, [r1, #0]
 8008620:	604b      	str	r3, [r1, #4]
                s_win_peak   = 0.0;
 8008622:	492e      	ldr	r1, [pc, #184]	@ (80086dc <process_block_and_update_window+0x2f4>)
 8008624:	2200      	movs	r2, #0
 8008626:	2300      	movs	r3, #0
 8008628:	600a      	str	r2, [r1, #0]
 800862a:	604b      	str	r3, [r1, #4]
                return MIC_ERR_SIGNAL_SATURATED;
 800862c:	2308      	movs	r3, #8
 800862e:	425b      	negs	r3, r3
 8008630:	e03c      	b.n	80086ac <process_block_and_update_window+0x2c4>
            }

            s_last_rms  = rms;
 8008632:	4b32      	ldr	r3, [pc, #200]	@ (80086fc <process_block_and_update_window+0x314>)
 8008634:	697a      	ldr	r2, [r7, #20]
 8008636:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 8008638:	4b31      	ldr	r3, [pc, #196]	@ (8008700 <process_block_and_update_window+0x318>)
 800863a:	693a      	ldr	r2, [r7, #16]
 800863c:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800863e:	4b31      	ldr	r3, [pc, #196]	@ (8008704 <process_block_and_update_window+0x31c>)
 8008640:	2200      	movs	r2, #0
 8008642:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] 50ms window ready: n=%lu rms=%.4f dbfs=%.2f peak=%.4f\r\n",
 8008644:	4b2a      	ldr	r3, [pc, #168]	@ (80086f0 <process_block_and_update_window+0x308>)
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d018      	beq.n	800867e <process_block_and_update_window+0x296>
 800864c:	4b24      	ldr	r3, [pc, #144]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4698      	mov	r8, r3
 8008652:	6978      	ldr	r0, [r7, #20]
 8008654:	f7fb f98a 	bl	800396c <__aeabi_f2d>
 8008658:	6038      	str	r0, [r7, #0]
 800865a:	6079      	str	r1, [r7, #4]
 800865c:	6938      	ldr	r0, [r7, #16]
 800865e:	f7fb f985 	bl	800396c <__aeabi_f2d>
 8008662:	4b1e      	ldr	r3, [pc, #120]	@ (80086dc <process_block_and_update_window+0x2f4>)
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	4e27      	ldr	r6, [pc, #156]	@ (8008708 <process_block_and_update_window+0x320>)
 800866a:	9202      	str	r2, [sp, #8]
 800866c:	9303      	str	r3, [sp, #12]
 800866e:	9000      	str	r0, [sp, #0]
 8008670:	9101      	str	r1, [sp, #4]
 8008672:	683a      	ldr	r2, [r7, #0]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	4641      	mov	r1, r8
 8008678:	0030      	movs	r0, r6
 800867a:	f014 fa21 	bl	801cac0 <iprintf>
                    (unsigned long)s_win_count, (double)rms, (double)dbfs, (double)s_win_peak);

            /* reset okna */
            s_win_count  = 0u;
 800867e:	4b18      	ldr	r3, [pc, #96]	@ (80086e0 <process_block_and_update_window+0x2f8>)
 8008680:	2200      	movs	r2, #0
 8008682:	601a      	str	r2, [r3, #0]
            s_win_sum_sq = 0.0;
 8008684:	4914      	ldr	r1, [pc, #80]	@ (80086d8 <process_block_and_update_window+0x2f0>)
 8008686:	2200      	movs	r2, #0
 8008688:	2300      	movs	r3, #0
 800868a:	600a      	str	r2, [r1, #0]
 800868c:	604b      	str	r3, [r1, #4]
            s_win_peak   = 0.0;
 800868e:	4913      	ldr	r1, [pc, #76]	@ (80086dc <process_block_and_update_window+0x2f4>)
 8008690:	2200      	movs	r2, #0
 8008692:	2300      	movs	r3, #0
 8008694:	600a      	str	r2, [r1, #0]
 8008696:	604b      	str	r3, [r1, #4]
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 8008698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869a:	3301      	adds	r3, #1
 800869c:	637b      	str	r3, [r7, #52]	@ 0x34
 800869e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086a0:	2380      	movs	r3, #128	@ 0x80
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d200      	bcs.n	80086aa <process_block_and_update_window+0x2c2>
 80086a8:	e702      	b.n	80084b0 <process_block_and_update_window+0xc8>
        }
    }

    return MIC_ERR_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	0018      	movs	r0, r3
 80086ae:	46bd      	mov	sp, r7
 80086b0:	b012      	add	sp, #72	@ 0x48
 80086b2:	bc80      	pop	{r7}
 80086b4:	46b8      	mov	r8, r7
 80086b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b8:	20001c40 	.word	0x20001c40
 80086bc:	0000aaaa 	.word	0x0000aaaa
 80086c0:	08021194 	.word	0x08021194
 80086c4:	20002064 	.word	0x20002064
 80086c8:	20002068 	.word	0x20002068
 80086cc:	0000ffff 	.word	0x0000ffff
 80086d0:	080211dc 	.word	0x080211dc
 80086d4:	20002060 	.word	0x20002060
 80086d8:	20002050 	.word	0x20002050
 80086dc:	20002058 	.word	0x20002058
 80086e0:	2000204c 	.word	0x2000204c
 80086e4:	3f7ae148 	.word	0x3f7ae148
 80086e8:	f5c28f5c 	.word	0xf5c28f5c
 80086ec:	3fef5c28 	.word	0x3fef5c28
 80086f0:	20002044 	.word	0x20002044
 80086f4:	0802120c 	.word	0x0802120c
 80086f8:	08021248 	.word	0x08021248
 80086fc:	20002048 	.word	0x20002048
 8008700:	2000000c 	.word	0x2000000c
 8008704:	20002045 	.word	0x20002045
 8008708:	080212a0 	.word	0x080212a0

0800870c <MIC_Init>:
{
    s_debug = (enable != 0u) ? 1u : 0u;
}

void MIC_Init(void)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	af00      	add	r7, sp, #0
    /*
     * Vetko je "softvrov" (HAL handle je u inicializovan v MX_SPI1_Init()).
     * Tu si len nastavme internal state.
     */
    s_inited = 1u;
 8008710:	4b1e      	ldr	r3, [pc, #120]	@ (800878c <MIC_Init+0x80>)
 8008712:	2201      	movs	r2, #1
 8008714:	701a      	strb	r2, [r3, #0]
    s_running = 0u;
 8008716:	4b1e      	ldr	r3, [pc, #120]	@ (8008790 <MIC_Init+0x84>)
 8008718:	2200      	movs	r2, #0
 800871a:	701a      	strb	r2, [r3, #0]
    s_last_err = MIC_ERR_NOT_INIT;
 800871c:	4b1d      	ldr	r3, [pc, #116]	@ (8008794 <MIC_Init+0x88>)
 800871e:	22ff      	movs	r2, #255	@ 0xff
 8008720:	701a      	strb	r2, [r3, #0]

    s_win_count  = 0u;
 8008722:	4b1d      	ldr	r3, [pc, #116]	@ (8008798 <MIC_Init+0x8c>)
 8008724:	2200      	movs	r2, #0
 8008726:	601a      	str	r2, [r3, #0]
    s_win_sum_sq = 0.0;
 8008728:	491c      	ldr	r1, [pc, #112]	@ (800879c <MIC_Init+0x90>)
 800872a:	2200      	movs	r2, #0
 800872c:	2300      	movs	r3, #0
 800872e:	600a      	str	r2, [r1, #0]
 8008730:	604b      	str	r3, [r1, #4]
    s_win_peak   = 0.0;
 8008732:	491b      	ldr	r1, [pc, #108]	@ (80087a0 <MIC_Init+0x94>)
 8008734:	2200      	movs	r2, #0
 8008736:	2300      	movs	r3, #0
 8008738:	600a      	str	r2, [r1, #0]
 800873a:	604b      	str	r3, [r1, #4]
    s_decim_phase = 0u;
 800873c:	4b19      	ldr	r3, [pc, #100]	@ (80087a4 <MIC_Init+0x98>)
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]

    s_last_dbfs = -120.0f;
 8008742:	4b19      	ldr	r3, [pc, #100]	@ (80087a8 <MIC_Init+0x9c>)
 8008744:	4a19      	ldr	r2, [pc, #100]	@ (80087ac <MIC_Init+0xa0>)
 8008746:	601a      	str	r2, [r3, #0]
    s_last_rms  = 0.0f;
 8008748:	4b19      	ldr	r3, [pc, #100]	@ (80087b0 <MIC_Init+0xa4>)
 800874a:	2200      	movs	r2, #0
 800874c:	601a      	str	r2, [r3, #0]

    /* debug default off */
    /* s_debug zostane ako bolo nastaven pred init (ak by si ho nastavil skr) */

    s_interval_active = 0u;
 800874e:	4b19      	ldr	r3, [pc, #100]	@ (80087b4 <MIC_Init+0xa8>)
 8008750:	2200      	movs	r2, #0
 8008752:	701a      	strb	r2, [r3, #0]
    s_interval_t0_ms  = 0u;
 8008754:	4b18      	ldr	r3, [pc, #96]	@ (80087b8 <MIC_Init+0xac>)
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
    s_have_last_dma   = 0u;
 800875a:	4b18      	ldr	r3, [pc, #96]	@ (80087bc <MIC_Init+0xb0>)
 800875c:	2200      	movs	r2, #0
 800875e:	701a      	strb	r2, [r3, #0]
    s_last_dma_words  = MIC_DMA_WORDS;
 8008760:	4b17      	ldr	r3, [pc, #92]	@ (80087c0 <MIC_Init+0xb4>)
 8008762:	2280      	movs	r2, #128	@ 0x80
 8008764:	0092      	lsls	r2, r2, #2
 8008766:	601a      	str	r2, [r3, #0]

    pdm2pcm_reset();
 8008768:	f7ff fcc8 	bl	80080fc <pdm2pcm_reset>

    MIC_DBG("[MIC] Init done. Window=%ums, samples=%u, decim=%u\r\n",
 800876c:	4b15      	ldr	r3, [pc, #84]	@ (80087c4 <MIC_Init+0xb8>)
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d007      	beq.n	8008784 <MIC_Init+0x78>
 8008774:	233a      	movs	r3, #58	@ 0x3a
 8008776:	33ff      	adds	r3, #255	@ 0xff
 8008778:	001a      	movs	r2, r3
 800877a:	4813      	ldr	r0, [pc, #76]	@ (80087c8 <MIC_Init+0xbc>)
 800877c:	2308      	movs	r3, #8
 800877e:	2132      	movs	r1, #50	@ 0x32
 8008780:	f014 f99e 	bl	801cac0 <iprintf>
            (unsigned)MIC_WINDOW_MS, (unsigned)MIC_WINDOW_SAMPLES, (unsigned)MIC_DECIM_N);
}
 8008784:	46c0      	nop			@ (mov r8, r8)
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	46c0      	nop			@ (mov r8, r8)
 800878c:	20002042 	.word	0x20002042
 8008790:	20002043 	.word	0x20002043
 8008794:	20002045 	.word	0x20002045
 8008798:	2000204c 	.word	0x2000204c
 800879c:	20002050 	.word	0x20002050
 80087a0:	20002058 	.word	0x20002058
 80087a4:	20002060 	.word	0x20002060
 80087a8:	2000000c 	.word	0x2000000c
 80087ac:	c2f00000 	.word	0xc2f00000
 80087b0:	20002048 	.word	0x20002048
 80087b4:	2000206c 	.word	0x2000206c
 80087b8:	20002070 	.word	0x20002070
 80087bc:	20002064 	.word	0x20002064
 80087c0:	20002068 	.word	0x20002068
 80087c4:	20002044 	.word	0x20002044
 80087c8:	080212e0 	.word	0x080212e0

080087cc <MIC_Start>:

mic_err_t MIC_Start(void)
{
 80087cc:	b590      	push	{r4, r7, lr}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
    if (!s_inited)
 80087d2:	4b32      	ldr	r3, [pc, #200]	@ (800889c <MIC_Start+0xd0>)
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d109      	bne.n	80087ee <MIC_Start+0x22>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: MIC_Start called before MIC_Init");
 80087da:	4a31      	ldr	r2, [pc, #196]	@ (80088a0 <MIC_Start+0xd4>)
 80087dc:	2301      	movs	r3, #1
 80087de:	425b      	negs	r3, r3
 80087e0:	0011      	movs	r1, r2
 80087e2:	0018      	movs	r0, r3
 80087e4:	f7ff fc68 	bl	80080b8 <set_error>
        return MIC_ERR_NOT_INIT;
 80087e8:	2301      	movs	r3, #1
 80087ea:	425b      	negs	r3, r3
 80087ec:	e052      	b.n	8008894 <MIC_Start+0xc8>
    }

    if (s_running)
 80087ee:	4b2d      	ldr	r3, [pc, #180]	@ (80088a4 <MIC_Start+0xd8>)
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d001      	beq.n	80087fa <MIC_Start+0x2e>
        return MIC_ERR_OK;
 80087f6:	2300      	movs	r3, #0
 80087f8:	e04c      	b.n	8008894 <MIC_Start+0xc8>

    /* Sks spusti prv DMA blok */
    mic_err_t e = start_dma_block();
 80087fa:	1dfc      	adds	r4, r7, #7
 80087fc:	f7ff fd64 	bl	80082c8 <start_dma_block>
 8008800:	0003      	movs	r3, r0
 8008802:	7023      	strb	r3, [r4, #0]
    if (e != MIC_ERR_OK)
 8008804:	1dfb      	adds	r3, r7, #7
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	b25b      	sxtb	r3, r3
 800880a:	2b00      	cmp	r3, #0
 800880c:	d003      	beq.n	8008816 <MIC_Start+0x4a>
        return e;
 800880e:	1dfb      	adds	r3, r7, #7
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	b25b      	sxtb	r3, r3
 8008814:	e03e      	b.n	8008894 <MIC_Start+0xc8>

    /*
     * Pri kadom novom meran (continuous aj interval) resetujeme PDM->PCM filter,
     * aby sa vsledok neviezol na starom stave (najm v powersave reime).
     */
    pdm2pcm_reset();
 8008816:	f7ff fc71 	bl	80080fc <pdm2pcm_reset>

    s_running = 1u;
 800881a:	4b22      	ldr	r3, [pc, #136]	@ (80088a4 <MIC_Start+0xd8>)
 800881c:	2201      	movs	r2, #1
 800881e:	701a      	strb	r2, [r3, #0]

    /* interval mode setup */
    if (mic_get_target_ms() != 0u)
 8008820:	f7ff fc08 	bl	8008034 <mic_get_target_ms>
 8008824:	1e03      	subs	r3, r0, #0
 8008826:	d02d      	beq.n	8008884 <MIC_Start+0xb8>
    {
        s_interval_active = 1u;
 8008828:	4b1f      	ldr	r3, [pc, #124]	@ (80088a8 <MIC_Start+0xdc>)
 800882a:	2201      	movs	r2, #1
 800882c:	701a      	strb	r2, [r3, #0]
        s_interval_t0_ms  = HAL_GetTick();
 800882e:	f000 fdfd 	bl	800942c <HAL_GetTick>
 8008832:	0002      	movs	r2, r0
 8008834:	4b1d      	ldr	r3, [pc, #116]	@ (80088ac <MIC_Start+0xe0>)
 8008836:	601a      	str	r2, [r3, #0]

        /* reset accumulator - potame RMS len za interval */
        s_win_count  = 0u;
 8008838:	4b1d      	ldr	r3, [pc, #116]	@ (80088b0 <MIC_Start+0xe4>)
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]
        s_win_sum_sq = 0.0;
 800883e:	491d      	ldr	r1, [pc, #116]	@ (80088b4 <MIC_Start+0xe8>)
 8008840:	2200      	movs	r2, #0
 8008842:	2300      	movs	r3, #0
 8008844:	600a      	str	r2, [r1, #0]
 8008846:	604b      	str	r3, [r1, #4]
        s_win_peak   = 0.0;
 8008848:	491b      	ldr	r1, [pc, #108]	@ (80088b8 <MIC_Start+0xec>)
 800884a:	2200      	movs	r2, #0
 800884c:	2300      	movs	r3, #0
 800884e:	600a      	str	r2, [r1, #0]
 8008850:	604b      	str	r3, [r1, #4]
        s_decim_phase = 0u;
 8008852:	4b1a      	ldr	r3, [pc, #104]	@ (80088bc <MIC_Start+0xf0>)
 8008854:	2200      	movs	r2, #0
 8008856:	601a      	str	r2, [r3, #0]

        /* "neplatn" vsledok, km interval neskon */
        s_last_rms  = 0.0f;
 8008858:	4b19      	ldr	r3, [pc, #100]	@ (80088c0 <MIC_Start+0xf4>)
 800885a:	2200      	movs	r2, #0
 800885c:	601a      	str	r2, [r3, #0]
        s_last_dbfs = -120.0f;
 800885e:	4b19      	ldr	r3, [pc, #100]	@ (80088c4 <MIC_Start+0xf8>)
 8008860:	4a19      	ldr	r2, [pc, #100]	@ (80088c8 <MIC_Start+0xfc>)
 8008862:	601a      	str	r2, [r3, #0]
        s_last_err  = MIC_ERR_TIMEOUT;
 8008864:	4b19      	ldr	r3, [pc, #100]	@ (80088cc <MIC_Start+0x100>)
 8008866:	22fc      	movs	r2, #252	@ 0xfc
 8008868:	701a      	strb	r2, [r3, #0]

        MIC_DBG("[MIC] PowerSave compile-time: capture %lu ms then stop\r\n", (unsigned long)mic_get_target_ms());
 800886a:	4b19      	ldr	r3, [pc, #100]	@ (80088d0 <MIC_Start+0x104>)
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d00b      	beq.n	800888a <MIC_Start+0xbe>
 8008872:	f7ff fbdf 	bl	8008034 <mic_get_target_ms>
 8008876:	0002      	movs	r2, r0
 8008878:	4b16      	ldr	r3, [pc, #88]	@ (80088d4 <MIC_Start+0x108>)
 800887a:	0011      	movs	r1, r2
 800887c:	0018      	movs	r0, r3
 800887e:	f014 f91f 	bl	801cac0 <iprintf>
 8008882:	e002      	b.n	800888a <MIC_Start+0xbe>
    }
    else
    {
        s_interval_active = 0u;
 8008884:	4b08      	ldr	r3, [pc, #32]	@ (80088a8 <MIC_Start+0xdc>)
 8008886:	2200      	movs	r2, #0
 8008888:	701a      	strb	r2, [r3, #0]
    }

    set_error(MIC_ERR_OK, NULL);
 800888a:	2100      	movs	r1, #0
 800888c:	2000      	movs	r0, #0
 800888e:	f7ff fc13 	bl	80080b8 <set_error>
    return MIC_ERR_OK;
 8008892:	2300      	movs	r3, #0
}
 8008894:	0018      	movs	r0, r3
 8008896:	46bd      	mov	sp, r7
 8008898:	b003      	add	sp, #12
 800889a:	bd90      	pop	{r4, r7, pc}
 800889c:	20002042 	.word	0x20002042
 80088a0:	08021318 	.word	0x08021318
 80088a4:	20002043 	.word	0x20002043
 80088a8:	2000206c 	.word	0x2000206c
 80088ac:	20002070 	.word	0x20002070
 80088b0:	2000204c 	.word	0x2000204c
 80088b4:	20002050 	.word	0x20002050
 80088b8:	20002058 	.word	0x20002058
 80088bc:	20002060 	.word	0x20002060
 80088c0:	20002048 	.word	0x20002048
 80088c4:	2000000c 	.word	0x2000000c
 80088c8:	c2f00000 	.word	0xc2f00000
 80088cc:	20002045 	.word	0x20002045
 80088d0:	20002044 	.word	0x20002044
 80088d4:	08021340 	.word	0x08021340

080088d8 <MIC_Stop>:

void MIC_Stop(void)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	af00      	add	r7, sp, #0
    if (!s_running)
 80088dc:	4b07      	ldr	r3, [pc, #28]	@ (80088fc <MIC_Stop+0x24>)
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d007      	beq.n	80088f4 <MIC_Stop+0x1c>
        return;

    (void)HAL_SPI_Abort(&hspi1);
 80088e4:	4b06      	ldr	r3, [pc, #24]	@ (8008900 <MIC_Stop+0x28>)
 80088e6:	0018      	movs	r0, r3
 80088e8:	f009 fc00 	bl	80120ec <HAL_SPI_Abort>
    s_running = 0u;
 80088ec:	4b03      	ldr	r3, [pc, #12]	@ (80088fc <MIC_Stop+0x24>)
 80088ee:	2200      	movs	r2, #0
 80088f0:	701a      	strb	r2, [r3, #0]
 80088f2:	e000      	b.n	80088f6 <MIC_Stop+0x1e>
        return;
 80088f4:	46c0      	nop			@ (mov r8, r8)
}
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	46c0      	nop			@ (mov r8, r8)
 80088fc:	20002043 	.word	0x20002043
 8008900:	200003b0 	.word	0x200003b0

08008904 <MIC_Task>:

void MIC_Task(void)
{
 8008904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008906:	b08b      	sub	sp, #44	@ 0x2c
 8008908:	af04      	add	r7, sp, #16
     *  - MIC_PowerSaveMs = 10..100 -> SPI be len poas merania (interval) a potom sa zastav.
     *
     * Preto tu NEROBME iadny automatick "continuous autostart".
     * Spustenie v powersave reime rob MIC_GetLast50ms() (ke prde prkaz AUDIO).
     */
    if (!s_inited)
 800890a:	4b69      	ldr	r3, [pc, #420]	@ (8008ab0 <MIC_Task+0x1ac>)
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d100      	bne.n	8008914 <MIC_Task+0x10>
 8008912:	e0c4      	b.n	8008a9e <MIC_Task+0x19a>
        return;

    if (!s_running)
 8008914:	4b67      	ldr	r3, [pc, #412]	@ (8008ab4 <MIC_Task+0x1b0>)
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d100      	bne.n	800891e <MIC_Task+0x1a>
 800891c:	e0c1      	b.n	8008aa2 <MIC_Task+0x19e>
        return;

    /* Ak bola SPI chyba, zastav a nahls */
    if (s_spi_err)
 800891e:	4b66      	ldr	r3, [pc, #408]	@ (8008ab8 <MIC_Task+0x1b4>)
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	b2db      	uxtb	r3, r3
 8008924:	2b00      	cmp	r3, #0
 8008926:	d009      	beq.n	800893c <MIC_Task+0x38>
    {
        set_error(MIC_ERR_SPI_ERROR, "ERROR: SPI error during capture");
 8008928:	4a64      	ldr	r2, [pc, #400]	@ (8008abc <MIC_Task+0x1b8>)
 800892a:	2305      	movs	r3, #5
 800892c:	425b      	negs	r3, r3
 800892e:	0011      	movs	r1, r2
 8008930:	0018      	movs	r0, r3
 8008932:	f7ff fbc1 	bl	80080b8 <set_error>
        MIC_Stop();
 8008936:	f7ff ffcf 	bl	80088d8 <MIC_Stop>
        return;
 800893a:	e0b5      	b.n	8008aa8 <MIC_Task+0x1a4>
    }

    /* Ak DMA ete nedobehlo, ni nerob */
    if (!s_spi_done)
 800893c:	4b60      	ldr	r3, [pc, #384]	@ (8008ac0 <MIC_Task+0x1bc>)
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d100      	bne.n	8008948 <MIC_Task+0x44>
 8008946:	e0ae      	b.n	8008aa6 <MIC_Task+0x1a2>
        return;

    /* DMA dobehlo -> spracuj blok */
    (void)process_block_and_update_window();
 8008948:	f7ff fd4e 	bl	80083e8 <process_block_and_update_window>
    /*
     * POWERSAVE reim (MIC_PowerSaveMs 1..100):
     *  - ak as ete neuplynul -> pokrauj alm DMA blokom
     *  - ak as u uplynul -> niie vetva "interval done" sprav RMS vpoet a MIC_Stop()
     */
    if (s_interval_active)
 800894c:	4b5d      	ldr	r3, [pc, #372]	@ (8008ac4 <MIC_Task+0x1c0>)
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d011      	beq.n	8008978 <MIC_Task+0x74>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 8008954:	f000 fd6a 	bl	800942c <HAL_GetTick>
 8008958:	0002      	movs	r2, r0
 800895a:	4b5b      	ldr	r3, [pc, #364]	@ (8008ac8 <MIC_Task+0x1c4>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	617b      	str	r3, [r7, #20]
        uint32_t target  = mic_get_target_ms();
 8008962:	f7ff fb67 	bl	8008034 <mic_get_target_ms>
 8008966:	0003      	movs	r3, r0
 8008968:	613b      	str	r3, [r7, #16]

        if (elapsed < target)
 800896a:	697a      	ldr	r2, [r7, #20]
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	429a      	cmp	r2, r3
 8008970:	d202      	bcs.n	8008978 <MIC_Task+0x74>
        {
            (void)start_dma_block();
 8008972:	f7ff fca9 	bl	80082c8 <start_dma_block>
            return;
 8008976:	e097      	b.n	8008aa8 <MIC_Task+0x1a4>
        }
        /* elapsed >= target -> netartuj al DMA, nechaj to dobehn do MIC_Stop() */
    }

    /* CONTINUOUS: vdy pokrauj alm DMA blokom */
    if (mic_get_target_ms() == 0u)
 8008978:	f7ff fb5c 	bl	8008034 <mic_get_target_ms>
 800897c:	1e03      	subs	r3, r0, #0
 800897e:	d102      	bne.n	8008986 <MIC_Task+0x82>
    {
        (void)start_dma_block();
 8008980:	f7ff fca2 	bl	80082c8 <start_dma_block>
        return;
 8008984:	e090      	b.n	8008aa8 <MIC_Task+0x1a4>
    }

    /* ===== interval-finish (elapsed>=target) ===== */
    if (s_interval_active)
 8008986:	4b4f      	ldr	r3, [pc, #316]	@ (8008ac4 <MIC_Task+0x1c0>)
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d100      	bne.n	8008990 <MIC_Task+0x8c>
 800898e:	e08b      	b.n	8008aa8 <MIC_Task+0x1a4>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 8008990:	f000 fd4c 	bl	800942c <HAL_GetTick>
 8008994:	0002      	movs	r2, r0
 8008996:	4b4c      	ldr	r3, [pc, #304]	@ (8008ac8 <MIC_Task+0x1c4>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	1ad3      	subs	r3, r2, r3
 800899c:	60fb      	str	r3, [r7, #12]
        uint32_t target  = mic_get_target_ms();
 800899e:	f7ff fb49 	bl	8008034 <mic_get_target_ms>
 80089a2:	0003      	movs	r3, r0
 80089a4:	60bb      	str	r3, [r7, #8]

        if (elapsed >= target)
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d200      	bcs.n	80089b0 <MIC_Task+0xac>
 80089ae:	e07b      	b.n	8008aa8 <MIC_Task+0x1a4>
        {
            if (s_win_count == 0u)
 80089b0:	4b46      	ldr	r3, [pc, #280]	@ (8008acc <MIC_Task+0x1c8>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10c      	bne.n	80089d2 <MIC_Task+0xce>
            {
                set_error(MIC_ERR_TIMEOUT, "ERROR: interval finished but no samples collected");
 80089b8:	4a45      	ldr	r2, [pc, #276]	@ (8008ad0 <MIC_Task+0x1cc>)
 80089ba:	2304      	movs	r3, #4
 80089bc:	425b      	negs	r3, r3
 80089be:	0011      	movs	r1, r2
 80089c0:	0018      	movs	r0, r3
 80089c2:	f7ff fb79 	bl	80080b8 <set_error>
                MIC_Stop();
 80089c6:	f7ff ff87 	bl	80088d8 <MIC_Stop>
                s_interval_active = 0u;
 80089ca:	4b3e      	ldr	r3, [pc, #248]	@ (8008ac4 <MIC_Task+0x1c0>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	701a      	strb	r2, [r3, #0]
                return;
 80089d0:	e06a      	b.n	8008aa8 <MIC_Task+0x1a4>
            }

            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 80089d2:	4b40      	ldr	r3, [pc, #256]	@ (8008ad4 <MIC_Task+0x1d0>)
 80089d4:	681c      	ldr	r4, [r3, #0]
 80089d6:	685d      	ldr	r5, [r3, #4]
 80089d8:	4b3c      	ldr	r3, [pc, #240]	@ (8008acc <MIC_Task+0x1c8>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	0018      	movs	r0, r3
 80089de:	f7fa ffa1 	bl	8003924 <__aeabi_ui2d>
 80089e2:	0002      	movs	r2, r0
 80089e4:	000b      	movs	r3, r1
 80089e6:	0020      	movs	r0, r4
 80089e8:	0029      	movs	r1, r5
 80089ea:	f7f9 fbe5 	bl	80021b8 <__aeabi_ddiv>
 80089ee:	0002      	movs	r2, r0
 80089f0:	000b      	movs	r3, r1
 80089f2:	0010      	movs	r0, r2
 80089f4:	0019      	movs	r1, r3
 80089f6:	f017 fb6f 	bl	80200d8 <sqrt>
 80089fa:	0002      	movs	r2, r0
 80089fc:	000b      	movs	r3, r1
 80089fe:	0010      	movs	r0, r2
 8008a00:	0019      	movs	r1, r3
 8008a02:	f7fa fffb 	bl	80039fc <__aeabi_d2f>
 8008a06:	1c03      	adds	r3, r0, #0
 8008a08:	607b      	str	r3, [r7, #4]
            float dbfs = safe_dbfs_from_rms(rms);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	1c18      	adds	r0, r3, #0
 8008a0e:	f7ff fb33 	bl	8008078 <safe_dbfs_from_rms>
 8008a12:	1c03      	adds	r3, r0, #0
 8008a14:	603b      	str	r3, [r7, #0]

            if (rms > 0.98f || s_win_peak > 0.98)
 8008a16:	4930      	ldr	r1, [pc, #192]	@ (8008ad8 <MIC_Task+0x1d4>)
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7f7 fd75 	bl	8000508 <__aeabi_fcmpgt>
 8008a1e:	1e03      	subs	r3, r0, #0
 8008a20:	d108      	bne.n	8008a34 <MIC_Task+0x130>
 8008a22:	4b2e      	ldr	r3, [pc, #184]	@ (8008adc <MIC_Task+0x1d8>)
 8008a24:	6818      	ldr	r0, [r3, #0]
 8008a26:	6859      	ldr	r1, [r3, #4]
 8008a28:	4a2d      	ldr	r2, [pc, #180]	@ (8008ae0 <MIC_Task+0x1dc>)
 8008a2a:	4b2e      	ldr	r3, [pc, #184]	@ (8008ae4 <MIC_Task+0x1e0>)
 8008a2c:	f7f7 fd32 	bl	8000494 <__aeabi_dcmpgt>
 8008a30:	1e03      	subs	r3, r0, #0
 8008a32:	d00c      	beq.n	8008a4e <MIC_Task+0x14a>
            {
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (interval RMS/PEAK ~ 1.0)");
 8008a34:	4a2c      	ldr	r2, [pc, #176]	@ (8008ae8 <MIC_Task+0x1e4>)
 8008a36:	2308      	movs	r3, #8
 8008a38:	425b      	negs	r3, r3
 8008a3a:	0011      	movs	r1, r2
 8008a3c:	0018      	movs	r0, r3
 8008a3e:	f7ff fb3b 	bl	80080b8 <set_error>
                MIC_Stop();
 8008a42:	f7ff ff49 	bl	80088d8 <MIC_Stop>
                s_interval_active = 0u;
 8008a46:	4b1f      	ldr	r3, [pc, #124]	@ (8008ac4 <MIC_Task+0x1c0>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	701a      	strb	r2, [r3, #0]
                return;
 8008a4c:	e02c      	b.n	8008aa8 <MIC_Task+0x1a4>
            }

            s_last_rms  = rms;
 8008a4e:	4b27      	ldr	r3, [pc, #156]	@ (8008aec <MIC_Task+0x1e8>)
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 8008a54:	4b26      	ldr	r3, [pc, #152]	@ (8008af0 <MIC_Task+0x1ec>)
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 8008a5a:	4b26      	ldr	r3, [pc, #152]	@ (8008af4 <MIC_Task+0x1f0>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] Interval %lums done: n=%lu rms=%.4f dbfs=%.2f\r\n",
 8008a60:	4b25      	ldr	r3, [pc, #148]	@ (8008af8 <MIC_Task+0x1f4>)
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d014      	beq.n	8008a92 <MIC_Task+0x18e>
 8008a68:	4b18      	ldr	r3, [pc, #96]	@ (8008acc <MIC_Task+0x1c8>)
 8008a6a:	681e      	ldr	r6, [r3, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f7fa ff7d 	bl	800396c <__aeabi_f2d>
 8008a72:	0004      	movs	r4, r0
 8008a74:	000d      	movs	r5, r1
 8008a76:	6838      	ldr	r0, [r7, #0]
 8008a78:	f7fa ff78 	bl	800396c <__aeabi_f2d>
 8008a7c:	0002      	movs	r2, r0
 8008a7e:	000b      	movs	r3, r1
 8008a80:	68b9      	ldr	r1, [r7, #8]
 8008a82:	481e      	ldr	r0, [pc, #120]	@ (8008afc <MIC_Task+0x1f8>)
 8008a84:	9202      	str	r2, [sp, #8]
 8008a86:	9303      	str	r3, [sp, #12]
 8008a88:	9400      	str	r4, [sp, #0]
 8008a8a:	9501      	str	r5, [sp, #4]
 8008a8c:	0032      	movs	r2, r6
 8008a8e:	f014 f817 	bl	801cac0 <iprintf>
                    (unsigned long)target,
                    (unsigned long)s_win_count,
                    (double)rms,
                    (double)dbfs);

            MIC_Stop();
 8008a92:	f7ff ff21 	bl	80088d8 <MIC_Stop>
            s_interval_active = 0u;
 8008a96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <MIC_Task+0x1c0>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	701a      	strb	r2, [r3, #0]
            return;
 8008a9c:	e004      	b.n	8008aa8 <MIC_Task+0x1a4>
        return;
 8008a9e:	46c0      	nop			@ (mov r8, r8)
 8008aa0:	e002      	b.n	8008aa8 <MIC_Task+0x1a4>
        return;
 8008aa2:	46c0      	nop			@ (mov r8, r8)
 8008aa4:	e000      	b.n	8008aa8 <MIC_Task+0x1a4>
        return;
 8008aa6:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	b007      	add	sp, #28
 8008aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aae:	46c0      	nop			@ (mov r8, r8)
 8008ab0:	20002042 	.word	0x20002042
 8008ab4:	20002043 	.word	0x20002043
 8008ab8:	20002041 	.word	0x20002041
 8008abc:	0802137c 	.word	0x0802137c
 8008ac0:	20002040 	.word	0x20002040
 8008ac4:	2000206c 	.word	0x2000206c
 8008ac8:	20002070 	.word	0x20002070
 8008acc:	2000204c 	.word	0x2000204c
 8008ad0:	0802139c 	.word	0x0802139c
 8008ad4:	20002050 	.word	0x20002050
 8008ad8:	3f7ae148 	.word	0x3f7ae148
 8008adc:	20002058 	.word	0x20002058
 8008ae0:	f5c28f5c 	.word	0xf5c28f5c
 8008ae4:	3fef5c28 	.word	0x3fef5c28
 8008ae8:	080213d0 	.word	0x080213d0
 8008aec:	20002048 	.word	0x20002048
 8008af0:	2000000c 	.word	0x2000000c
 8008af4:	20002045 	.word	0x20002045
 8008af8:	20002044 	.word	0x20002044
 8008afc:	08021404 	.word	0x08021404

08008b00 <MIC_GetLast50ms>:

mic_err_t MIC_GetLast50ms(float *out_dbfs, float *out_rms)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b082      	sub	sp, #8
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	6039      	str	r1, [r7, #0]
    /*
     * V powersave reime (MIC_POWERSAVE != 0):
     *  - ke prde prkaz AUDIO a meranie ete nebe, driver sm spust MIC_Start().
     */
    if (s_inited && (mic_get_target_ms() != 0u) && (!s_running) && (!s_interval_active))
 8008b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008b74 <MIC_GetLast50ms+0x74>)
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d00d      	beq.n	8008b2e <MIC_GetLast50ms+0x2e>
 8008b12:	f7ff fa8f 	bl	8008034 <mic_get_target_ms>
 8008b16:	1e03      	subs	r3, r0, #0
 8008b18:	d009      	beq.n	8008b2e <MIC_GetLast50ms+0x2e>
 8008b1a:	4b17      	ldr	r3, [pc, #92]	@ (8008b78 <MIC_GetLast50ms+0x78>)
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d105      	bne.n	8008b2e <MIC_GetLast50ms+0x2e>
 8008b22:	4b16      	ldr	r3, [pc, #88]	@ (8008b7c <MIC_GetLast50ms+0x7c>)
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <MIC_GetLast50ms+0x2e>
    {
        (void)MIC_Start();
 8008b2a:	f7ff fe4f 	bl	80087cc <MIC_Start>
    }

    if (out_dbfs) *out_dbfs = (s_last_err == MIC_ERR_OK) ? s_last_dbfs : 0.0f;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d00a      	beq.n	8008b4a <MIC_GetLast50ms+0x4a>
 8008b34:	4b12      	ldr	r3, [pc, #72]	@ (8008b80 <MIC_GetLast50ms+0x80>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	b25b      	sxtb	r3, r3
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d102      	bne.n	8008b44 <MIC_GetLast50ms+0x44>
 8008b3e:	4b11      	ldr	r3, [pc, #68]	@ (8008b84 <MIC_GetLast50ms+0x84>)
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	e000      	b.n	8008b46 <MIC_GetLast50ms+0x46>
 8008b44:	2200      	movs	r2, #0
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	601a      	str	r2, [r3, #0]
    if (out_rms)  *out_rms  = (s_last_err == MIC_ERR_OK) ? s_last_rms  : 0.0f;
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00a      	beq.n	8008b66 <MIC_GetLast50ms+0x66>
 8008b50:	4b0b      	ldr	r3, [pc, #44]	@ (8008b80 <MIC_GetLast50ms+0x80>)
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	b25b      	sxtb	r3, r3
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d102      	bne.n	8008b60 <MIC_GetLast50ms+0x60>
 8008b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b88 <MIC_GetLast50ms+0x88>)
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	e000      	b.n	8008b62 <MIC_GetLast50ms+0x62>
 8008b60:	2200      	movs	r2, #0
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	601a      	str	r2, [r3, #0]
    return s_last_err;
 8008b66:	4b06      	ldr	r3, [pc, #24]	@ (8008b80 <MIC_GetLast50ms+0x80>)
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	b25b      	sxtb	r3, r3
}
 8008b6c:	0018      	movs	r0, r3
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	b002      	add	sp, #8
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	20002042 	.word	0x20002042
 8008b78:	20002043 	.word	0x20002043
 8008b7c:	2000206c 	.word	0x2000206c
 8008b80:	20002045 	.word	0x20002045
 8008b84:	2000000c 	.word	0x2000000c
 8008b88:	20002048 	.word	0x20002048

08008b8c <RTC_ReadClock>:
    // This function is just a placeholder for compatibility
    return HAL_OK;
}

HAL_StatusTypeDef RTC_ReadClock(char *datetime_str)
{
 8008b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b8e:	b08f      	sub	sp, #60	@ 0x3c
 8008b90:	af06      	add	r7, sp, #24
 8008b92:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8008b94:	230c      	movs	r3, #12
 8008b96:	18fb      	adds	r3, r7, r3
 8008b98:	0018      	movs	r0, r3
 8008b9a:	2314      	movs	r3, #20
 8008b9c:	001a      	movs	r2, r3
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	f014 f8a8 	bl	801ccf4 <memset>
    RTC_DateTypeDef sDate = {0};
 8008ba4:	2308      	movs	r3, #8
 8008ba6:	18fb      	adds	r3, r7, r3
 8008ba8:	2200      	movs	r2, #0
 8008baa:	601a      	str	r2, [r3, #0]
    
    if (datetime_str == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <RTC_ReadClock+0x2a>
    {
        return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e034      	b.n	8008c20 <RTC_ReadClock+0x94>
    }
    
    // Read time (reading time locks date register until date is read)
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8008bb6:	230c      	movs	r3, #12
 8008bb8:	18f9      	adds	r1, r7, r3
 8008bba:	4b1b      	ldr	r3, [pc, #108]	@ (8008c28 <RTC_ReadClock+0x9c>)
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	0018      	movs	r0, r3
 8008bc0:	f008 fba0 	bl	8011304 <HAL_RTC_GetTime>
 8008bc4:	1e03      	subs	r3, r0, #0
 8008bc6:	d001      	beq.n	8008bcc <RTC_ReadClock+0x40>
    {
        return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e029      	b.n	8008c20 <RTC_ReadClock+0x94>
    }
    
    // Read date (this unlocks the time register)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8008bcc:	2308      	movs	r3, #8
 8008bce:	18f9      	adds	r1, r7, r3
 8008bd0:	4b15      	ldr	r3, [pc, #84]	@ (8008c28 <RTC_ReadClock+0x9c>)
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	0018      	movs	r0, r3
 8008bd6:	f008 fc9f 	bl	8011518 <HAL_RTC_GetDate>
 8008bda:	1e03      	subs	r3, r0, #0
 8008bdc:	d001      	beq.n	8008be2 <RTC_ReadClock+0x56>
    {
        return HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e01e      	b.n	8008c20 <RTC_ReadClock+0x94>
    }
    
    // Format: "HH:MM:SS_RR.MM.DD"
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
             "%02d:%02d:%02d_%02d.%02d.%02d",
             sTime.Hours,
 8008be2:	220c      	movs	r2, #12
 8008be4:	18bb      	adds	r3, r7, r2
 8008be6:	781b      	ldrb	r3, [r3, #0]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008be8:	469c      	mov	ip, r3
             sTime.Minutes,
 8008bea:	18bb      	adds	r3, r7, r2
 8008bec:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008bee:	0019      	movs	r1, r3
             sTime.Seconds,
 8008bf0:	18bb      	adds	r3, r7, r2
 8008bf2:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008bf4:	001c      	movs	r4, r3
             sDate.Year,
 8008bf6:	2208      	movs	r2, #8
 8008bf8:	18bb      	adds	r3, r7, r2
 8008bfa:	78db      	ldrb	r3, [r3, #3]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008bfc:	001d      	movs	r5, r3
             sDate.Month,
 8008bfe:	18bb      	adds	r3, r7, r2
 8008c00:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008c02:	001e      	movs	r6, r3
             sDate.Date);
 8008c04:	18bb      	adds	r3, r7, r2
 8008c06:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 8008c08:	4a08      	ldr	r2, [pc, #32]	@ (8008c2c <RTC_ReadClock+0xa0>)
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	9304      	str	r3, [sp, #16]
 8008c0e:	9603      	str	r6, [sp, #12]
 8008c10:	9502      	str	r5, [sp, #8]
 8008c12:	9401      	str	r4, [sp, #4]
 8008c14:	9100      	str	r1, [sp, #0]
 8008c16:	4663      	mov	r3, ip
 8008c18:	2118      	movs	r1, #24
 8008c1a:	f013 ff61 	bl	801cae0 <sniprintf>
    
    return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	0018      	movs	r0, r3
 8008c22:	46bd      	mov	sp, r7
 8008c24:	b009      	add	sp, #36	@ 0x24
 8008c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c28:	20000380 	.word	0x20000380
 8008c2c:	08021464 	.word	0x08021464

08008c30 <RTC_SetClock>:

HAL_StatusTypeDef RTC_SetClock(const char *datetime_str)
{
 8008c30:	b590      	push	{r4, r7, lr}
 8008c32:	b093      	sub	sp, #76	@ 0x4c
 8008c34:	af04      	add	r7, sp, #16
 8008c36:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8008c38:	2324      	movs	r3, #36	@ 0x24
 8008c3a:	18fb      	adds	r3, r7, r3
 8008c3c:	0018      	movs	r0, r3
 8008c3e:	2314      	movs	r3, #20
 8008c40:	001a      	movs	r2, r3
 8008c42:	2100      	movs	r1, #0
 8008c44:	f014 f856 	bl	801ccf4 <memset>
    RTC_DateTypeDef sDate = {0};
 8008c48:	2320      	movs	r3, #32
 8008c4a:	18fb      	adds	r3, r7, r3
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	601a      	str	r2, [r3, #0]
    int hours, minutes, seconds, year, month, day;
    
    if (datetime_str == NULL)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d101      	bne.n	8008c5a <RTC_SetClock+0x2a>
    {
        return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e06b      	b.n	8008d32 <RTC_SetClock+0x102>
    }
    
    // Parse format: "HH:MM:SS_RR.MM.DD"
    if (sscanf(datetime_str, "%02d:%02d:%02d_%02d.%02d.%02d",
 8008c5a:	2318      	movs	r3, #24
 8008c5c:	18fc      	adds	r4, r7, r3
 8008c5e:	231c      	movs	r3, #28
 8008c60:	18fa      	adds	r2, r7, r3
 8008c62:	4936      	ldr	r1, [pc, #216]	@ (8008d3c <RTC_SetClock+0x10c>)
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	2308      	movs	r3, #8
 8008c68:	18fb      	adds	r3, r7, r3
 8008c6a:	9303      	str	r3, [sp, #12]
 8008c6c:	230c      	movs	r3, #12
 8008c6e:	18fb      	adds	r3, r7, r3
 8008c70:	9302      	str	r3, [sp, #8]
 8008c72:	2310      	movs	r3, #16
 8008c74:	18fb      	adds	r3, r7, r3
 8008c76:	9301      	str	r3, [sp, #4]
 8008c78:	2314      	movs	r3, #20
 8008c7a:	18fb      	adds	r3, r7, r3
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	0023      	movs	r3, r4
 8008c80:	f013 ff86 	bl	801cb90 <siscanf>
 8008c84:	0003      	movs	r3, r0
 8008c86:	2b06      	cmp	r3, #6
 8008c88:	d001      	beq.n	8008c8e <RTC_SetClock+0x5e>
               &hours, &minutes, &seconds, &year, &month, &day) != 6)
    {
        return HAL_ERROR;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	e051      	b.n	8008d32 <RTC_SetClock+0x102>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	2b17      	cmp	r3, #23
 8008c92:	dc14      	bgt.n	8008cbe <RTC_SetClock+0x8e>
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	2b3b      	cmp	r3, #59	@ 0x3b
 8008c98:	dc11      	bgt.n	8008cbe <RTC_SetClock+0x8e>
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	2b3b      	cmp	r3, #59	@ 0x3b
 8008c9e:	dc0e      	bgt.n	8008cbe <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 8008ca0:	693b      	ldr	r3, [r7, #16]
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 8008ca2:	2b63      	cmp	r3, #99	@ 0x63
 8008ca4:	dc0b      	bgt.n	8008cbe <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	dd08      	ble.n	8008cbe <RTC_SetClock+0x8e>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2b0c      	cmp	r3, #12
 8008cb0:	dc05      	bgt.n	8008cbe <RTC_SetClock+0x8e>
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	dd02      	ble.n	8008cbe <RTC_SetClock+0x8e>
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	2b1f      	cmp	r3, #31
 8008cbc:	dd01      	ble.n	8008cc2 <RTC_SetClock+0x92>
    {
        return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e037      	b.n	8008d32 <RTC_SetClock+0x102>
    }
    
    // Set time
    sTime.Hours = hours;
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	b2da      	uxtb	r2, r3
 8008cc6:	2124      	movs	r1, #36	@ 0x24
 8008cc8:	187b      	adds	r3, r7, r1
 8008cca:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = minutes;
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	b2da      	uxtb	r2, r3
 8008cd0:	187b      	adds	r3, r7, r1
 8008cd2:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = seconds;
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	187b      	adds	r3, r7, r1
 8008cda:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008cdc:	187b      	adds	r3, r7, r1
 8008cde:	2200      	movs	r2, #0
 8008ce0:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008ce2:	187b      	adds	r3, r7, r1
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	611a      	str	r2, [r3, #16]
    
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8008ce8:	1879      	adds	r1, r7, r1
 8008cea:	4b15      	ldr	r3, [pc, #84]	@ (8008d40 <RTC_SetClock+0x110>)
 8008cec:	2200      	movs	r2, #0
 8008cee:	0018      	movs	r0, r3
 8008cf0:	f008 fa48 	bl	8011184 <HAL_RTC_SetTime>
 8008cf4:	1e03      	subs	r3, r0, #0
 8008cf6:	d001      	beq.n	8008cfc <RTC_SetClock+0xcc>
    {
        return HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e01a      	b.n	8008d32 <RTC_SetClock+0x102>
    }
    
    // Set date
    sDate.Year = year;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	b2da      	uxtb	r2, r3
 8008d00:	2120      	movs	r1, #32
 8008d02:	187b      	adds	r3, r7, r1
 8008d04:	70da      	strb	r2, [r3, #3]
    sDate.Month = month;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	187b      	adds	r3, r7, r1
 8008d0c:	705a      	strb	r2, [r3, #1]
    sDate.Date = day;
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	187b      	adds	r3, r7, r1
 8008d14:	709a      	strb	r2, [r3, #2]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8008d16:	187b      	adds	r3, r7, r1
 8008d18:	2201      	movs	r2, #1
 8008d1a:	701a      	strb	r2, [r3, #0]
    
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8008d1c:	1879      	adds	r1, r7, r1
 8008d1e:	4b08      	ldr	r3, [pc, #32]	@ (8008d40 <RTC_SetClock+0x110>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	0018      	movs	r0, r3
 8008d24:	f008 fb52 	bl	80113cc <HAL_RTC_SetDate>
 8008d28:	1e03      	subs	r3, r0, #0
 8008d2a:	d001      	beq.n	8008d30 <RTC_SetClock+0x100>
    {
        return HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e000      	b.n	8008d32 <RTC_SetClock+0x102>
    }
    
    return HAL_OK;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	0018      	movs	r0, r3
 8008d34:	46bd      	mov	sp, r7
 8008d36:	b00f      	add	sp, #60	@ 0x3c
 8008d38:	bd90      	pop	{r4, r7, pc}
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	08021464 	.word	0x08021464
 8008d40:	20000380 	.word	0x20000380

08008d44 <RTC_SetAlarm>:

HAL_StatusTypeDef RTC_SetAlarm(const char *alarm_str, uint8_t duration_sec, uint8_t callback_interval_sec)
{
 8008d44:	b590      	push	{r4, r7, lr}
 8008d46:	b095      	sub	sp, #84	@ 0x54
 8008d48:	af02      	add	r7, sp, #8
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	0008      	movs	r0, r1
 8008d4e:	0011      	movs	r1, r2
 8008d50:	1cfb      	adds	r3, r7, #3
 8008d52:	1c02      	adds	r2, r0, #0
 8008d54:	701a      	strb	r2, [r3, #0]
 8008d56:	1cbb      	adds	r3, r7, #2
 8008d58:	1c0a      	adds	r2, r1, #0
 8008d5a:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTypeDef sAlarm = {0};
 8008d5c:	2318      	movs	r3, #24
 8008d5e:	18fb      	adds	r3, r7, r3
 8008d60:	0018      	movs	r0, r3
 8008d62:	2330      	movs	r3, #48	@ 0x30
 8008d64:	001a      	movs	r2, r3
 8008d66:	2100      	movs	r1, #0
 8008d68:	f013 ffc4 	bl	801ccf4 <memset>
    int hours, minutes, seconds;
    
    (void)callback_interval_sec; /* Not used - callbacks removed, only trigger flag */
    
    if (alarm_str == NULL)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d101      	bne.n	8008d76 <RTC_SetAlarm+0x32>
    {
        return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e08f      	b.n	8008e96 <RTC_SetAlarm+0x152>
    }
    
    // Check if alarm should be disabled (single "0" character or duration 0)
    if ((alarm_str[0] == '0' && alarm_str[1] == '\0') || duration_sec == 0)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	2b30      	cmp	r3, #48	@ 0x30
 8008d7c:	d104      	bne.n	8008d88 <RTC_SetAlarm+0x44>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3301      	adds	r3, #1
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <RTC_SetAlarm+0x4c>
 8008d88:	1cfb      	adds	r3, r7, #3
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d11b      	bne.n	8008dc8 <RTC_SetAlarm+0x84>
    {
        alarm_active = 0;
 8008d90:	4b43      	ldr	r3, [pc, #268]	@ (8008ea0 <RTC_SetAlarm+0x15c>)
 8008d92:	2200      	movs	r2, #0
 8008d94:	701a      	strb	r2, [r3, #0]
        alarm_duration_sec = 0;
 8008d96:	4b43      	ldr	r3, [pc, #268]	@ (8008ea4 <RTC_SetAlarm+0x160>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 8008d9c:	4b42      	ldr	r3, [pc, #264]	@ (8008ea8 <RTC_SetAlarm+0x164>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 0;
 8008da2:	4b42      	ldr	r3, [pc, #264]	@ (8008eac <RTC_SetAlarm+0x168>)
 8008da4:	2200      	movs	r2, #0
 8008da6:	701a      	strb	r2, [r3, #0]
        alarm_cfg_valid = 0;
 8008da8:	4b41      	ldr	r3, [pc, #260]	@ (8008eb0 <RTC_SetAlarm+0x16c>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	701a      	strb	r2, [r3, #0]
        
        if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 8008dae:	2380      	movs	r3, #128	@ 0x80
 8008db0:	005a      	lsls	r2, r3, #1
 8008db2:	4b40      	ldr	r3, [pc, #256]	@ (8008eb4 <RTC_SetAlarm+0x170>)
 8008db4:	0011      	movs	r1, r2
 8008db6:	0018      	movs	r0, r3
 8008db8:	f008 fd0c 	bl	80117d4 <HAL_RTC_DeactivateAlarm>
 8008dbc:	1e03      	subs	r3, r0, #0
 8008dbe:	d001      	beq.n	8008dc4 <RTC_SetAlarm+0x80>
        {
            return HAL_ERROR;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	e068      	b.n	8008e96 <RTC_SetAlarm+0x152>
        }
        return HAL_OK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	e066      	b.n	8008e96 <RTC_SetAlarm+0x152>
    }
    
    // Parse format: "HH:MM:SS"
    if (sscanf(alarm_str, "%02d:%02d:%02d", &hours, &minutes, &seconds) != 3)
 8008dc8:	2310      	movs	r3, #16
 8008dca:	18fc      	adds	r4, r7, r3
 8008dcc:	2314      	movs	r3, #20
 8008dce:	18fa      	adds	r2, r7, r3
 8008dd0:	4939      	ldr	r1, [pc, #228]	@ (8008eb8 <RTC_SetAlarm+0x174>)
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	230c      	movs	r3, #12
 8008dd6:	18fb      	adds	r3, r7, r3
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	0023      	movs	r3, r4
 8008ddc:	f013 fed8 	bl	801cb90 <siscanf>
 8008de0:	0003      	movs	r3, r0
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	d001      	beq.n	8008dea <RTC_SetAlarm+0xa6>
    {
        return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e055      	b.n	8008e96 <RTC_SetAlarm+0x152>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59)
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	2b17      	cmp	r3, #23
 8008dee:	dc05      	bgt.n	8008dfc <RTC_SetAlarm+0xb8>
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	2b3b      	cmp	r3, #59	@ 0x3b
 8008df4:	dc02      	bgt.n	8008dfc <RTC_SetAlarm+0xb8>
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b3b      	cmp	r3, #59	@ 0x3b
 8008dfa:	dd01      	ble.n	8008e00 <RTC_SetAlarm+0xbc>
    {
        return HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e04a      	b.n	8008e96 <RTC_SetAlarm+0x152>
    }
    
    // Store duration
    alarm_duration_sec = duration_sec;
 8008e00:	4b28      	ldr	r3, [pc, #160]	@ (8008ea4 <RTC_SetAlarm+0x160>)
 8008e02:	1cfa      	adds	r2, r7, #3
 8008e04:	7812      	ldrb	r2, [r2, #0]
 8008e06:	701a      	strb	r2, [r3, #0]
    alarm_elapsed_sec = 0;
 8008e08:	4b27      	ldr	r3, [pc, #156]	@ (8008ea8 <RTC_SetAlarm+0x164>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	701a      	strb	r2, [r3, #0]
    alarm_active = 0;
 8008e0e:	4b24      	ldr	r3, [pc, #144]	@ (8008ea0 <RTC_SetAlarm+0x15c>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 8008e14:	4b25      	ldr	r3, [pc, #148]	@ (8008eac <RTC_SetAlarm+0x168>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	701a      	strb	r2, [r3, #0]
    
    // Configure alarm
    sAlarm.AlarmTime.Hours = hours;
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	b2da      	uxtb	r2, r3
 8008e1e:	2118      	movs	r1, #24
 8008e20:	187b      	adds	r3, r7, r1
 8008e22:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = minutes;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	b2da      	uxtb	r2, r3
 8008e28:	187b      	adds	r3, r7, r1
 8008e2a:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = seconds;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	b2da      	uxtb	r2, r3
 8008e30:	187b      	adds	r3, r7, r1
 8008e32:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 8008e34:	0008      	movs	r0, r1
 8008e36:	183b      	adds	r3, r7, r0
 8008e38:	2200      	movs	r2, #0
 8008e3a:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008e3c:	183b      	adds	r3, r7, r0
 8008e3e:	2200      	movs	r2, #0
 8008e40:	60da      	str	r2, [r3, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008e42:	183b      	adds	r3, r7, r0
 8008e44:	2200      	movs	r2, #0
 8008e46:	611a      	str	r2, [r3, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8008e48:	183b      	adds	r3, r7, r0
 8008e4a:	2280      	movs	r2, #128	@ 0x80
 8008e4c:	0612      	lsls	r2, r2, #24
 8008e4e:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8008e50:	183b      	adds	r3, r7, r0
 8008e52:	2200      	movs	r2, #0
 8008e54:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8008e56:	183b      	adds	r3, r7, r0
 8008e58:	2200      	movs	r2, #0
 8008e5a:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 1;
 8008e5c:	183b      	adds	r3, r7, r0
 8008e5e:	2224      	movs	r2, #36	@ 0x24
 8008e60:	2101      	movs	r1, #1
 8008e62:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 8008e64:	0001      	movs	r1, r0
 8008e66:	187b      	adds	r3, r7, r1
 8008e68:	2280      	movs	r2, #128	@ 0x80
 8008e6a:	0052      	lsls	r2, r2, #1
 8008e6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8008e6e:	1879      	adds	r1, r7, r1
 8008e70:	4b10      	ldr	r3, [pc, #64]	@ (8008eb4 <RTC_SetAlarm+0x170>)
 8008e72:	2200      	movs	r2, #0
 8008e74:	0018      	movs	r0, r3
 8008e76:	f008 fb9d 	bl	80115b4 <HAL_RTC_SetAlarm_IT>
 8008e7a:	1e03      	subs	r3, r0, #0
 8008e7c:	d001      	beq.n	8008e82 <RTC_SetAlarm+0x13e>
    {
        return HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	e009      	b.n	8008e96 <RTC_SetAlarm+0x152>
    }
    
    /* Enable EXTI line 28 for RTC Alarm interrupt - required on STM32U0 */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008e82:	4a0e      	ldr	r2, [pc, #56]	@ (8008ebc <RTC_SetAlarm+0x178>)
 8008e84:	2380      	movs	r3, #128	@ 0x80
 8008e86:	58d3      	ldr	r3, [r2, r3]
 8008e88:	490c      	ldr	r1, [pc, #48]	@ (8008ebc <RTC_SetAlarm+0x178>)
 8008e8a:	2280      	movs	r2, #128	@ 0x80
 8008e8c:	0552      	lsls	r2, r2, #21
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	2280      	movs	r2, #128	@ 0x80
 8008e92:	508b      	str	r3, [r1, r2]
    
    return HAL_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	0018      	movs	r0, r3
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	b013      	add	sp, #76	@ 0x4c
 8008e9c:	bd90      	pop	{r4, r7, pc}
 8008e9e:	46c0      	nop			@ (mov r8, r8)
 8008ea0:	200020a2 	.word	0x200020a2
 8008ea4:	200020a0 	.word	0x200020a0
 8008ea8:	200020a1 	.word	0x200020a1
 8008eac:	200020a3 	.word	0x200020a3
 8008eb0:	200020a7 	.word	0x200020a7
 8008eb4:	20000380 	.word	0x20000380
 8008eb8:	08021484 	.word	0x08021484
 8008ebc:	40021800 	.word	0x40021800

08008ec0 <RTC_SetDailyAlarm>:

HAL_StatusTypeDef RTC_SetDailyAlarm(uint8_t hh, uint8_t mm, uint8_t duration_sec)
{
 8008ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ec2:	b08f      	sub	sp, #60	@ 0x3c
 8008ec4:	af02      	add	r7, sp, #8
 8008ec6:	0004      	movs	r4, r0
 8008ec8:	0008      	movs	r0, r1
 8008eca:	0011      	movs	r1, r2
 8008ecc:	1dfb      	adds	r3, r7, #7
 8008ece:	1c22      	adds	r2, r4, #0
 8008ed0:	701a      	strb	r2, [r3, #0]
 8008ed2:	1dbb      	adds	r3, r7, #6
 8008ed4:	1c02      	adds	r2, r0, #0
 8008ed6:	701a      	strb	r2, [r3, #0]
 8008ed8:	1d7b      	adds	r3, r7, #5
 8008eda:	1c0a      	adds	r2, r1, #0
 8008edc:	701a      	strb	r2, [r3, #0]
    if (duration_sec == 0)
 8008ede:	1d7b      	adds	r3, r7, #5
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d107      	bne.n	8008ef6 <RTC_SetDailyAlarm+0x36>
    {
        return RTC_SetAlarm("0", 0, 0);
 8008ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8009050 <RTC_SetDailyAlarm+0x190>)
 8008ee8:	2200      	movs	r2, #0
 8008eea:	2100      	movs	r1, #0
 8008eec:	0018      	movs	r0, r3
 8008eee:	f7ff ff29 	bl	8008d44 <RTC_SetAlarm>
 8008ef2:	0003      	movs	r3, r0
 8008ef4:	e0a8      	b.n	8009048 <RTC_SetDailyAlarm+0x188>
    }

    if (hh > 23 || mm > 59 || duration_sec > 255)
 8008ef6:	1dfb      	adds	r3, r7, #7
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	2b17      	cmp	r3, #23
 8008efc:	d803      	bhi.n	8008f06 <RTC_SetDailyAlarm+0x46>
 8008efe:	1dbb      	adds	r3, r7, #6
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	2b3b      	cmp	r3, #59	@ 0x3b
 8008f04:	d901      	bls.n	8008f0a <RTC_SetDailyAlarm+0x4a>
    {
        return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e09e      	b.n	8009048 <RTC_SetDailyAlarm+0x188>
    }

    /* Cache config immediately so CLI can read back even before next IRQ */
    alarm_cfg_hh = hh;
 8008f0a:	4b52      	ldr	r3, [pc, #328]	@ (8009054 <RTC_SetDailyAlarm+0x194>)
 8008f0c:	1dfa      	adds	r2, r7, #7
 8008f0e:	7812      	ldrb	r2, [r2, #0]
 8008f10:	701a      	strb	r2, [r3, #0]
    alarm_cfg_mm = mm;
 8008f12:	4b51      	ldr	r3, [pc, #324]	@ (8009058 <RTC_SetDailyAlarm+0x198>)
 8008f14:	1dba      	adds	r2, r7, #6
 8008f16:	7812      	ldrb	r2, [r2, #0]
 8008f18:	701a      	strb	r2, [r3, #0]
    alarm_cfg_duration = duration_sec;
 8008f1a:	4b50      	ldr	r3, [pc, #320]	@ (800905c <RTC_SetDailyAlarm+0x19c>)
 8008f1c:	1d7a      	adds	r2, r7, #5
 8008f1e:	7812      	ldrb	r2, [r2, #0]
 8008f20:	701a      	strb	r2, [r3, #0]
    alarm_cfg_valid = 1;
 8008f22:	4b4f      	ldr	r3, [pc, #316]	@ (8009060 <RTC_SetDailyAlarm+0x1a0>)
 8008f24:	2201      	movs	r2, #1
 8008f26:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 8008f28:	4b4e      	ldr	r3, [pc, #312]	@ (8009064 <RTC_SetDailyAlarm+0x1a4>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	701a      	strb	r2, [r3, #0]

    /* Determine next trigger second based on current time */
    RTC_TimeTypeDef now = {0};
 8008f2e:	2418      	movs	r4, #24
 8008f30:	193b      	adds	r3, r7, r4
 8008f32:	0018      	movs	r0, r3
 8008f34:	2314      	movs	r3, #20
 8008f36:	001a      	movs	r2, r3
 8008f38:	2100      	movs	r1, #0
 8008f3a:	f013 fedb 	bl	801ccf4 <memset>
    RTC_DateTypeDef nowDate = {0};
 8008f3e:	2514      	movs	r5, #20
 8008f40:	197b      	adds	r3, r7, r5
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 8008f46:	1939      	adds	r1, r7, r4
 8008f48:	4b47      	ldr	r3, [pc, #284]	@ (8009068 <RTC_SetDailyAlarm+0x1a8>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	0018      	movs	r0, r3
 8008f4e:	f008 f9d9 	bl	8011304 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &nowDate, RTC_FORMAT_BIN); /* MUST read date to unlock RTC shadow registers! */
 8008f52:	1979      	adds	r1, r7, r5
 8008f54:	4b44      	ldr	r3, [pc, #272]	@ (8009068 <RTC_SetDailyAlarm+0x1a8>)
 8008f56:	2200      	movs	r2, #0
 8008f58:	0018      	movs	r0, r3
 8008f5a:	f008 fadd 	bl	8011518 <HAL_RTC_GetDate>

    uint8_t ah = hh;
 8008f5e:	262f      	movs	r6, #47	@ 0x2f
 8008f60:	19bb      	adds	r3, r7, r6
 8008f62:	1dfa      	adds	r2, r7, #7
 8008f64:	7812      	ldrb	r2, [r2, #0]
 8008f66:	701a      	strb	r2, [r3, #0]
    uint8_t am = mm;
 8008f68:	252e      	movs	r5, #46	@ 0x2e
 8008f6a:	197b      	adds	r3, r7, r5
 8008f6c:	1dba      	adds	r2, r7, #6
 8008f6e:	7812      	ldrb	r2, [r2, #0]
 8008f70:	701a      	strb	r2, [r3, #0]
    uint8_t as = 0; /* default to :00 */
 8008f72:	212d      	movs	r1, #45	@ 0x2d
 8008f74:	187b      	adds	r3, r7, r1
 8008f76:	2200      	movs	r2, #0
 8008f78:	701a      	strb	r2, [r3, #0]

    if (now.Hours == hh && now.Minutes == mm)
 8008f7a:	193b      	adds	r3, r7, r4
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	1dfa      	adds	r2, r7, #7
 8008f80:	7812      	ldrb	r2, [r2, #0]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d12f      	bne.n	8008fe6 <RTC_SetDailyAlarm+0x126>
 8008f86:	193b      	adds	r3, r7, r4
 8008f88:	785b      	ldrb	r3, [r3, #1]
 8008f8a:	1dba      	adds	r2, r7, #6
 8008f8c:	7812      	ldrb	r2, [r2, #0]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d129      	bne.n	8008fe6 <RTC_SetDailyAlarm+0x126>
    {
        /* We are in the target minute already; trigger on next second */
        if (now.Seconds >= 59)
 8008f92:	193b      	adds	r3, r7, r4
 8008f94:	789b      	ldrb	r3, [r3, #2]
 8008f96:	2b3a      	cmp	r3, #58	@ 0x3a
 8008f98:	d91d      	bls.n	8008fd6 <RTC_SetDailyAlarm+0x116>
        {
            /* roll to next minute */
            as = 0;
 8008f9a:	187b      	adds	r3, r7, r1
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	701a      	strb	r2, [r3, #0]
            am = (mm + 1) % 60;
 8008fa0:	1dbb      	adds	r3, r7, #6
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	213c      	movs	r1, #60	@ 0x3c
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f7f7 fa43 	bl	8000434 <__aeabi_idivmod>
 8008fae:	000b      	movs	r3, r1
 8008fb0:	001a      	movs	r2, r3
 8008fb2:	197b      	adds	r3, r7, r5
 8008fb4:	701a      	strb	r2, [r3, #0]
            if (am == 0)
 8008fb6:	197b      	adds	r3, r7, r5
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d118      	bne.n	8008ff0 <RTC_SetDailyAlarm+0x130>
            {
                ah = (hh + 1) % 24;
 8008fbe:	1dfb      	adds	r3, r7, #7
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	2118      	movs	r1, #24
 8008fc6:	0018      	movs	r0, r3
 8008fc8:	f7f7 fa34 	bl	8000434 <__aeabi_idivmod>
 8008fcc:	000b      	movs	r3, r1
 8008fce:	001a      	movs	r2, r3
 8008fd0:	19bb      	adds	r3, r7, r6
 8008fd2:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 8008fd4:	e00c      	b.n	8008ff0 <RTC_SetDailyAlarm+0x130>
            }
        }
        else
        {
            as = now.Seconds + 1;
 8008fd6:	2318      	movs	r3, #24
 8008fd8:	18fb      	adds	r3, r7, r3
 8008fda:	789a      	ldrb	r2, [r3, #2]
 8008fdc:	232d      	movs	r3, #45	@ 0x2d
 8008fde:	18fb      	adds	r3, r7, r3
 8008fe0:	3201      	adds	r2, #1
 8008fe2:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 8008fe4:	e004      	b.n	8008ff0 <RTC_SetDailyAlarm+0x130>
    }
    else
    {
        /* If current time already past target, leave as hh:mm:00 (will fire next day) */
        /* If current time before target, keep hh:mm:00 today */
        as = 0;
 8008fe6:	232d      	movs	r3, #45	@ 0x2d
 8008fe8:	18fb      	adds	r3, r7, r3
 8008fea:	2200      	movs	r2, #0
 8008fec:	701a      	strb	r2, [r3, #0]
 8008fee:	e000      	b.n	8008ff2 <RTC_SetDailyAlarm+0x132>
        if (now.Seconds >= 59)
 8008ff0:	46c0      	nop			@ (mov r8, r8)
    }

    char buf[RTC_ALARM_STRING_SIZE];
    snprintf(buf, sizeof(buf), "%02u:%02u:%02u", ah, am, as);
 8008ff2:	232f      	movs	r3, #47	@ 0x2f
 8008ff4:	18fb      	adds	r3, r7, r3
 8008ff6:	781c      	ldrb	r4, [r3, #0]
 8008ff8:	232e      	movs	r3, #46	@ 0x2e
 8008ffa:	18fb      	adds	r3, r7, r3
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	222d      	movs	r2, #45	@ 0x2d
 8009000:	18ba      	adds	r2, r7, r2
 8009002:	7812      	ldrb	r2, [r2, #0]
 8009004:	4919      	ldr	r1, [pc, #100]	@ (800906c <RTC_SetDailyAlarm+0x1ac>)
 8009006:	2508      	movs	r5, #8
 8009008:	1978      	adds	r0, r7, r5
 800900a:	9201      	str	r2, [sp, #4]
 800900c:	9300      	str	r3, [sp, #0]
 800900e:	0023      	movs	r3, r4
 8009010:	000a      	movs	r2, r1
 8009012:	210a      	movs	r1, #10
 8009014:	f013 fd64 	bl	801cae0 <sniprintf>
    HAL_StatusTypeDef st = RTC_SetAlarm(buf, duration_sec, 1); /* callback_interval ignored */
 8009018:	262c      	movs	r6, #44	@ 0x2c
 800901a:	19bc      	adds	r4, r7, r6
 800901c:	1d7b      	adds	r3, r7, #5
 800901e:	7819      	ldrb	r1, [r3, #0]
 8009020:	197b      	adds	r3, r7, r5
 8009022:	2201      	movs	r2, #1
 8009024:	0018      	movs	r0, r3
 8009026:	f7ff fe8d 	bl	8008d44 <RTC_SetAlarm>
 800902a:	0003      	movs	r3, r0
 800902c:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800902e:	19bb      	adds	r3, r7, r6
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d005      	beq.n	8009042 <RTC_SetDailyAlarm+0x182>
    {
        /* rollback cache on failure */
        alarm_cfg_valid = 0;
 8009036:	4b0a      	ldr	r3, [pc, #40]	@ (8009060 <RTC_SetDailyAlarm+0x1a0>)
 8009038:	2200      	movs	r2, #0
 800903a:	701a      	strb	r2, [r3, #0]
        alarm_cfg_duration = 0;
 800903c:	4b07      	ldr	r3, [pc, #28]	@ (800905c <RTC_SetDailyAlarm+0x19c>)
 800903e:	2200      	movs	r2, #0
 8009040:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8009042:	232c      	movs	r3, #44	@ 0x2c
 8009044:	18fb      	adds	r3, r7, r3
 8009046:	781b      	ldrb	r3, [r3, #0]
}
 8009048:	0018      	movs	r0, r3
 800904a:	46bd      	mov	sp, r7
 800904c:	b00d      	add	sp, #52	@ 0x34
 800904e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009050:	08021494 	.word	0x08021494
 8009054:	200020a4 	.word	0x200020a4
 8009058:	200020a5 	.word	0x200020a5
 800905c:	200020a6 	.word	0x200020a6
 8009060:	200020a7 	.word	0x200020a7
 8009064:	200020a3 	.word	0x200020a3
 8009068:	20000380 	.word	0x20000380
 800906c:	08021498 	.word	0x08021498

08009070 <RTC_GetDailyAlarm>:

HAL_StatusTypeDef RTC_GetDailyAlarm(uint8_t *hh, uint8_t *mm, uint8_t *duration_sec)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	60b9      	str	r1, [r7, #8]
 800907a:	607a      	str	r2, [r7, #4]
    if (hh == NULL || mm == NULL || duration_sec == NULL)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d005      	beq.n	800908e <RTC_GetDailyAlarm+0x1e>
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d002      	beq.n	800908e <RTC_GetDailyAlarm+0x1e>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d101      	bne.n	8009092 <RTC_GetDailyAlarm+0x22>
    {
        return HAL_ERROR;
 800908e:	2301      	movs	r3, #1
 8009090:	e01f      	b.n	80090d2 <RTC_GetDailyAlarm+0x62>
    }

    /* If never configured, return zeros (midnight, duration 0) */
    if (alarm_cfg_duration == 0 && alarm_cfg_valid == 0)
 8009092:	4b12      	ldr	r3, [pc, #72]	@ (80090dc <RTC_GetDailyAlarm+0x6c>)
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d10e      	bne.n	80090b8 <RTC_GetDailyAlarm+0x48>
 800909a:	4b11      	ldr	r3, [pc, #68]	@ (80090e0 <RTC_GetDailyAlarm+0x70>)
 800909c:	781b      	ldrb	r3, [r3, #0]
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d109      	bne.n	80090b8 <RTC_GetDailyAlarm+0x48>
    {
        *hh = 0;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	701a      	strb	r2, [r3, #0]
        *mm = 0;
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	2200      	movs	r2, #0
 80090ae:	701a      	strb	r2, [r3, #0]
        *duration_sec = 0;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	701a      	strb	r2, [r3, #0]
 80090b6:	e00b      	b.n	80090d0 <RTC_GetDailyAlarm+0x60>
    }
    else
    {
        *hh = alarm_cfg_hh;
 80090b8:	4b0a      	ldr	r3, [pc, #40]	@ (80090e4 <RTC_GetDailyAlarm+0x74>)
 80090ba:	781a      	ldrb	r2, [r3, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	701a      	strb	r2, [r3, #0]
        *mm = alarm_cfg_mm;
 80090c0:	4b09      	ldr	r3, [pc, #36]	@ (80090e8 <RTC_GetDailyAlarm+0x78>)
 80090c2:	781a      	ldrb	r2, [r3, #0]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	701a      	strb	r2, [r3, #0]
        *duration_sec = alarm_cfg_duration;
 80090c8:	4b04      	ldr	r3, [pc, #16]	@ (80090dc <RTC_GetDailyAlarm+0x6c>)
 80090ca:	781a      	ldrb	r2, [r3, #0]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	701a      	strb	r2, [r3, #0]
    }
    return HAL_OK;
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	0018      	movs	r0, r3
 80090d4:	46bd      	mov	sp, r7
 80090d6:	b004      	add	sp, #16
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	46c0      	nop			@ (mov r8, r8)
 80090dc:	200020a6 	.word	0x200020a6
 80090e0:	200020a7 	.word	0x200020a7
 80090e4:	200020a4 	.word	0x200020a4
 80090e8:	200020a5 	.word	0x200020a5

080090ec <HAL_RTC_AlarmAEventCallback>:



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_ptr)
{
 80090ec:	b5b0      	push	{r4, r5, r7, lr}
 80090ee:	b09a      	sub	sp, #104	@ 0x68
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
    if (!alarm_active)
 80090f4:	4b8f      	ldr	r3, [pc, #572]	@ (8009334 <HAL_RTC_AlarmAEventCallback+0x248>)
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d000      	beq.n	80090fe <HAL_RTC_AlarmAEventCallback+0x12>
 80090fc:	e081      	b.n	8009202 <HAL_RTC_AlarmAEventCallback+0x116>
    {
        /* First alarm trigger - start duration counting */
        alarm_active = 1;
 80090fe:	4b8d      	ldr	r3, [pc, #564]	@ (8009334 <HAL_RTC_AlarmAEventCallback+0x248>)
 8009100:	2201      	movs	r2, #1
 8009102:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 8009104:	4b8c      	ldr	r3, [pc, #560]	@ (8009338 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8009106:	2200      	movs	r2, #0
 8009108:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 1;
 800910a:	4b8c      	ldr	r3, [pc, #560]	@ (800933c <HAL_RTC_AlarmAEventCallback+0x250>)
 800910c:	2201      	movs	r2, #1
 800910e:	701a      	strb	r2, [r3, #0]
        
        RTC_TimeTypeDef sTime = {0};
 8009110:	244c      	movs	r4, #76	@ 0x4c
 8009112:	193b      	adds	r3, r7, r4
 8009114:	0018      	movs	r0, r3
 8009116:	2314      	movs	r3, #20
 8009118:	001a      	movs	r2, r3
 800911a:	2100      	movs	r1, #0
 800911c:	f013 fdea 	bl	801ccf4 <memset>
        RTC_AlarmTypeDef sAlarm = {0};
 8009120:	2308      	movs	r3, #8
 8009122:	18fb      	adds	r3, r7, r3
 8009124:	0018      	movs	r0, r3
 8009126:	2330      	movs	r3, #48	@ 0x30
 8009128:	001a      	movs	r2, r3
 800912a:	2100      	movs	r1, #0
 800912c:	f013 fde2 	bl	801ccf4 <memset>
        
        HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 8009130:	1939      	adds	r1, r7, r4
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	0018      	movs	r0, r3
 8009138:	f008 f8e4 	bl	8011304 <HAL_RTC_GetTime>
        
        /* Schedule next tick +1s with proper carry to minutes/hours */
        uint8_t nsec = sTime.Seconds + 1;
 800913c:	0021      	movs	r1, r4
 800913e:	193b      	adds	r3, r7, r4
 8009140:	789a      	ldrb	r2, [r3, #2]
 8009142:	2467      	movs	r4, #103	@ 0x67
 8009144:	193b      	adds	r3, r7, r4
 8009146:	3201      	adds	r2, #1
 8009148:	701a      	strb	r2, [r3, #0]
        uint8_t nmin = sTime.Minutes;
 800914a:	2066      	movs	r0, #102	@ 0x66
 800914c:	183b      	adds	r3, r7, r0
 800914e:	187a      	adds	r2, r7, r1
 8009150:	7852      	ldrb	r2, [r2, #1]
 8009152:	701a      	strb	r2, [r3, #0]
        uint8_t nhrs = sTime.Hours;
 8009154:	2565      	movs	r5, #101	@ 0x65
 8009156:	197b      	adds	r3, r7, r5
 8009158:	187a      	adds	r2, r7, r1
 800915a:	7812      	ldrb	r2, [r2, #0]
 800915c:	701a      	strb	r2, [r3, #0]
        if (nsec >= 60)
 800915e:	193b      	adds	r3, r7, r4
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b3b      	cmp	r3, #59	@ 0x3b
 8009164:	d919      	bls.n	800919a <HAL_RTC_AlarmAEventCallback+0xae>
        {
            nsec = 0;
 8009166:	193b      	adds	r3, r7, r4
 8009168:	2200      	movs	r2, #0
 800916a:	701a      	strb	r2, [r3, #0]
            nmin++;
 800916c:	183b      	adds	r3, r7, r0
 800916e:	781a      	ldrb	r2, [r3, #0]
 8009170:	183b      	adds	r3, r7, r0
 8009172:	3201      	adds	r2, #1
 8009174:	701a      	strb	r2, [r3, #0]
            if (nmin >= 60)
 8009176:	183b      	adds	r3, r7, r0
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	2b3b      	cmp	r3, #59	@ 0x3b
 800917c:	d90d      	bls.n	800919a <HAL_RTC_AlarmAEventCallback+0xae>
            {
                nmin = 0;
 800917e:	183b      	adds	r3, r7, r0
 8009180:	2200      	movs	r2, #0
 8009182:	701a      	strb	r2, [r3, #0]
                nhrs = (nhrs + 1) % 24;
 8009184:	197b      	adds	r3, r7, r5
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	3301      	adds	r3, #1
 800918a:	2118      	movs	r1, #24
 800918c:	0018      	movs	r0, r3
 800918e:	f7f7 f951 	bl	8000434 <__aeabi_idivmod>
 8009192:	000b      	movs	r3, r1
 8009194:	001a      	movs	r2, r3
 8009196:	197b      	adds	r3, r7, r5
 8009198:	701a      	strb	r2, [r3, #0]
            }
        }

        sAlarm.AlarmTime.Hours = nhrs;
 800919a:	2108      	movs	r1, #8
 800919c:	187b      	adds	r3, r7, r1
 800919e:	2265      	movs	r2, #101	@ 0x65
 80091a0:	18ba      	adds	r2, r7, r2
 80091a2:	7812      	ldrb	r2, [r2, #0]
 80091a4:	701a      	strb	r2, [r3, #0]
        sAlarm.AlarmTime.Minutes = nmin;
 80091a6:	187b      	adds	r3, r7, r1
 80091a8:	2266      	movs	r2, #102	@ 0x66
 80091aa:	18ba      	adds	r2, r7, r2
 80091ac:	7812      	ldrb	r2, [r2, #0]
 80091ae:	705a      	strb	r2, [r3, #1]
        sAlarm.AlarmTime.Seconds = nsec;
 80091b0:	187b      	adds	r3, r7, r1
 80091b2:	2267      	movs	r2, #103	@ 0x67
 80091b4:	18ba      	adds	r2, r7, r2
 80091b6:	7812      	ldrb	r2, [r2, #0]
 80091b8:	709a      	strb	r2, [r3, #2]
        sAlarm.AlarmTime.SubSeconds = 0;
 80091ba:	0008      	movs	r0, r1
 80091bc:	183b      	adds	r3, r7, r0
 80091be:	2200      	movs	r2, #0
 80091c0:	605a      	str	r2, [r3, #4]
        sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80091c2:	183b      	adds	r3, r7, r0
 80091c4:	2200      	movs	r2, #0
 80091c6:	60da      	str	r2, [r3, #12]
        sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80091c8:	183b      	adds	r3, r7, r0
 80091ca:	2200      	movs	r2, #0
 80091cc:	611a      	str	r2, [r3, #16]
        sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 80091ce:	183b      	adds	r3, r7, r0
 80091d0:	2280      	movs	r2, #128	@ 0x80
 80091d2:	0612      	lsls	r2, r2, #24
 80091d4:	615a      	str	r2, [r3, #20]
        sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80091d6:	183b      	adds	r3, r7, r0
 80091d8:	2200      	movs	r2, #0
 80091da:	619a      	str	r2, [r3, #24]
        sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80091dc:	183b      	adds	r3, r7, r0
 80091de:	2200      	movs	r2, #0
 80091e0:	621a      	str	r2, [r3, #32]
        sAlarm.AlarmDateWeekDay = 1;
 80091e2:	183b      	adds	r3, r7, r0
 80091e4:	2224      	movs	r2, #36	@ 0x24
 80091e6:	2101      	movs	r1, #1
 80091e8:	5499      	strb	r1, [r3, r2]
        sAlarm.Alarm = RTC_ALARM_A;
 80091ea:	0001      	movs	r1, r0
 80091ec:	187b      	adds	r3, r7, r1
 80091ee:	2280      	movs	r2, #128	@ 0x80
 80091f0:	0052      	lsls	r2, r2, #1
 80091f2:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 80091f4:	1879      	adds	r1, r7, r1
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	0018      	movs	r0, r3
 80091fc:	f008 f9da 	bl	80115b4 <HAL_RTC_SetAlarm_IT>
            sAlarm.Alarm = RTC_ALARM_A;
            
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
        }
    }
 8009200:	e094      	b.n	800932c <HAL_RTC_AlarmAEventCallback+0x240>
        alarm_elapsed_sec++;
 8009202:	4b4d      	ldr	r3, [pc, #308]	@ (8009338 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	3301      	adds	r3, #1
 8009208:	b2da      	uxtb	r2, r3
 800920a:	4b4b      	ldr	r3, [pc, #300]	@ (8009338 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800920c:	701a      	strb	r2, [r3, #0]
        if (alarm_elapsed_sec >= alarm_duration_sec)
 800920e:	4b4a      	ldr	r3, [pc, #296]	@ (8009338 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8009210:	781a      	ldrb	r2, [r3, #0]
 8009212:	4b4b      	ldr	r3, [pc, #300]	@ (8009340 <HAL_RTC_AlarmAEventCallback+0x254>)
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	429a      	cmp	r2, r3
 8009218:	d310      	bcc.n	800923c <HAL_RTC_AlarmAEventCallback+0x150>
            alarm_active = 0;
 800921a:	4b46      	ldr	r3, [pc, #280]	@ (8009334 <HAL_RTC_AlarmAEventCallback+0x248>)
 800921c:	2200      	movs	r2, #0
 800921e:	701a      	strb	r2, [r3, #0]
            alarm_elapsed_sec = 0;
 8009220:	4b45      	ldr	r3, [pc, #276]	@ (8009338 <HAL_RTC_AlarmAEventCallback+0x24c>)
 8009222:	2200      	movs	r2, #0
 8009224:	701a      	strb	r2, [r3, #0]
            RTC_AlarmTrigger = 0;
 8009226:	4b45      	ldr	r3, [pc, #276]	@ (800933c <HAL_RTC_AlarmAEventCallback+0x250>)
 8009228:	2200      	movs	r2, #0
 800922a:	701a      	strb	r2, [r3, #0]
            HAL_RTC_DeactivateAlarm(hrtc_ptr, RTC_ALARM_A);
 800922c:	2380      	movs	r3, #128	@ 0x80
 800922e:	005a      	lsls	r2, r3, #1
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	0011      	movs	r1, r2
 8009234:	0018      	movs	r0, r3
 8009236:	f008 facd 	bl	80117d4 <HAL_RTC_DeactivateAlarm>
 800923a:	e077      	b.n	800932c <HAL_RTC_AlarmAEventCallback+0x240>
            RTC_TimeTypeDef sTime = {0};
 800923c:	2438      	movs	r4, #56	@ 0x38
 800923e:	193b      	adds	r3, r7, r4
 8009240:	0018      	movs	r0, r3
 8009242:	2314      	movs	r3, #20
 8009244:	001a      	movs	r2, r3
 8009246:	2100      	movs	r1, #0
 8009248:	f013 fd54 	bl	801ccf4 <memset>
            RTC_AlarmTypeDef sAlarm = {0};
 800924c:	2308      	movs	r3, #8
 800924e:	18fb      	adds	r3, r7, r3
 8009250:	0018      	movs	r0, r3
 8009252:	2330      	movs	r3, #48	@ 0x30
 8009254:	001a      	movs	r2, r3
 8009256:	2100      	movs	r1, #0
 8009258:	f013 fd4c 	bl	801ccf4 <memset>
            HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800925c:	1939      	adds	r1, r7, r4
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	0018      	movs	r0, r3
 8009264:	f008 f84e 	bl	8011304 <HAL_RTC_GetTime>
            uint8_t nsec = sTime.Seconds + 1;
 8009268:	0021      	movs	r1, r4
 800926a:	193b      	adds	r3, r7, r4
 800926c:	789a      	ldrb	r2, [r3, #2]
 800926e:	2464      	movs	r4, #100	@ 0x64
 8009270:	193b      	adds	r3, r7, r4
 8009272:	3201      	adds	r2, #1
 8009274:	701a      	strb	r2, [r3, #0]
            uint8_t nmin = sTime.Minutes;
 8009276:	2063      	movs	r0, #99	@ 0x63
 8009278:	183b      	adds	r3, r7, r0
 800927a:	187a      	adds	r2, r7, r1
 800927c:	7852      	ldrb	r2, [r2, #1]
 800927e:	701a      	strb	r2, [r3, #0]
            uint8_t nhrs = sTime.Hours;
 8009280:	2562      	movs	r5, #98	@ 0x62
 8009282:	197b      	adds	r3, r7, r5
 8009284:	187a      	adds	r2, r7, r1
 8009286:	7812      	ldrb	r2, [r2, #0]
 8009288:	701a      	strb	r2, [r3, #0]
            if (nsec >= 60)
 800928a:	193b      	adds	r3, r7, r4
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	2b3b      	cmp	r3, #59	@ 0x3b
 8009290:	d919      	bls.n	80092c6 <HAL_RTC_AlarmAEventCallback+0x1da>
                nsec = 0;
 8009292:	193b      	adds	r3, r7, r4
 8009294:	2200      	movs	r2, #0
 8009296:	701a      	strb	r2, [r3, #0]
                nmin++;
 8009298:	183b      	adds	r3, r7, r0
 800929a:	781a      	ldrb	r2, [r3, #0]
 800929c:	183b      	adds	r3, r7, r0
 800929e:	3201      	adds	r2, #1
 80092a0:	701a      	strb	r2, [r3, #0]
                if (nmin >= 60)
 80092a2:	183b      	adds	r3, r7, r0
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b3b      	cmp	r3, #59	@ 0x3b
 80092a8:	d90d      	bls.n	80092c6 <HAL_RTC_AlarmAEventCallback+0x1da>
                    nmin = 0;
 80092aa:	183b      	adds	r3, r7, r0
 80092ac:	2200      	movs	r2, #0
 80092ae:	701a      	strb	r2, [r3, #0]
                    nhrs = (nhrs + 1) % 24;
 80092b0:	197b      	adds	r3, r7, r5
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	3301      	adds	r3, #1
 80092b6:	2118      	movs	r1, #24
 80092b8:	0018      	movs	r0, r3
 80092ba:	f7f7 f8bb 	bl	8000434 <__aeabi_idivmod>
 80092be:	000b      	movs	r3, r1
 80092c0:	001a      	movs	r2, r3
 80092c2:	197b      	adds	r3, r7, r5
 80092c4:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Hours = nhrs;
 80092c6:	2108      	movs	r1, #8
 80092c8:	187b      	adds	r3, r7, r1
 80092ca:	2262      	movs	r2, #98	@ 0x62
 80092cc:	18ba      	adds	r2, r7, r2
 80092ce:	7812      	ldrb	r2, [r2, #0]
 80092d0:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Minutes = nmin;
 80092d2:	187b      	adds	r3, r7, r1
 80092d4:	2263      	movs	r2, #99	@ 0x63
 80092d6:	18ba      	adds	r2, r7, r2
 80092d8:	7812      	ldrb	r2, [r2, #0]
 80092da:	705a      	strb	r2, [r3, #1]
            sAlarm.AlarmTime.Seconds = nsec;
 80092dc:	187b      	adds	r3, r7, r1
 80092de:	2264      	movs	r2, #100	@ 0x64
 80092e0:	18ba      	adds	r2, r7, r2
 80092e2:	7812      	ldrb	r2, [r2, #0]
 80092e4:	709a      	strb	r2, [r3, #2]
            sAlarm.AlarmTime.SubSeconds = 0;
 80092e6:	0008      	movs	r0, r1
 80092e8:	183b      	adds	r3, r7, r0
 80092ea:	2200      	movs	r2, #0
 80092ec:	605a      	str	r2, [r3, #4]
            sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80092ee:	183b      	adds	r3, r7, r0
 80092f0:	2200      	movs	r2, #0
 80092f2:	60da      	str	r2, [r3, #12]
            sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80092f4:	183b      	adds	r3, r7, r0
 80092f6:	2200      	movs	r2, #0
 80092f8:	611a      	str	r2, [r3, #16]
            sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 80092fa:	183b      	adds	r3, r7, r0
 80092fc:	2280      	movs	r2, #128	@ 0x80
 80092fe:	0612      	lsls	r2, r2, #24
 8009300:	615a      	str	r2, [r3, #20]
            sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8009302:	183b      	adds	r3, r7, r0
 8009304:	2200      	movs	r2, #0
 8009306:	619a      	str	r2, [r3, #24]
            sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8009308:	183b      	adds	r3, r7, r0
 800930a:	2200      	movs	r2, #0
 800930c:	621a      	str	r2, [r3, #32]
            sAlarm.AlarmDateWeekDay = 1;
 800930e:	183b      	adds	r3, r7, r0
 8009310:	2224      	movs	r2, #36	@ 0x24
 8009312:	2101      	movs	r1, #1
 8009314:	5499      	strb	r1, [r3, r2]
            sAlarm.Alarm = RTC_ALARM_A;
 8009316:	0001      	movs	r1, r0
 8009318:	187b      	adds	r3, r7, r1
 800931a:	2280      	movs	r2, #128	@ 0x80
 800931c:	0052      	lsls	r2, r2, #1
 800931e:	62da      	str	r2, [r3, #44]	@ 0x2c
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 8009320:	1879      	adds	r1, r7, r1
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	0018      	movs	r0, r3
 8009328:	f008 f944 	bl	80115b4 <HAL_RTC_SetAlarm_IT>
 800932c:	46c0      	nop			@ (mov r8, r8)
 800932e:	46bd      	mov	sp, r7
 8009330:	b01a      	add	sp, #104	@ 0x68
 8009332:	bdb0      	pop	{r4, r5, r7, pc}
 8009334:	200020a2 	.word	0x200020a2
 8009338:	200020a1 	.word	0x200020a1
 800933c:	200020a3 	.word	0x200020a3
 8009340:	200020a0 	.word	0x200020a0

08009344 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800934a:	1dfb      	adds	r3, r7, #7
 800934c:	2200      	movs	r2, #0
 800934e:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009350:	2003      	movs	r0, #3
 8009352:	f000 f80f 	bl	8009374 <HAL_InitTick>
 8009356:	1e03      	subs	r3, r0, #0
 8009358:	d003      	beq.n	8009362 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800935a:	1dfb      	adds	r3, r7, #7
 800935c:	2201      	movs	r2, #1
 800935e:	701a      	strb	r2, [r3, #0]
 8009360:	e001      	b.n	8009366 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009362:	f7fb fa53 	bl	800480c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009366:	1dfb      	adds	r3, r7, #7
 8009368:	781b      	ldrb	r3, [r3, #0]
}
 800936a:	0018      	movs	r0, r3
 800936c:	46bd      	mov	sp, r7
 800936e:	b002      	add	sp, #8
 8009370:	bd80      	pop	{r7, pc}
	...

08009374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009374:	b590      	push	{r4, r7, lr}
 8009376:	b085      	sub	sp, #20
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800937c:	230f      	movs	r3, #15
 800937e:	18fb      	adds	r3, r7, r3
 8009380:	2200      	movs	r2, #0
 8009382:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 8009384:	4b1d      	ldr	r3, [pc, #116]	@ (80093fc <HAL_InitTick+0x88>)
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d02b      	beq.n	80093e4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800938c:	4b1c      	ldr	r3, [pc, #112]	@ (8009400 <HAL_InitTick+0x8c>)
 800938e:	681c      	ldr	r4, [r3, #0]
 8009390:	4b1a      	ldr	r3, [pc, #104]	@ (80093fc <HAL_InitTick+0x88>)
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	0019      	movs	r1, r3
 8009396:	23fa      	movs	r3, #250	@ 0xfa
 8009398:	0098      	lsls	r0, r3, #2
 800939a:	f7f6 fedb 	bl	8000154 <__udivsi3>
 800939e:	0003      	movs	r3, r0
 80093a0:	0019      	movs	r1, r3
 80093a2:	0020      	movs	r0, r4
 80093a4:	f7f6 fed6 	bl	8000154 <__udivsi3>
 80093a8:	0003      	movs	r3, r0
 80093aa:	0018      	movs	r0, r3
 80093ac:	f001 fe01 	bl	800afb2 <HAL_SYSTICK_Config>
 80093b0:	1e03      	subs	r3, r0, #0
 80093b2:	d112      	bne.n	80093da <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b03      	cmp	r3, #3
 80093b8:	d80a      	bhi.n	80093d0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80093ba:	6879      	ldr	r1, [r7, #4]
 80093bc:	2301      	movs	r3, #1
 80093be:	425b      	negs	r3, r3
 80093c0:	2200      	movs	r2, #0
 80093c2:	0018      	movs	r0, r3
 80093c4:	f001 fdc0 	bl	800af48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80093c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009404 <HAL_InitTick+0x90>)
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	601a      	str	r2, [r3, #0]
 80093ce:	e00d      	b.n	80093ec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80093d0:	230f      	movs	r3, #15
 80093d2:	18fb      	adds	r3, r7, r3
 80093d4:	2201      	movs	r2, #1
 80093d6:	701a      	strb	r2, [r3, #0]
 80093d8:	e008      	b.n	80093ec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80093da:	230f      	movs	r3, #15
 80093dc:	18fb      	adds	r3, r7, r3
 80093de:	2201      	movs	r2, #1
 80093e0:	701a      	strb	r2, [r3, #0]
 80093e2:	e003      	b.n	80093ec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80093e4:	230f      	movs	r3, #15
 80093e6:	18fb      	adds	r3, r7, r3
 80093e8:	2201      	movs	r2, #1
 80093ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80093ec:	230f      	movs	r3, #15
 80093ee:	18fb      	adds	r3, r7, r3
 80093f0:	781b      	ldrb	r3, [r3, #0]
}
 80093f2:	0018      	movs	r0, r3
 80093f4:	46bd      	mov	sp, r7
 80093f6:	b005      	add	sp, #20
 80093f8:	bd90      	pop	{r4, r7, pc}
 80093fa:	46c0      	nop			@ (mov r8, r8)
 80093fc:	20000014 	.word	0x20000014
 8009400:	20000000 	.word	0x20000000
 8009404:	20000010 	.word	0x20000010

08009408 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800940c:	4b05      	ldr	r3, [pc, #20]	@ (8009424 <HAL_IncTick+0x1c>)
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	001a      	movs	r2, r3
 8009412:	4b05      	ldr	r3, [pc, #20]	@ (8009428 <HAL_IncTick+0x20>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	18d2      	adds	r2, r2, r3
 8009418:	4b03      	ldr	r3, [pc, #12]	@ (8009428 <HAL_IncTick+0x20>)
 800941a:	601a      	str	r2, [r3, #0]
}
 800941c:	46c0      	nop			@ (mov r8, r8)
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	46c0      	nop			@ (mov r8, r8)
 8009424:	20000014 	.word	0x20000014
 8009428:	200020a8 	.word	0x200020a8

0800942c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	af00      	add	r7, sp, #0
  return uwTick;
 8009430:	4b02      	ldr	r3, [pc, #8]	@ (800943c <HAL_GetTick+0x10>)
 8009432:	681b      	ldr	r3, [r3, #0]
}
 8009434:	0018      	movs	r0, r3
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	46c0      	nop			@ (mov r8, r8)
 800943c:	200020a8 	.word	0x200020a8

08009440 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009448:	f7ff fff0 	bl	800942c <HAL_GetTick>
 800944c:	0003      	movs	r3, r0
 800944e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	3301      	adds	r3, #1
 8009458:	d005      	beq.n	8009466 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800945a:	4b0a      	ldr	r3, [pc, #40]	@ (8009484 <HAL_Delay+0x44>)
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	001a      	movs	r2, r3
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	189b      	adds	r3, r3, r2
 8009464:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009466:	46c0      	nop			@ (mov r8, r8)
 8009468:	f7ff ffe0 	bl	800942c <HAL_GetTick>
 800946c:	0002      	movs	r2, r0
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	1ad3      	subs	r3, r2, r3
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	429a      	cmp	r2, r3
 8009476:	d8f7      	bhi.n	8009468 <HAL_Delay+0x28>
  {
  }
}
 8009478:	46c0      	nop			@ (mov r8, r8)
 800947a:	46c0      	nop			@ (mov r8, r8)
 800947c:	46bd      	mov	sp, r7
 800947e:	b004      	add	sp, #16
 8009480:	bd80      	pop	{r7, pc}
 8009482:	46c0      	nop			@ (mov r8, r8)
 8009484:	20000014 	.word	0x20000014

08009488 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a05      	ldr	r2, [pc, #20]	@ (80094ac <LL_ADC_SetCommonPathInternalCh+0x24>)
 8009498:	401a      	ands	r2, r3
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	431a      	orrs	r2, r3
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	601a      	str	r2, [r3, #0]
}
 80094a2:	46c0      	nop			@ (mov r8, r8)
 80094a4:	46bd      	mov	sp, r7
 80094a6:	b002      	add	sp, #8
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	46c0      	nop			@ (mov r8, r8)
 80094ac:	fe3fffff 	.word	0xfe3fffff

080094b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b082      	sub	sp, #8
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	23e0      	movs	r3, #224	@ 0xe0
 80094be:	045b      	lsls	r3, r3, #17
 80094c0:	4013      	ands	r3, r2
}
 80094c2:	0018      	movs	r0, r3
 80094c4:	46bd      	mov	sp, r7
 80094c6:	b002      	add	sp, #8
 80094c8:	bd80      	pop	{r7, pc}

080094ca <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	60f8      	str	r0, [r7, #12]
 80094d2:	60b9      	str	r1, [r7, #8]
 80094d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	695b      	ldr	r3, [r3, #20]
 80094da:	68ba      	ldr	r2, [r7, #8]
 80094dc:	2104      	movs	r1, #4
 80094de:	400a      	ands	r2, r1
 80094e0:	2107      	movs	r1, #7
 80094e2:	4091      	lsls	r1, r2
 80094e4:	000a      	movs	r2, r1
 80094e6:	43d2      	mvns	r2, r2
 80094e8:	401a      	ands	r2, r3
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	2104      	movs	r1, #4
 80094ee:	400b      	ands	r3, r1
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	4099      	lsls	r1, r3
 80094f4:	000b      	movs	r3, r1
 80094f6:	431a      	orrs	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80094fc:	46c0      	nop			@ (mov r8, r8)
 80094fe:	46bd      	mov	sp, r7
 8009500:	b004      	add	sp, #16
 8009502:	bd80      	pop	{r7, pc}

08009504 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	683a      	ldr	r2, [r7, #0]
 8009514:	2104      	movs	r1, #4
 8009516:	400a      	ands	r2, r1
 8009518:	2107      	movs	r1, #7
 800951a:	4091      	lsls	r1, r2
 800951c:	000a      	movs	r2, r1
 800951e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	2104      	movs	r1, #4
 8009524:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8009526:	40da      	lsrs	r2, r3
 8009528:	0013      	movs	r3, r2
}
 800952a:	0018      	movs	r0, r3
 800952c:	46bd      	mov	sp, r7
 800952e:	b002      	add	sp, #8
 8009530:	bd80      	pop	{r7, pc}

08009532 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b082      	sub	sp, #8
 8009536:	af00      	add	r7, sp, #0
 8009538:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68da      	ldr	r2, [r3, #12]
 800953e:	23c0      	movs	r3, #192	@ 0xc0
 8009540:	011b      	lsls	r3, r3, #4
 8009542:	4013      	ands	r3, r2
 8009544:	d101      	bne.n	800954a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009546:	2301      	movs	r3, #1
 8009548:	e000      	b.n	800954c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800954a:	2300      	movs	r3, #0
}
 800954c:	0018      	movs	r0, r3
 800954e:	46bd      	mov	sp, r7
 8009550:	b002      	add	sp, #8
 8009552:	bd80      	pop	{r7, pc}

08009554 <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	211f      	movs	r1, #31
 8009568:	400a      	ands	r2, r1
 800956a:	210f      	movs	r1, #15
 800956c:	4091      	lsls	r1, r2
 800956e:	000a      	movs	r2, r1
 8009570:	43d2      	mvns	r2, r2
 8009572:	401a      	ands	r2, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	0e9b      	lsrs	r3, r3, #26
 8009578:	210f      	movs	r1, #15
 800957a:	4019      	ands	r1, r3
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	201f      	movs	r0, #31
 8009580:	4003      	ands	r3, r0
 8009582:	4099      	lsls	r1, r3
 8009584:	000b      	movs	r3, r1
 8009586:	431a      	orrs	r2, r3
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800958c:	46c0      	nop			@ (mov r8, r8)
 800958e:	46bd      	mov	sp, r7
 8009590:	b004      	add	sp, #16
 8009592:	bd80      	pop	{r7, pc}

08009594 <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	025b      	lsls	r3, r3, #9
 80095a6:	0a5b      	lsrs	r3, r3, #9
 80095a8:	431a      	orrs	r2, r3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80095ae:	46c0      	nop			@ (mov r8, r8)
 80095b0:	46bd      	mov	sp, r7
 80095b2:	b002      	add	sp, #8
 80095b4:	bd80      	pop	{r7, pc}

080095b6 <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80095b6:	b580      	push	{r7, lr}
 80095b8:	b082      	sub	sp, #8
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]
 80095be:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c4:	683a      	ldr	r2, [r7, #0]
 80095c6:	0252      	lsls	r2, r2, #9
 80095c8:	0a52      	lsrs	r2, r2, #9
 80095ca:	43d2      	mvns	r2, r2
 80095cc:	401a      	ands	r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80095d2:	46c0      	nop			@ (mov r8, r8)
 80095d4:	46bd      	mov	sp, r7
 80095d6:	b002      	add	sp, #8
 80095d8:	bd80      	pop	{r7, pc}

080095da <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b082      	sub	sp, #8
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	2203      	movs	r2, #3
 80095e8:	4013      	ands	r3, r2
}
 80095ea:	0018      	movs	r0, r3
 80095ec:	46bd      	mov	sp, r7
 80095ee:	b002      	add	sp, #8
 80095f0:	bd80      	pop	{r7, pc}
	...

080095f4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	60f8      	str	r0, [r7, #12]
 80095fc:	60b9      	str	r1, [r7, #8]
 80095fe:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	695b      	ldr	r3, [r3, #20]
 8009604:	68ba      	ldr	r2, [r7, #8]
 8009606:	0212      	lsls	r2, r2, #8
 8009608:	43d2      	mvns	r2, r2
 800960a:	401a      	ands	r2, r3
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	021b      	lsls	r3, r3, #8
 8009610:	6879      	ldr	r1, [r7, #4]
 8009612:	400b      	ands	r3, r1
 8009614:	4904      	ldr	r1, [pc, #16]	@ (8009628 <LL_ADC_SetChannelSamplingTime+0x34>)
 8009616:	400b      	ands	r3, r1
 8009618:	431a      	orrs	r2, r3
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800961e:	46c0      	nop			@ (mov r8, r8)
 8009620:	46bd      	mov	sp, r7
 8009622:	b004      	add	sp, #16
 8009624:	bd80      	pop	{r7, pc}
 8009626:	46c0      	nop			@ (mov r8, r8)
 8009628:	7fffff00 	.word	0x7fffff00

0800962c <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  *         @arg @ref LL_ADC_AWD_CH_DACCH1_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	4a11      	ldr	r2, [pc, #68]	@ (8009680 <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d103      	bne.n	8009648 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	330c      	adds	r3, #12
 8009644:	617b      	str	r3, [r7, #20]
 8009646:	e009      	b.n	800965c <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	33a0      	adds	r3, #160	@ 0xa0
 800964c:	0019      	movs	r1, r3
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	0d5b      	lsrs	r3, r3, #21
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	2204      	movs	r2, #4
 8009656:	4013      	ands	r3, r2
 8009658:	18cb      	adds	r3, r1, r3
 800965a:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68ba      	ldr	r2, [r7, #8]
 8009662:	4908      	ldr	r1, [pc, #32]	@ (8009684 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 8009664:	400a      	ands	r2, r1
 8009666:	43d2      	mvns	r2, r2
 8009668:	401a      	ands	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	68b9      	ldr	r1, [r7, #8]
 800966e:	400b      	ands	r3, r1
 8009670:	431a      	orrs	r2, r3
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8009676:	46c0      	nop			@ (mov r8, r8)
 8009678:	46bd      	mov	sp, r7
 800967a:	b006      	add	sp, #24
 800967c:	bd80      	pop	{r7, pc}
 800967e:	46c0      	nop			@ (mov r8, r8)
 8009680:	7cc00000 	.word	0x7cc00000
 8009684:	7cc7ffff 	.word	0x7cc7ffff

08009688 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	3320      	adds	r3, #32
 800969a:	0018      	movs	r0, r3
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	0d1b      	lsrs	r3, r3, #20
 80096a0:	2203      	movs	r2, #3
 80096a2:	401a      	ands	r2, r3
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	0d5b      	lsrs	r3, r3, #21
 80096a8:	2101      	movs	r1, #1
 80096aa:	400b      	ands	r3, r1
 80096ac:	18d3      	adds	r3, r2, r3
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	18c3      	adds	r3, r0, r3
 80096b2:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a06      	ldr	r2, [pc, #24]	@ (80096d4 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 80096ba:	401a      	ands	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	0419      	lsls	r1, r3, #16
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	430b      	orrs	r3, r1
 80096c4:	431a      	orrs	r2, r3
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 80096ca:	46c0      	nop			@ (mov r8, r8)
 80096cc:	46bd      	mov	sp, r7
 80096ce:	b006      	add	sp, #24
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	46c0      	nop			@ (mov r8, r8)
 80096d4:	f000f000 	.word	0xf000f000

080096d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	4a05      	ldr	r2, [pc, #20]	@ (80096fc <LL_ADC_EnableInternalRegulator+0x24>)
 80096e6:	4013      	ands	r3, r2
 80096e8:	2280      	movs	r2, #128	@ 0x80
 80096ea:	0552      	lsls	r2, r2, #21
 80096ec:	431a      	orrs	r2, r3
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80096f2:	46c0      	nop			@ (mov r8, r8)
 80096f4:	46bd      	mov	sp, r7
 80096f6:	b002      	add	sp, #8
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	46c0      	nop			@ (mov r8, r8)
 80096fc:	6fffffe8 	.word	0x6fffffe8

08009700 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b082      	sub	sp, #8
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	689a      	ldr	r2, [r3, #8]
 800970c:	2380      	movs	r3, #128	@ 0x80
 800970e:	055b      	lsls	r3, r3, #21
 8009710:	401a      	ands	r2, r3
 8009712:	2380      	movs	r3, #128	@ 0x80
 8009714:	055b      	lsls	r3, r3, #21
 8009716:	429a      	cmp	r2, r3
 8009718:	d101      	bne.n	800971e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800971a:	2301      	movs	r3, #1
 800971c:	e000      	b.n	8009720 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800971e:	2300      	movs	r3, #0
}
 8009720:	0018      	movs	r0, r3
 8009722:	46bd      	mov	sp, r7
 8009724:	b002      	add	sp, #8
 8009726:	bd80      	pop	{r7, pc}

08009728 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	4a04      	ldr	r2, [pc, #16]	@ (8009748 <LL_ADC_Enable+0x20>)
 8009736:	4013      	ands	r3, r2
 8009738:	2201      	movs	r2, #1
 800973a:	431a      	orrs	r2, r3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009740:	46c0      	nop			@ (mov r8, r8)
 8009742:	46bd      	mov	sp, r7
 8009744:	b002      	add	sp, #8
 8009746:	bd80      	pop	{r7, pc}
 8009748:	7fffffe8 	.word	0x7fffffe8

0800974c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	4a04      	ldr	r2, [pc, #16]	@ (800976c <LL_ADC_Disable+0x20>)
 800975a:	4013      	ands	r3, r2
 800975c:	2202      	movs	r2, #2
 800975e:	431a      	orrs	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009764:	46c0      	nop			@ (mov r8, r8)
 8009766:	46bd      	mov	sp, r7
 8009768:	b002      	add	sp, #8
 800976a:	bd80      	pop	{r7, pc}
 800976c:	7fffffe8 	.word	0x7fffffe8

08009770 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	2201      	movs	r2, #1
 800977e:	4013      	ands	r3, r2
 8009780:	2b01      	cmp	r3, #1
 8009782:	d101      	bne.n	8009788 <LL_ADC_IsEnabled+0x18>
 8009784:	2301      	movs	r3, #1
 8009786:	e000      	b.n	800978a <LL_ADC_IsEnabled+0x1a>
 8009788:	2300      	movs	r3, #0
}
 800978a:	0018      	movs	r0, r3
 800978c:	46bd      	mov	sp, r7
 800978e:	b002      	add	sp, #8
 8009790:	bd80      	pop	{r7, pc}

08009792 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b082      	sub	sp, #8
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	689b      	ldr	r3, [r3, #8]
 800979e:	2202      	movs	r2, #2
 80097a0:	4013      	ands	r3, r2
 80097a2:	2b02      	cmp	r3, #2
 80097a4:	d101      	bne.n	80097aa <LL_ADC_IsDisableOngoing+0x18>
 80097a6:	2301      	movs	r3, #1
 80097a8:	e000      	b.n	80097ac <LL_ADC_IsDisableOngoing+0x1a>
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	0018      	movs	r0, r3
 80097ae:	46bd      	mov	sp, r7
 80097b0:	b002      	add	sp, #8
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b082      	sub	sp, #8
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	4a04      	ldr	r2, [pc, #16]	@ (80097d4 <LL_ADC_REG_StartConversion+0x20>)
 80097c2:	4013      	ands	r3, r2
 80097c4:	2204      	movs	r2, #4
 80097c6:	431a      	orrs	r2, r3
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80097cc:	46c0      	nop			@ (mov r8, r8)
 80097ce:	46bd      	mov	sp, r7
 80097d0:	b002      	add	sp, #8
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	7fffffe8 	.word	0x7fffffe8

080097d8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	4a04      	ldr	r2, [pc, #16]	@ (80097f8 <LL_ADC_REG_StopConversion+0x20>)
 80097e6:	4013      	ands	r3, r2
 80097e8:	2210      	movs	r2, #16
 80097ea:	431a      	orrs	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80097f0:	46c0      	nop			@ (mov r8, r8)
 80097f2:	46bd      	mov	sp, r7
 80097f4:	b002      	add	sp, #8
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	7fffffe8 	.word	0x7fffffe8

080097fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	2204      	movs	r2, #4
 800980a:	4013      	ands	r3, r2
 800980c:	2b04      	cmp	r3, #4
 800980e:	d101      	bne.n	8009814 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009810:	2301      	movs	r3, #1
 8009812:	e000      	b.n	8009816 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009814:	2300      	movs	r3, #0
}
 8009816:	0018      	movs	r0, r3
 8009818:	46bd      	mov	sp, r7
 800981a:	b002      	add	sp, #8
 800981c:	bd80      	pop	{r7, pc}

0800981e <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b082      	sub	sp, #8
 8009822:	af00      	add	r7, sp, #0
 8009824:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2280      	movs	r2, #128	@ 0x80
 800982a:	601a      	str	r2, [r3, #0]
}
 800982c:	46c0      	nop			@ (mov r8, r8)
 800982e:	46bd      	mov	sp, r7
 8009830:	b002      	add	sp, #8
 8009832:	bd80      	pop	{r7, pc}

08009834 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b082      	sub	sp, #8
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2280      	movs	r2, #128	@ 0x80
 8009840:	0052      	lsls	r2, r2, #1
 8009842:	601a      	str	r2, [r3, #0]
}
 8009844:	46c0      	nop			@ (mov r8, r8)
 8009846:	46bd      	mov	sp, r7
 8009848:	b002      	add	sp, #8
 800984a:	bd80      	pop	{r7, pc}

0800984c <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b082      	sub	sp, #8
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2280      	movs	r2, #128	@ 0x80
 8009858:	0092      	lsls	r2, r2, #2
 800985a:	601a      	str	r2, [r3, #0]
}
 800985c:	46c0      	nop			@ (mov r8, r8)
 800985e:	46bd      	mov	sp, r7
 8009860:	b002      	add	sp, #8
 8009862:	bd80      	pop	{r7, pc}

08009864 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b082      	sub	sp, #8
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	2280      	movs	r2, #128	@ 0x80
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	605a      	str	r2, [r3, #4]
}
 8009878:	46c0      	nop			@ (mov r8, r8)
 800987a:	46bd      	mov	sp, r7
 800987c:	b002      	add	sp, #8
 800987e:	bd80      	pop	{r7, pc}

08009880 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	2280      	movs	r2, #128	@ 0x80
 800988e:	0052      	lsls	r2, r2, #1
 8009890:	431a      	orrs	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	605a      	str	r2, [r3, #4]
}
 8009896:	46c0      	nop			@ (mov r8, r8)
 8009898:	46bd      	mov	sp, r7
 800989a:	b002      	add	sp, #8
 800989c:	bd80      	pop	{r7, pc}

0800989e <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800989e:	b580      	push	{r7, lr}
 80098a0:	b082      	sub	sp, #8
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	2280      	movs	r2, #128	@ 0x80
 80098ac:	0092      	lsls	r2, r2, #2
 80098ae:	431a      	orrs	r2, r3
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	605a      	str	r2, [r3, #4]
}
 80098b4:	46c0      	nop			@ (mov r8, r8)
 80098b6:	46bd      	mov	sp, r7
 80098b8:	b002      	add	sp, #8
 80098ba:	bd80      	pop	{r7, pc}

080098bc <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	2280      	movs	r2, #128	@ 0x80
 80098ca:	4393      	bics	r3, r2
 80098cc:	001a      	movs	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	605a      	str	r2, [r3, #4]
}
 80098d2:	46c0      	nop			@ (mov r8, r8)
 80098d4:	46bd      	mov	sp, r7
 80098d6:	b002      	add	sp, #8
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	4a03      	ldr	r2, [pc, #12]	@ (80098f8 <LL_ADC_DisableIT_AWD2+0x1c>)
 80098ea:	401a      	ands	r2, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	605a      	str	r2, [r3, #4]
}
 80098f0:	46c0      	nop			@ (mov r8, r8)
 80098f2:	46bd      	mov	sp, r7
 80098f4:	b002      	add	sp, #8
 80098f6:	bd80      	pop	{r7, pc}
 80098f8:	fffffeff 	.word	0xfffffeff

080098fc <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b082      	sub	sp, #8
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	4a03      	ldr	r2, [pc, #12]	@ (8009918 <LL_ADC_DisableIT_AWD3+0x1c>)
 800990a:	401a      	ands	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	605a      	str	r2, [r3, #4]
}
 8009910:	46c0      	nop			@ (mov r8, r8)
 8009912:	46bd      	mov	sp, r7
 8009914:	b002      	add	sp, #8
 8009916:	bd80      	pop	{r7, pc}
 8009918:	fffffdff 	.word	0xfffffdff

0800991c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b088      	sub	sp, #32
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009924:	231f      	movs	r3, #31
 8009926:	18fb      	adds	r3, r7, r3
 8009928:	2200      	movs	r2, #0
 800992a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800992c:	2300      	movs	r3, #0
 800992e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8009930:	2300      	movs	r3, #0
 8009932:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8009934:	2300      	movs	r3, #0
 8009936:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e17f      	b.n	8009c42 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009946:	2b00      	cmp	r3, #0
 8009948:	d10a      	bne.n	8009960 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	0018      	movs	r0, r3
 800994e:	f7fa ff81 	bl	8004854 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2254      	movs	r2, #84	@ 0x54
 800995c:	2100      	movs	r1, #0
 800995e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	0018      	movs	r0, r3
 8009966:	f7ff fecb 	bl	8009700 <LL_ADC_IsInternalRegulatorEnabled>
 800996a:	1e03      	subs	r3, r0, #0
 800996c:	d115      	bne.n	800999a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	0018      	movs	r0, r3
 8009974:	f7ff feb0 	bl	80096d8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009978:	4bb4      	ldr	r3, [pc, #720]	@ (8009c4c <HAL_ADC_Init+0x330>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	49b4      	ldr	r1, [pc, #720]	@ (8009c50 <HAL_ADC_Init+0x334>)
 800997e:	0018      	movs	r0, r3
 8009980:	f7f6 fbe8 	bl	8000154 <__udivsi3>
 8009984:	0003      	movs	r3, r0
 8009986:	3301      	adds	r3, #1
 8009988:	005b      	lsls	r3, r3, #1
 800998a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800998c:	e002      	b.n	8009994 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	3b01      	subs	r3, #1
 8009992:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1f9      	bne.n	800998e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	0018      	movs	r0, r3
 80099a0:	f7ff feae 	bl	8009700 <LL_ADC_IsInternalRegulatorEnabled>
 80099a4:	1e03      	subs	r3, r0, #0
 80099a6:	d10f      	bne.n	80099c8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ac:	2210      	movs	r2, #16
 80099ae:	431a      	orrs	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099b8:	2201      	movs	r2, #1
 80099ba:	431a      	orrs	r2, r3
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80099c0:	231f      	movs	r3, #31
 80099c2:	18fb      	adds	r3, r7, r3
 80099c4:	2201      	movs	r2, #1
 80099c6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	0018      	movs	r0, r3
 80099ce:	f7ff ff15 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 80099d2:	0003      	movs	r3, r0
 80099d4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099da:	2210      	movs	r2, #16
 80099dc:	4013      	ands	r3, r2
 80099de:	d000      	beq.n	80099e2 <HAL_ADC_Init+0xc6>
 80099e0:	e122      	b.n	8009c28 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d000      	beq.n	80099ea <HAL_ADC_Init+0xce>
 80099e8:	e11e      	b.n	8009c28 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ee:	4a99      	ldr	r2, [pc, #612]	@ (8009c54 <HAL_ADC_Init+0x338>)
 80099f0:	4013      	ands	r3, r2
 80099f2:	2202      	movs	r2, #2
 80099f4:	431a      	orrs	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	0018      	movs	r0, r3
 8009a00:	f7ff feb6 	bl	8009770 <LL_ADC_IsEnabled>
 8009a04:	1e03      	subs	r3, r0, #0
 8009a06:	d000      	beq.n	8009a0a <HAL_ADC_Init+0xee>
 8009a08:	e0ad      	b.n	8009b66 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	7e1b      	ldrb	r3, [r3, #24]
 8009a12:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009a14:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	7e5b      	ldrb	r3, [r3, #25]
 8009a1a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8009a1c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	7e9b      	ldrb	r3, [r3, #26]
 8009a22:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8009a24:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d002      	beq.n	8009a34 <HAL_ADC_Init+0x118>
 8009a2e:	2380      	movs	r3, #128	@ 0x80
 8009a30:	015b      	lsls	r3, r3, #5
 8009a32:	e000      	b.n	8009a36 <HAL_ADC_Init+0x11a>
 8009a34:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8009a36:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8009a3c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	da04      	bge.n	8009a50 <HAL_ADC_Init+0x134>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	691b      	ldr	r3, [r3, #16]
 8009a4a:	005b      	lsls	r3, r3, #1
 8009a4c:	085b      	lsrs	r3, r3, #1
 8009a4e:	e001      	b.n	8009a54 <HAL_ADC_Init+0x138>
 8009a50:	2380      	movs	r3, #128	@ 0x80
 8009a52:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8009a54:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	212c      	movs	r1, #44	@ 0x2c
 8009a5a:	5c5b      	ldrb	r3, [r3, r1]
 8009a5c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8009a5e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8009a60:	69ba      	ldr	r2, [r7, #24]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2220      	movs	r2, #32
 8009a6a:	5c9b      	ldrb	r3, [r3, r2]
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d115      	bne.n	8009a9c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	7e9b      	ldrb	r3, [r3, #26]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d105      	bne.n	8009a84 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	2280      	movs	r2, #128	@ 0x80
 8009a7c:	0252      	lsls	r2, r2, #9
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	61bb      	str	r3, [r7, #24]
 8009a82:	e00b      	b.n	8009a9c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a88:	2220      	movs	r2, #32
 8009a8a:	431a      	orrs	r2, r3
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a94:	2201      	movs	r2, #1
 8009a96:	431a      	orrs	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00a      	beq.n	8009aba <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009aa8:	23e0      	movs	r3, #224	@ 0xe0
 8009aaa:	005b      	lsls	r3, r3, #1
 8009aac:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	69ba      	ldr	r2, [r7, #24]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	4a65      	ldr	r2, [pc, #404]	@ (8009c58 <HAL_ADC_Init+0x33c>)
 8009ac2:	4013      	ands	r3, r2
 8009ac4:	0019      	movs	r1, r3
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	69ba      	ldr	r2, [r7, #24]
 8009acc:	430a      	orrs	r2, r1
 8009ace:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	0f9b      	lsrs	r3, r3, #30
 8009ad6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009adc:	4313      	orrs	r3, r2
 8009ade:	697a      	ldr	r2, [r7, #20]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	223c      	movs	r2, #60	@ 0x3c
 8009ae8:	5c9b      	ldrb	r3, [r3, r2]
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d111      	bne.n	8009b12 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	0f9b      	lsrs	r3, r3, #30
 8009af4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8009afa:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8009b00:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8009b06:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	4a50      	ldr	r2, [pc, #320]	@ (8009c5c <HAL_ADC_Init+0x340>)
 8009b1a:	4013      	ands	r3, r2
 8009b1c:	0019      	movs	r1, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	697a      	ldr	r2, [r7, #20]
 8009b24:	430a      	orrs	r2, r1
 8009b26:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	23c0      	movs	r3, #192	@ 0xc0
 8009b2e:	061b      	lsls	r3, r3, #24
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d018      	beq.n	8009b66 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8009b38:	2380      	movs	r3, #128	@ 0x80
 8009b3a:	05db      	lsls	r3, r3, #23
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d012      	beq.n	8009b66 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8009b44:	2380      	movs	r3, #128	@ 0x80
 8009b46:	061b      	lsls	r3, r3, #24
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d00c      	beq.n	8009b66 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8009b4c:	4b44      	ldr	r3, [pc, #272]	@ (8009c60 <HAL_ADC_Init+0x344>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a44      	ldr	r2, [pc, #272]	@ (8009c64 <HAL_ADC_Init+0x348>)
 8009b52:	4013      	ands	r3, r2
 8009b54:	0019      	movs	r1, r3
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	685a      	ldr	r2, [r3, #4]
 8009b5a:	23f0      	movs	r3, #240	@ 0xf0
 8009b5c:	039b      	lsls	r3, r3, #14
 8009b5e:	401a      	ands	r2, r3
 8009b60:	4b3f      	ldr	r3, [pc, #252]	@ (8009c60 <HAL_ADC_Init+0x344>)
 8009b62:	430a      	orrs	r2, r1
 8009b64:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6818      	ldr	r0, [r3, #0]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b6e:	001a      	movs	r2, r3
 8009b70:	2100      	movs	r1, #0
 8009b72:	f7ff fcaa 	bl	80094ca <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6818      	ldr	r0, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b7e:	493a      	ldr	r1, [pc, #232]	@ (8009c68 <HAL_ADC_Init+0x34c>)
 8009b80:	001a      	movs	r2, r3
 8009b82:	f7ff fca2 	bl	80094ca <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	691b      	ldr	r3, [r3, #16]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d109      	bne.n	8009ba2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2110      	movs	r1, #16
 8009b9a:	4249      	negs	r1, r1
 8009b9c:	430a      	orrs	r2, r1
 8009b9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ba0:	e018      	b.n	8009bd4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	691a      	ldr	r2, [r3, #16]
 8009ba6:	2380      	movs	r3, #128	@ 0x80
 8009ba8:	039b      	lsls	r3, r3, #14
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d112      	bne.n	8009bd4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	69db      	ldr	r3, [r3, #28]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	221c      	movs	r2, #28
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	2210      	movs	r2, #16
 8009bc2:	4252      	negs	r2, r2
 8009bc4:	409a      	lsls	r2, r3
 8009bc6:	0011      	movs	r1, r2
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	430a      	orrs	r2, r1
 8009bd2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	2100      	movs	r1, #0
 8009bda:	0018      	movs	r0, r3
 8009bdc:	f7ff fc92 	bl	8009504 <LL_ADC_GetSamplingTimeCommonChannels>
 8009be0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d10b      	bne.n	8009c02 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bf4:	2203      	movs	r2, #3
 8009bf6:	4393      	bics	r3, r2
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	431a      	orrs	r2, r3
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009c00:	e01c      	b.n	8009c3c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c06:	2212      	movs	r2, #18
 8009c08:	4393      	bics	r3, r2
 8009c0a:	2210      	movs	r2, #16
 8009c0c:	431a      	orrs	r2, r3
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c16:	2201      	movs	r2, #1
 8009c18:	431a      	orrs	r2, r3
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8009c1e:	231f      	movs	r3, #31
 8009c20:	18fb      	adds	r3, r7, r3
 8009c22:	2201      	movs	r2, #1
 8009c24:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8009c26:	e009      	b.n	8009c3c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c2c:	2210      	movs	r2, #16
 8009c2e:	431a      	orrs	r2, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8009c34:	231f      	movs	r3, #31
 8009c36:	18fb      	adds	r3, r7, r3
 8009c38:	2201      	movs	r2, #1
 8009c3a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8009c3c:	231f      	movs	r3, #31
 8009c3e:	18fb      	adds	r3, r7, r3
 8009c40:	781b      	ldrb	r3, [r3, #0]
}
 8009c42:	0018      	movs	r0, r3
 8009c44:	46bd      	mov	sp, r7
 8009c46:	b008      	add	sp, #32
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	46c0      	nop			@ (mov r8, r8)
 8009c4c:	20000000 	.word	0x20000000
 8009c50:	00030d40 	.word	0x00030d40
 8009c54:	fffffefd 	.word	0xfffffefd
 8009c58:	ffde0201 	.word	0xffde0201
 8009c5c:	1ffffc02 	.word	0x1ffffc02
 8009c60:	40012708 	.word	0x40012708
 8009c64:	ffc3ffff 	.word	0xffc3ffff
 8009c68:	7fffff04 	.word	0x7fffff04

08009c6c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009c6c:	b5b0      	push	{r4, r5, r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	0018      	movs	r0, r3
 8009c7a:	f7ff fdbf 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 8009c7e:	1e03      	subs	r3, r0, #0
 8009c80:	d135      	bne.n	8009cee <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2254      	movs	r2, #84	@ 0x54
 8009c86:	5c9b      	ldrb	r3, [r3, r2]
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d101      	bne.n	8009c90 <HAL_ADC_Start+0x24>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	e035      	b.n	8009cfc <HAL_ADC_Start+0x90>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2254      	movs	r2, #84	@ 0x54
 8009c94:	2101      	movs	r1, #1
 8009c96:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009c98:	250f      	movs	r5, #15
 8009c9a:	197c      	adds	r4, r7, r5
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f000 fde8 	bl	800a874 <ADC_Enable>
 8009ca4:	0003      	movs	r3, r0
 8009ca6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009ca8:	197b      	adds	r3, r7, r5
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d119      	bne.n	8009ce4 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cb4:	4a13      	ldr	r2, [pc, #76]	@ (8009d04 <HAL_ADC_Start+0x98>)
 8009cb6:	4013      	ands	r3, r2
 8009cb8:	2280      	movs	r2, #128	@ 0x80
 8009cba:	0052      	lsls	r2, r2, #1
 8009cbc:	431a      	orrs	r2, r3
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	221c      	movs	r2, #28
 8009cce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2254      	movs	r2, #84	@ 0x54
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	0018      	movs	r0, r3
 8009cde:	f7ff fd69 	bl	80097b4 <LL_ADC_REG_StartConversion>
 8009ce2:	e008      	b.n	8009cf6 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2254      	movs	r2, #84	@ 0x54
 8009ce8:	2100      	movs	r1, #0
 8009cea:	5499      	strb	r1, [r3, r2]
 8009cec:	e003      	b.n	8009cf6 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009cee:	230f      	movs	r3, #15
 8009cf0:	18fb      	adds	r3, r7, r3
 8009cf2:	2202      	movs	r2, #2
 8009cf4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8009cf6:	230f      	movs	r3, #15
 8009cf8:	18fb      	adds	r3, r7, r3
 8009cfa:	781b      	ldrb	r3, [r3, #0]
}
 8009cfc:	0018      	movs	r0, r3
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	b004      	add	sp, #16
 8009d02:	bdb0      	pop	{r4, r5, r7, pc}
 8009d04:	fffff0fe 	.word	0xfffff0fe

08009d08 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8009d08:	b5b0      	push	{r4, r5, r7, lr}
 8009d0a:	b084      	sub	sp, #16
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2254      	movs	r2, #84	@ 0x54
 8009d14:	5c9b      	ldrb	r3, [r3, r2]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d101      	bne.n	8009d1e <HAL_ADC_Stop+0x16>
 8009d1a:	2302      	movs	r3, #2
 8009d1c:	e029      	b.n	8009d72 <HAL_ADC_Stop+0x6a>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2254      	movs	r2, #84	@ 0x54
 8009d22:	2101      	movs	r1, #1
 8009d24:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8009d26:	250f      	movs	r5, #15
 8009d28:	197c      	adds	r4, r7, r5
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	0018      	movs	r0, r3
 8009d2e:	f000 fd5f 	bl	800a7f0 <ADC_ConversionStop>
 8009d32:	0003      	movs	r3, r0
 8009d34:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009d36:	197b      	adds	r3, r7, r5
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d112      	bne.n	8009d64 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8009d3e:	197c      	adds	r4, r7, r5
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	0018      	movs	r0, r3
 8009d44:	f000 fe1c 	bl	800a980 <ADC_Disable>
 8009d48:	0003      	movs	r3, r0
 8009d4a:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009d4c:	197b      	adds	r3, r7, r5
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d107      	bne.n	8009d64 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d58:	4a08      	ldr	r2, [pc, #32]	@ (8009d7c <HAL_ADC_Stop+0x74>)
 8009d5a:	4013      	ands	r3, r2
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	431a      	orrs	r2, r3
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2254      	movs	r2, #84	@ 0x54
 8009d68:	2100      	movs	r1, #0
 8009d6a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8009d6c:	230f      	movs	r3, #15
 8009d6e:	18fb      	adds	r3, r7, r3
 8009d70:	781b      	ldrb	r3, [r3, #0]
}
 8009d72:	0018      	movs	r0, r3
 8009d74:	46bd      	mov	sp, r7
 8009d76:	b004      	add	sp, #16
 8009d78:	bdb0      	pop	{r4, r5, r7, pc}
 8009d7a:	46c0      	nop			@ (mov r8, r8)
 8009d7c:	fffffefe 	.word	0xfffffefe

08009d80 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	695b      	ldr	r3, [r3, #20]
 8009d8e:	2b08      	cmp	r3, #8
 8009d90:	d102      	bne.n	8009d98 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8009d92:	2308      	movs	r3, #8
 8009d94:	60fb      	str	r3, [r7, #12]
 8009d96:	e00f      	b.n	8009db8 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	4013      	ands	r3, r2
 8009da2:	d007      	beq.n	8009db4 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009da8:	2220      	movs	r2, #32
 8009daa:	431a      	orrs	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8009db0:	2301      	movs	r3, #1
 8009db2:	e072      	b.n	8009e9a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8009db4:	2304      	movs	r3, #4
 8009db6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8009db8:	f7ff fb38 	bl	800942c <HAL_GetTick>
 8009dbc:	0003      	movs	r3, r0
 8009dbe:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8009dc0:	e01f      	b.n	8009e02 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	d01c      	beq.n	8009e02 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8009dc8:	f7ff fb30 	bl	800942c <HAL_GetTick>
 8009dcc:	0002      	movs	r2, r0
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	1ad3      	subs	r3, r2, r3
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d302      	bcc.n	8009dde <HAL_ADC_PollForConversion+0x5e>
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d111      	bne.n	8009e02 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	68fa      	ldr	r2, [r7, #12]
 8009de6:	4013      	ands	r3, r2
 8009de8:	d10b      	bne.n	8009e02 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dee:	2204      	movs	r2, #4
 8009df0:	431a      	orrs	r2, r3
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2254      	movs	r2, #84	@ 0x54
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009dfe:	2303      	movs	r3, #3
 8009e00:	e04b      	b.n	8009e9a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	68fa      	ldr	r2, [r7, #12]
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	d0d9      	beq.n	8009dc2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e12:	2280      	movs	r2, #128	@ 0x80
 8009e14:	0092      	lsls	r2, r2, #2
 8009e16:	431a      	orrs	r2, r3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	0018      	movs	r0, r3
 8009e22:	f7ff fb86 	bl	8009532 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009e26:	1e03      	subs	r3, r0, #0
 8009e28:	d02e      	beq.n	8009e88 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	7e9b      	ldrb	r3, [r3, #26]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d12a      	bne.n	8009e88 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2208      	movs	r2, #8
 8009e3a:	4013      	ands	r3, r2
 8009e3c:	2b08      	cmp	r3, #8
 8009e3e:	d123      	bne.n	8009e88 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	0018      	movs	r0, r3
 8009e46:	f7ff fcd9 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 8009e4a:	1e03      	subs	r3, r0, #0
 8009e4c:	d110      	bne.n	8009e70 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	685a      	ldr	r2, [r3, #4]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	210c      	movs	r1, #12
 8009e5a:	438a      	bics	r2, r1
 8009e5c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e62:	4a10      	ldr	r2, [pc, #64]	@ (8009ea4 <HAL_ADC_PollForConversion+0x124>)
 8009e64:	4013      	ands	r3, r2
 8009e66:	2201      	movs	r2, #1
 8009e68:	431a      	orrs	r2, r3
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009e6e:	e00b      	b.n	8009e88 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e74:	2220      	movs	r2, #32
 8009e76:	431a      	orrs	r2, r3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e80:	2201      	movs	r2, #1
 8009e82:	431a      	orrs	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	7e1b      	ldrb	r3, [r3, #24]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d103      	bne.n	8009e98 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	220c      	movs	r2, #12
 8009e96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	0018      	movs	r0, r3
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	b004      	add	sp, #16
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	46c0      	nop			@ (mov r8, r8)
 8009ea4:	fffffefe 	.word	0xfffffefe

08009ea8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	b002      	add	sp, #8
 8009ebc:	bd80      	pop	{r7, pc}
	...

08009ec0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8009ec8:	2300      	movs	r3, #0
 8009eca:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	2202      	movs	r2, #2
 8009ee0:	4013      	ands	r3, r2
 8009ee2:	d017      	beq.n	8009f14 <HAL_ADC_IRQHandler+0x54>
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	4013      	ands	r3, r2
 8009eea:	d013      	beq.n	8009f14 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ef0:	2210      	movs	r2, #16
 8009ef2:	4013      	ands	r3, r2
 8009ef4:	d106      	bne.n	8009f04 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009efa:	2280      	movs	r2, #128	@ 0x80
 8009efc:	0112      	lsls	r2, r2, #4
 8009efe:	431a      	orrs	r2, r3
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	0018      	movs	r0, r3
 8009f08:	f000 ff40 	bl	800ad8c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2202      	movs	r2, #2
 8009f12:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	2204      	movs	r2, #4
 8009f18:	4013      	ands	r3, r2
 8009f1a:	d003      	beq.n	8009f24 <HAL_ADC_IRQHandler+0x64>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2204      	movs	r2, #4
 8009f20:	4013      	ands	r3, r2
 8009f22:	d107      	bne.n	8009f34 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	2208      	movs	r2, #8
 8009f28:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009f2a:	d04d      	beq.n	8009fc8 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2208      	movs	r2, #8
 8009f30:	4013      	ands	r3, r2
 8009f32:	d049      	beq.n	8009fc8 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f38:	2210      	movs	r2, #16
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	d106      	bne.n	8009f4c <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f42:	2280      	movs	r2, #128	@ 0x80
 8009f44:	0092      	lsls	r2, r2, #2
 8009f46:	431a      	orrs	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	0018      	movs	r0, r3
 8009f52:	f7ff faee 	bl	8009532 <LL_ADC_REG_IsTriggerSourceSWStart>
 8009f56:	1e03      	subs	r3, r0, #0
 8009f58:	d02e      	beq.n	8009fb8 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	7e9b      	ldrb	r3, [r3, #26]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d12a      	bne.n	8009fb8 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2208      	movs	r2, #8
 8009f6a:	4013      	ands	r3, r2
 8009f6c:	2b08      	cmp	r3, #8
 8009f6e:	d123      	bne.n	8009fb8 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	0018      	movs	r0, r3
 8009f76:	f7ff fc41 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 8009f7a:	1e03      	subs	r3, r0, #0
 8009f7c:	d110      	bne.n	8009fa0 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	685a      	ldr	r2, [r3, #4]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	210c      	movs	r1, #12
 8009f8a:	438a      	bics	r2, r1
 8009f8c:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f92:	4a6f      	ldr	r2, [pc, #444]	@ (800a150 <HAL_ADC_IRQHandler+0x290>)
 8009f94:	4013      	ands	r3, r2
 8009f96:	2201      	movs	r2, #1
 8009f98:	431a      	orrs	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009f9e:	e00b      	b.n	8009fb8 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fa4:	2220      	movs	r2, #32
 8009fa6:	431a      	orrs	r2, r3
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	431a      	orrs	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	0018      	movs	r0, r3
 8009fbc:	f000 f8ca 	bl	800a154 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	220c      	movs	r2, #12
 8009fc6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8009fc8:	693b      	ldr	r3, [r7, #16]
 8009fca:	2280      	movs	r2, #128	@ 0x80
 8009fcc:	4013      	ands	r3, r2
 8009fce:	d012      	beq.n	8009ff6 <HAL_ADC_IRQHandler+0x136>
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2280      	movs	r2, #128	@ 0x80
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	d00e      	beq.n	8009ff6 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fdc:	2280      	movs	r2, #128	@ 0x80
 8009fde:	0252      	lsls	r2, r2, #9
 8009fe0:	431a      	orrs	r2, r3
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	0018      	movs	r0, r3
 8009fea:	f000 f8bb 	bl	800a164 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	2280      	movs	r2, #128	@ 0x80
 8009ff4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8009ff6:	693a      	ldr	r2, [r7, #16]
 8009ff8:	2380      	movs	r3, #128	@ 0x80
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	d014      	beq.n	800a02a <HAL_ADC_IRQHandler+0x16a>
 800a000:	68fa      	ldr	r2, [r7, #12]
 800a002:	2380      	movs	r3, #128	@ 0x80
 800a004:	005b      	lsls	r3, r3, #1
 800a006:	4013      	ands	r3, r2
 800a008:	d00f      	beq.n	800a02a <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a00e:	2280      	movs	r2, #128	@ 0x80
 800a010:	0292      	lsls	r2, r2, #10
 800a012:	431a      	orrs	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	0018      	movs	r0, r3
 800a01c:	f000 fea6 	bl	800ad6c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	2280      	movs	r2, #128	@ 0x80
 800a026:	0052      	lsls	r2, r2, #1
 800a028:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800a02a:	693a      	ldr	r2, [r7, #16]
 800a02c:	2380      	movs	r3, #128	@ 0x80
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4013      	ands	r3, r2
 800a032:	d014      	beq.n	800a05e <HAL_ADC_IRQHandler+0x19e>
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	2380      	movs	r3, #128	@ 0x80
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	4013      	ands	r3, r2
 800a03c:	d00f      	beq.n	800a05e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a042:	2280      	movs	r2, #128	@ 0x80
 800a044:	02d2      	lsls	r2, r2, #11
 800a046:	431a      	orrs	r2, r3
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	0018      	movs	r0, r3
 800a050:	f000 fe94 	bl	800ad7c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2280      	movs	r2, #128	@ 0x80
 800a05a:	0092      	lsls	r2, r2, #2
 800a05c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	2210      	movs	r2, #16
 800a062:	4013      	ands	r3, r2
 800a064:	d02b      	beq.n	800a0be <HAL_ADC_IRQHandler+0x1fe>
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2210      	movs	r2, #16
 800a06a:	4013      	ands	r3, r2
 800a06c:	d027      	beq.n	800a0be <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a072:	2b00      	cmp	r3, #0
 800a074:	d102      	bne.n	800a07c <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800a076:	2301      	movs	r3, #1
 800a078:	617b      	str	r3, [r7, #20]
 800a07a:	e008      	b.n	800a08e <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	0018      	movs	r0, r3
 800a082:	f7ff faaa 	bl	80095da <LL_ADC_REG_GetDMATransfer>
 800a086:	1e03      	subs	r3, r0, #0
 800a088:	d001      	beq.n	800a08e <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800a08a:	2301      	movs	r3, #1
 800a08c:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d110      	bne.n	800a0b6 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a098:	2280      	movs	r2, #128	@ 0x80
 800a09a:	00d2      	lsls	r2, r2, #3
 800a09c:	431a      	orrs	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0a6:	2202      	movs	r2, #2
 800a0a8:	431a      	orrs	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	0018      	movs	r0, r3
 800a0b2:	f000 f85f 	bl	800a174 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2210      	movs	r2, #16
 800a0bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	d01a      	beq.n	800a0fc <HAL_ADC_IRQHandler+0x23c>
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	4013      	ands	r3, r2
 800a0cc:	d016      	beq.n	800a0fc <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0d2:	2210      	movs	r2, #16
 800a0d4:	4013      	ands	r3, r2
 800a0d6:	d105      	bne.n	800a0e4 <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0dc:	2201      	movs	r2, #1
 800a0de:	431a      	orrs	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	0018      	movs	r0, r3
 800a0e8:	f000 f854 	bl	800a194 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	685a      	ldr	r2, [r3, #4]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2101      	movs	r1, #1
 800a0f8:	438a      	bics	r2, r1
 800a0fa:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 800a0fc:	693a      	ldr	r2, [r7, #16]
 800a0fe:	2380      	movs	r3, #128	@ 0x80
 800a100:	011b      	lsls	r3, r3, #4
 800a102:	4013      	ands	r3, r2
 800a104:	d00d      	beq.n	800a122 <HAL_ADC_IRQHandler+0x262>
 800a106:	68fa      	ldr	r2, [r7, #12]
 800a108:	2380      	movs	r3, #128	@ 0x80
 800a10a:	011b      	lsls	r3, r3, #4
 800a10c:	4013      	ands	r3, r2
 800a10e:	d008      	beq.n	800a122 <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	0018      	movs	r0, r3
 800a114:	f000 f836 	bl	800a184 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2280      	movs	r2, #128	@ 0x80
 800a11e:	0112      	lsls	r2, r2, #4
 800a120:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800a122:	693a      	ldr	r2, [r7, #16]
 800a124:	2380      	movs	r3, #128	@ 0x80
 800a126:	019b      	lsls	r3, r3, #6
 800a128:	4013      	ands	r3, r2
 800a12a:	d00d      	beq.n	800a148 <HAL_ADC_IRQHandler+0x288>
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	2380      	movs	r3, #128	@ 0x80
 800a130:	019b      	lsls	r3, r3, #6
 800a132:	4013      	ands	r3, r2
 800a134:	d008      	beq.n	800a148 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	0018      	movs	r0, r3
 800a13a:	f000 fe2f 	bl	800ad9c <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2280      	movs	r2, #128	@ 0x80
 800a144:	0192      	lsls	r2, r2, #6
 800a146:	601a      	str	r2, [r3, #0]
  }
}
 800a148:	46c0      	nop			@ (mov r8, r8)
 800a14a:	46bd      	mov	sp, r7
 800a14c:	b006      	add	sp, #24
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	fffffefe 	.word	0xfffffefe

0800a154 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b082      	sub	sp, #8
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800a15c:	46c0      	nop			@ (mov r8, r8)
 800a15e:	46bd      	mov	sp, r7
 800a160:	b002      	add	sp, #8
 800a162:	bd80      	pop	{r7, pc}

0800a164 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800a16c:	46c0      	nop			@ (mov r8, r8)
 800a16e:	46bd      	mov	sp, r7
 800a170:	b002      	add	sp, #8
 800a172:	bd80      	pop	{r7, pc}

0800a174 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a17c:	46c0      	nop			@ (mov r8, r8)
 800a17e:	46bd      	mov	sp, r7
 800a180:	b002      	add	sp, #8
 800a182:	bd80      	pop	{r7, pc}

0800a184 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b082      	sub	sp, #8
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 800a18c:	46c0      	nop			@ (mov r8, r8)
 800a18e:	46bd      	mov	sp, r7
 800a190:	b002      	add	sp, #8
 800a192:	bd80      	pop	{r7, pc}

0800a194 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 800a19c:	46c0      	nop			@ (mov r8, r8)
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	b002      	add	sp, #8
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a1a4:	b590      	push	{r4, r7, lr}
 800a1a6:	b08b      	sub	sp, #44	@ 0x2c
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a1ae:	2327      	movs	r3, #39	@ 0x27
 800a1b0:	18fb      	adds	r3, r7, r3
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2254      	movs	r2, #84	@ 0x54
 800a1be:	5c9b      	ldrb	r3, [r3, r2]
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d101      	bne.n	800a1c8 <HAL_ADC_ConfigChannel+0x24>
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	e141      	b.n	800a44c <HAL_ADC_ConfigChannel+0x2a8>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2254      	movs	r2, #84	@ 0x54
 800a1cc:	2101      	movs	r1, #1
 800a1ce:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	0018      	movs	r0, r3
 800a1d6:	f7ff fb11 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 800a1da:	1e03      	subs	r3, r0, #0
 800a1dc:	d000      	beq.n	800a1e0 <HAL_ADC_ConfigChannel+0x3c>
 800a1de:	e124      	b.n	800a42a <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	2b02      	cmp	r3, #2
 800a1e6:	d100      	bne.n	800a1ea <HAL_ADC_ConfigChannel+0x46>
 800a1e8:	e0d8      	b.n	800a39c <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	691a      	ldr	r2, [r3, #16]
 800a1ee:	2380      	movs	r3, #128	@ 0x80
 800a1f0:	061b      	lsls	r3, r3, #24
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d004      	beq.n	800a200 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a1fa:	4a96      	ldr	r2, [pc, #600]	@ (800a454 <HAL_ADC_ConfigChannel+0x2b0>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d108      	bne.n	800a212 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	0019      	movs	r1, r3
 800a20a:	0010      	movs	r0, r2
 800a20c:	f7ff f9c2 	bl	8009594 <LL_ADC_REG_SetSequencerChAdd>
 800a210:	e060      	b.n	800a2d4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	211f      	movs	r1, #31
 800a21c:	400b      	ands	r3, r1
 800a21e:	210f      	movs	r1, #15
 800a220:	4099      	lsls	r1, r3
 800a222:	000b      	movs	r3, r1
 800a224:	43db      	mvns	r3, r3
 800a226:	4013      	ands	r3, r2
 800a228:	001c      	movs	r4, r3
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	025b      	lsls	r3, r3, #9
 800a230:	0a5b      	lsrs	r3, r3, #9
 800a232:	d105      	bne.n	800a240 <HAL_ADC_ConfigChannel+0x9c>
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	0e9b      	lsrs	r3, r3, #26
 800a23a:	221f      	movs	r2, #31
 800a23c:	401a      	ands	r2, r3
 800a23e:	e02e      	b.n	800a29e <HAL_ADC_ConfigChannel+0xfa>
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a246:	231f      	movs	r3, #31
 800a248:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a24e:	69bb      	ldr	r3, [r7, #24]
 800a250:	085b      	lsrs	r3, r3, #1
 800a252:	61bb      	str	r3, [r7, #24]
 800a254:	e00e      	b.n	800a274 <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	005b      	lsls	r3, r3, #1
 800a25a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800a25c:	69bb      	ldr	r3, [r7, #24]
 800a25e:	2201      	movs	r2, #1
 800a260:	4013      	ands	r3, r2
 800a262:	693a      	ldr	r2, [r7, #16]
 800a264:	4313      	orrs	r3, r2
 800a266:	613b      	str	r3, [r7, #16]
    s--;
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	085b      	lsrs	r3, r3, #1
 800a272:	61bb      	str	r3, [r7, #24]
 800a274:	69bb      	ldr	r3, [r7, #24]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d1ed      	bne.n	800a256 <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a27a:	693a      	ldr	r2, [r7, #16]
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	409a      	lsls	r2, r3
 800a280:	0013      	movs	r3, r2
 800a282:	613b      	str	r3, [r7, #16]
  return result;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 800a28e:	2320      	movs	r3, #32
 800a290:	e004      	b.n	800a29c <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 800a292:	69f8      	ldr	r0, [r7, #28]
 800a294:	f7f6 f94c 	bl	8000530 <__clzsi2>
 800a298:	0003      	movs	r3, r0
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	001a      	movs	r2, r3
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	211f      	movs	r1, #31
 800a2a4:	400b      	ands	r3, r1
 800a2a6:	409a      	lsls	r2, r3
 800a2a8:	0013      	movs	r3, r2
 800a2aa:	0022      	movs	r2, r4
 800a2ac:	431a      	orrs	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	089b      	lsrs	r3, r3, #2
 800a2b8:	1c5a      	adds	r2, r3, #1
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d808      	bhi.n	800a2d4 <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6818      	ldr	r0, [r3, #0]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	6859      	ldr	r1, [r3, #4]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	001a      	movs	r2, r3
 800a2d0:	f7ff f940 	bl	8009554 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	6819      	ldr	r1, [r3, #0]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	001a      	movs	r2, r3
 800a2e2:	f7ff f987 	bl	80095f4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	db00      	blt.n	800a2f0 <HAL_ADC_ConfigChannel+0x14c>
 800a2ee:	e0a6      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a2f0:	4b59      	ldr	r3, [pc, #356]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a2f2:	0018      	movs	r0, r3
 800a2f4:	f7ff f8dc 	bl	80094b0 <LL_ADC_GetCommonPathInternalCh>
 800a2f8:	0003      	movs	r3, r0
 800a2fa:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a56      	ldr	r2, [pc, #344]	@ (800a45c <HAL_ADC_ConfigChannel+0x2b8>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d122      	bne.n	800a34c <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a306:	6a3a      	ldr	r2, [r7, #32]
 800a308:	2380      	movs	r3, #128	@ 0x80
 800a30a:	041b      	lsls	r3, r3, #16
 800a30c:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a30e:	d11d      	bne.n	800a34c <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a310:	6a3b      	ldr	r3, [r7, #32]
 800a312:	2280      	movs	r2, #128	@ 0x80
 800a314:	0412      	lsls	r2, r2, #16
 800a316:	4313      	orrs	r3, r2
 800a318:	4a4f      	ldr	r2, [pc, #316]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a31a:	0019      	movs	r1, r3
 800a31c:	0010      	movs	r0, r2
 800a31e:	f7ff f8b3 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a322:	4b4f      	ldr	r3, [pc, #316]	@ (800a460 <HAL_ADC_ConfigChannel+0x2bc>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	494f      	ldr	r1, [pc, #316]	@ (800a464 <HAL_ADC_ConfigChannel+0x2c0>)
 800a328:	0018      	movs	r0, r3
 800a32a:	f7f5 ff13 	bl	8000154 <__udivsi3>
 800a32e:	0003      	movs	r3, r0
 800a330:	1c5a      	adds	r2, r3, #1
 800a332:	0013      	movs	r3, r2
 800a334:	005b      	lsls	r3, r3, #1
 800a336:	189b      	adds	r3, r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a33c:	e002      	b.n	800a344 <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	3b01      	subs	r3, #1
 800a342:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1f9      	bne.n	800a33e <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800a34a:	e078      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a45      	ldr	r2, [pc, #276]	@ (800a468 <HAL_ADC_ConfigChannel+0x2c4>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d10e      	bne.n	800a374 <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a356:	6a3a      	ldr	r2, [r7, #32]
 800a358:	2380      	movs	r3, #128	@ 0x80
 800a35a:	045b      	lsls	r3, r3, #17
 800a35c:	4013      	ands	r3, r2
 800a35e:	d109      	bne.n	800a374 <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a360:	6a3b      	ldr	r3, [r7, #32]
 800a362:	2280      	movs	r2, #128	@ 0x80
 800a364:	0452      	lsls	r2, r2, #17
 800a366:	4313      	orrs	r3, r2
 800a368:	4a3b      	ldr	r2, [pc, #236]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a36a:	0019      	movs	r1, r3
 800a36c:	0010      	movs	r0, r2
 800a36e:	f7ff f88b 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
 800a372:	e064      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a3c      	ldr	r2, [pc, #240]	@ (800a46c <HAL_ADC_ConfigChannel+0x2c8>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d15f      	bne.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a37e:	6a3a      	ldr	r2, [r7, #32]
 800a380:	2380      	movs	r3, #128	@ 0x80
 800a382:	03db      	lsls	r3, r3, #15
 800a384:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800a386:	d15a      	bne.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	2280      	movs	r2, #128	@ 0x80
 800a38c:	03d2      	lsls	r2, r2, #15
 800a38e:	4313      	orrs	r3, r2
 800a390:	4a31      	ldr	r2, [pc, #196]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a392:	0019      	movs	r1, r3
 800a394:	0010      	movs	r0, r2
 800a396:	f7ff f877 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
 800a39a:	e050      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	691a      	ldr	r2, [r3, #16]
 800a3a0:	2380      	movs	r3, #128	@ 0x80
 800a3a2:	061b      	lsls	r3, r3, #24
 800a3a4:	429a      	cmp	r2, r3
 800a3a6:	d004      	beq.n	800a3b2 <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800a3ac:	4a29      	ldr	r2, [pc, #164]	@ (800a454 <HAL_ADC_ConfigChannel+0x2b0>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d107      	bne.n	800a3c2 <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	0019      	movs	r1, r3
 800a3bc:	0010      	movs	r0, r2
 800a3be:	f7ff f8fa 	bl	80095b6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	da39      	bge.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a3ca:	4b23      	ldr	r3, [pc, #140]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a3cc:	0018      	movs	r0, r3
 800a3ce:	f7ff f86f 	bl	80094b0 <LL_ADC_GetCommonPathInternalCh>
 800a3d2:	0003      	movs	r3, r0
 800a3d4:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a20      	ldr	r2, [pc, #128]	@ (800a45c <HAL_ADC_ConfigChannel+0x2b8>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d108      	bne.n	800a3f2 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a3e0:	6a3b      	ldr	r3, [r7, #32]
 800a3e2:	4a23      	ldr	r2, [pc, #140]	@ (800a470 <HAL_ADC_ConfigChannel+0x2cc>)
 800a3e4:	4013      	ands	r3, r2
 800a3e6:	4a1c      	ldr	r2, [pc, #112]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a3e8:	0019      	movs	r1, r3
 800a3ea:	0010      	movs	r0, r2
 800a3ec:	f7ff f84c 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
 800a3f0:	e025      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a1c      	ldr	r2, [pc, #112]	@ (800a468 <HAL_ADC_ConfigChannel+0x2c4>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d108      	bne.n	800a40e <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a3fc:	6a3b      	ldr	r3, [r7, #32]
 800a3fe:	4a1d      	ldr	r2, [pc, #116]	@ (800a474 <HAL_ADC_ConfigChannel+0x2d0>)
 800a400:	4013      	ands	r3, r2
 800a402:	4a15      	ldr	r2, [pc, #84]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a404:	0019      	movs	r1, r3
 800a406:	0010      	movs	r0, r2
 800a408:	f7ff f83e 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
 800a40c:	e017      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4a16      	ldr	r2, [pc, #88]	@ (800a46c <HAL_ADC_ConfigChannel+0x2c8>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d112      	bne.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a418:	6a3b      	ldr	r3, [r7, #32]
 800a41a:	4a17      	ldr	r2, [pc, #92]	@ (800a478 <HAL_ADC_ConfigChannel+0x2d4>)
 800a41c:	4013      	ands	r3, r2
 800a41e:	4a0e      	ldr	r2, [pc, #56]	@ (800a458 <HAL_ADC_ConfigChannel+0x2b4>)
 800a420:	0019      	movs	r1, r3
 800a422:	0010      	movs	r0, r2
 800a424:	f7ff f830 	bl	8009488 <LL_ADC_SetCommonPathInternalCh>
 800a428:	e009      	b.n	800a43e <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a42e:	2220      	movs	r2, #32
 800a430:	431a      	orrs	r2, r3
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800a436:	2327      	movs	r3, #39	@ 0x27
 800a438:	18fb      	adds	r3, r7, r3
 800a43a:	2201      	movs	r2, #1
 800a43c:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2254      	movs	r2, #84	@ 0x54
 800a442:	2100      	movs	r1, #0
 800a444:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800a446:	2327      	movs	r3, #39	@ 0x27
 800a448:	18fb      	adds	r3, r7, r3
 800a44a:	781b      	ldrb	r3, [r3, #0]
}
 800a44c:	0018      	movs	r0, r3
 800a44e:	46bd      	mov	sp, r7
 800a450:	b00b      	add	sp, #44	@ 0x2c
 800a452:	bd90      	pop	{r4, r7, pc}
 800a454:	80000004 	.word	0x80000004
 800a458:	40012708 	.word	0x40012708
 800a45c:	ac000800 	.word	0xac000800
 800a460:	20000000 	.word	0x20000000
 800a464:	00030d40 	.word	0x00030d40
 800a468:	b4002000 	.word	0xb4002000
 800a46c:	b0001000 	.word	0xb0001000
 800a470:	ff7fffff 	.word	0xff7fffff
 800a474:	feffffff 	.word	0xfeffffff
 800a478:	ffbfffff 	.word	0xffbfffff

0800a47c <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800a47c:	b590      	push	{r4, r7, lr}
 800a47e:	b08f      	sub	sp, #60	@ 0x3c
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a486:	2337      	movs	r3, #55	@ 0x37
 800a488:	18fb      	adds	r3, r7, r3
 800a48a:	2200      	movs	r2, #0
 800a48c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800a48e:	2300      	movs	r3, #0
 800a490:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2254      	movs	r2, #84	@ 0x54
 800a496:	5c9b      	ldrb	r3, [r3, r2]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d101      	bne.n	800a4a0 <HAL_ADC_AnalogWDGConfig+0x24>
 800a49c:	2302      	movs	r3, #2
 800a49e:	e195      	b.n	800a7cc <HAL_ADC_AnalogWDGConfig+0x350>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2254      	movs	r2, #84	@ 0x54
 800a4a4:	2101      	movs	r1, #1
 800a4a6:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	0018      	movs	r0, r3
 800a4ae:	f7ff f9a5 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 800a4b2:	1e03      	subs	r3, r0, #0
 800a4b4:	d000      	beq.n	800a4b8 <HAL_ADC_AnalogWDGConfig+0x3c>
 800a4b6:	e156      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4ac5      	ldr	r2, [pc, #788]	@ (800a7d4 <HAL_ADC_AnalogWDGConfig+0x358>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d162      	bne.n	800a588 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	0018      	movs	r0, r3
 800a4c8:	f7ff f952 	bl	8009770 <LL_ADC_IsEnabled>
 800a4cc:	1e03      	subs	r3, r0, #0
 800a4ce:	d009      	beq.n	800a4e4 <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmp_hal_status = ADC_Disable(hadc);
 800a4d4:	2337      	movs	r3, #55	@ 0x37
 800a4d6:	18fc      	adds	r4, r7, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	0018      	movs	r0, r3
 800a4dc:	f000 fa50 	bl	800a980 <ADC_Disable>
 800a4e0:	0003      	movs	r3, r0
 800a4e2:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	2280      	movs	r2, #128	@ 0x80
 800a4ea:	0412      	lsls	r2, r2, #16
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d011      	beq.n	800a514 <HAL_ADC_AnalogWDGConfig+0x98>
 800a4f0:	22c0      	movs	r2, #192	@ 0xc0
 800a4f2:	0412      	lsls	r2, r2, #16
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d115      	bne.n	800a524 <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	4ab5      	ldr	r2, [pc, #724]	@ (800a7d8 <HAL_ADC_AnalogWDGConfig+0x35c>)
 800a502:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800a504:	22c0      	movs	r2, #192	@ 0xc0
 800a506:	0412      	lsls	r2, r2, #16
 800a508:	4313      	orrs	r3, r2
 800a50a:	49b2      	ldr	r1, [pc, #712]	@ (800a7d4 <HAL_ADC_AnalogWDGConfig+0x358>)
 800a50c:	001a      	movs	r2, r3
 800a50e:	f7ff f88d 	bl	800962c <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800a512:	e00f      	b.n	800a534 <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4ab0      	ldr	r2, [pc, #704]	@ (800a7dc <HAL_ADC_AnalogWDGConfig+0x360>)
 800a51a:	49ae      	ldr	r1, [pc, #696]	@ (800a7d4 <HAL_ADC_AnalogWDGConfig+0x358>)
 800a51c:	0018      	movs	r0, r3
 800a51e:	f7ff f885 	bl	800962c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800a522:	e007      	b.n	800a534 <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	49aa      	ldr	r1, [pc, #680]	@ (800a7d4 <HAL_ADC_AnalogWDGConfig+0x358>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	0018      	movs	r0, r3
 800a52e:	f7ff f87d 	bl	800962c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800a532:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800a534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a536:	2b01      	cmp	r3, #1
 800a538:	d10b      	bne.n	800a552 <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 800a53a:	2237      	movs	r2, #55	@ 0x37
 800a53c:	18bb      	adds	r3, r7, r2
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d106      	bne.n	800a552 <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800a544:	18bc      	adds	r4, r7, r2
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	0018      	movs	r0, r3
 800a54a:	f000 f993 	bl	800a874 <ADC_Enable>
 800a54e:	0003      	movs	r3, r0
 800a550:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a556:	4aa2      	ldr	r2, [pc, #648]	@ (800a7e0 <HAL_ADC_AnalogWDGConfig+0x364>)
 800a558:	401a      	ands	r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	0018      	movs	r0, r3
 800a564:	f7ff f95b 	bl	800981e <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	7b1b      	ldrb	r3, [r3, #12]
 800a56c:	2b01      	cmp	r3, #1
 800a56e:	d105      	bne.n	800a57c <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	0018      	movs	r0, r3
 800a576:	f7ff f975 	bl	8009864 <LL_ADC_EnableIT_AWD1>
 800a57a:	e0f4      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	0018      	movs	r0, r3
 800a582:	f7ff f99b 	bl	80098bc <LL_ADC_DisableIT_AWD1>
 800a586:	e0ee      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	2280      	movs	r2, #128	@ 0x80
 800a58e:	0412      	lsls	r2, r2, #16
 800a590:	4293      	cmp	r3, r2
 800a592:	d100      	bne.n	800a596 <HAL_ADC_AnalogWDGConfig+0x11a>
 800a594:	e09b      	b.n	800a6ce <HAL_ADC_AnalogWDGConfig+0x252>
 800a596:	22c0      	movs	r2, #192	@ 0xc0
 800a598:	0412      	lsls	r2, r2, #16
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d000      	beq.n	800a5a0 <HAL_ADC_AnalogWDGConfig+0x124>
 800a59e:	e09f      	b.n	800a6e0 <HAL_ADC_AnalogWDGConfig+0x264>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a8f      	ldr	r2, [pc, #572]	@ (800a7e4 <HAL_ADC_AnalogWDGConfig+0x368>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d148      	bne.n	800a63c <HAL_ADC_AnalogWDGConfig+0x1c0>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	025b      	lsls	r3, r3, #9
 800a5b0:	0a5b      	lsrs	r3, r3, #9
 800a5b2:	d108      	bne.n	800a5c6 <HAL_ADC_AnalogWDGConfig+0x14a>
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	689b      	ldr	r3, [r3, #8]
 800a5b8:	0e9b      	lsrs	r3, r3, #26
 800a5ba:	221f      	movs	r2, #31
 800a5bc:	4013      	ands	r3, r2
 800a5be:	2201      	movs	r2, #1
 800a5c0:	409a      	lsls	r2, r3
 800a5c2:	0013      	movs	r3, r2
 800a5c4:	e030      	b.n	800a628 <HAL_ADC_AnalogWDGConfig+0x1ac>
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	623b      	str	r3, [r7, #32]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a5cc:	231f      	movs	r3, #31
 800a5ce:	61fb      	str	r3, [r7, #28]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a5d0:	6a3b      	ldr	r3, [r7, #32]
 800a5d2:	61bb      	str	r3, [r7, #24]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a5d4:	6a3b      	ldr	r3, [r7, #32]
 800a5d6:	085b      	lsrs	r3, r3, #1
 800a5d8:	623b      	str	r3, [r7, #32]
 800a5da:	e00e      	b.n	800a5fa <HAL_ADC_AnalogWDGConfig+0x17e>
    result <<= 1U;
 800a5dc:	69bb      	ldr	r3, [r7, #24]
 800a5de:	005b      	lsls	r3, r3, #1
 800a5e0:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	4013      	ands	r3, r2
 800a5e8:	69ba      	ldr	r2, [r7, #24]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	61bb      	str	r3, [r7, #24]
    s--;
 800a5ee:	69fb      	ldr	r3, [r7, #28]
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	61fb      	str	r3, [r7, #28]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	085b      	lsrs	r3, r3, #1
 800a5f8:	623b      	str	r3, [r7, #32]
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d1ed      	bne.n	800a5dc <HAL_ADC_AnalogWDGConfig+0x160>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a600:	69ba      	ldr	r2, [r7, #24]
 800a602:	69fb      	ldr	r3, [r7, #28]
 800a604:	409a      	lsls	r2, r3
 800a606:	0013      	movs	r3, r2
 800a608:	61bb      	str	r3, [r7, #24]
  return result;
 800a60a:	69bb      	ldr	r3, [r7, #24]
 800a60c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <HAL_ADC_AnalogWDGConfig+0x19c>
    return 32U;
 800a614:	2320      	movs	r3, #32
 800a616:	e004      	b.n	800a622 <HAL_ADC_AnalogWDGConfig+0x1a6>
  return __builtin_clz(value);
 800a618:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a61a:	f7f5 ff89 	bl	8000530 <__clzsi2>
 800a61e:	0003      	movs	r3, r0
 800a620:	b2db      	uxtb	r3, r3
 800a622:	001a      	movs	r2, r3
 800a624:	2301      	movs	r3, #1
 800a626:	4093      	lsls	r3, r2
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	6812      	ldr	r2, [r2, #0]
 800a62c:	21a0      	movs	r1, #160	@ 0xa0
 800a62e:	5851      	ldr	r1, [r2, r1]
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	6812      	ldr	r2, [r2, #0]
 800a634:	430b      	orrs	r3, r1
 800a636:	21a0      	movs	r1, #160	@ 0xa0
 800a638:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800a63a:	e05a      	b.n	800a6f2 <HAL_ADC_AnalogWDGConfig+0x276>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	025b      	lsls	r3, r3, #9
 800a642:	0a5b      	lsrs	r3, r3, #9
 800a644:	d108      	bne.n	800a658 <HAL_ADC_AnalogWDGConfig+0x1dc>
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	0e9b      	lsrs	r3, r3, #26
 800a64c:	221f      	movs	r2, #31
 800a64e:	4013      	ands	r3, r2
 800a650:	2201      	movs	r2, #1
 800a652:	409a      	lsls	r2, r3
 800a654:	0013      	movs	r3, r2
 800a656:	e030      	b.n	800a6ba <HAL_ADC_AnalogWDGConfig+0x23e>
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	613b      	str	r3, [r7, #16]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800a65e:	231f      	movs	r3, #31
 800a660:	60fb      	str	r3, [r7, #12]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	60bb      	str	r3, [r7, #8]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	085b      	lsrs	r3, r3, #1
 800a66a:	613b      	str	r3, [r7, #16]
 800a66c:	e00e      	b.n	800a68c <HAL_ADC_AnalogWDGConfig+0x210>
    result <<= 1U;
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	005b      	lsls	r3, r3, #1
 800a672:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
 800a674:	693b      	ldr	r3, [r7, #16]
 800a676:	2201      	movs	r2, #1
 800a678:	4013      	ands	r3, r2
 800a67a:	68ba      	ldr	r2, [r7, #8]
 800a67c:	4313      	orrs	r3, r2
 800a67e:	60bb      	str	r3, [r7, #8]
    s--;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	3b01      	subs	r3, #1
 800a684:	60fb      	str	r3, [r7, #12]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	085b      	lsrs	r3, r3, #1
 800a68a:	613b      	str	r3, [r7, #16]
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1ed      	bne.n	800a66e <HAL_ADC_AnalogWDGConfig+0x1f2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	409a      	lsls	r2, r3
 800a698:	0013      	movs	r3, r2
 800a69a:	60bb      	str	r3, [r7, #8]
  return result;
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d101      	bne.n	800a6aa <HAL_ADC_AnalogWDGConfig+0x22e>
    return 32U;
 800a6a6:	2320      	movs	r3, #32
 800a6a8:	e004      	b.n	800a6b4 <HAL_ADC_AnalogWDGConfig+0x238>
  return __builtin_clz(value);
 800a6aa:	6978      	ldr	r0, [r7, #20]
 800a6ac:	f7f5 ff40 	bl	8000530 <__clzsi2>
 800a6b0:	0003      	movs	r3, r0
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	001a      	movs	r2, r3
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	4093      	lsls	r3, r2
 800a6ba:	687a      	ldr	r2, [r7, #4]
 800a6bc:	6812      	ldr	r2, [r2, #0]
 800a6be:	21a4      	movs	r1, #164	@ 0xa4
 800a6c0:	5851      	ldr	r1, [r2, r1]
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	6812      	ldr	r2, [r2, #0]
 800a6c6:	430b      	orrs	r3, r1
 800a6c8:	21a4      	movs	r1, #164	@ 0xa4
 800a6ca:	5053      	str	r3, [r2, r1]
          break;
 800a6cc:	e011      	b.n	800a6f2 <HAL_ADC_AnalogWDGConfig+0x276>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800a6d6:	4a41      	ldr	r2, [pc, #260]	@ (800a7dc <HAL_ADC_AnalogWDGConfig+0x360>)
 800a6d8:	0019      	movs	r1, r3
 800a6da:	f7fe ffa7 	bl	800962c <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800a6de:	e008      	b.n	800a6f2 <HAL_ADC_AnalogWDGConfig+0x276>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6818      	ldr	r0, [r3, #0]
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	0019      	movs	r1, r3
 800a6ec:	f7fe ff9e 	bl	800962c <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800a6f0:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a3b      	ldr	r2, [pc, #236]	@ (800a7e4 <HAL_ADC_AnalogWDGConfig+0x368>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d11a      	bne.n	800a732 <HAL_ADC_AnalogWDGConfig+0x2b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a700:	4a39      	ldr	r2, [pc, #228]	@ (800a7e8 <HAL_ADC_AnalogWDGConfig+0x36c>)
 800a702:	401a      	ands	r2, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	0018      	movs	r0, r3
 800a70e:	f7ff f891 	bl	8009834 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	7b1b      	ldrb	r3, [r3, #12]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d105      	bne.n	800a726 <HAL_ADC_AnalogWDGConfig+0x2aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	0018      	movs	r0, r3
 800a720:	f7ff f8ae 	bl	8009880 <LL_ADC_EnableIT_AWD2>
 800a724:	e01f      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	0018      	movs	r0, r3
 800a72c:	f7ff f8d6 	bl	80098dc <LL_ADC_DisableIT_AWD2>
 800a730:	e019      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a736:	4a2d      	ldr	r2, [pc, #180]	@ (800a7ec <HAL_ADC_AnalogWDGConfig+0x370>)
 800a738:	401a      	ands	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	0018      	movs	r0, r3
 800a744:	f7ff f882 	bl	800984c <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	7b1b      	ldrb	r3, [r3, #12]
 800a74c:	2b01      	cmp	r3, #1
 800a74e:	d105      	bne.n	800a75c <HAL_ADC_AnalogWDGConfig+0x2e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	0018      	movs	r0, r3
 800a756:	f7ff f8a2 	bl	800989e <LL_ADC_EnableIT_AWD3>
 800a75a:	e004      	b.n	800a766 <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	0018      	movs	r0, r3
 800a762:	f7ff f8cb 	bl	80098fc <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a1a      	ldr	r2, [pc, #104]	@ (800a7d4 <HAL_ADC_AnalogWDGConfig+0x358>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d118      	bne.n	800a7a2 <HAL_ADC_AnalogWDGConfig+0x326>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	691a      	ldr	r2, [r3, #16]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	08db      	lsrs	r3, r3, #3
 800a77c:	2103      	movs	r1, #3
 800a77e:	400b      	ands	r3, r1
 800a780:	005b      	lsls	r3, r3, #1
 800a782:	409a      	lsls	r2, r3
 800a784:	0013      	movs	r3, r2
 800a786:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	695a      	ldr	r2, [r3, #20]
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	08db      	lsrs	r3, r3, #3
 800a794:	2103      	movs	r1, #3
 800a796:	400b      	ands	r3, r1
 800a798:	005b      	lsls	r3, r3, #1
 800a79a:	409a      	lsls	r2, r3
 800a79c:	0013      	movs	r3, r2
 800a79e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7a0:	e005      	b.n	800a7ae <HAL_ADC_AnalogWDGConfig+0x332>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	691b      	ldr	r3, [r3, #16]
 800a7a6:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	695b      	ldr	r3, [r3, #20]
 800a7ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6818      	ldr	r0, [r3, #0]
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	6819      	ldr	r1, [r3, #0]
 800a7b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7ba:	f7fe ff65 	bl	8009688 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2254      	movs	r2, #84	@ 0x54
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800a7c6:	2337      	movs	r3, #55	@ 0x37
 800a7c8:	18fb      	adds	r3, r7, r3
 800a7ca:	781b      	ldrb	r3, [r3, #0]
}
 800a7cc:	0018      	movs	r0, r3
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	b00f      	add	sp, #60	@ 0x3c
 800a7d2:	bd90      	pop	{r4, r7, pc}
 800a7d4:	7cc00000 	.word	0x7cc00000
 800a7d8:	fc3fffff 	.word	0xfc3fffff
 800a7dc:	0087ffff 	.word	0x0087ffff
 800a7e0:	fffeffff 	.word	0xfffeffff
 800a7e4:	0017ffff 	.word	0x0017ffff
 800a7e8:	fffdffff 	.word	0xfffdffff
 800a7ec:	fffbffff 	.word	0xfffbffff

0800a7f0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b084      	sub	sp, #16
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	0018      	movs	r0, r3
 800a7fe:	f7fe fffd 	bl	80097fc <LL_ADC_REG_IsConversionOngoing>
 800a802:	1e03      	subs	r3, r0, #0
 800a804:	d031      	beq.n	800a86a <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	0018      	movs	r0, r3
 800a80c:	f7fe ffc1 	bl	8009792 <LL_ADC_IsDisableOngoing>
 800a810:	1e03      	subs	r3, r0, #0
 800a812:	d104      	bne.n	800a81e <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	0018      	movs	r0, r3
 800a81a:	f7fe ffdd 	bl	80097d8 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a81e:	f7fe fe05 	bl	800942c <HAL_GetTick>
 800a822:	0003      	movs	r3, r0
 800a824:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800a826:	e01a      	b.n	800a85e <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a828:	f7fe fe00 	bl	800942c <HAL_GetTick>
 800a82c:	0002      	movs	r2, r0
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	2b02      	cmp	r3, #2
 800a834:	d913      	bls.n	800a85e <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	2204      	movs	r2, #4
 800a83e:	4013      	ands	r3, r2
 800a840:	d00d      	beq.n	800a85e <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a846:	2210      	movs	r2, #16
 800a848:	431a      	orrs	r2, r3
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a852:	2201      	movs	r2, #1
 800a854:	431a      	orrs	r2, r3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800a85a:	2301      	movs	r3, #1
 800a85c:	e006      	b.n	800a86c <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	2204      	movs	r2, #4
 800a866:	4013      	ands	r3, r2
 800a868:	d1de      	bne.n	800a828 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a86a:	2300      	movs	r3, #0
}
 800a86c:	0018      	movs	r0, r3
 800a86e:	46bd      	mov	sp, r7
 800a870:	b004      	add	sp, #16
 800a872:	bd80      	pop	{r7, pc}

0800a874 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a87c:	2300      	movs	r3, #0
 800a87e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	0018      	movs	r0, r3
 800a886:	f7fe ff73 	bl	8009770 <LL_ADC_IsEnabled>
 800a88a:	1e03      	subs	r3, r0, #0
 800a88c:	d000      	beq.n	800a890 <ADC_Enable+0x1c>
 800a88e:	e069      	b.n	800a964 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	689b      	ldr	r3, [r3, #8]
 800a896:	4a36      	ldr	r2, [pc, #216]	@ (800a970 <ADC_Enable+0xfc>)
 800a898:	4013      	ands	r3, r2
 800a89a:	d00d      	beq.n	800a8b8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8a0:	2210      	movs	r2, #16
 800a8a2:	431a      	orrs	r2, r3
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	431a      	orrs	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	e056      	b.n	800a966 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	0018      	movs	r0, r3
 800a8be:	f7fe ff33 	bl	8009728 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800a8c2:	4b2c      	ldr	r3, [pc, #176]	@ (800a974 <ADC_Enable+0x100>)
 800a8c4:	0018      	movs	r0, r3
 800a8c6:	f7fe fdf3 	bl	80094b0 <LL_ADC_GetCommonPathInternalCh>
 800a8ca:	0002      	movs	r2, r0
 800a8cc:	2380      	movs	r3, #128	@ 0x80
 800a8ce:	041b      	lsls	r3, r3, #16
 800a8d0:	4013      	ands	r3, r2
 800a8d2:	d00f      	beq.n	800a8f4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a8d4:	4b28      	ldr	r3, [pc, #160]	@ (800a978 <ADC_Enable+0x104>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	4928      	ldr	r1, [pc, #160]	@ (800a97c <ADC_Enable+0x108>)
 800a8da:	0018      	movs	r0, r3
 800a8dc:	f7f5 fc3a 	bl	8000154 <__udivsi3>
 800a8e0:	0003      	movs	r3, r0
 800a8e2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800a8e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a8e6:	e002      	b.n	800a8ee <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d1f9      	bne.n	800a8e8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	7e5b      	ldrb	r3, [r3, #25]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d033      	beq.n	800a964 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800a8fc:	f7fe fd96 	bl	800942c <HAL_GetTick>
 800a900:	0003      	movs	r3, r0
 800a902:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a904:	e027      	b.n	800a956 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	0018      	movs	r0, r3
 800a90c:	f7fe ff30 	bl	8009770 <LL_ADC_IsEnabled>
 800a910:	1e03      	subs	r3, r0, #0
 800a912:	d104      	bne.n	800a91e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	0018      	movs	r0, r3
 800a91a:	f7fe ff05 	bl	8009728 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a91e:	f7fe fd85 	bl	800942c <HAL_GetTick>
 800a922:	0002      	movs	r2, r0
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d914      	bls.n	800a956 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	2201      	movs	r2, #1
 800a934:	4013      	ands	r3, r2
 800a936:	2b01      	cmp	r3, #1
 800a938:	d00d      	beq.n	800a956 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a93e:	2210      	movs	r2, #16
 800a940:	431a      	orrs	r2, r3
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a94a:	2201      	movs	r2, #1
 800a94c:	431a      	orrs	r2, r3
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800a952:	2301      	movs	r3, #1
 800a954:	e007      	b.n	800a966 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2201      	movs	r2, #1
 800a95e:	4013      	ands	r3, r2
 800a960:	2b01      	cmp	r3, #1
 800a962:	d1d0      	bne.n	800a906 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	0018      	movs	r0, r3
 800a968:	46bd      	mov	sp, r7
 800a96a:	b004      	add	sp, #16
 800a96c:	bd80      	pop	{r7, pc}
 800a96e:	46c0      	nop			@ (mov r8, r8)
 800a970:	80000017 	.word	0x80000017
 800a974:	40012708 	.word	0x40012708
 800a978:	20000000 	.word	0x20000000
 800a97c:	00030d40 	.word	0x00030d40

0800a980 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	0018      	movs	r0, r3
 800a98e:	f7fe ff00 	bl	8009792 <LL_ADC_IsDisableOngoing>
 800a992:	0003      	movs	r3, r0
 800a994:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	0018      	movs	r0, r3
 800a99c:	f7fe fee8 	bl	8009770 <LL_ADC_IsEnabled>
 800a9a0:	1e03      	subs	r3, r0, #0
 800a9a2:	d046      	beq.n	800aa32 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d143      	bne.n	800aa32 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	2205      	movs	r2, #5
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d10d      	bne.n	800a9d4 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	0018      	movs	r0, r3
 800a9be:	f7fe fec5 	bl	800974c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2203      	movs	r2, #3
 800a9c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a9ca:	f7fe fd2f 	bl	800942c <HAL_GetTick>
 800a9ce:	0003      	movs	r3, r0
 800a9d0:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a9d2:	e028      	b.n	800aa26 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9d8:	2210      	movs	r2, #16
 800a9da:	431a      	orrs	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9e4:	2201      	movs	r2, #1
 800a9e6:	431a      	orrs	r2, r3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e021      	b.n	800aa34 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a9f0:	f7fe fd1c 	bl	800942c <HAL_GetTick>
 800a9f4:	0002      	movs	r2, r0
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	1ad3      	subs	r3, r2, r3
 800a9fa:	2b02      	cmp	r3, #2
 800a9fc:	d913      	bls.n	800aa26 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	2201      	movs	r2, #1
 800aa06:	4013      	ands	r3, r2
 800aa08:	d00d      	beq.n	800aa26 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa0e:	2210      	movs	r2, #16
 800aa10:	431a      	orrs	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	431a      	orrs	r2, r3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800aa22:	2301      	movs	r3, #1
 800aa24:	e006      	b.n	800aa34 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	689b      	ldr	r3, [r3, #8]
 800aa2c:	2201      	movs	r2, #1
 800aa2e:	4013      	ands	r3, r2
 800aa30:	d1de      	bne.n	800a9f0 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800aa32:	2300      	movs	r3, #0
}
 800aa34:	0018      	movs	r0, r3
 800aa36:	46bd      	mov	sp, r7
 800aa38:	b004      	add	sp, #16
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <LL_ADC_GetCommonClock>:
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681a      	ldr	r2, [r3, #0]
 800aa48:	23f0      	movs	r3, #240	@ 0xf0
 800aa4a:	039b      	lsls	r3, r3, #14
 800aa4c:	4013      	ands	r3, r2
}
 800aa4e:	0018      	movs	r0, r3
 800aa50:	46bd      	mov	sp, r7
 800aa52:	b002      	add	sp, #8
 800aa54:	bd80      	pop	{r7, pc}

0800aa56 <LL_ADC_GetClock>:
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b082      	sub	sp, #8
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	691b      	ldr	r3, [r3, #16]
 800aa62:	0f9b      	lsrs	r3, r3, #30
 800aa64:	079b      	lsls	r3, r3, #30
}
 800aa66:	0018      	movs	r0, r3
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	b002      	add	sp, #8
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <LL_ADC_SetCalibrationFactor>:
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b082      	sub	sp, #8
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
 800aa76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	22b4      	movs	r2, #180	@ 0xb4
 800aa7c:	589b      	ldr	r3, [r3, r2]
 800aa7e:	227f      	movs	r2, #127	@ 0x7f
 800aa80:	4393      	bics	r3, r2
 800aa82:	001a      	movs	r2, r3
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	431a      	orrs	r2, r3
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	21b4      	movs	r1, #180	@ 0xb4
 800aa8c:	505a      	str	r2, [r3, r1]
}
 800aa8e:	46c0      	nop			@ (mov r8, r8)
 800aa90:	46bd      	mov	sp, r7
 800aa92:	b002      	add	sp, #8
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <LL_ADC_GetCalibrationFactor>:
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b082      	sub	sp, #8
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	22b4      	movs	r2, #180	@ 0xb4
 800aaa2:	589b      	ldr	r3, [r3, r2]
 800aaa4:	227f      	movs	r2, #127	@ 0x7f
 800aaa6:	4013      	ands	r3, r2
}
 800aaa8:	0018      	movs	r0, r3
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	b002      	add	sp, #8
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <LL_ADC_Enable>:
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b082      	sub	sp, #8
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	4a04      	ldr	r2, [pc, #16]	@ (800aad0 <LL_ADC_Enable+0x20>)
 800aabe:	4013      	ands	r3, r2
 800aac0:	2201      	movs	r2, #1
 800aac2:	431a      	orrs	r2, r3
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	609a      	str	r2, [r3, #8]
}
 800aac8:	46c0      	nop			@ (mov r8, r8)
 800aaca:	46bd      	mov	sp, r7
 800aacc:	b002      	add	sp, #8
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	7fffffe8 	.word	0x7fffffe8

0800aad4 <LL_ADC_Disable>:
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	4a04      	ldr	r2, [pc, #16]	@ (800aaf4 <LL_ADC_Disable+0x20>)
 800aae2:	4013      	ands	r3, r2
 800aae4:	2202      	movs	r2, #2
 800aae6:	431a      	orrs	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	609a      	str	r2, [r3, #8]
}
 800aaec:	46c0      	nop			@ (mov r8, r8)
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	b002      	add	sp, #8
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	7fffffe8 	.word	0x7fffffe8

0800aaf8 <LL_ADC_IsEnabled>:
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	2201      	movs	r2, #1
 800ab06:	4013      	ands	r3, r2
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d101      	bne.n	800ab10 <LL_ADC_IsEnabled+0x18>
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e000      	b.n	800ab12 <LL_ADC_IsEnabled+0x1a>
 800ab10:	2300      	movs	r3, #0
}
 800ab12:	0018      	movs	r0, r3
 800ab14:	46bd      	mov	sp, r7
 800ab16:	b002      	add	sp, #8
 800ab18:	bd80      	pop	{r7, pc}
	...

0800ab1c <LL_ADC_StartCalibration>:
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b082      	sub	sp, #8
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	4a05      	ldr	r2, [pc, #20]	@ (800ab40 <LL_ADC_StartCalibration+0x24>)
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	2280      	movs	r2, #128	@ 0x80
 800ab2e:	0612      	lsls	r2, r2, #24
 800ab30:	431a      	orrs	r2, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	609a      	str	r2, [r3, #8]
}
 800ab36:	46c0      	nop			@ (mov r8, r8)
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	b002      	add	sp, #8
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	46c0      	nop			@ (mov r8, r8)
 800ab40:	7fffffe8 	.word	0x7fffffe8

0800ab44 <LL_ADC_IsCalibrationOnGoing>:
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	0fdb      	lsrs	r3, r3, #31
 800ab52:	07da      	lsls	r2, r3, #31
 800ab54:	2380      	movs	r3, #128	@ 0x80
 800ab56:	061b      	lsls	r3, r3, #24
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d101      	bne.n	800ab60 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	e000      	b.n	800ab62 <LL_ADC_IsCalibrationOnGoing+0x1e>
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	0018      	movs	r0, r3
 800ab64:	46bd      	mov	sp, r7
 800ab66:	b002      	add	sp, #8
 800ab68:	bd80      	pop	{r7, pc}
	...

0800ab6c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800ab6c:	b590      	push	{r4, r7, lr}
 800ab6e:	b08b      	sub	sp, #44	@ 0x2c
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800ab74:	2300      	movs	r3, #0
 800ab76:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2254      	movs	r2, #84	@ 0x54
 800ab80:	5c9b      	ldrb	r3, [r3, r2]
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d101      	bne.n	800ab8a <HAL_ADCEx_Calibration_Start+0x1e>
 800ab86:	2302      	movs	r3, #2
 800ab88:	e0e4      	b.n	800ad54 <HAL_ADCEx_Calibration_Start+0x1e8>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2254      	movs	r2, #84	@ 0x54
 800ab8e:	2101      	movs	r1, #1
 800ab90:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800ab92:	231f      	movs	r3, #31
 800ab94:	18fc      	adds	r4, r7, r3
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	0018      	movs	r0, r3
 800ab9a:	f7ff fef1 	bl	800a980 <ADC_Disable>
 800ab9e:	0003      	movs	r3, r0
 800aba0:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	0018      	movs	r0, r3
 800aba8:	f7ff ffa6 	bl	800aaf8 <LL_ADC_IsEnabled>
 800abac:	1e03      	subs	r3, r0, #0
 800abae:	d000      	beq.n	800abb2 <HAL_ADCEx_Calibration_Start+0x46>
 800abb0:	e0c3      	b.n	800ad3a <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abb6:	4a69      	ldr	r2, [pc, #420]	@ (800ad5c <HAL_ADCEx_Calibration_Start+0x1f0>)
 800abb8:	4013      	ands	r3, r2
 800abba:	2202      	movs	r2, #2
 800abbc:	431a      	orrs	r2, r3
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	4a65      	ldr	r2, [pc, #404]	@ (800ad60 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800abca:	4013      	ands	r3, r2
 800abcc:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68da      	ldr	r2, [r3, #12]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4962      	ldr	r1, [pc, #392]	@ (800ad64 <HAL_ADCEx_Calibration_Start+0x1f8>)
 800abda:	400a      	ands	r2, r1
 800abdc:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800abde:	2300      	movs	r3, #0
 800abe0:	627b      	str	r3, [r7, #36]	@ 0x24
 800abe2:	e02f      	b.n	800ac44 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	0018      	movs	r0, r3
 800abea:	f7ff ff97 	bl	800ab1c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800abee:	e015      	b.n	800ac1c <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	3301      	adds	r3, #1
 800abf4:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800abf6:	68fa      	ldr	r2, [r7, #12]
 800abf8:	23ae      	movs	r3, #174	@ 0xae
 800abfa:	029b      	lsls	r3, r3, #10
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d30d      	bcc.n	800ac1c <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac04:	2212      	movs	r2, #18
 800ac06:	4393      	bics	r3, r2
 800ac08:	2210      	movs	r2, #16
 800ac0a:	431a      	orrs	r2, r3
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2254      	movs	r2, #84	@ 0x54
 800ac14:	2100      	movs	r1, #0
 800ac16:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e09b      	b.n	800ad54 <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	0018      	movs	r0, r3
 800ac22:	f7ff ff8f 	bl	800ab44 <LL_ADC_IsCalibrationOnGoing>
 800ac26:	1e03      	subs	r3, r0, #0
 800ac28:	d1e2      	bne.n	800abf0 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	0018      	movs	r0, r3
 800ac30:	f7ff ff31 	bl	800aa96 <LL_ADC_GetCalibrationFactor>
 800ac34:	0003      	movs	r3, r0
 800ac36:	3301      	adds	r3, #1
 800ac38:	6a3a      	ldr	r2, [r7, #32]
 800ac3a:	18d3      	adds	r3, r2, r3
 800ac3c:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800ac3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac40:	3301      	adds	r3, #1
 800ac42:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac46:	2b07      	cmp	r3, #7
 800ac48:	d9cc      	bls.n	800abe4 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 800ac4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac4c:	085b      	lsrs	r3, r3, #1
 800ac4e:	6a3a      	ldr	r2, [r7, #32]
 800ac50:	18d3      	adds	r3, r2, r3
 800ac52:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 800ac54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac56:	6a38      	ldr	r0, [r7, #32]
 800ac58:	f7f5 fa7c 	bl	8000154 <__udivsi3>
 800ac5c:	0003      	movs	r3, r0
 800ac5e:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	0018      	movs	r0, r3
 800ac66:	f7ff ff23 	bl	800aab0 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	0018      	movs	r0, r3
 800ac70:	f7ff fef1 	bl	800aa56 <LL_ADC_GetClock>
 800ac74:	1e03      	subs	r3, r0, #0
 800ac76:	d11b      	bne.n	800acb0 <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ac78:	4b3b      	ldr	r3, [pc, #236]	@ (800ad68 <HAL_ADCEx_Calibration_Start+0x1fc>)
 800ac7a:	0018      	movs	r0, r3
 800ac7c:	f7ff fede 	bl	800aa3c <LL_ADC_GetCommonClock>
 800ac80:	0003      	movs	r3, r0
 800ac82:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800ac84:	697a      	ldr	r2, [r7, #20]
 800ac86:	23e0      	movs	r3, #224	@ 0xe0
 800ac88:	035b      	lsls	r3, r3, #13
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d310      	bcc.n	800acb0 <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	0c9b      	lsrs	r3, r3, #18
 800ac92:	3b03      	subs	r3, #3
 800ac94:	2201      	movs	r2, #1
 800ac96:	409a      	lsls	r2, r3
 800ac98:	0013      	movs	r3, r2
 800ac9a:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	085b      	lsrs	r3, r3, #1
 800aca0:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800aca2:	e002      	b.n	800acaa <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	3b01      	subs	r3, #1
 800aca8:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d1f9      	bne.n	800aca4 <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	6a3a      	ldr	r2, [r7, #32]
 800acb6:	0011      	movs	r1, r2
 800acb8:	0018      	movs	r0, r3
 800acba:	f7ff fed8 	bl	800aa6e <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	0018      	movs	r0, r3
 800acc4:	f7ff ff06 	bl	800aad4 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800acc8:	f7fe fbb0 	bl	800942c <HAL_GetTick>
 800accc:	0003      	movs	r3, r0
 800acce:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800acd0:	e01b      	b.n	800ad0a <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800acd2:	f7fe fbab 	bl	800942c <HAL_GetTick>
 800acd6:	0002      	movs	r2, r0
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	1ad3      	subs	r3, r2, r3
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d914      	bls.n	800ad0a <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	0018      	movs	r0, r3
 800ace6:	f7ff ff07 	bl	800aaf8 <LL_ADC_IsEnabled>
 800acea:	1e03      	subs	r3, r0, #0
 800acec:	d00d      	beq.n	800ad0a <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acf2:	2210      	movs	r2, #16
 800acf4:	431a      	orrs	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acfe:	2201      	movs	r2, #1
 800ad00:	431a      	orrs	r2, r3
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e024      	b.n	800ad54 <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	0018      	movs	r0, r3
 800ad10:	f7ff fef2 	bl	800aaf8 <LL_ADC_IsEnabled>
 800ad14:	1e03      	subs	r3, r0, #0
 800ad16:	d1dc      	bne.n	800acd2 <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68d9      	ldr	r1, [r3, #12]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	69ba      	ldr	r2, [r7, #24]
 800ad24:	430a      	orrs	r2, r1
 800ad26:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad2c:	2203      	movs	r2, #3
 800ad2e:	4393      	bics	r3, r2
 800ad30:	2201      	movs	r2, #1
 800ad32:	431a      	orrs	r2, r3
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	659a      	str	r2, [r3, #88]	@ 0x58
 800ad38:	e005      	b.n	800ad46 <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad3e:	2210      	movs	r2, #16
 800ad40:	431a      	orrs	r2, r3
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2254      	movs	r2, #84	@ 0x54
 800ad4a:	2100      	movs	r1, #0
 800ad4c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800ad4e:	231f      	movs	r3, #31
 800ad50:	18fb      	adds	r3, r7, r3
 800ad52:	781b      	ldrb	r3, [r3, #0]
}
 800ad54:	0018      	movs	r0, r3
 800ad56:	46bd      	mov	sp, r7
 800ad58:	b00b      	add	sp, #44	@ 0x2c
 800ad5a:	bd90      	pop	{r4, r7, pc}
 800ad5c:	fffffefd 	.word	0xfffffefd
 800ad60:	00008003 	.word	0x00008003
 800ad64:	ffff7ffc 	.word	0xffff7ffc
 800ad68:	40012708 	.word	0x40012708

0800ad6c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b082      	sub	sp, #8
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800ad74:	46c0      	nop			@ (mov r8, r8)
 800ad76:	46bd      	mov	sp, r7
 800ad78:	b002      	add	sp, #8
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800ad84:	46c0      	nop			@ (mov r8, r8)
 800ad86:	46bd      	mov	sp, r7
 800ad88:	b002      	add	sp, #8
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800ad94:	46c0      	nop			@ (mov r8, r8)
 800ad96:	46bd      	mov	sp, r7
 800ad98:	b002      	add	sp, #8
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 800ada4:	46c0      	nop			@ (mov r8, r8)
 800ada6:	46bd      	mov	sp, r7
 800ada8:	b002      	add	sp, #8
 800adaa:	bd80      	pop	{r7, pc}

0800adac <__NVIC_EnableIRQ>:
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b082      	sub	sp, #8
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	0002      	movs	r2, r0
 800adb4:	1dfb      	adds	r3, r7, #7
 800adb6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800adb8:	1dfb      	adds	r3, r7, #7
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	2b7f      	cmp	r3, #127	@ 0x7f
 800adbe:	d809      	bhi.n	800add4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800adc0:	1dfb      	adds	r3, r7, #7
 800adc2:	781b      	ldrb	r3, [r3, #0]
 800adc4:	001a      	movs	r2, r3
 800adc6:	231f      	movs	r3, #31
 800adc8:	401a      	ands	r2, r3
 800adca:	4b04      	ldr	r3, [pc, #16]	@ (800addc <__NVIC_EnableIRQ+0x30>)
 800adcc:	2101      	movs	r1, #1
 800adce:	4091      	lsls	r1, r2
 800add0:	000a      	movs	r2, r1
 800add2:	601a      	str	r2, [r3, #0]
}
 800add4:	46c0      	nop			@ (mov r8, r8)
 800add6:	46bd      	mov	sp, r7
 800add8:	b002      	add	sp, #8
 800adda:	bd80      	pop	{r7, pc}
 800addc:	e000e100 	.word	0xe000e100

0800ade0 <__NVIC_DisableIRQ>:
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b082      	sub	sp, #8
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	0002      	movs	r2, r0
 800ade8:	1dfb      	adds	r3, r7, #7
 800adea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800adec:	1dfb      	adds	r3, r7, #7
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	2b7f      	cmp	r3, #127	@ 0x7f
 800adf2:	d810      	bhi.n	800ae16 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800adf4:	1dfb      	adds	r3, r7, #7
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	001a      	movs	r2, r3
 800adfa:	231f      	movs	r3, #31
 800adfc:	4013      	ands	r3, r2
 800adfe:	4908      	ldr	r1, [pc, #32]	@ (800ae20 <__NVIC_DisableIRQ+0x40>)
 800ae00:	2201      	movs	r2, #1
 800ae02:	409a      	lsls	r2, r3
 800ae04:	0013      	movs	r3, r2
 800ae06:	2280      	movs	r2, #128	@ 0x80
 800ae08:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800ae0a:	f3bf 8f4f 	dsb	sy
}
 800ae0e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800ae10:	f3bf 8f6f 	isb	sy
}
 800ae14:	46c0      	nop			@ (mov r8, r8)
}
 800ae16:	46c0      	nop			@ (mov r8, r8)
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	b002      	add	sp, #8
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	46c0      	nop			@ (mov r8, r8)
 800ae20:	e000e100 	.word	0xe000e100

0800ae24 <__NVIC_SetPriority>:
{
 800ae24:	b590      	push	{r4, r7, lr}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	0002      	movs	r2, r0
 800ae2c:	6039      	str	r1, [r7, #0]
 800ae2e:	1dfb      	adds	r3, r7, #7
 800ae30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ae32:	1dfb      	adds	r3, r7, #7
 800ae34:	781b      	ldrb	r3, [r3, #0]
 800ae36:	2b7f      	cmp	r3, #127	@ 0x7f
 800ae38:	d828      	bhi.n	800ae8c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ae3a:	4a2f      	ldr	r2, [pc, #188]	@ (800aef8 <__NVIC_SetPriority+0xd4>)
 800ae3c:	1dfb      	adds	r3, r7, #7
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	b25b      	sxtb	r3, r3
 800ae42:	089b      	lsrs	r3, r3, #2
 800ae44:	33c0      	adds	r3, #192	@ 0xc0
 800ae46:	009b      	lsls	r3, r3, #2
 800ae48:	589b      	ldr	r3, [r3, r2]
 800ae4a:	1dfa      	adds	r2, r7, #7
 800ae4c:	7812      	ldrb	r2, [r2, #0]
 800ae4e:	0011      	movs	r1, r2
 800ae50:	2203      	movs	r2, #3
 800ae52:	400a      	ands	r2, r1
 800ae54:	00d2      	lsls	r2, r2, #3
 800ae56:	21ff      	movs	r1, #255	@ 0xff
 800ae58:	4091      	lsls	r1, r2
 800ae5a:	000a      	movs	r2, r1
 800ae5c:	43d2      	mvns	r2, r2
 800ae5e:	401a      	ands	r2, r3
 800ae60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	019b      	lsls	r3, r3, #6
 800ae66:	22ff      	movs	r2, #255	@ 0xff
 800ae68:	401a      	ands	r2, r3
 800ae6a:	1dfb      	adds	r3, r7, #7
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	0018      	movs	r0, r3
 800ae70:	2303      	movs	r3, #3
 800ae72:	4003      	ands	r3, r0
 800ae74:	00db      	lsls	r3, r3, #3
 800ae76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ae78:	481f      	ldr	r0, [pc, #124]	@ (800aef8 <__NVIC_SetPriority+0xd4>)
 800ae7a:	1dfb      	adds	r3, r7, #7
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	b25b      	sxtb	r3, r3
 800ae80:	089b      	lsrs	r3, r3, #2
 800ae82:	430a      	orrs	r2, r1
 800ae84:	33c0      	adds	r3, #192	@ 0xc0
 800ae86:	009b      	lsls	r3, r3, #2
 800ae88:	501a      	str	r2, [r3, r0]
}
 800ae8a:	e031      	b.n	800aef0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ae8c:	4a1b      	ldr	r2, [pc, #108]	@ (800aefc <__NVIC_SetPriority+0xd8>)
 800ae8e:	1dfb      	adds	r3, r7, #7
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	0019      	movs	r1, r3
 800ae94:	230f      	movs	r3, #15
 800ae96:	400b      	ands	r3, r1
 800ae98:	3b08      	subs	r3, #8
 800ae9a:	089b      	lsrs	r3, r3, #2
 800ae9c:	3306      	adds	r3, #6
 800ae9e:	009b      	lsls	r3, r3, #2
 800aea0:	18d3      	adds	r3, r2, r3
 800aea2:	3304      	adds	r3, #4
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	1dfa      	adds	r2, r7, #7
 800aea8:	7812      	ldrb	r2, [r2, #0]
 800aeaa:	0011      	movs	r1, r2
 800aeac:	2203      	movs	r2, #3
 800aeae:	400a      	ands	r2, r1
 800aeb0:	00d2      	lsls	r2, r2, #3
 800aeb2:	21ff      	movs	r1, #255	@ 0xff
 800aeb4:	4091      	lsls	r1, r2
 800aeb6:	000a      	movs	r2, r1
 800aeb8:	43d2      	mvns	r2, r2
 800aeba:	401a      	ands	r2, r3
 800aebc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	019b      	lsls	r3, r3, #6
 800aec2:	22ff      	movs	r2, #255	@ 0xff
 800aec4:	401a      	ands	r2, r3
 800aec6:	1dfb      	adds	r3, r7, #7
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	0018      	movs	r0, r3
 800aecc:	2303      	movs	r3, #3
 800aece:	4003      	ands	r3, r0
 800aed0:	00db      	lsls	r3, r3, #3
 800aed2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aed4:	4809      	ldr	r0, [pc, #36]	@ (800aefc <__NVIC_SetPriority+0xd8>)
 800aed6:	1dfb      	adds	r3, r7, #7
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	001c      	movs	r4, r3
 800aedc:	230f      	movs	r3, #15
 800aede:	4023      	ands	r3, r4
 800aee0:	3b08      	subs	r3, #8
 800aee2:	089b      	lsrs	r3, r3, #2
 800aee4:	430a      	orrs	r2, r1
 800aee6:	3306      	adds	r3, #6
 800aee8:	009b      	lsls	r3, r3, #2
 800aeea:	18c3      	adds	r3, r0, r3
 800aeec:	3304      	adds	r3, #4
 800aeee:	601a      	str	r2, [r3, #0]
}
 800aef0:	46c0      	nop			@ (mov r8, r8)
 800aef2:	46bd      	mov	sp, r7
 800aef4:	b003      	add	sp, #12
 800aef6:	bd90      	pop	{r4, r7, pc}
 800aef8:	e000e100 	.word	0xe000e100
 800aefc:	e000ed00 	.word	0xe000ed00

0800af00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	1e5a      	subs	r2, r3, #1
 800af0c:	2380      	movs	r3, #128	@ 0x80
 800af0e:	045b      	lsls	r3, r3, #17
 800af10:	429a      	cmp	r2, r3
 800af12:	d301      	bcc.n	800af18 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800af14:	2301      	movs	r3, #1
 800af16:	e010      	b.n	800af3a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800af18:	4b0a      	ldr	r3, [pc, #40]	@ (800af44 <SysTick_Config+0x44>)
 800af1a:	687a      	ldr	r2, [r7, #4]
 800af1c:	3a01      	subs	r2, #1
 800af1e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800af20:	2301      	movs	r3, #1
 800af22:	425b      	negs	r3, r3
 800af24:	2103      	movs	r1, #3
 800af26:	0018      	movs	r0, r3
 800af28:	f7ff ff7c 	bl	800ae24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800af2c:	4b05      	ldr	r3, [pc, #20]	@ (800af44 <SysTick_Config+0x44>)
 800af2e:	2200      	movs	r2, #0
 800af30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800af32:	4b04      	ldr	r3, [pc, #16]	@ (800af44 <SysTick_Config+0x44>)
 800af34:	2207      	movs	r2, #7
 800af36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800af38:	2300      	movs	r3, #0
}
 800af3a:	0018      	movs	r0, r3
 800af3c:	46bd      	mov	sp, r7
 800af3e:	b002      	add	sp, #8
 800af40:	bd80      	pop	{r7, pc}
 800af42:	46c0      	nop			@ (mov r8, r8)
 800af44:	e000e010 	.word	0xe000e010

0800af48 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60b9      	str	r1, [r7, #8]
 800af50:	607a      	str	r2, [r7, #4]
 800af52:	210f      	movs	r1, #15
 800af54:	187b      	adds	r3, r7, r1
 800af56:	1c02      	adds	r2, r0, #0
 800af58:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800af5a:	68ba      	ldr	r2, [r7, #8]
 800af5c:	187b      	adds	r3, r7, r1
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	b25b      	sxtb	r3, r3
 800af62:	0011      	movs	r1, r2
 800af64:	0018      	movs	r0, r3
 800af66:	f7ff ff5d 	bl	800ae24 <__NVIC_SetPriority>
}
 800af6a:	46c0      	nop			@ (mov r8, r8)
 800af6c:	46bd      	mov	sp, r7
 800af6e:	b004      	add	sp, #16
 800af70:	bd80      	pop	{r7, pc}

0800af72 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800af72:	b580      	push	{r7, lr}
 800af74:	b082      	sub	sp, #8
 800af76:	af00      	add	r7, sp, #0
 800af78:	0002      	movs	r2, r0
 800af7a:	1dfb      	adds	r3, r7, #7
 800af7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800af7e:	1dfb      	adds	r3, r7, #7
 800af80:	781b      	ldrb	r3, [r3, #0]
 800af82:	b25b      	sxtb	r3, r3
 800af84:	0018      	movs	r0, r3
 800af86:	f7ff ff11 	bl	800adac <__NVIC_EnableIRQ>
}
 800af8a:	46c0      	nop			@ (mov r8, r8)
 800af8c:	46bd      	mov	sp, r7
 800af8e:	b002      	add	sp, #8
 800af90:	bd80      	pop	{r7, pc}

0800af92 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b082      	sub	sp, #8
 800af96:	af00      	add	r7, sp, #0
 800af98:	0002      	movs	r2, r0
 800af9a:	1dfb      	adds	r3, r7, #7
 800af9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800af9e:	1dfb      	adds	r3, r7, #7
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	b25b      	sxtb	r3, r3
 800afa4:	0018      	movs	r0, r3
 800afa6:	f7ff ff1b 	bl	800ade0 <__NVIC_DisableIRQ>
}
 800afaa:	46c0      	nop			@ (mov r8, r8)
 800afac:	46bd      	mov	sp, r7
 800afae:	b002      	add	sp, #8
 800afb0:	bd80      	pop	{r7, pc}

0800afb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800afb2:	b580      	push	{r7, lr}
 800afb4:	b082      	sub	sp, #8
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	0018      	movs	r0, r3
 800afbe:	f7ff ff9f 	bl	800af00 <SysTick_Config>
 800afc2:	0003      	movs	r3, r0
}
 800afc4:	0018      	movs	r0, r3
 800afc6:	46bd      	mov	sp, r7
 800afc8:	b002      	add	sp, #8
 800afca:	bd80      	pop	{r7, pc}

0800afcc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b082      	sub	sp, #8
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d101      	bne.n	800afde <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800afda:	2301      	movs	r3, #1
 800afdc:	e091      	b.n	800b102 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	001a      	movs	r2, r3
 800afe4:	4b49      	ldr	r3, [pc, #292]	@ (800b10c <HAL_DMA_Init+0x140>)
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d810      	bhi.n	800b00c <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a48      	ldr	r2, [pc, #288]	@ (800b110 <HAL_DMA_Init+0x144>)
 800aff0:	4694      	mov	ip, r2
 800aff2:	4463      	add	r3, ip
 800aff4:	2114      	movs	r1, #20
 800aff6:	0018      	movs	r0, r3
 800aff8:	f7f5 f8ac 	bl	8000154 <__udivsi3>
 800affc:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800affe:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a43      	ldr	r2, [pc, #268]	@ (800b114 <HAL_DMA_Init+0x148>)
 800b008:	641a      	str	r2, [r3, #64]	@ 0x40
 800b00a:	e00f      	b.n	800b02c <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4a41      	ldr	r2, [pc, #260]	@ (800b118 <HAL_DMA_Init+0x14c>)
 800b012:	4694      	mov	ip, r2
 800b014:	4463      	add	r3, ip
 800b016:	2114      	movs	r1, #20
 800b018:	0018      	movs	r0, r3
 800b01a:	f7f5 f89b 	bl	8000154 <__udivsi3>
 800b01e:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800b020:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	4a3c      	ldr	r2, [pc, #240]	@ (800b11c <HAL_DMA_Init+0x150>)
 800b02a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2225      	movs	r2, #37	@ 0x25
 800b030:	2102      	movs	r1, #2
 800b032:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4938      	ldr	r1, [pc, #224]	@ (800b120 <HAL_DMA_Init+0x154>)
 800b040:	400a      	ands	r2, r1
 800b042:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	6819      	ldr	r1, [r3, #0]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	689a      	ldr	r2, [r3, #8]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	431a      	orrs	r2, r3
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	431a      	orrs	r2, r3
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	431a      	orrs	r2, r3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	699b      	ldr	r3, [r3, #24]
 800b064:	431a      	orrs	r2, r3
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	69db      	ldr	r3, [r3, #28]
 800b06a:	431a      	orrs	r2, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6a1b      	ldr	r3, [r3, #32]
 800b070:	431a      	orrs	r2, r3
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	430a      	orrs	r2, r1
 800b078:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	0018      	movs	r0, r3
 800b07e:	f000 fa9f 	bl	800b5c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	689a      	ldr	r2, [r3, #8]
 800b086:	2380      	movs	r3, #128	@ 0x80
 800b088:	01db      	lsls	r3, r3, #7
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d102      	bne.n	800b094 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	685a      	ldr	r2, [r3, #4]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b09c:	21ff      	movs	r1, #255	@ 0xff
 800b09e:	400a      	ands	r2, r1
 800b0a0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b0aa:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d011      	beq.n	800b0d8 <HAL_DMA_Init+0x10c>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	2b04      	cmp	r3, #4
 800b0ba:	d80d      	bhi.n	800b0d8 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	0018      	movs	r0, r3
 800b0c0:	f000 fac8 	bl	800b654 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0d0:	687a      	ldr	r2, [r7, #4]
 800b0d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b0d4:	605a      	str	r2, [r3, #4]
 800b0d6:	e008      	b.n	800b0ea <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2225      	movs	r2, #37	@ 0x25
 800b0f4:	2101      	movs	r1, #1
 800b0f6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2224      	movs	r2, #36	@ 0x24
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b100:	2300      	movs	r3, #0
}
 800b102:	0018      	movs	r0, r3
 800b104:	46bd      	mov	sp, r7
 800b106:	b002      	add	sp, #8
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	46c0      	nop			@ (mov r8, r8)
 800b10c:	40020407 	.word	0x40020407
 800b110:	bffdfff8 	.word	0xbffdfff8
 800b114:	40020000 	.word	0x40020000
 800b118:	bffdfbf8 	.word	0xbffdfbf8
 800b11c:	40020400 	.word	0x40020400
 800b120:	ffff800f 	.word	0xffff800f

0800b124 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
 800b130:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b132:	2317      	movs	r3, #23
 800b134:	18fb      	adds	r3, r7, r3
 800b136:	2200      	movs	r2, #0
 800b138:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2224      	movs	r2, #36	@ 0x24
 800b13e:	5c9b      	ldrb	r3, [r3, r2]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d101      	bne.n	800b148 <HAL_DMA_Start_IT+0x24>
 800b144:	2302      	movs	r3, #2
 800b146:	e06f      	b.n	800b228 <HAL_DMA_Start_IT+0x104>
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2224      	movs	r2, #36	@ 0x24
 800b14c:	2101      	movs	r1, #1
 800b14e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	2225      	movs	r2, #37	@ 0x25
 800b154:	5c9b      	ldrb	r3, [r3, r2]
 800b156:	b2db      	uxtb	r3, r3
 800b158:	2b01      	cmp	r3, #1
 800b15a:	d157      	bne.n	800b20c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2225      	movs	r2, #37	@ 0x25
 800b160:	2102      	movs	r1, #2
 800b162:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2200      	movs	r2, #0
 800b168:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	681a      	ldr	r2, [r3, #0]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2101      	movs	r1, #1
 800b176:	438a      	bics	r2, r1
 800b178:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	68b9      	ldr	r1, [r7, #8]
 800b180:	68f8      	ldr	r0, [r7, #12]
 800b182:	f000 f9e1 	bl	800b548 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d008      	beq.n	800b1a0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	681a      	ldr	r2, [r3, #0]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	210e      	movs	r1, #14
 800b19a:	430a      	orrs	r2, r1
 800b19c:	601a      	str	r2, [r3, #0]
 800b19e:	e00f      	b.n	800b1c0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2104      	movs	r1, #4
 800b1ac:	438a      	bics	r2, r1
 800b1ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	210a      	movs	r1, #10
 800b1bc:	430a      	orrs	r2, r1
 800b1be:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	2380      	movs	r3, #128	@ 0x80
 800b1c8:	025b      	lsls	r3, r3, #9
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	d008      	beq.n	800b1e0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1d8:	2180      	movs	r1, #128	@ 0x80
 800b1da:	0049      	lsls	r1, r1, #1
 800b1dc:	430a      	orrs	r2, r1
 800b1de:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d008      	beq.n	800b1fa <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1ec:	681a      	ldr	r2, [r3, #0]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1f2:	2180      	movs	r1, #128	@ 0x80
 800b1f4:	0049      	lsls	r1, r1, #1
 800b1f6:	430a      	orrs	r2, r1
 800b1f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	2101      	movs	r1, #1
 800b206:	430a      	orrs	r2, r1
 800b208:	601a      	str	r2, [r3, #0]
 800b20a:	e00a      	b.n	800b222 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2280      	movs	r2, #128	@ 0x80
 800b210:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2224      	movs	r2, #36	@ 0x24
 800b216:	2100      	movs	r1, #0
 800b218:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800b21a:	2317      	movs	r3, #23
 800b21c:	18fb      	adds	r3, r7, r3
 800b21e:	2201      	movs	r2, #1
 800b220:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b222:	2317      	movs	r3, #23
 800b224:	18fb      	adds	r3, r7, r3
 800b226:	781b      	ldrb	r3, [r3, #0]
}
 800b228:	0018      	movs	r0, r3
 800b22a:	46bd      	mov	sp, r7
 800b22c:	b006      	add	sp, #24
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b082      	sub	sp, #8
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d101      	bne.n	800b242 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800b23e:	2301      	movs	r3, #1
 800b240:	e04f      	b.n	800b2e2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2225      	movs	r2, #37	@ 0x25
 800b246:	5c9b      	ldrb	r3, [r3, r2]
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	2b02      	cmp	r3, #2
 800b24c:	d008      	beq.n	800b260 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2204      	movs	r2, #4
 800b252:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2224      	movs	r2, #36	@ 0x24
 800b258:	2100      	movs	r1, #0
 800b25a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800b25c:	2301      	movs	r3, #1
 800b25e:	e040      	b.n	800b2e2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	210e      	movs	r1, #14
 800b26c:	438a      	bics	r2, r1
 800b26e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b27a:	491c      	ldr	r1, [pc, #112]	@ (800b2ec <HAL_DMA_Abort+0xbc>)
 800b27c:	400a      	ands	r2, r1
 800b27e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	2101      	movs	r1, #1
 800b28c:	438a      	bics	r2, r1
 800b28e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b294:	221c      	movs	r2, #28
 800b296:	401a      	ands	r2, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b29c:	2101      	movs	r1, #1
 800b29e:	4091      	lsls	r1, r2
 800b2a0:	000a      	movs	r2, r1
 800b2a2:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b2ac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00c      	beq.n	800b2d0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2c0:	490a      	ldr	r1, [pc, #40]	@ (800b2ec <HAL_DMA_Abort+0xbc>)
 800b2c2:	400a      	ands	r2, r1
 800b2c4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b2ce:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2225      	movs	r2, #37	@ 0x25
 800b2d4:	2101      	movs	r1, #1
 800b2d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2224      	movs	r2, #36	@ 0x24
 800b2dc:	2100      	movs	r1, #0
 800b2de:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	0018      	movs	r0, r3
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	b002      	add	sp, #8
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	46c0      	nop			@ (mov r8, r8)
 800b2ec:	fffffeff 	.word	0xfffffeff

0800b2f0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b084      	sub	sp, #16
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b2f8:	210f      	movs	r1, #15
 800b2fa:	187b      	adds	r3, r7, r1
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2225      	movs	r2, #37	@ 0x25
 800b304:	5c9b      	ldrb	r3, [r3, r2]
 800b306:	b2db      	uxtb	r3, r3
 800b308:	2b02      	cmp	r3, #2
 800b30a:	d006      	beq.n	800b31a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2204      	movs	r2, #4
 800b310:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800b312:	187b      	adds	r3, r7, r1
 800b314:	2201      	movs	r2, #1
 800b316:	701a      	strb	r2, [r3, #0]
 800b318:	e048      	b.n	800b3ac <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	210e      	movs	r1, #14
 800b326:	438a      	bics	r2, r1
 800b328:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2101      	movs	r1, #1
 800b336:	438a      	bics	r2, r1
 800b338:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b33e:	681a      	ldr	r2, [r3, #0]
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b344:	491d      	ldr	r1, [pc, #116]	@ (800b3bc <HAL_DMA_Abort_IT+0xcc>)
 800b346:	400a      	ands	r2, r1
 800b348:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b34e:	221c      	movs	r2, #28
 800b350:	401a      	ands	r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b356:	2101      	movs	r1, #1
 800b358:	4091      	lsls	r1, r2
 800b35a:	000a      	movs	r2, r1
 800b35c:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b362:	687a      	ldr	r2, [r7, #4]
 800b364:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b366:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00c      	beq.n	800b38a <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b37a:	4910      	ldr	r1, [pc, #64]	@ (800b3bc <HAL_DMA_Abort_IT+0xcc>)
 800b37c:	400a      	ands	r2, r1
 800b37e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b388:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2225      	movs	r2, #37	@ 0x25
 800b38e:	2101      	movs	r1, #1
 800b390:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2224      	movs	r2, #36	@ 0x24
 800b396:	2100      	movs	r1, #0
 800b398:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d004      	beq.n	800b3ac <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3a6:	687a      	ldr	r2, [r7, #4]
 800b3a8:	0010      	movs	r0, r2
 800b3aa:	4798      	blx	r3
    }
  }
  return status;
 800b3ac:	230f      	movs	r3, #15
 800b3ae:	18fb      	adds	r3, r7, r3
 800b3b0:	781b      	ldrb	r3, [r3, #0]
}
 800b3b2:	0018      	movs	r0, r3
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	b004      	add	sp, #16
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	46c0      	nop			@ (mov r8, r8)
 800b3bc:	fffffeff 	.word	0xfffffeff

0800b3c0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3dc:	221c      	movs	r2, #28
 800b3de:	4013      	ands	r3, r2
 800b3e0:	2204      	movs	r2, #4
 800b3e2:	409a      	lsls	r2, r3
 800b3e4:	0013      	movs	r3, r2
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	4013      	ands	r3, r2
 800b3ea:	d026      	beq.n	800b43a <HAL_DMA_IRQHandler+0x7a>
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	2204      	movs	r2, #4
 800b3f0:	4013      	ands	r3, r2
 800b3f2:	d022      	beq.n	800b43a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	4013      	ands	r3, r2
 800b3fe:	d107      	bne.n	800b410 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	681a      	ldr	r2, [r3, #0]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	2104      	movs	r1, #4
 800b40c:	438a      	bics	r2, r1
 800b40e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b414:	221c      	movs	r2, #28
 800b416:	401a      	ands	r2, r3
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b41c:	2104      	movs	r1, #4
 800b41e:	4091      	lsls	r1, r2
 800b420:	000a      	movs	r2, r1
 800b422:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d100      	bne.n	800b42e <HAL_DMA_IRQHandler+0x6e>
 800b42c:	e080      	b.n	800b530 <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	0010      	movs	r0, r2
 800b436:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800b438:	e07a      	b.n	800b530 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b43e:	221c      	movs	r2, #28
 800b440:	4013      	ands	r3, r2
 800b442:	2202      	movs	r2, #2
 800b444:	409a      	lsls	r2, r3
 800b446:	0013      	movs	r3, r2
 800b448:	68fa      	ldr	r2, [r7, #12]
 800b44a:	4013      	ands	r3, r2
 800b44c:	d03c      	beq.n	800b4c8 <HAL_DMA_IRQHandler+0x108>
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	2202      	movs	r2, #2
 800b452:	4013      	ands	r3, r2
 800b454:	d038      	beq.n	800b4c8 <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	2220      	movs	r2, #32
 800b45e:	4013      	ands	r3, r2
 800b460:	d10b      	bne.n	800b47a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	681a      	ldr	r2, [r3, #0]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	210a      	movs	r1, #10
 800b46e:	438a      	bics	r2, r1
 800b470:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2225      	movs	r2, #37	@ 0x25
 800b476:	2101      	movs	r1, #1
 800b478:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	001a      	movs	r2, r3
 800b480:	4b2e      	ldr	r3, [pc, #184]	@ (800b53c <HAL_DMA_IRQHandler+0x17c>)
 800b482:	429a      	cmp	r2, r3
 800b484:	d909      	bls.n	800b49a <HAL_DMA_IRQHandler+0xda>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b48a:	221c      	movs	r2, #28
 800b48c:	401a      	ands	r2, r3
 800b48e:	4b2c      	ldr	r3, [pc, #176]	@ (800b540 <HAL_DMA_IRQHandler+0x180>)
 800b490:	2102      	movs	r1, #2
 800b492:	4091      	lsls	r1, r2
 800b494:	000a      	movs	r2, r1
 800b496:	605a      	str	r2, [r3, #4]
 800b498:	e008      	b.n	800b4ac <HAL_DMA_IRQHandler+0xec>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b49e:	221c      	movs	r2, #28
 800b4a0:	401a      	ands	r2, r3
 800b4a2:	4b28      	ldr	r3, [pc, #160]	@ (800b544 <HAL_DMA_IRQHandler+0x184>)
 800b4a4:	2102      	movs	r1, #2
 800b4a6:	4091      	lsls	r1, r2
 800b4a8:	000a      	movs	r2, r1
 800b4aa:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2224      	movs	r2, #36	@ 0x24
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d039      	beq.n	800b530 <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	0010      	movs	r0, r2
 800b4c4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800b4c6:	e033      	b.n	800b530 <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4cc:	221c      	movs	r2, #28
 800b4ce:	4013      	ands	r3, r2
 800b4d0:	2208      	movs	r2, #8
 800b4d2:	409a      	lsls	r2, r3
 800b4d4:	0013      	movs	r3, r2
 800b4d6:	68fa      	ldr	r2, [r7, #12]
 800b4d8:	4013      	ands	r3, r2
 800b4da:	d02a      	beq.n	800b532 <HAL_DMA_IRQHandler+0x172>
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	2208      	movs	r2, #8
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	d026      	beq.n	800b532 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	681a      	ldr	r2, [r3, #0]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	210e      	movs	r1, #14
 800b4f0:	438a      	bics	r2, r1
 800b4f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4f8:	221c      	movs	r2, #28
 800b4fa:	401a      	ands	r2, r3
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b500:	2101      	movs	r1, #1
 800b502:	4091      	lsls	r1, r2
 800b504:	000a      	movs	r2, r1
 800b506:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2201      	movs	r2, #1
 800b50c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2225      	movs	r2, #37	@ 0x25
 800b512:	2101      	movs	r1, #1
 800b514:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2224      	movs	r2, #36	@ 0x24
 800b51a:	2100      	movs	r1, #0
 800b51c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b522:	2b00      	cmp	r3, #0
 800b524:	d005      	beq.n	800b532 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	0010      	movs	r0, r2
 800b52e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800b530:	46c0      	nop			@ (mov r8, r8)
 800b532:	46c0      	nop			@ (mov r8, r8)
}
 800b534:	46bd      	mov	sp, r7
 800b536:	b004      	add	sp, #16
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	46c0      	nop			@ (mov r8, r8)
 800b53c:	40020080 	.word	0x40020080
 800b540:	40020400 	.word	0x40020400
 800b544:	40020000 	.word	0x40020000

0800b548 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	60f8      	str	r0, [r7, #12]
 800b550:	60b9      	str	r1, [r7, #8]
 800b552:	607a      	str	r2, [r7, #4]
 800b554:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b55e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b564:	2b00      	cmp	r3, #0
 800b566:	d004      	beq.n	800b572 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b56c:	68fa      	ldr	r2, [r7, #12]
 800b56e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800b570:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b576:	221c      	movs	r2, #28
 800b578:	401a      	ands	r2, r3
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b57e:	2101      	movs	r1, #1
 800b580:	4091      	lsls	r1, r2
 800b582:	000a      	movs	r2, r1
 800b584:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	683a      	ldr	r2, [r7, #0]
 800b58c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	2b10      	cmp	r3, #16
 800b594:	d108      	bne.n	800b5a8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	687a      	ldr	r2, [r7, #4]
 800b59c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	68ba      	ldr	r2, [r7, #8]
 800b5a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800b5a6:	e007      	b.n	800b5b8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68ba      	ldr	r2, [r7, #8]
 800b5ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	687a      	ldr	r2, [r7, #4]
 800b5b6:	60da      	str	r2, [r3, #12]
}
 800b5b8:	46c0      	nop			@ (mov r8, r8)
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	b004      	add	sp, #16
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	001a      	movs	r2, r3
 800b5ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b644 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d814      	bhi.n	800b5fe <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5d8:	089b      	lsrs	r3, r3, #2
 800b5da:	009b      	lsls	r3, r3, #2
 800b5dc:	4a1a      	ldr	r2, [pc, #104]	@ (800b648 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800b5de:	189a      	adds	r2, r3, r2
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	001a      	movs	r2, r3
 800b5ea:	23ff      	movs	r3, #255	@ 0xff
 800b5ec:	4013      	ands	r3, r2
 800b5ee:	3b08      	subs	r3, #8
 800b5f0:	2114      	movs	r1, #20
 800b5f2:	0018      	movs	r0, r3
 800b5f4:	f7f4 fdae 	bl	8000154 <__udivsi3>
 800b5f8:	0003      	movs	r3, r0
 800b5fa:	60fb      	str	r3, [r7, #12]
 800b5fc:	e014      	b.n	800b628 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b602:	089b      	lsrs	r3, r3, #2
 800b604:	009b      	lsls	r3, r3, #2
 800b606:	4a11      	ldr	r2, [pc, #68]	@ (800b64c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800b608:	189a      	adds	r2, r3, r2
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	001a      	movs	r2, r3
 800b614:	23ff      	movs	r3, #255	@ 0xff
 800b616:	4013      	ands	r3, r2
 800b618:	3b08      	subs	r3, #8
 800b61a:	2114      	movs	r1, #20
 800b61c:	0018      	movs	r0, r3
 800b61e:	f7f4 fd99 	bl	8000154 <__udivsi3>
 800b622:	0003      	movs	r3, r0
 800b624:	3307      	adds	r3, #7
 800b626:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a09      	ldr	r2, [pc, #36]	@ (800b650 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 800b62c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	221f      	movs	r2, #31
 800b632:	4013      	ands	r3, r2
 800b634:	2201      	movs	r2, #1
 800b636:	409a      	lsls	r2, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b63c:	46c0      	nop			@ (mov r8, r8)
 800b63e:	46bd      	mov	sp, r7
 800b640:	b004      	add	sp, #16
 800b642:	bd80      	pop	{r7, pc}
 800b644:	40020407 	.word	0x40020407
 800b648:	40020800 	.word	0x40020800
 800b64c:	4002081c 	.word	0x4002081c
 800b650:	40020880 	.word	0x40020880

0800b654 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	22ff      	movs	r2, #255	@ 0xff
 800b662:	4013      	ands	r3, r2
 800b664:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	4a0a      	ldr	r2, [pc, #40]	@ (800b694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800b66a:	4694      	mov	ip, r2
 800b66c:	4463      	add	r3, ip
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	001a      	movs	r2, r3
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	4a07      	ldr	r2, [pc, #28]	@ (800b698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800b67a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	3b01      	subs	r3, #1
 800b680:	2203      	movs	r2, #3
 800b682:	4013      	ands	r3, r2
 800b684:	2201      	movs	r2, #1
 800b686:	409a      	lsls	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800b68c:	46c0      	nop			@ (mov r8, r8)
 800b68e:	46bd      	mov	sp, r7
 800b690:	b004      	add	sp, #16
 800b692:	bd80      	pop	{r7, pc}
 800b694:	1000823f 	.word	0x1000823f
 800b698:	40020940 	.word	0x40020940

0800b69c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b086      	sub	sp, #24
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
 800b6a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b6aa:	e153      	b.n	800b954 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	4091      	lsls	r1, r2
 800b6b6:	000a      	movs	r2, r1
 800b6b8:	4013      	ands	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d100      	bne.n	800b6c4 <HAL_GPIO_Init+0x28>
 800b6c2:	e144      	b.n	800b94e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	685b      	ldr	r3, [r3, #4]
 800b6c8:	2203      	movs	r2, #3
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d005      	beq.n	800b6dc <HAL_GPIO_Init+0x40>
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	2203      	movs	r2, #3
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	2b02      	cmp	r3, #2
 800b6da:	d130      	bne.n	800b73e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	689b      	ldr	r3, [r3, #8]
 800b6e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	005b      	lsls	r3, r3, #1
 800b6e6:	2203      	movs	r2, #3
 800b6e8:	409a      	lsls	r2, r3
 800b6ea:	0013      	movs	r3, r2
 800b6ec:	43da      	mvns	r2, r3
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	4013      	ands	r3, r2
 800b6f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	68da      	ldr	r2, [r3, #12]
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	409a      	lsls	r2, r3
 800b6fe:	0013      	movs	r3, r2
 800b700:	693a      	ldr	r2, [r7, #16]
 800b702:	4313      	orrs	r3, r2
 800b704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	693a      	ldr	r2, [r7, #16]
 800b70a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b712:	2201      	movs	r2, #1
 800b714:	697b      	ldr	r3, [r7, #20]
 800b716:	409a      	lsls	r2, r3
 800b718:	0013      	movs	r3, r2
 800b71a:	43da      	mvns	r2, r3
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	4013      	ands	r3, r2
 800b720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	091b      	lsrs	r3, r3, #4
 800b728:	2201      	movs	r2, #1
 800b72a:	401a      	ands	r2, r3
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	409a      	lsls	r2, r3
 800b730:	0013      	movs	r3, r2
 800b732:	693a      	ldr	r2, [r7, #16]
 800b734:	4313      	orrs	r3, r2
 800b736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	693a      	ldr	r2, [r7, #16]
 800b73c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	2203      	movs	r2, #3
 800b744:	4013      	ands	r3, r2
 800b746:	2b03      	cmp	r3, #3
 800b748:	d017      	beq.n	800b77a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	68db      	ldr	r3, [r3, #12]
 800b74e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800b750:	697b      	ldr	r3, [r7, #20]
 800b752:	005b      	lsls	r3, r3, #1
 800b754:	2203      	movs	r2, #3
 800b756:	409a      	lsls	r2, r3
 800b758:	0013      	movs	r3, r2
 800b75a:	43da      	mvns	r2, r3
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	4013      	ands	r3, r2
 800b760:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	689a      	ldr	r2, [r3, #8]
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	005b      	lsls	r3, r3, #1
 800b76a:	409a      	lsls	r2, r3
 800b76c:	0013      	movs	r3, r2
 800b76e:	693a      	ldr	r2, [r7, #16]
 800b770:	4313      	orrs	r3, r2
 800b772:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	693a      	ldr	r2, [r7, #16]
 800b778:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	2203      	movs	r2, #3
 800b780:	4013      	ands	r3, r2
 800b782:	2b02      	cmp	r3, #2
 800b784:	d123      	bne.n	800b7ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	08da      	lsrs	r2, r3, #3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	3208      	adds	r2, #8
 800b78e:	0092      	lsls	r2, r2, #2
 800b790:	58d3      	ldr	r3, [r2, r3]
 800b792:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	2207      	movs	r2, #7
 800b798:	4013      	ands	r3, r2
 800b79a:	009b      	lsls	r3, r3, #2
 800b79c:	220f      	movs	r2, #15
 800b79e:	409a      	lsls	r2, r3
 800b7a0:	0013      	movs	r3, r2
 800b7a2:	43da      	mvns	r2, r3
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	4013      	ands	r3, r2
 800b7a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	691a      	ldr	r2, [r3, #16]
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	2107      	movs	r1, #7
 800b7b2:	400b      	ands	r3, r1
 800b7b4:	009b      	lsls	r3, r3, #2
 800b7b6:	409a      	lsls	r2, r3
 800b7b8:	0013      	movs	r3, r2
 800b7ba:	693a      	ldr	r2, [r7, #16]
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	08da      	lsrs	r2, r3, #3
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	3208      	adds	r2, #8
 800b7c8:	0092      	lsls	r2, r2, #2
 800b7ca:	6939      	ldr	r1, [r7, #16]
 800b7cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	005b      	lsls	r3, r3, #1
 800b7d8:	2203      	movs	r2, #3
 800b7da:	409a      	lsls	r2, r3
 800b7dc:	0013      	movs	r3, r2
 800b7de:	43da      	mvns	r2, r3
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	4013      	ands	r3, r2
 800b7e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	2203      	movs	r2, #3
 800b7ec:	401a      	ands	r2, r3
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	005b      	lsls	r3, r3, #1
 800b7f2:	409a      	lsls	r2, r3
 800b7f4:	0013      	movs	r3, r2
 800b7f6:	693a      	ldr	r2, [r7, #16]
 800b7f8:	4313      	orrs	r3, r2
 800b7fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	693a      	ldr	r2, [r7, #16]
 800b800:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	685a      	ldr	r2, [r3, #4]
 800b806:	23c0      	movs	r3, #192	@ 0xc0
 800b808:	029b      	lsls	r3, r3, #10
 800b80a:	4013      	ands	r3, r2
 800b80c:	d100      	bne.n	800b810 <HAL_GPIO_Init+0x174>
 800b80e:	e09e      	b.n	800b94e <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800b810:	4a56      	ldr	r2, [pc, #344]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	089b      	lsrs	r3, r3, #2
 800b816:	3318      	adds	r3, #24
 800b818:	009b      	lsls	r3, r3, #2
 800b81a:	589b      	ldr	r3, [r3, r2]
 800b81c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	2203      	movs	r2, #3
 800b822:	4013      	ands	r3, r2
 800b824:	00db      	lsls	r3, r3, #3
 800b826:	220f      	movs	r2, #15
 800b828:	409a      	lsls	r2, r3
 800b82a:	0013      	movs	r3, r2
 800b82c:	43da      	mvns	r2, r3
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	4013      	ands	r3, r2
 800b832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 800b834:	687a      	ldr	r2, [r7, #4]
 800b836:	23a0      	movs	r3, #160	@ 0xa0
 800b838:	05db      	lsls	r3, r3, #23
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d01f      	beq.n	800b87e <HAL_GPIO_Init+0x1e2>
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4a4b      	ldr	r2, [pc, #300]	@ (800b970 <HAL_GPIO_Init+0x2d4>)
 800b842:	4293      	cmp	r3, r2
 800b844:	d019      	beq.n	800b87a <HAL_GPIO_Init+0x1de>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	4a4a      	ldr	r2, [pc, #296]	@ (800b974 <HAL_GPIO_Init+0x2d8>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d013      	beq.n	800b876 <HAL_GPIO_Init+0x1da>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	4a49      	ldr	r2, [pc, #292]	@ (800b978 <HAL_GPIO_Init+0x2dc>)
 800b852:	4293      	cmp	r3, r2
 800b854:	d00d      	beq.n	800b872 <HAL_GPIO_Init+0x1d6>
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a48      	ldr	r2, [pc, #288]	@ (800b97c <HAL_GPIO_Init+0x2e0>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d007      	beq.n	800b86e <HAL_GPIO_Init+0x1d2>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a47      	ldr	r2, [pc, #284]	@ (800b980 <HAL_GPIO_Init+0x2e4>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d101      	bne.n	800b86a <HAL_GPIO_Init+0x1ce>
 800b866:	2305      	movs	r3, #5
 800b868:	e00a      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b86a:	2306      	movs	r3, #6
 800b86c:	e008      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b86e:	2304      	movs	r3, #4
 800b870:	e006      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b872:	2303      	movs	r3, #3
 800b874:	e004      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b876:	2302      	movs	r3, #2
 800b878:	e002      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b87a:	2301      	movs	r3, #1
 800b87c:	e000      	b.n	800b880 <HAL_GPIO_Init+0x1e4>
 800b87e:	2300      	movs	r3, #0
 800b880:	697a      	ldr	r2, [r7, #20]
 800b882:	2103      	movs	r1, #3
 800b884:	400a      	ands	r2, r1
 800b886:	00d2      	lsls	r2, r2, #3
 800b888:	4093      	lsls	r3, r2
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	4313      	orrs	r3, r2
 800b88e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800b890:	4936      	ldr	r1, [pc, #216]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	089b      	lsrs	r3, r3, #2
 800b896:	3318      	adds	r3, #24
 800b898:	009b      	lsls	r3, r3, #2
 800b89a:	693a      	ldr	r2, [r7, #16]
 800b89c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b89e:	4b33      	ldr	r3, [pc, #204]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	43da      	mvns	r2, r3
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	4013      	ands	r3, r2
 800b8ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	685a      	ldr	r2, [r3, #4]
 800b8b2:	2380      	movs	r3, #128	@ 0x80
 800b8b4:	035b      	lsls	r3, r3, #13
 800b8b6:	4013      	ands	r3, r2
 800b8b8:	d003      	beq.n	800b8c2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	4313      	orrs	r3, r2
 800b8c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b8c2:	4b2a      	ldr	r3, [pc, #168]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800b8c8:	4b28      	ldr	r3, [pc, #160]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	43da      	mvns	r2, r3
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	4013      	ands	r3, r2
 800b8d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	2380      	movs	r3, #128	@ 0x80
 800b8de:	039b      	lsls	r3, r3, #14
 800b8e0:	4013      	ands	r3, r2
 800b8e2:	d003      	beq.n	800b8ec <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b8ec:	4b1f      	ldr	r3, [pc, #124]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b8ee:	693a      	ldr	r2, [r7, #16]
 800b8f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b8f2:	4a1e      	ldr	r2, [pc, #120]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b8f4:	2384      	movs	r3, #132	@ 0x84
 800b8f6:	58d3      	ldr	r3, [r2, r3]
 800b8f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	43da      	mvns	r2, r3
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	4013      	ands	r3, r2
 800b902:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b904:	683b      	ldr	r3, [r7, #0]
 800b906:	685a      	ldr	r2, [r3, #4]
 800b908:	2380      	movs	r3, #128	@ 0x80
 800b90a:	029b      	lsls	r3, r3, #10
 800b90c:	4013      	ands	r3, r2
 800b90e:	d003      	beq.n	800b918 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 800b910:	693a      	ldr	r2, [r7, #16]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	4313      	orrs	r3, r2
 800b916:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b918:	4914      	ldr	r1, [pc, #80]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b91a:	2284      	movs	r2, #132	@ 0x84
 800b91c:	693b      	ldr	r3, [r7, #16]
 800b91e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800b920:	4a12      	ldr	r2, [pc, #72]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b922:	2380      	movs	r3, #128	@ 0x80
 800b924:	58d3      	ldr	r3, [r2, r3]
 800b926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	43da      	mvns	r2, r3
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	4013      	ands	r3, r2
 800b930:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	685a      	ldr	r2, [r3, #4]
 800b936:	2380      	movs	r3, #128	@ 0x80
 800b938:	025b      	lsls	r3, r3, #9
 800b93a:	4013      	ands	r3, r2
 800b93c:	d003      	beq.n	800b946 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800b93e:	693a      	ldr	r2, [r7, #16]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	4313      	orrs	r3, r2
 800b944:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b946:	4909      	ldr	r1, [pc, #36]	@ (800b96c <HAL_GPIO_Init+0x2d0>)
 800b948:	2280      	movs	r2, #128	@ 0x80
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	3301      	adds	r3, #1
 800b952:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	681a      	ldr	r2, [r3, #0]
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	40da      	lsrs	r2, r3
 800b95c:	1e13      	subs	r3, r2, #0
 800b95e:	d000      	beq.n	800b962 <HAL_GPIO_Init+0x2c6>
 800b960:	e6a4      	b.n	800b6ac <HAL_GPIO_Init+0x10>
  }
}
 800b962:	46c0      	nop			@ (mov r8, r8)
 800b964:	46c0      	nop			@ (mov r8, r8)
 800b966:	46bd      	mov	sp, r7
 800b968:	b006      	add	sp, #24
 800b96a:	bd80      	pop	{r7, pc}
 800b96c:	40021800 	.word	0x40021800
 800b970:	50000400 	.word	0x50000400
 800b974:	50000800 	.word	0x50000800
 800b978:	50000c00 	.word	0x50000c00
 800b97c:	50001000 	.word	0x50001000
 800b980:	50001400 	.word	0x50001400

0800b984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	000a      	movs	r2, r1
 800b98e:	1cbb      	adds	r3, r7, #2
 800b990:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	691b      	ldr	r3, [r3, #16]
 800b996:	1cba      	adds	r2, r7, #2
 800b998:	8812      	ldrh	r2, [r2, #0]
 800b99a:	4013      	ands	r3, r2
 800b99c:	d004      	beq.n	800b9a8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800b99e:	230f      	movs	r3, #15
 800b9a0:	18fb      	adds	r3, r7, r3
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	701a      	strb	r2, [r3, #0]
 800b9a6:	e003      	b.n	800b9b0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b9a8:	230f      	movs	r3, #15
 800b9aa:	18fb      	adds	r3, r7, r3
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800b9b0:	230f      	movs	r3, #15
 800b9b2:	18fb      	adds	r3, r7, r3
 800b9b4:	781b      	ldrb	r3, [r3, #0]
}
 800b9b6:	0018      	movs	r0, r3
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	b004      	add	sp, #16
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	0008      	movs	r0, r1
 800b9c8:	0011      	movs	r1, r2
 800b9ca:	1cbb      	adds	r3, r7, #2
 800b9cc:	1c02      	adds	r2, r0, #0
 800b9ce:	801a      	strh	r2, [r3, #0]
 800b9d0:	1c7b      	adds	r3, r7, #1
 800b9d2:	1c0a      	adds	r2, r1, #0
 800b9d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b9d6:	1c7b      	adds	r3, r7, #1
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d004      	beq.n	800b9e8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b9de:	1cbb      	adds	r3, r7, #2
 800b9e0:	881a      	ldrh	r2, [r3, #0]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b9e6:	e003      	b.n	800b9f0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b9e8:	1cbb      	adds	r3, r7, #2
 800b9ea:	881a      	ldrh	r2, [r3, #0]
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b9f0:	46c0      	nop			@ (mov r8, r8)
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	b002      	add	sp, #8
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b082      	sub	sp, #8
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d101      	bne.n	800ba0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ba06:	2301      	movs	r3, #1
 800ba08:	e08f      	b.n	800bb2a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2241      	movs	r2, #65	@ 0x41
 800ba0e:	5c9b      	ldrb	r3, [r3, r2]
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d107      	bne.n	800ba26 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2240      	movs	r2, #64	@ 0x40
 800ba1a:	2100      	movs	r1, #0
 800ba1c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	0018      	movs	r0, r3
 800ba22:	f7f8 ffa1 	bl	8004968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2241      	movs	r2, #65	@ 0x41
 800ba2a:	2124      	movs	r1, #36	@ 0x24
 800ba2c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2101      	movs	r1, #1
 800ba3a:	438a      	bics	r2, r1
 800ba3c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	685a      	ldr	r2, [r3, #4]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	493b      	ldr	r1, [pc, #236]	@ (800bb34 <HAL_I2C_Init+0x13c>)
 800ba48:	400a      	ands	r2, r1
 800ba4a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	689a      	ldr	r2, [r3, #8]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4938      	ldr	r1, [pc, #224]	@ (800bb38 <HAL_I2C_Init+0x140>)
 800ba58:	400a      	ands	r2, r1
 800ba5a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	2b01      	cmp	r3, #1
 800ba62:	d108      	bne.n	800ba76 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	689a      	ldr	r2, [r3, #8]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2180      	movs	r1, #128	@ 0x80
 800ba6e:	0209      	lsls	r1, r1, #8
 800ba70:	430a      	orrs	r2, r1
 800ba72:	609a      	str	r2, [r3, #8]
 800ba74:	e007      	b.n	800ba86 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	689a      	ldr	r2, [r3, #8]
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2184      	movs	r1, #132	@ 0x84
 800ba80:	0209      	lsls	r1, r1, #8
 800ba82:	430a      	orrs	r2, r1
 800ba84:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	68db      	ldr	r3, [r3, #12]
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d109      	bne.n	800baa2 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	685a      	ldr	r2, [r3, #4]
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	2180      	movs	r1, #128	@ 0x80
 800ba9a:	0109      	lsls	r1, r1, #4
 800ba9c:	430a      	orrs	r2, r1
 800ba9e:	605a      	str	r2, [r3, #4]
 800baa0:	e007      	b.n	800bab2 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	685a      	ldr	r2, [r3, #4]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4923      	ldr	r1, [pc, #140]	@ (800bb3c <HAL_I2C_Init+0x144>)
 800baae:	400a      	ands	r2, r1
 800bab0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	685a      	ldr	r2, [r3, #4]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4920      	ldr	r1, [pc, #128]	@ (800bb40 <HAL_I2C_Init+0x148>)
 800babe:	430a      	orrs	r2, r1
 800bac0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	68da      	ldr	r2, [r3, #12]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	491a      	ldr	r1, [pc, #104]	@ (800bb38 <HAL_I2C_Init+0x140>)
 800bace:	400a      	ands	r2, r1
 800bad0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	691a      	ldr	r2, [r3, #16]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	695b      	ldr	r3, [r3, #20]
 800bada:	431a      	orrs	r2, r3
 800badc:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	699b      	ldr	r3, [r3, #24]
 800bae2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	430a      	orrs	r2, r1
 800baea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	69d9      	ldr	r1, [r3, #28]
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6a1a      	ldr	r2, [r3, #32]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	430a      	orrs	r2, r1
 800bafa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	681a      	ldr	r2, [r3, #0]
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2101      	movs	r1, #1
 800bb08:	430a      	orrs	r2, r1
 800bb0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2241      	movs	r2, #65	@ 0x41
 800bb16:	2120      	movs	r1, #32
 800bb18:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2242      	movs	r2, #66	@ 0x42
 800bb24:	2100      	movs	r1, #0
 800bb26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bb28:	2300      	movs	r3, #0
}
 800bb2a:	0018      	movs	r0, r3
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	b002      	add	sp, #8
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	46c0      	nop			@ (mov r8, r8)
 800bb34:	f0ffffff 	.word	0xf0ffffff
 800bb38:	ffff7fff 	.word	0xffff7fff
 800bb3c:	fffff7ff 	.word	0xfffff7ff
 800bb40:	02008000 	.word	0x02008000

0800bb44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb44:	b590      	push	{r4, r7, lr}
 800bb46:	b089      	sub	sp, #36	@ 0x24
 800bb48:	af02      	add	r7, sp, #8
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	000c      	movs	r4, r1
 800bb4e:	0010      	movs	r0, r2
 800bb50:	0019      	movs	r1, r3
 800bb52:	230a      	movs	r3, #10
 800bb54:	18fb      	adds	r3, r7, r3
 800bb56:	1c22      	adds	r2, r4, #0
 800bb58:	801a      	strh	r2, [r3, #0]
 800bb5a:	2308      	movs	r3, #8
 800bb5c:	18fb      	adds	r3, r7, r3
 800bb5e:	1c02      	adds	r2, r0, #0
 800bb60:	801a      	strh	r2, [r3, #0]
 800bb62:	1dbb      	adds	r3, r7, #6
 800bb64:	1c0a      	adds	r2, r1, #0
 800bb66:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2241      	movs	r2, #65	@ 0x41
 800bb6c:	5c9b      	ldrb	r3, [r3, r2]
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	2b20      	cmp	r3, #32
 800bb72:	d000      	beq.n	800bb76 <HAL_I2C_Mem_Write+0x32>
 800bb74:	e10c      	b.n	800bd90 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d004      	beq.n	800bb86 <HAL_I2C_Mem_Write+0x42>
 800bb7c:	232c      	movs	r3, #44	@ 0x2c
 800bb7e:	18fb      	adds	r3, r7, r3
 800bb80:	881b      	ldrh	r3, [r3, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d105      	bne.n	800bb92 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	2280      	movs	r2, #128	@ 0x80
 800bb8a:	0092      	lsls	r2, r2, #2
 800bb8c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e0ff      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	2240      	movs	r2, #64	@ 0x40
 800bb96:	5c9b      	ldrb	r3, [r3, r2]
 800bb98:	2b01      	cmp	r3, #1
 800bb9a:	d101      	bne.n	800bba0 <HAL_I2C_Mem_Write+0x5c>
 800bb9c:	2302      	movs	r3, #2
 800bb9e:	e0f8      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2240      	movs	r2, #64	@ 0x40
 800bba4:	2101      	movs	r1, #1
 800bba6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bba8:	f7fd fc40 	bl	800942c <HAL_GetTick>
 800bbac:	0003      	movs	r3, r0
 800bbae:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bbb0:	2380      	movs	r3, #128	@ 0x80
 800bbb2:	0219      	lsls	r1, r3, #8
 800bbb4:	68f8      	ldr	r0, [r7, #12]
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	2319      	movs	r3, #25
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	f000 fb0b 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800bbc2:	1e03      	subs	r3, r0, #0
 800bbc4:	d001      	beq.n	800bbca <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e0e3      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2241      	movs	r2, #65	@ 0x41
 800bbce:	2121      	movs	r1, #33	@ 0x21
 800bbd0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2242      	movs	r2, #66	@ 0x42
 800bbd6:	2140      	movs	r1, #64	@ 0x40
 800bbd8:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbe4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	222c      	movs	r2, #44	@ 0x2c
 800bbea:	18ba      	adds	r2, r7, r2
 800bbec:	8812      	ldrh	r2, [r2, #0]
 800bbee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bbf6:	1dbb      	adds	r3, r7, #6
 800bbf8:	881c      	ldrh	r4, [r3, #0]
 800bbfa:	2308      	movs	r3, #8
 800bbfc:	18fb      	adds	r3, r7, r3
 800bbfe:	881a      	ldrh	r2, [r3, #0]
 800bc00:	230a      	movs	r3, #10
 800bc02:	18fb      	adds	r3, r7, r3
 800bc04:	8819      	ldrh	r1, [r3, #0]
 800bc06:	68f8      	ldr	r0, [r7, #12]
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	9301      	str	r3, [sp, #4]
 800bc0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	0023      	movs	r3, r4
 800bc12:	f000 f9f9 	bl	800c008 <I2C_RequestMemoryWrite>
 800bc16:	1e03      	subs	r3, r0, #0
 800bc18:	d005      	beq.n	800bc26 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	2240      	movs	r2, #64	@ 0x40
 800bc1e:	2100      	movs	r1, #0
 800bc20:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800bc22:	2301      	movs	r3, #1
 800bc24:	e0b5      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	2bff      	cmp	r3, #255	@ 0xff
 800bc2e:	d911      	bls.n	800bc54 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	22ff      	movs	r2, #255	@ 0xff
 800bc34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc3a:	b2da      	uxtb	r2, r3
 800bc3c:	2380      	movs	r3, #128	@ 0x80
 800bc3e:	045c      	lsls	r4, r3, #17
 800bc40:	230a      	movs	r3, #10
 800bc42:	18fb      	adds	r3, r7, r3
 800bc44:	8819      	ldrh	r1, [r3, #0]
 800bc46:	68f8      	ldr	r0, [r7, #12]
 800bc48:	2300      	movs	r3, #0
 800bc4a:	9300      	str	r3, [sp, #0]
 800bc4c:	0023      	movs	r3, r4
 800bc4e:	f000 fc9d 	bl	800c58c <I2C_TransferConfig>
 800bc52:	e012      	b.n	800bc7a <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bc58:	b29a      	uxth	r2, r3
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc62:	b2da      	uxtb	r2, r3
 800bc64:	2380      	movs	r3, #128	@ 0x80
 800bc66:	049c      	lsls	r4, r3, #18
 800bc68:	230a      	movs	r3, #10
 800bc6a:	18fb      	adds	r3, r7, r3
 800bc6c:	8819      	ldrh	r1, [r3, #0]
 800bc6e:	68f8      	ldr	r0, [r7, #12]
 800bc70:	2300      	movs	r3, #0
 800bc72:	9300      	str	r3, [sp, #0]
 800bc74:	0023      	movs	r3, r4
 800bc76:	f000 fc89 	bl	800c58c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc7a:	697a      	ldr	r2, [r7, #20]
 800bc7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	0018      	movs	r0, r3
 800bc82:	f000 fb01 	bl	800c288 <I2C_WaitOnTXISFlagUntilTimeout>
 800bc86:	1e03      	subs	r3, r0, #0
 800bc88:	d001      	beq.n	800bc8e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e081      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc92:	781a      	ldrb	r2, [r3, #0]
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc9e:	1c5a      	adds	r2, r3, #1
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bca8:	b29b      	uxth	r3, r3
 800bcaa:	3b01      	subs	r3, #1
 800bcac:	b29a      	uxth	r2, r3
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcb6:	3b01      	subs	r3, #1
 800bcb8:	b29a      	uxth	r2, r3
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bcc2:	b29b      	uxth	r3, r3
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d03a      	beq.n	800bd3e <HAL_I2C_Mem_Write+0x1fa>
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d136      	bne.n	800bd3e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bcd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcd2:	68f8      	ldr	r0, [r7, #12]
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	0013      	movs	r3, r2
 800bcda:	2200      	movs	r2, #0
 800bcdc:	2180      	movs	r1, #128	@ 0x80
 800bcde:	f000 fa7b 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800bce2:	1e03      	subs	r3, r0, #0
 800bce4:	d001      	beq.n	800bcea <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	e053      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	2bff      	cmp	r3, #255	@ 0xff
 800bcf2:	d911      	bls.n	800bd18 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	22ff      	movs	r2, #255	@ 0xff
 800bcf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bcfe:	b2da      	uxtb	r2, r3
 800bd00:	2380      	movs	r3, #128	@ 0x80
 800bd02:	045c      	lsls	r4, r3, #17
 800bd04:	230a      	movs	r3, #10
 800bd06:	18fb      	adds	r3, r7, r3
 800bd08:	8819      	ldrh	r1, [r3, #0]
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	9300      	str	r3, [sp, #0]
 800bd10:	0023      	movs	r3, r4
 800bd12:	f000 fc3b 	bl	800c58c <I2C_TransferConfig>
 800bd16:	e012      	b.n	800bd3e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd26:	b2da      	uxtb	r2, r3
 800bd28:	2380      	movs	r3, #128	@ 0x80
 800bd2a:	049c      	lsls	r4, r3, #18
 800bd2c:	230a      	movs	r3, #10
 800bd2e:	18fb      	adds	r3, r7, r3
 800bd30:	8819      	ldrh	r1, [r3, #0]
 800bd32:	68f8      	ldr	r0, [r7, #12]
 800bd34:	2300      	movs	r3, #0
 800bd36:	9300      	str	r3, [sp, #0]
 800bd38:	0023      	movs	r3, r4
 800bd3a:	f000 fc27 	bl	800c58c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bd42:	b29b      	uxth	r3, r3
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d198      	bne.n	800bc7a <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bd48:	697a      	ldr	r2, [r7, #20]
 800bd4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	0018      	movs	r0, r3
 800bd50:	f000 fae0 	bl	800c314 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bd54:	1e03      	subs	r3, r0, #0
 800bd56:	d001      	beq.n	800bd5c <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800bd58:	2301      	movs	r3, #1
 800bd5a:	e01a      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2220      	movs	r2, #32
 800bd62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	685a      	ldr	r2, [r3, #4]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	490b      	ldr	r1, [pc, #44]	@ (800bd9c <HAL_I2C_Mem_Write+0x258>)
 800bd70:	400a      	ands	r2, r1
 800bd72:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2241      	movs	r2, #65	@ 0x41
 800bd78:	2120      	movs	r1, #32
 800bd7a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2242      	movs	r2, #66	@ 0x42
 800bd80:	2100      	movs	r1, #0
 800bd82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	2240      	movs	r2, #64	@ 0x40
 800bd88:	2100      	movs	r1, #0
 800bd8a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	e000      	b.n	800bd92 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800bd90:	2302      	movs	r3, #2
  }
}
 800bd92:	0018      	movs	r0, r3
 800bd94:	46bd      	mov	sp, r7
 800bd96:	b007      	add	sp, #28
 800bd98:	bd90      	pop	{r4, r7, pc}
 800bd9a:	46c0      	nop			@ (mov r8, r8)
 800bd9c:	fe00e800 	.word	0xfe00e800

0800bda0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bda0:	b590      	push	{r4, r7, lr}
 800bda2:	b089      	sub	sp, #36	@ 0x24
 800bda4:	af02      	add	r7, sp, #8
 800bda6:	60f8      	str	r0, [r7, #12]
 800bda8:	000c      	movs	r4, r1
 800bdaa:	0010      	movs	r0, r2
 800bdac:	0019      	movs	r1, r3
 800bdae:	230a      	movs	r3, #10
 800bdb0:	18fb      	adds	r3, r7, r3
 800bdb2:	1c22      	adds	r2, r4, #0
 800bdb4:	801a      	strh	r2, [r3, #0]
 800bdb6:	2308      	movs	r3, #8
 800bdb8:	18fb      	adds	r3, r7, r3
 800bdba:	1c02      	adds	r2, r0, #0
 800bdbc:	801a      	strh	r2, [r3, #0]
 800bdbe:	1dbb      	adds	r3, r7, #6
 800bdc0:	1c0a      	adds	r2, r1, #0
 800bdc2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2241      	movs	r2, #65	@ 0x41
 800bdc8:	5c9b      	ldrb	r3, [r3, r2]
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	2b20      	cmp	r3, #32
 800bdce:	d000      	beq.n	800bdd2 <HAL_I2C_Mem_Read+0x32>
 800bdd0:	e110      	b.n	800bff4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800bdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d004      	beq.n	800bde2 <HAL_I2C_Mem_Read+0x42>
 800bdd8:	232c      	movs	r3, #44	@ 0x2c
 800bdda:	18fb      	adds	r3, r7, r3
 800bddc:	881b      	ldrh	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d105      	bne.n	800bdee <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2280      	movs	r2, #128	@ 0x80
 800bde6:	0092      	lsls	r2, r2, #2
 800bde8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bdea:	2301      	movs	r3, #1
 800bdec:	e103      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2240      	movs	r2, #64	@ 0x40
 800bdf2:	5c9b      	ldrb	r3, [r3, r2]
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d101      	bne.n	800bdfc <HAL_I2C_Mem_Read+0x5c>
 800bdf8:	2302      	movs	r3, #2
 800bdfa:	e0fc      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	2240      	movs	r2, #64	@ 0x40
 800be00:	2101      	movs	r1, #1
 800be02:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800be04:	f7fd fb12 	bl	800942c <HAL_GetTick>
 800be08:	0003      	movs	r3, r0
 800be0a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800be0c:	2380      	movs	r3, #128	@ 0x80
 800be0e:	0219      	lsls	r1, r3, #8
 800be10:	68f8      	ldr	r0, [r7, #12]
 800be12:	697b      	ldr	r3, [r7, #20]
 800be14:	9300      	str	r3, [sp, #0]
 800be16:	2319      	movs	r3, #25
 800be18:	2201      	movs	r2, #1
 800be1a:	f000 f9dd 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800be1e:	1e03      	subs	r3, r0, #0
 800be20:	d001      	beq.n	800be26 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800be22:	2301      	movs	r3, #1
 800be24:	e0e7      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2241      	movs	r2, #65	@ 0x41
 800be2a:	2122      	movs	r1, #34	@ 0x22
 800be2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2242      	movs	r2, #66	@ 0x42
 800be32:	2140      	movs	r1, #64	@ 0x40
 800be34:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2200      	movs	r2, #0
 800be3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	222c      	movs	r2, #44	@ 0x2c
 800be46:	18ba      	adds	r2, r7, r2
 800be48:	8812      	ldrh	r2, [r2, #0]
 800be4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2200      	movs	r2, #0
 800be50:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800be52:	1dbb      	adds	r3, r7, #6
 800be54:	881c      	ldrh	r4, [r3, #0]
 800be56:	2308      	movs	r3, #8
 800be58:	18fb      	adds	r3, r7, r3
 800be5a:	881a      	ldrh	r2, [r3, #0]
 800be5c:	230a      	movs	r3, #10
 800be5e:	18fb      	adds	r3, r7, r3
 800be60:	8819      	ldrh	r1, [r3, #0]
 800be62:	68f8      	ldr	r0, [r7, #12]
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	9301      	str	r3, [sp, #4]
 800be68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be6a:	9300      	str	r3, [sp, #0]
 800be6c:	0023      	movs	r3, r4
 800be6e:	f000 f92f 	bl	800c0d0 <I2C_RequestMemoryRead>
 800be72:	1e03      	subs	r3, r0, #0
 800be74:	d005      	beq.n	800be82 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2240      	movs	r2, #64	@ 0x40
 800be7a:	2100      	movs	r1, #0
 800be7c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	e0b9      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800be86:	b29b      	uxth	r3, r3
 800be88:	2bff      	cmp	r3, #255	@ 0xff
 800be8a:	d911      	bls.n	800beb0 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	22ff      	movs	r2, #255	@ 0xff
 800be90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800be96:	b2da      	uxtb	r2, r3
 800be98:	2380      	movs	r3, #128	@ 0x80
 800be9a:	045c      	lsls	r4, r3, #17
 800be9c:	230a      	movs	r3, #10
 800be9e:	18fb      	adds	r3, r7, r3
 800bea0:	8819      	ldrh	r1, [r3, #0]
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	4b56      	ldr	r3, [pc, #344]	@ (800c000 <HAL_I2C_Mem_Read+0x260>)
 800bea6:	9300      	str	r3, [sp, #0]
 800bea8:	0023      	movs	r3, r4
 800beaa:	f000 fb6f 	bl	800c58c <I2C_TransferConfig>
 800beae:	e012      	b.n	800bed6 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800beb4:	b29a      	uxth	r2, r3
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bebe:	b2da      	uxtb	r2, r3
 800bec0:	2380      	movs	r3, #128	@ 0x80
 800bec2:	049c      	lsls	r4, r3, #18
 800bec4:	230a      	movs	r3, #10
 800bec6:	18fb      	adds	r3, r7, r3
 800bec8:	8819      	ldrh	r1, [r3, #0]
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	4b4c      	ldr	r3, [pc, #304]	@ (800c000 <HAL_I2C_Mem_Read+0x260>)
 800bece:	9300      	str	r3, [sp, #0]
 800bed0:	0023      	movs	r3, r4
 800bed2:	f000 fb5b 	bl	800c58c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bed6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bed8:	68f8      	ldr	r0, [r7, #12]
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	9300      	str	r3, [sp, #0]
 800bede:	0013      	movs	r3, r2
 800bee0:	2200      	movs	r2, #0
 800bee2:	2104      	movs	r1, #4
 800bee4:	f000 f978 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800bee8:	1e03      	subs	r3, r0, #0
 800beea:	d001      	beq.n	800bef0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800beec:	2301      	movs	r3, #1
 800beee:	e082      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800befa:	b2d2      	uxtb	r2, r2
 800befc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf02:	1c5a      	adds	r2, r3, #1
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bf0c:	3b01      	subs	r3, #1
 800bf0e:	b29a      	uxth	r2, r3
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	3b01      	subs	r3, #1
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d03a      	beq.n	800bfa2 <HAL_I2C_Mem_Read+0x202>
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d136      	bne.n	800bfa2 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bf34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf36:	68f8      	ldr	r0, [r7, #12]
 800bf38:	697b      	ldr	r3, [r7, #20]
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	0013      	movs	r3, r2
 800bf3e:	2200      	movs	r2, #0
 800bf40:	2180      	movs	r1, #128	@ 0x80
 800bf42:	f000 f949 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800bf46:	1e03      	subs	r3, r0, #0
 800bf48:	d001      	beq.n	800bf4e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e053      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	2bff      	cmp	r3, #255	@ 0xff
 800bf56:	d911      	bls.n	800bf7c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	22ff      	movs	r2, #255	@ 0xff
 800bf5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bf62:	b2da      	uxtb	r2, r3
 800bf64:	2380      	movs	r3, #128	@ 0x80
 800bf66:	045c      	lsls	r4, r3, #17
 800bf68:	230a      	movs	r3, #10
 800bf6a:	18fb      	adds	r3, r7, r3
 800bf6c:	8819      	ldrh	r1, [r3, #0]
 800bf6e:	68f8      	ldr	r0, [r7, #12]
 800bf70:	2300      	movs	r3, #0
 800bf72:	9300      	str	r3, [sp, #0]
 800bf74:	0023      	movs	r3, r4
 800bf76:	f000 fb09 	bl	800c58c <I2C_TransferConfig>
 800bf7a:	e012      	b.n	800bfa2 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bf80:	b29a      	uxth	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bf8a:	b2da      	uxtb	r2, r3
 800bf8c:	2380      	movs	r3, #128	@ 0x80
 800bf8e:	049c      	lsls	r4, r3, #18
 800bf90:	230a      	movs	r3, #10
 800bf92:	18fb      	adds	r3, r7, r3
 800bf94:	8819      	ldrh	r1, [r3, #0]
 800bf96:	68f8      	ldr	r0, [r7, #12]
 800bf98:	2300      	movs	r3, #0
 800bf9a:	9300      	str	r3, [sp, #0]
 800bf9c:	0023      	movs	r3, r4
 800bf9e:	f000 faf5 	bl	800c58c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d194      	bne.n	800bed6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bfac:	697a      	ldr	r2, [r7, #20]
 800bfae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	0018      	movs	r0, r3
 800bfb4:	f000 f9ae 	bl	800c314 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bfb8:	1e03      	subs	r3, r0, #0
 800bfba:	d001      	beq.n	800bfc0 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e01a      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	2220      	movs	r2, #32
 800bfc6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	685a      	ldr	r2, [r3, #4]
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	490c      	ldr	r1, [pc, #48]	@ (800c004 <HAL_I2C_Mem_Read+0x264>)
 800bfd4:	400a      	ands	r2, r1
 800bfd6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2241      	movs	r2, #65	@ 0x41
 800bfdc:	2120      	movs	r1, #32
 800bfde:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2242      	movs	r2, #66	@ 0x42
 800bfe4:	2100      	movs	r1, #0
 800bfe6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2240      	movs	r2, #64	@ 0x40
 800bfec:	2100      	movs	r1, #0
 800bfee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800bff0:	2300      	movs	r3, #0
 800bff2:	e000      	b.n	800bff6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800bff4:	2302      	movs	r3, #2
  }
}
 800bff6:	0018      	movs	r0, r3
 800bff8:	46bd      	mov	sp, r7
 800bffa:	b007      	add	sp, #28
 800bffc:	bd90      	pop	{r4, r7, pc}
 800bffe:	46c0      	nop			@ (mov r8, r8)
 800c000:	80002400 	.word	0x80002400
 800c004:	fe00e800 	.word	0xfe00e800

0800c008 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c008:	b5b0      	push	{r4, r5, r7, lr}
 800c00a:	b086      	sub	sp, #24
 800c00c:	af02      	add	r7, sp, #8
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	000c      	movs	r4, r1
 800c012:	0010      	movs	r0, r2
 800c014:	0019      	movs	r1, r3
 800c016:	250a      	movs	r5, #10
 800c018:	197b      	adds	r3, r7, r5
 800c01a:	1c22      	adds	r2, r4, #0
 800c01c:	801a      	strh	r2, [r3, #0]
 800c01e:	2308      	movs	r3, #8
 800c020:	18fb      	adds	r3, r7, r3
 800c022:	1c02      	adds	r2, r0, #0
 800c024:	801a      	strh	r2, [r3, #0]
 800c026:	1dbb      	adds	r3, r7, #6
 800c028:	1c0a      	adds	r2, r1, #0
 800c02a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c02c:	1dbb      	adds	r3, r7, #6
 800c02e:	881b      	ldrh	r3, [r3, #0]
 800c030:	b2da      	uxtb	r2, r3
 800c032:	2380      	movs	r3, #128	@ 0x80
 800c034:	045c      	lsls	r4, r3, #17
 800c036:	197b      	adds	r3, r7, r5
 800c038:	8819      	ldrh	r1, [r3, #0]
 800c03a:	68f8      	ldr	r0, [r7, #12]
 800c03c:	4b23      	ldr	r3, [pc, #140]	@ (800c0cc <I2C_RequestMemoryWrite+0xc4>)
 800c03e:	9300      	str	r3, [sp, #0]
 800c040:	0023      	movs	r3, r4
 800c042:	f000 faa3 	bl	800c58c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c048:	6a39      	ldr	r1, [r7, #32]
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	0018      	movs	r0, r3
 800c04e:	f000 f91b 	bl	800c288 <I2C_WaitOnTXISFlagUntilTimeout>
 800c052:	1e03      	subs	r3, r0, #0
 800c054:	d001      	beq.n	800c05a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800c056:	2301      	movs	r3, #1
 800c058:	e033      	b.n	800c0c2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c05a:	1dbb      	adds	r3, r7, #6
 800c05c:	881b      	ldrh	r3, [r3, #0]
 800c05e:	2b01      	cmp	r3, #1
 800c060:	d107      	bne.n	800c072 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c062:	2308      	movs	r3, #8
 800c064:	18fb      	adds	r3, r7, r3
 800c066:	881b      	ldrh	r3, [r3, #0]
 800c068:	b2da      	uxtb	r2, r3
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	629a      	str	r2, [r3, #40]	@ 0x28
 800c070:	e019      	b.n	800c0a6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c072:	2308      	movs	r3, #8
 800c074:	18fb      	adds	r3, r7, r3
 800c076:	881b      	ldrh	r3, [r3, #0]
 800c078:	0a1b      	lsrs	r3, r3, #8
 800c07a:	b29b      	uxth	r3, r3
 800c07c:	b2da      	uxtb	r2, r3
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c086:	6a39      	ldr	r1, [r7, #32]
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	0018      	movs	r0, r3
 800c08c:	f000 f8fc 	bl	800c288 <I2C_WaitOnTXISFlagUntilTimeout>
 800c090:	1e03      	subs	r3, r0, #0
 800c092:	d001      	beq.n	800c098 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	e014      	b.n	800c0c2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c098:	2308      	movs	r3, #8
 800c09a:	18fb      	adds	r3, r7, r3
 800c09c:	881b      	ldrh	r3, [r3, #0]
 800c09e:	b2da      	uxtb	r2, r3
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c0a6:	6a3a      	ldr	r2, [r7, #32]
 800c0a8:	68f8      	ldr	r0, [r7, #12]
 800c0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ac:	9300      	str	r3, [sp, #0]
 800c0ae:	0013      	movs	r3, r2
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	2180      	movs	r1, #128	@ 0x80
 800c0b4:	f000 f890 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800c0b8:	1e03      	subs	r3, r0, #0
 800c0ba:	d001      	beq.n	800c0c0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	e000      	b.n	800c0c2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800c0c0:	2300      	movs	r3, #0
}
 800c0c2:	0018      	movs	r0, r3
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	b004      	add	sp, #16
 800c0c8:	bdb0      	pop	{r4, r5, r7, pc}
 800c0ca:	46c0      	nop			@ (mov r8, r8)
 800c0cc:	80002000 	.word	0x80002000

0800c0d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c0d0:	b5b0      	push	{r4, r5, r7, lr}
 800c0d2:	b086      	sub	sp, #24
 800c0d4:	af02      	add	r7, sp, #8
 800c0d6:	60f8      	str	r0, [r7, #12]
 800c0d8:	000c      	movs	r4, r1
 800c0da:	0010      	movs	r0, r2
 800c0dc:	0019      	movs	r1, r3
 800c0de:	250a      	movs	r5, #10
 800c0e0:	197b      	adds	r3, r7, r5
 800c0e2:	1c22      	adds	r2, r4, #0
 800c0e4:	801a      	strh	r2, [r3, #0]
 800c0e6:	2308      	movs	r3, #8
 800c0e8:	18fb      	adds	r3, r7, r3
 800c0ea:	1c02      	adds	r2, r0, #0
 800c0ec:	801a      	strh	r2, [r3, #0]
 800c0ee:	1dbb      	adds	r3, r7, #6
 800c0f0:	1c0a      	adds	r2, r1, #0
 800c0f2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c0f4:	1dbb      	adds	r3, r7, #6
 800c0f6:	881b      	ldrh	r3, [r3, #0]
 800c0f8:	b2da      	uxtb	r2, r3
 800c0fa:	197b      	adds	r3, r7, r5
 800c0fc:	8819      	ldrh	r1, [r3, #0]
 800c0fe:	68f8      	ldr	r0, [r7, #12]
 800c100:	4b23      	ldr	r3, [pc, #140]	@ (800c190 <I2C_RequestMemoryRead+0xc0>)
 800c102:	9300      	str	r3, [sp, #0]
 800c104:	2300      	movs	r3, #0
 800c106:	f000 fa41 	bl	800c58c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c10a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c10c:	6a39      	ldr	r1, [r7, #32]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	0018      	movs	r0, r3
 800c112:	f000 f8b9 	bl	800c288 <I2C_WaitOnTXISFlagUntilTimeout>
 800c116:	1e03      	subs	r3, r0, #0
 800c118:	d001      	beq.n	800c11e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800c11a:	2301      	movs	r3, #1
 800c11c:	e033      	b.n	800c186 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c11e:	1dbb      	adds	r3, r7, #6
 800c120:	881b      	ldrh	r3, [r3, #0]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d107      	bne.n	800c136 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c126:	2308      	movs	r3, #8
 800c128:	18fb      	adds	r3, r7, r3
 800c12a:	881b      	ldrh	r3, [r3, #0]
 800c12c:	b2da      	uxtb	r2, r3
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	629a      	str	r2, [r3, #40]	@ 0x28
 800c134:	e019      	b.n	800c16a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c136:	2308      	movs	r3, #8
 800c138:	18fb      	adds	r3, r7, r3
 800c13a:	881b      	ldrh	r3, [r3, #0]
 800c13c:	0a1b      	lsrs	r3, r3, #8
 800c13e:	b29b      	uxth	r3, r3
 800c140:	b2da      	uxtb	r2, r3
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c14a:	6a39      	ldr	r1, [r7, #32]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	0018      	movs	r0, r3
 800c150:	f000 f89a 	bl	800c288 <I2C_WaitOnTXISFlagUntilTimeout>
 800c154:	1e03      	subs	r3, r0, #0
 800c156:	d001      	beq.n	800c15c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800c158:	2301      	movs	r3, #1
 800c15a:	e014      	b.n	800c186 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c15c:	2308      	movs	r3, #8
 800c15e:	18fb      	adds	r3, r7, r3
 800c160:	881b      	ldrh	r3, [r3, #0]
 800c162:	b2da      	uxtb	r2, r3
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c16a:	6a3a      	ldr	r2, [r7, #32]
 800c16c:	68f8      	ldr	r0, [r7, #12]
 800c16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c170:	9300      	str	r3, [sp, #0]
 800c172:	0013      	movs	r3, r2
 800c174:	2200      	movs	r2, #0
 800c176:	2140      	movs	r1, #64	@ 0x40
 800c178:	f000 f82e 	bl	800c1d8 <I2C_WaitOnFlagUntilTimeout>
 800c17c:	1e03      	subs	r3, r0, #0
 800c17e:	d001      	beq.n	800c184 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800c180:	2301      	movs	r3, #1
 800c182:	e000      	b.n	800c186 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800c184:	2300      	movs	r3, #0
}
 800c186:	0018      	movs	r0, r3
 800c188:	46bd      	mov	sp, r7
 800c18a:	b004      	add	sp, #16
 800c18c:	bdb0      	pop	{r4, r5, r7, pc}
 800c18e:	46c0      	nop			@ (mov r8, r8)
 800c190:	80002000 	.word	0x80002000

0800c194 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	699b      	ldr	r3, [r3, #24]
 800c1a2:	2202      	movs	r2, #2
 800c1a4:	4013      	ands	r3, r2
 800c1a6:	2b02      	cmp	r3, #2
 800c1a8:	d103      	bne.n	800c1b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	699b      	ldr	r3, [r3, #24]
 800c1b8:	2201      	movs	r2, #1
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d007      	beq.n	800c1d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	699a      	ldr	r2, [r3, #24]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	2101      	movs	r1, #1
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	619a      	str	r2, [r3, #24]
  }
}
 800c1d0:	46c0      	nop			@ (mov r8, r8)
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	b002      	add	sp, #8
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	603b      	str	r3, [r7, #0]
 800c1e4:	1dfb      	adds	r3, r7, #7
 800c1e6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c1e8:	e03a      	b.n	800c260 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c1ea:	69ba      	ldr	r2, [r7, #24]
 800c1ec:	6839      	ldr	r1, [r7, #0]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	0018      	movs	r0, r3
 800c1f2:	f000 f8d3 	bl	800c39c <I2C_IsErrorOccurred>
 800c1f6:	1e03      	subs	r3, r0, #0
 800c1f8:	d001      	beq.n	800c1fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	e040      	b.n	800c280 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	3301      	adds	r3, #1
 800c202:	d02d      	beq.n	800c260 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c204:	f7fd f912 	bl	800942c <HAL_GetTick>
 800c208:	0002      	movs	r2, r0
 800c20a:	69bb      	ldr	r3, [r7, #24]
 800c20c:	1ad3      	subs	r3, r2, r3
 800c20e:	683a      	ldr	r2, [r7, #0]
 800c210:	429a      	cmp	r2, r3
 800c212:	d302      	bcc.n	800c21a <I2C_WaitOnFlagUntilTimeout+0x42>
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d122      	bne.n	800c260 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	699b      	ldr	r3, [r3, #24]
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	4013      	ands	r3, r2
 800c224:	68ba      	ldr	r2, [r7, #8]
 800c226:	1ad3      	subs	r3, r2, r3
 800c228:	425a      	negs	r2, r3
 800c22a:	4153      	adcs	r3, r2
 800c22c:	b2db      	uxtb	r3, r3
 800c22e:	001a      	movs	r2, r3
 800c230:	1dfb      	adds	r3, r7, #7
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	429a      	cmp	r2, r3
 800c236:	d113      	bne.n	800c260 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c23c:	2220      	movs	r2, #32
 800c23e:	431a      	orrs	r2, r3
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2241      	movs	r2, #65	@ 0x41
 800c248:	2120      	movs	r1, #32
 800c24a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2242      	movs	r2, #66	@ 0x42
 800c250:	2100      	movs	r1, #0
 800c252:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	2240      	movs	r2, #64	@ 0x40
 800c258:	2100      	movs	r1, #0
 800c25a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800c25c:	2301      	movs	r3, #1
 800c25e:	e00f      	b.n	800c280 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	699b      	ldr	r3, [r3, #24]
 800c266:	68ba      	ldr	r2, [r7, #8]
 800c268:	4013      	ands	r3, r2
 800c26a:	68ba      	ldr	r2, [r7, #8]
 800c26c:	1ad3      	subs	r3, r2, r3
 800c26e:	425a      	negs	r2, r3
 800c270:	4153      	adcs	r3, r2
 800c272:	b2db      	uxtb	r3, r3
 800c274:	001a      	movs	r2, r3
 800c276:	1dfb      	adds	r3, r7, #7
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	d0b5      	beq.n	800c1ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	0018      	movs	r0, r3
 800c282:	46bd      	mov	sp, r7
 800c284:	b004      	add	sp, #16
 800c286:	bd80      	pop	{r7, pc}

0800c288 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c294:	e032      	b.n	800c2fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c296:	687a      	ldr	r2, [r7, #4]
 800c298:	68b9      	ldr	r1, [r7, #8]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	0018      	movs	r0, r3
 800c29e:	f000 f87d 	bl	800c39c <I2C_IsErrorOccurred>
 800c2a2:	1e03      	subs	r3, r0, #0
 800c2a4:	d001      	beq.n	800c2aa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	e030      	b.n	800c30c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c2aa:	68bb      	ldr	r3, [r7, #8]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	d025      	beq.n	800c2fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2b0:	f7fd f8bc 	bl	800942c <HAL_GetTick>
 800c2b4:	0002      	movs	r2, r0
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	1ad3      	subs	r3, r2, r3
 800c2ba:	68ba      	ldr	r2, [r7, #8]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d302      	bcc.n	800c2c6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d11a      	bne.n	800c2fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	699b      	ldr	r3, [r3, #24]
 800c2cc:	2202      	movs	r2, #2
 800c2ce:	4013      	ands	r3, r2
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d013      	beq.n	800c2fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2d8:	2220      	movs	r2, #32
 800c2da:	431a      	orrs	r2, r3
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2241      	movs	r2, #65	@ 0x41
 800c2e4:	2120      	movs	r1, #32
 800c2e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	2242      	movs	r2, #66	@ 0x42
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	2240      	movs	r2, #64	@ 0x40
 800c2f4:	2100      	movs	r1, #0
 800c2f6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e007      	b.n	800c30c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	699b      	ldr	r3, [r3, #24]
 800c302:	2202      	movs	r2, #2
 800c304:	4013      	ands	r3, r2
 800c306:	2b02      	cmp	r3, #2
 800c308:	d1c5      	bne.n	800c296 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c30a:	2300      	movs	r3, #0
}
 800c30c:	0018      	movs	r0, r3
 800c30e:	46bd      	mov	sp, r7
 800c310:	b004      	add	sp, #16
 800c312:	bd80      	pop	{r7, pc}

0800c314 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	60f8      	str	r0, [r7, #12]
 800c31c:	60b9      	str	r1, [r7, #8]
 800c31e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c320:	e02f      	b.n	800c382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	68b9      	ldr	r1, [r7, #8]
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	0018      	movs	r0, r3
 800c32a:	f000 f837 	bl	800c39c <I2C_IsErrorOccurred>
 800c32e:	1e03      	subs	r3, r0, #0
 800c330:	d001      	beq.n	800c336 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e02d      	b.n	800c392 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c336:	f7fd f879 	bl	800942c <HAL_GetTick>
 800c33a:	0002      	movs	r2, r0
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	1ad3      	subs	r3, r2, r3
 800c340:	68ba      	ldr	r2, [r7, #8]
 800c342:	429a      	cmp	r2, r3
 800c344:	d302      	bcc.n	800c34c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d11a      	bne.n	800c382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	699b      	ldr	r3, [r3, #24]
 800c352:	2220      	movs	r2, #32
 800c354:	4013      	ands	r3, r2
 800c356:	2b20      	cmp	r3, #32
 800c358:	d013      	beq.n	800c382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c35e:	2220      	movs	r2, #32
 800c360:	431a      	orrs	r2, r3
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2241      	movs	r2, #65	@ 0x41
 800c36a:	2120      	movs	r1, #32
 800c36c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2242      	movs	r2, #66	@ 0x42
 800c372:	2100      	movs	r1, #0
 800c374:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	2240      	movs	r2, #64	@ 0x40
 800c37a:	2100      	movs	r1, #0
 800c37c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800c37e:	2301      	movs	r3, #1
 800c380:	e007      	b.n	800c392 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	699b      	ldr	r3, [r3, #24]
 800c388:	2220      	movs	r2, #32
 800c38a:	4013      	ands	r3, r2
 800c38c:	2b20      	cmp	r3, #32
 800c38e:	d1c8      	bne.n	800c322 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c390:	2300      	movs	r3, #0
}
 800c392:	0018      	movs	r0, r3
 800c394:	46bd      	mov	sp, r7
 800c396:	b004      	add	sp, #16
 800c398:	bd80      	pop	{r7, pc}
	...

0800c39c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b08a      	sub	sp, #40	@ 0x28
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	60f8      	str	r0, [r7, #12]
 800c3a4:	60b9      	str	r1, [r7, #8]
 800c3a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3a8:	2327      	movs	r3, #39	@ 0x27
 800c3aa:	18fb      	adds	r3, r7, r3
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	699b      	ldr	r3, [r3, #24]
 800c3b6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	2210      	movs	r2, #16
 800c3c4:	4013      	ands	r3, r2
 800c3c6:	d100      	bne.n	800c3ca <I2C_IsErrorOccurred+0x2e>
 800c3c8:	e079      	b.n	800c4be <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	2210      	movs	r2, #16
 800c3d0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c3d2:	e057      	b.n	800c484 <I2C_IsErrorOccurred+0xe8>
 800c3d4:	2227      	movs	r2, #39	@ 0x27
 800c3d6:	18bb      	adds	r3, r7, r2
 800c3d8:	18ba      	adds	r2, r7, r2
 800c3da:	7812      	ldrb	r2, [r2, #0]
 800c3dc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	d04f      	beq.n	800c484 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c3e4:	f7fd f822 	bl	800942c <HAL_GetTick>
 800c3e8:	0002      	movs	r2, r0
 800c3ea:	69fb      	ldr	r3, [r7, #28]
 800c3ec:	1ad3      	subs	r3, r2, r3
 800c3ee:	68ba      	ldr	r2, [r7, #8]
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	d302      	bcc.n	800c3fa <I2C_IsErrorOccurred+0x5e>
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d144      	bne.n	800c484 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	685a      	ldr	r2, [r3, #4]
 800c400:	2380      	movs	r3, #128	@ 0x80
 800c402:	01db      	lsls	r3, r3, #7
 800c404:	4013      	ands	r3, r2
 800c406:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c408:	2013      	movs	r0, #19
 800c40a:	183b      	adds	r3, r7, r0
 800c40c:	68fa      	ldr	r2, [r7, #12]
 800c40e:	2142      	movs	r1, #66	@ 0x42
 800c410:	5c52      	ldrb	r2, [r2, r1]
 800c412:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	699a      	ldr	r2, [r3, #24]
 800c41a:	2380      	movs	r3, #128	@ 0x80
 800c41c:	021b      	lsls	r3, r3, #8
 800c41e:	401a      	ands	r2, r3
 800c420:	2380      	movs	r3, #128	@ 0x80
 800c422:	021b      	lsls	r3, r3, #8
 800c424:	429a      	cmp	r2, r3
 800c426:	d126      	bne.n	800c476 <I2C_IsErrorOccurred+0xda>
 800c428:	697a      	ldr	r2, [r7, #20]
 800c42a:	2380      	movs	r3, #128	@ 0x80
 800c42c:	01db      	lsls	r3, r3, #7
 800c42e:	429a      	cmp	r2, r3
 800c430:	d021      	beq.n	800c476 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800c432:	183b      	adds	r3, r7, r0
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	2b20      	cmp	r3, #32
 800c438:	d01d      	beq.n	800c476 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	685a      	ldr	r2, [r3, #4]
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	2180      	movs	r1, #128	@ 0x80
 800c446:	01c9      	lsls	r1, r1, #7
 800c448:	430a      	orrs	r2, r1
 800c44a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c44c:	f7fc ffee 	bl	800942c <HAL_GetTick>
 800c450:	0003      	movs	r3, r0
 800c452:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c454:	e00f      	b.n	800c476 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c456:	f7fc ffe9 	bl	800942c <HAL_GetTick>
 800c45a:	0002      	movs	r2, r0
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	1ad3      	subs	r3, r2, r3
 800c460:	2b19      	cmp	r3, #25
 800c462:	d908      	bls.n	800c476 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c464:	6a3b      	ldr	r3, [r7, #32]
 800c466:	2220      	movs	r2, #32
 800c468:	4313      	orrs	r3, r2
 800c46a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c46c:	2327      	movs	r3, #39	@ 0x27
 800c46e:	18fb      	adds	r3, r7, r3
 800c470:	2201      	movs	r2, #1
 800c472:	701a      	strb	r2, [r3, #0]

              break;
 800c474:	e006      	b.n	800c484 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	699b      	ldr	r3, [r3, #24]
 800c47c:	2220      	movs	r2, #32
 800c47e:	4013      	ands	r3, r2
 800c480:	2b20      	cmp	r3, #32
 800c482:	d1e8      	bne.n	800c456 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	699b      	ldr	r3, [r3, #24]
 800c48a:	2220      	movs	r2, #32
 800c48c:	4013      	ands	r3, r2
 800c48e:	2b20      	cmp	r3, #32
 800c490:	d004      	beq.n	800c49c <I2C_IsErrorOccurred+0x100>
 800c492:	2327      	movs	r3, #39	@ 0x27
 800c494:	18fb      	adds	r3, r7, r3
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d09b      	beq.n	800c3d4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c49c:	2327      	movs	r3, #39	@ 0x27
 800c49e:	18fb      	adds	r3, r7, r3
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d103      	bne.n	800c4ae <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	2220      	movs	r2, #32
 800c4ac:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c4ae:	6a3b      	ldr	r3, [r7, #32]
 800c4b0:	2204      	movs	r2, #4
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c4b6:	2327      	movs	r3, #39	@ 0x27
 800c4b8:	18fb      	adds	r3, r7, r3
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	699b      	ldr	r3, [r3, #24]
 800c4c4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c4c6:	69ba      	ldr	r2, [r7, #24]
 800c4c8:	2380      	movs	r3, #128	@ 0x80
 800c4ca:	005b      	lsls	r3, r3, #1
 800c4cc:	4013      	ands	r3, r2
 800c4ce:	d00c      	beq.n	800c4ea <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c4d0:	6a3b      	ldr	r3, [r7, #32]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	4313      	orrs	r3, r2
 800c4d6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2280      	movs	r2, #128	@ 0x80
 800c4de:	0052      	lsls	r2, r2, #1
 800c4e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c4e2:	2327      	movs	r3, #39	@ 0x27
 800c4e4:	18fb      	adds	r3, r7, r3
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c4ea:	69ba      	ldr	r2, [r7, #24]
 800c4ec:	2380      	movs	r3, #128	@ 0x80
 800c4ee:	00db      	lsls	r3, r3, #3
 800c4f0:	4013      	ands	r3, r2
 800c4f2:	d00c      	beq.n	800c50e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c4f4:	6a3b      	ldr	r3, [r7, #32]
 800c4f6:	2208      	movs	r2, #8
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	2280      	movs	r2, #128	@ 0x80
 800c502:	00d2      	lsls	r2, r2, #3
 800c504:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c506:	2327      	movs	r3, #39	@ 0x27
 800c508:	18fb      	adds	r3, r7, r3
 800c50a:	2201      	movs	r2, #1
 800c50c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c50e:	69ba      	ldr	r2, [r7, #24]
 800c510:	2380      	movs	r3, #128	@ 0x80
 800c512:	009b      	lsls	r3, r3, #2
 800c514:	4013      	ands	r3, r2
 800c516:	d00c      	beq.n	800c532 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c518:	6a3b      	ldr	r3, [r7, #32]
 800c51a:	2202      	movs	r2, #2
 800c51c:	4313      	orrs	r3, r2
 800c51e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	2280      	movs	r2, #128	@ 0x80
 800c526:	0092      	lsls	r2, r2, #2
 800c528:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c52a:	2327      	movs	r3, #39	@ 0x27
 800c52c:	18fb      	adds	r3, r7, r3
 800c52e:	2201      	movs	r2, #1
 800c530:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800c532:	2327      	movs	r3, #39	@ 0x27
 800c534:	18fb      	adds	r3, r7, r3
 800c536:	781b      	ldrb	r3, [r3, #0]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d01d      	beq.n	800c578 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	0018      	movs	r0, r3
 800c540:	f7ff fe28 	bl	800c194 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	685a      	ldr	r2, [r3, #4]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	490e      	ldr	r1, [pc, #56]	@ (800c588 <I2C_IsErrorOccurred+0x1ec>)
 800c550:	400a      	ands	r2, r1
 800c552:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c558:	6a3b      	ldr	r3, [r7, #32]
 800c55a:	431a      	orrs	r2, r3
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	2241      	movs	r2, #65	@ 0x41
 800c564:	2120      	movs	r1, #32
 800c566:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	2242      	movs	r2, #66	@ 0x42
 800c56c:	2100      	movs	r1, #0
 800c56e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2240      	movs	r2, #64	@ 0x40
 800c574:	2100      	movs	r1, #0
 800c576:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800c578:	2327      	movs	r3, #39	@ 0x27
 800c57a:	18fb      	adds	r3, r7, r3
 800c57c:	781b      	ldrb	r3, [r3, #0]
}
 800c57e:	0018      	movs	r0, r3
 800c580:	46bd      	mov	sp, r7
 800c582:	b00a      	add	sp, #40	@ 0x28
 800c584:	bd80      	pop	{r7, pc}
 800c586:	46c0      	nop			@ (mov r8, r8)
 800c588:	fe00e800 	.word	0xfe00e800

0800c58c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c58c:	b590      	push	{r4, r7, lr}
 800c58e:	b087      	sub	sp, #28
 800c590:	af00      	add	r7, sp, #0
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	0008      	movs	r0, r1
 800c596:	0011      	movs	r1, r2
 800c598:	607b      	str	r3, [r7, #4]
 800c59a:	240a      	movs	r4, #10
 800c59c:	193b      	adds	r3, r7, r4
 800c59e:	1c02      	adds	r2, r0, #0
 800c5a0:	801a      	strh	r2, [r3, #0]
 800c5a2:	2009      	movs	r0, #9
 800c5a4:	183b      	adds	r3, r7, r0
 800c5a6:	1c0a      	adds	r2, r1, #0
 800c5a8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5aa:	193b      	adds	r3, r7, r4
 800c5ac:	881b      	ldrh	r3, [r3, #0]
 800c5ae:	059b      	lsls	r3, r3, #22
 800c5b0:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c5b2:	183b      	adds	r3, r7, r0
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	0419      	lsls	r1, r3, #16
 800c5b8:	23ff      	movs	r3, #255	@ 0xff
 800c5ba:	041b      	lsls	r3, r3, #16
 800c5bc:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5be:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c5c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	005b      	lsls	r3, r3, #1
 800c5ca:	085b      	lsrs	r3, r3, #1
 800c5cc:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c5d6:	0d51      	lsrs	r1, r2, #21
 800c5d8:	2280      	movs	r2, #128	@ 0x80
 800c5da:	00d2      	lsls	r2, r2, #3
 800c5dc:	400a      	ands	r2, r1
 800c5de:	4907      	ldr	r1, [pc, #28]	@ (800c5fc <I2C_TransferConfig+0x70>)
 800c5e0:	430a      	orrs	r2, r1
 800c5e2:	43d2      	mvns	r2, r2
 800c5e4:	401a      	ands	r2, r3
 800c5e6:	0011      	movs	r1, r2
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	697a      	ldr	r2, [r7, #20]
 800c5ee:	430a      	orrs	r2, r1
 800c5f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c5f2:	46c0      	nop			@ (mov r8, r8)
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	b007      	add	sp, #28
 800c5f8:	bd90      	pop	{r4, r7, pc}
 800c5fa:	46c0      	nop			@ (mov r8, r8)
 800c5fc:	03ff63ff 	.word	0x03ff63ff

0800c600 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b082      	sub	sp, #8
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2241      	movs	r2, #65	@ 0x41
 800c60e:	5c9b      	ldrb	r3, [r3, r2]
 800c610:	b2db      	uxtb	r3, r3
 800c612:	2b20      	cmp	r3, #32
 800c614:	d138      	bne.n	800c688 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2240      	movs	r2, #64	@ 0x40
 800c61a:	5c9b      	ldrb	r3, [r3, r2]
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d101      	bne.n	800c624 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c620:	2302      	movs	r3, #2
 800c622:	e032      	b.n	800c68a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2240      	movs	r2, #64	@ 0x40
 800c628:	2101      	movs	r1, #1
 800c62a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2241      	movs	r2, #65	@ 0x41
 800c630:	2124      	movs	r1, #36	@ 0x24
 800c632:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	2101      	movs	r1, #1
 800c640:	438a      	bics	r2, r1
 800c642:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	681a      	ldr	r2, [r3, #0]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4911      	ldr	r1, [pc, #68]	@ (800c694 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800c650:	400a      	ands	r2, r1
 800c652:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	6819      	ldr	r1, [r3, #0]
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	683a      	ldr	r2, [r7, #0]
 800c660:	430a      	orrs	r2, r1
 800c662:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	2101      	movs	r1, #1
 800c670:	430a      	orrs	r2, r1
 800c672:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2241      	movs	r2, #65	@ 0x41
 800c678:	2120      	movs	r1, #32
 800c67a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2240      	movs	r2, #64	@ 0x40
 800c680:	2100      	movs	r1, #0
 800c682:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800c684:	2300      	movs	r3, #0
 800c686:	e000      	b.n	800c68a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c688:	2302      	movs	r3, #2
  }
}
 800c68a:	0018      	movs	r0, r3
 800c68c:	46bd      	mov	sp, r7
 800c68e:	b002      	add	sp, #8
 800c690:	bd80      	pop	{r7, pc}
 800c692:	46c0      	nop			@ (mov r8, r8)
 800c694:	ffffefff 	.word	0xffffefff

0800c698 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2241      	movs	r2, #65	@ 0x41
 800c6a6:	5c9b      	ldrb	r3, [r3, r2]
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	2b20      	cmp	r3, #32
 800c6ac:	d139      	bne.n	800c722 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2240      	movs	r2, #64	@ 0x40
 800c6b2:	5c9b      	ldrb	r3, [r3, r2]
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	d101      	bne.n	800c6bc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c6b8:	2302      	movs	r3, #2
 800c6ba:	e033      	b.n	800c724 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	2240      	movs	r2, #64	@ 0x40
 800c6c0:	2101      	movs	r1, #1
 800c6c2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2241      	movs	r2, #65	@ 0x41
 800c6c8:	2124      	movs	r1, #36	@ 0x24
 800c6ca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	2101      	movs	r1, #1
 800c6d8:	438a      	bics	r2, r1
 800c6da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	4a11      	ldr	r2, [pc, #68]	@ (800c72c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800c6e8:	4013      	ands	r3, r2
 800c6ea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	021b      	lsls	r3, r3, #8
 800c6f0:	68fa      	ldr	r2, [r7, #12]
 800c6f2:	4313      	orrs	r3, r2
 800c6f4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	68fa      	ldr	r2, [r7, #12]
 800c6fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	681a      	ldr	r2, [r3, #0]
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2101      	movs	r1, #1
 800c70a:	430a      	orrs	r2, r1
 800c70c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2241      	movs	r2, #65	@ 0x41
 800c712:	2120      	movs	r1, #32
 800c714:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2240      	movs	r2, #64	@ 0x40
 800c71a:	2100      	movs	r1, #0
 800c71c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800c71e:	2300      	movs	r3, #0
 800c720:	e000      	b.n	800c724 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c722:	2302      	movs	r3, #2
  }
}
 800c724:	0018      	movs	r0, r3
 800c726:	46bd      	mov	sp, r7
 800c728:	b004      	add	sp, #16
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	fffff0ff 	.word	0xfffff0ff

0800c730 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b084      	sub	sp, #16
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d101      	bne.n	800c742 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	e137      	b.n	800c9b2 <HAL_LPTIM_Init+0x282>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	2252      	movs	r2, #82	@ 0x52
 800c746:	5c9b      	ldrb	r3, [r3, r2]
 800c748:	b2db      	uxtb	r3, r3
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d107      	bne.n	800c75e <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2251      	movs	r2, #81	@ 0x51
 800c752:	2100      	movs	r1, #0
 800c754:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	0018      	movs	r0, r3
 800c75a:	f7f8 f967 	bl	8004a2c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	2252      	movs	r2, #82	@ 0x52
 800c762:	2102      	movs	r1, #2
 800c764:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	691a      	ldr	r2, [r3, #16]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	2101      	movs	r1, #1
 800c772:	430a      	orrs	r2, r1
 800c774:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2280      	movs	r2, #128	@ 0x80
 800c77c:	0052      	lsls	r2, r2, #1
 800c77e:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c788:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 800c78a:	2380      	movs	r3, #128	@ 0x80
 800c78c:	005a      	lsls	r2, r3, #1
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	0011      	movs	r1, r2
 800c792:	0018      	movs	r0, r3
 800c794:	f001 f82c 	bl	800d7f0 <LPTIM_WaitForFlag>
 800c798:	0003      	movs	r3, r0
 800c79a:	2b03      	cmp	r3, #3
 800c79c:	d101      	bne.n	800c7a2 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 800c79e:	2303      	movs	r3, #3
 800c7a0:	e107      	b.n	800c9b2 <HAL_LPTIM_Init+0x282>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	2210      	movs	r2, #16
 800c7a8:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	687a      	ldr	r2, [r7, #4]
 800c7b0:	6a12      	ldr	r2, [r2, #32]
 800c7b2:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2110      	movs	r1, #16
 800c7b8:	0018      	movs	r0, r3
 800c7ba:	f001 f819 	bl	800d7f0 <LPTIM_WaitForFlag>
 800c7be:	0003      	movs	r3, r0
 800c7c0:	2b03      	cmp	r3, #3
 800c7c2:	d101      	bne.n	800c7c8 <HAL_LPTIM_Init+0x98>
  {
    return HAL_TIMEOUT;
 800c7c4:	2303      	movs	r3, #3
 800c7c6:	e0f4      	b.n	800c9b2 <HAL_LPTIM_Init+0x282>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	4a7b      	ldr	r2, [pc, #492]	@ (800c9bc <HAL_LPTIM_Init+0x28c>)
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d004      	beq.n	800c7dc <HAL_LPTIM_Init+0xac>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	4a7a      	ldr	r2, [pc, #488]	@ (800c9c0 <HAL_LPTIM_Init+0x290>)
 800c7d8:	4293      	cmp	r3, r2
 800c7da:	d101      	bne.n	800c7e0 <HAL_LPTIM_Init+0xb0>
 800c7dc:	2301      	movs	r3, #1
 800c7de:	e000      	b.n	800c7e2 <HAL_LPTIM_Init+0xb2>
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	2b01      	cmp	r3, #1
 800c7e4:	d122      	bne.n	800c82c <HAL_LPTIM_Init+0xfc>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	4013      	ands	r3, r2
 800c7f0:	d14e      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7f8:	2380      	movs	r3, #128	@ 0x80
 800c7fa:	029b      	lsls	r3, r3, #10
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	d147      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c806:	2202      	movs	r2, #2
 800c808:	4013      	ands	r3, r2
 800c80a:	d141      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c812:	2380      	movs	r3, #128	@ 0x80
 800c814:	029b      	lsls	r3, r3, #10
 800c816:	4013      	ands	r3, r2
 800c818:	d13a      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	691a      	ldr	r2, [r3, #16]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	2101      	movs	r1, #1
 800c826:	438a      	bics	r2, r1
 800c828:	611a      	str	r2, [r3, #16]
 800c82a:	e031      	b.n	800c890 <HAL_LPTIM_Init+0x160>
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4a62      	ldr	r2, [pc, #392]	@ (800c9bc <HAL_LPTIM_Init+0x28c>)
 800c832:	4293      	cmp	r3, r2
 800c834:	d009      	beq.n	800c84a <HAL_LPTIM_Init+0x11a>
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a62      	ldr	r2, [pc, #392]	@ (800c9c4 <HAL_LPTIM_Init+0x294>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	d004      	beq.n	800c84a <HAL_LPTIM_Init+0x11a>
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	4a5e      	ldr	r2, [pc, #376]	@ (800c9c0 <HAL_LPTIM_Init+0x290>)
 800c846:	4293      	cmp	r3, r2
 800c848:	d101      	bne.n	800c84e <HAL_LPTIM_Init+0x11e>
 800c84a:	2301      	movs	r3, #1
 800c84c:	e000      	b.n	800c850 <HAL_LPTIM_Init+0x120>
 800c84e:	2300      	movs	r3, #0
 800c850:	2b01      	cmp	r3, #1
 800c852:	d115      	bne.n	800c880 <HAL_LPTIM_Init+0x150>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c85a:	2202      	movs	r2, #2
 800c85c:	4013      	ands	r3, r2
 800c85e:	d117      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c866:	2380      	movs	r3, #128	@ 0x80
 800c868:	029b      	lsls	r3, r3, #10
 800c86a:	4013      	ands	r3, r2
 800c86c:	d110      	bne.n	800c890 <HAL_LPTIM_Init+0x160>
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	691a      	ldr	r2, [r3, #16]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	2101      	movs	r1, #1
 800c87a:	438a      	bics	r2, r1
 800c87c:	611a      	str	r2, [r3, #16]
 800c87e:	e007      	b.n	800c890 <HAL_LPTIM_Init+0x160>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	691a      	ldr	r2, [r3, #16]
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	2101      	movs	r1, #1
 800c88c:	438a      	bics	r2, r1
 800c88e:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	685b      	ldr	r3, [r3, #4]
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d005      	beq.n	800c8ac <HAL_LPTIM_Init+0x17c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c8a4:	2380      	movs	r3, #128	@ 0x80
 800c8a6:	041b      	lsls	r3, r3, #16
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d103      	bne.n	800c8b4 <HAL_LPTIM_Init+0x184>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	221e      	movs	r2, #30
 800c8b0:	4393      	bics	r3, r2
 800c8b2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	695b      	ldr	r3, [r3, #20]
 800c8b8:	4a43      	ldr	r2, [pc, #268]	@ (800c9c8 <HAL_LPTIM_Init+0x298>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d003      	beq.n	800c8c6 <HAL_LPTIM_Init+0x196>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4a42      	ldr	r2, [pc, #264]	@ (800c9cc <HAL_LPTIM_Init+0x29c>)
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	4a41      	ldr	r2, [pc, #260]	@ (800c9d0 <HAL_LPTIM_Init+0x2a0>)
 800c8ca:	4013      	ands	r3, r2
 800c8cc:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800c8d6:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 800c8dc:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800c8e2:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800c8e4:	68fa      	ldr	r2, [r7, #12]
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d107      	bne.n	800c902 <HAL_LPTIM_Init+0x1d2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	4313      	orrs	r3, r2
 800c900:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	2b01      	cmp	r3, #1
 800c908:	d005      	beq.n	800c916 <HAL_LPTIM_Init+0x1e6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c90e:	2380      	movs	r3, #128	@ 0x80
 800c910:	041b      	lsls	r3, r3, #16
 800c912:	429a      	cmp	r2, r3
 800c914:	d107      	bne.n	800c926 <HAL_LPTIM_Init+0x1f6>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800c91e:	4313      	orrs	r3, r2
 800c920:	68fa      	ldr	r2, [r7, #12]
 800c922:	4313      	orrs	r3, r2
 800c924:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	695b      	ldr	r3, [r3, #20]
 800c92a:	4a27      	ldr	r2, [pc, #156]	@ (800c9c8 <HAL_LPTIM_Init+0x298>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d00a      	beq.n	800c946 <HAL_LPTIM_Init+0x216>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800c938:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800c93e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800c940:	68fa      	ldr	r2, [r7, #12]
 800c942:	4313      	orrs	r3, r2
 800c944:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	68fa      	ldr	r2, [r7, #12]
 800c94c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4a1a      	ldr	r2, [pc, #104]	@ (800c9bc <HAL_LPTIM_Init+0x28c>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d004      	beq.n	800c962 <HAL_LPTIM_Init+0x232>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	4a18      	ldr	r2, [pc, #96]	@ (800c9c0 <HAL_LPTIM_Init+0x290>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d108      	bne.n	800c974 <HAL_LPTIM_Init+0x244>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	430a      	orrs	r2, r1
 800c970:	625a      	str	r2, [r3, #36]	@ 0x24
 800c972:	e009      	b.n	800c988 <HAL_LPTIM_Init+0x258>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	4a12      	ldr	r2, [pc, #72]	@ (800c9c4 <HAL_LPTIM_Init+0x294>)
 800c97a:	4293      	cmp	r3, r2
 800c97c:	d104      	bne.n	800c988 <HAL_LPTIM_Init+0x258>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	687a      	ldr	r2, [r7, #4]
 800c984:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c986:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2253      	movs	r2, #83	@ 0x53
 800c98c:	2101      	movs	r1, #1
 800c98e:	5499      	strb	r1, [r3, r2]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2254      	movs	r2, #84	@ 0x54
 800c994:	2101      	movs	r1, #1
 800c996:	5499      	strb	r1, [r3, r2]
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	2255      	movs	r2, #85	@ 0x55
 800c99c:	2101      	movs	r1, #1
 800c99e:	5499      	strb	r1, [r3, r2]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2256      	movs	r2, #86	@ 0x56
 800c9a4:	2101      	movs	r1, #1
 800c9a6:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	2252      	movs	r2, #82	@ 0x52
 800c9ac:	2101      	movs	r1, #1
 800c9ae:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	0018      	movs	r0, r3
 800c9b4:	46bd      	mov	sp, r7
 800c9b6:	b004      	add	sp, #16
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	46c0      	nop			@ (mov r8, r8)
 800c9bc:	40007c00 	.word	0x40007c00
 800c9c0:	40009000 	.word	0x40009000
 800c9c4:	40009400 	.word	0x40009400
 800c9c8:	0000ffff 	.word	0x0000ffff
 800c9cc:	ffff1f3f 	.word	0xffff1f3f
 800c9d0:	ff39f1fe 	.word	0xff39f1fe

0800c9d4 <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b082      	sub	sp, #8
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e135      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2252      	movs	r2, #82	@ 0x52
 800c9ea:	2102      	movs	r1, #2
 800c9ec:	5499      	strb	r1, [r3, r2]

  __HAL_LPTIM_ENABLE(hlptim);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	691a      	ldr	r2, [r3, #16]
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	430a      	orrs	r2, r1
 800c9fc:	611a      	str	r2, [r3, #16]
  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4a96      	ldr	r2, [pc, #600]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d009      	beq.n	800ca1c <HAL_LPTIM_DeInit+0x48>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a94      	ldr	r2, [pc, #592]	@ (800cc60 <HAL_LPTIM_DeInit+0x28c>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d004      	beq.n	800ca1c <HAL_LPTIM_DeInit+0x48>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a93      	ldr	r2, [pc, #588]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d103      	bne.n	800ca24 <HAL_LPTIM_DeInit+0x50>
  {
    hlptim->Instance->CCMR1 = 0;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	2200      	movs	r2, #0
 800ca22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	2208      	movs	r2, #8
 800ca2a:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, 0);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	2200      	movs	r2, #0
 800ca32:	615a      	str	r2, [r3, #20]
  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2108      	movs	r1, #8
 800ca38:	0018      	movs	r0, r3
 800ca3a:	f000 fed9 	bl	800d7f0 <LPTIM_WaitForFlag>
 800ca3e:	0003      	movs	r3, r0
 800ca40:	2b03      	cmp	r3, #3
 800ca42:	d101      	bne.n	800ca48 <HAL_LPTIM_DeInit+0x74>
  {
    return HAL_TIMEOUT;
 800ca44:	2303      	movs	r3, #3
 800ca46:	e104      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
  }

  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4a83      	ldr	r2, [pc, #524]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d009      	beq.n	800ca66 <HAL_LPTIM_DeInit+0x92>
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4a82      	ldr	r2, [pc, #520]	@ (800cc60 <HAL_LPTIM_DeInit+0x28c>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d004      	beq.n	800ca66 <HAL_LPTIM_DeInit+0x92>
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	4a80      	ldr	r2, [pc, #512]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d114      	bne.n	800ca90 <HAL_LPTIM_DeInit+0xbc>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	2280      	movs	r2, #128	@ 0x80
 800ca6c:	0312      	lsls	r2, r2, #12
 800ca6e:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, 0);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	2200      	movs	r2, #0
 800ca76:	635a      	str	r2, [r3, #52]	@ 0x34
    /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) == HAL_TIMEOUT)
 800ca78:	2380      	movs	r3, #128	@ 0x80
 800ca7a:	031a      	lsls	r2, r3, #12
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	0011      	movs	r1, r2
 800ca80:	0018      	movs	r0, r3
 800ca82:	f000 feb5 	bl	800d7f0 <LPTIM_WaitForFlag>
 800ca86:	0003      	movs	r3, r0
 800ca88:	2b03      	cmp	r3, #3
 800ca8a:	d101      	bne.n	800ca90 <HAL_LPTIM_DeInit+0xbc>
    {
      return HAL_TIMEOUT;
 800ca8c:	2303      	movs	r3, #3
 800ca8e:	e0e0      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC3_INSTANCE(hlptim->Instance))
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a71      	ldr	r2, [pc, #452]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800ca96:	4293      	cmp	r3, r2
 800ca98:	d004      	beq.n	800caa4 <HAL_LPTIM_DeInit+0xd0>
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4a71      	ldr	r2, [pc, #452]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d118      	bne.n	800cad6 <HAL_LPTIM_DeInit+0x102>
  {
    hlptim->Instance->CCMR2 = 0;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	2200      	movs	r2, #0
 800caaa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	2280      	movs	r2, #128	@ 0x80
 800cab2:	0352      	lsls	r2, r2, #13
 800cab4:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, 0);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	2200      	movs	r2, #0
 800cabc:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 800cabe:	2380      	movs	r3, #128	@ 0x80
 800cac0:	035a      	lsls	r2, r3, #13
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	0011      	movs	r1, r2
 800cac6:	0018      	movs	r0, r3
 800cac8:	f000 fe92 	bl	800d7f0 <LPTIM_WaitForFlag>
 800cacc:	0003      	movs	r3, r0
 800cace:	2b03      	cmp	r3, #3
 800cad0:	d101      	bne.n	800cad6 <HAL_LPTIM_DeInit+0x102>
    {
      return HAL_TIMEOUT;
 800cad2:	2303      	movs	r3, #3
 800cad4:	e0bd      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC4_INSTANCE(hlptim->Instance))
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	4a60      	ldr	r2, [pc, #384]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d004      	beq.n	800caea <HAL_LPTIM_DeInit+0x116>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	4a5f      	ldr	r2, [pc, #380]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d118      	bne.n	800cb1c <HAL_LPTIM_DeInit+0x148>
  {
    hlptim->Instance->CCMR2 = 0;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2200      	movs	r2, #0
 800caf0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	2280      	movs	r2, #128	@ 0x80
 800caf8:	0392      	lsls	r2, r2, #14
 800cafa:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, 0);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2200      	movs	r2, #0
 800cb02:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 800cb04:	2380      	movs	r3, #128	@ 0x80
 800cb06:	039a      	lsls	r2, r3, #14
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	0011      	movs	r1, r2
 800cb0c:	0018      	movs	r0, r3
 800cb0e:	f000 fe6f 	bl	800d7f0 <LPTIM_WaitForFlag>
 800cb12:	0003      	movs	r3, r0
 800cb14:	2b03      	cmp	r3, #3
 800cb16:	d101      	bne.n	800cb1c <HAL_LPTIM_DeInit+0x148>
    {
      return HAL_TIMEOUT;
 800cb18:	2303      	movs	r3, #3
 800cb1a:	e09a      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
    }
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2210      	movs	r2, #16
 800cb22:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_AUTORELOAD_SET(hlptim, 0);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2110      	movs	r1, #16
 800cb30:	0018      	movs	r0, r3
 800cb32:	f000 fe5d 	bl	800d7f0 <LPTIM_WaitForFlag>
 800cb36:	0003      	movs	r3, r0
 800cb38:	2b03      	cmp	r3, #3
 800cb3a:	d101      	bne.n	800cb40 <HAL_LPTIM_DeInit+0x16c>
  {
    return HAL_TIMEOUT;
 800cb3c:	2303      	movs	r3, #3
 800cb3e:	e088      	b.n	800cc52 <HAL_LPTIM_DeInit+0x27e>
  }

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	4a45      	ldr	r2, [pc, #276]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d004      	beq.n	800cb54 <HAL_LPTIM_DeInit+0x180>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4a45      	ldr	r2, [pc, #276]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d101      	bne.n	800cb58 <HAL_LPTIM_DeInit+0x184>
 800cb54:	2301      	movs	r3, #1
 800cb56:	e000      	b.n	800cb5a <HAL_LPTIM_DeInit+0x186>
 800cb58:	2300      	movs	r3, #0
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d122      	bne.n	800cba4 <HAL_LPTIM_DeInit+0x1d0>
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb64:	2202      	movs	r2, #2
 800cb66:	4013      	ands	r3, r2
 800cb68:	d14e      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb70:	2380      	movs	r3, #128	@ 0x80
 800cb72:	029b      	lsls	r3, r3, #10
 800cb74:	4013      	ands	r3, r2
 800cb76:	d147      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb7e:	2202      	movs	r2, #2
 800cb80:	4013      	ands	r3, r2
 800cb82:	d141      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb8a:	2380      	movs	r3, #128	@ 0x80
 800cb8c:	029b      	lsls	r3, r3, #10
 800cb8e:	4013      	ands	r3, r2
 800cb90:	d13a      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	691a      	ldr	r2, [r3, #16]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	2101      	movs	r1, #1
 800cb9e:	438a      	bics	r2, r1
 800cba0:	611a      	str	r2, [r3, #16]
 800cba2:	e031      	b.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	4a2c      	ldr	r2, [pc, #176]	@ (800cc5c <HAL_LPTIM_DeInit+0x288>)
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	d009      	beq.n	800cbc2 <HAL_LPTIM_DeInit+0x1ee>
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	4a2b      	ldr	r2, [pc, #172]	@ (800cc60 <HAL_LPTIM_DeInit+0x28c>)
 800cbb4:	4293      	cmp	r3, r2
 800cbb6:	d004      	beq.n	800cbc2 <HAL_LPTIM_DeInit+0x1ee>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	4a29      	ldr	r2, [pc, #164]	@ (800cc64 <HAL_LPTIM_DeInit+0x290>)
 800cbbe:	4293      	cmp	r3, r2
 800cbc0:	d101      	bne.n	800cbc6 <HAL_LPTIM_DeInit+0x1f2>
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	e000      	b.n	800cbc8 <HAL_LPTIM_DeInit+0x1f4>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d115      	bne.n	800cbf8 <HAL_LPTIM_DeInit+0x224>
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd2:	2202      	movs	r2, #2
 800cbd4:	4013      	ands	r3, r2
 800cbd6:	d117      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbde:	2380      	movs	r3, #128	@ 0x80
 800cbe0:	029b      	lsls	r3, r3, #10
 800cbe2:	4013      	ands	r3, r2
 800cbe4:	d110      	bne.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	691a      	ldr	r2, [r3, #16]
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2101      	movs	r1, #1
 800cbf2:	438a      	bics	r2, r1
 800cbf4:	611a      	str	r2, [r3, #16]
 800cbf6:	e007      	b.n	800cc08 <HAL_LPTIM_DeInit+0x234>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	691a      	ldr	r2, [r3, #16]
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2101      	movs	r1, #1
 800cc04:	438a      	bics	r2, r1
 800cc06:	611a      	str	r2, [r3, #16]

  hlptim->Instance->CFGR = 0;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = 0;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	2200      	movs	r2, #0
 800cc16:	625a      	str	r2, [r3, #36]	@ 0x24

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	0018      	movs	r0, r3
 800cc1c:	f7f7 ff82 	bl	8004b24 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_RESET);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2253      	movs	r2, #83	@ 0x53
 800cc24:	2100      	movs	r1, #0
 800cc26:	5499      	strb	r1, [r3, r2]
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2254      	movs	r2, #84	@ 0x54
 800cc2c:	2100      	movs	r1, #0
 800cc2e:	5499      	strb	r1, [r3, r2]
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2255      	movs	r2, #85	@ 0x55
 800cc34:	2100      	movs	r1, #0
 800cc36:	5499      	strb	r1, [r3, r2]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2256      	movs	r2, #86	@ 0x56
 800cc3c:	2100      	movs	r1, #0
 800cc3e:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2252      	movs	r2, #82	@ 0x52
 800cc44:	2100      	movs	r1, #0
 800cc46:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	2251      	movs	r2, #81	@ 0x51
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800cc50:	2300      	movs	r3, #0
}
 800cc52:	0018      	movs	r0, r3
 800cc54:	46bd      	mov	sp, r7
 800cc56:	b002      	add	sp, #8
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	46c0      	nop			@ (mov r8, r8)
 800cc5c:	40007c00 	.word	0x40007c00
 800cc60:	40009400 	.word	0x40009400
 800cc64:	40009000 	.word	0x40009000

0800cc68 <HAL_LPTIM_PWM_Start_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Check LPTIM channel state */
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d108      	bne.n	800cc8a <HAL_LPTIM_PWM_Start_IT+0x22>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2253      	movs	r2, #83	@ 0x53
 800cc7c:	5c9b      	ldrb	r3, [r3, r2]
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	3b01      	subs	r3, #1
 800cc82:	1e5a      	subs	r2, r3, #1
 800cc84:	4193      	sbcs	r3, r2
 800cc86:	b2db      	uxtb	r3, r3
 800cc88:	e01f      	b.n	800ccca <HAL_LPTIM_PWM_Start_IT+0x62>
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	2b01      	cmp	r3, #1
 800cc8e:	d108      	bne.n	800cca2 <HAL_LPTIM_PWM_Start_IT+0x3a>
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2254      	movs	r2, #84	@ 0x54
 800cc94:	5c9b      	ldrb	r3, [r3, r2]
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	3b01      	subs	r3, #1
 800cc9a:	1e5a      	subs	r2, r3, #1
 800cc9c:	4193      	sbcs	r3, r2
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	e013      	b.n	800ccca <HAL_LPTIM_PWM_Start_IT+0x62>
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	2b02      	cmp	r3, #2
 800cca6:	d108      	bne.n	800ccba <HAL_LPTIM_PWM_Start_IT+0x52>
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2255      	movs	r2, #85	@ 0x55
 800ccac:	5c9b      	ldrb	r3, [r3, r2]
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	1e5a      	subs	r2, r3, #1
 800ccb4:	4193      	sbcs	r3, r2
 800ccb6:	b2db      	uxtb	r3, r3
 800ccb8:	e007      	b.n	800ccca <HAL_LPTIM_PWM_Start_IT+0x62>
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2256      	movs	r2, #86	@ 0x56
 800ccbe:	5c9b      	ldrb	r3, [r3, r2]
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	3b01      	subs	r3, #1
 800ccc4:	1e5a      	subs	r2, r3, #1
 800ccc6:	4193      	sbcs	r3, r2
 800ccc8:	b2db      	uxtb	r3, r3
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d001      	beq.n	800ccd2 <HAL_LPTIM_PWM_Start_IT+0x6a>
  {
    return HAL_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e0dc      	b.n	800ce8c <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2252      	movs	r2, #82	@ 0x52
 800ccd6:	2102      	movs	r1, #2
 800ccd8:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d104      	bne.n	800ccea <HAL_LPTIM_PWM_Start_IT+0x82>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2253      	movs	r2, #83	@ 0x53
 800cce4:	2102      	movs	r1, #2
 800cce6:	5499      	strb	r1, [r3, r2]
 800cce8:	e013      	b.n	800cd12 <HAL_LPTIM_PWM_Start_IT+0xaa>
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d104      	bne.n	800ccfa <HAL_LPTIM_PWM_Start_IT+0x92>
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2254      	movs	r2, #84	@ 0x54
 800ccf4:	2102      	movs	r1, #2
 800ccf6:	5499      	strb	r1, [r3, r2]
 800ccf8:	e00b      	b.n	800cd12 <HAL_LPTIM_PWM_Start_IT+0xaa>
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d104      	bne.n	800cd0a <HAL_LPTIM_PWM_Start_IT+0xa2>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2255      	movs	r2, #85	@ 0x55
 800cd04:	2102      	movs	r1, #2
 800cd06:	5499      	strb	r1, [r3, r2]
 800cd08:	e003      	b.n	800cd12 <HAL_LPTIM_PWM_Start_IT+0xaa>
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2256      	movs	r2, #86	@ 0x56
 800cd0e:	2102      	movs	r1, #2
 800cd10:	5499      	strb	r1, [r3, r2]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	68da      	ldr	r2, [r3, #12]
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	495d      	ldr	r1, [pc, #372]	@ (800ce94 <HAL_LPTIM_PWM_Start_IT+0x22c>)
 800cd1e:	400a      	ands	r2, r1
 800cd20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	691a      	ldr	r2, [r3, #16]
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2101      	movs	r1, #1
 800cd2e:	430a      	orrs	r2, r1
 800cd30:	611a      	str	r2, [r3, #16]
  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	2280      	movs	r2, #128	@ 0x80
 800cd38:	0452      	lsls	r2, r2, #17
 800cd3a:	605a      	str	r2, [r3, #4]

  switch (Channel)
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	2b03      	cmp	r3, #3
 800cd40:	d02b      	beq.n	800cd9a <HAL_LPTIM_PWM_Start_IT+0x132>
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	2b03      	cmp	r3, #3
 800cd46:	d831      	bhi.n	800cdac <HAL_LPTIM_PWM_Start_IT+0x144>
 800cd48:	683b      	ldr	r3, [r7, #0]
 800cd4a:	2b02      	cmp	r3, #2
 800cd4c:	d01c      	beq.n	800cd88 <HAL_LPTIM_PWM_Start_IT+0x120>
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	2b02      	cmp	r3, #2
 800cd52:	d82b      	bhi.n	800cdac <HAL_LPTIM_PWM_Start_IT+0x144>
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d003      	beq.n	800cd62 <HAL_LPTIM_PWM_Start_IT+0xfa>
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d00a      	beq.n	800cd76 <HAL_LPTIM_PWM_Start_IT+0x10e>
      /* Enable interrupt */
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                            LPTIM_IT_UPDATE);
      break;
    default:
      break;
 800cd60:	e024      	b.n	800cdac <HAL_LPTIM_PWM_Start_IT+0x144>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	689a      	ldr	r2, [r3, #8]
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	219c      	movs	r1, #156	@ 0x9c
 800cd6e:	31ff      	adds	r1, #255	@ 0xff
 800cd70:	430a      	orrs	r2, r1
 800cd72:	609a      	str	r2, [r3, #8]
      break;
 800cd74:	e01b      	b.n	800cdae <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	689a      	ldr	r2, [r3, #8]
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4945      	ldr	r1, [pc, #276]	@ (800ce98 <HAL_LPTIM_PWM_Start_IT+0x230>)
 800cd82:	430a      	orrs	r2, r1
 800cd84:	609a      	str	r2, [r3, #8]
      break;
 800cd86:	e012      	b.n	800cdae <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	689a      	ldr	r2, [r3, #8]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4942      	ldr	r1, [pc, #264]	@ (800ce9c <HAL_LPTIM_PWM_Start_IT+0x234>)
 800cd94:	430a      	orrs	r2, r1
 800cd96:	609a      	str	r2, [r3, #8]
      break;
 800cd98:	e009      	b.n	800cdae <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	689a      	ldr	r2, [r3, #8]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	493e      	ldr	r1, [pc, #248]	@ (800cea0 <HAL_LPTIM_PWM_Start_IT+0x238>)
 800cda6:	430a      	orrs	r2, r1
 800cda8:	609a      	str	r2, [r3, #8]
      break;
 800cdaa:	e000      	b.n	800cdae <HAL_LPTIM_PWM_Start_IT+0x146>
      break;
 800cdac:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800cdae:	2380      	movs	r3, #128	@ 0x80
 800cdb0:	045a      	lsls	r2, r3, #17
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	0011      	movs	r1, r2
 800cdb6:	0018      	movs	r0, r3
 800cdb8:	f000 fd1a 	bl	800d7f0 <LPTIM_WaitForFlag>
 800cdbc:	0003      	movs	r3, r0
 800cdbe:	2b03      	cmp	r3, #3
 800cdc0:	d101      	bne.n	800cdc6 <HAL_LPTIM_PWM_Start_IT+0x15e>
  {
    return HAL_TIMEOUT;
 800cdc2:	2303      	movs	r3, #3
 800cdc4:	e062      	b.n	800ce8c <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	695b      	ldr	r3, [r3, #20]
 800cdca:	4a36      	ldr	r2, [pc, #216]	@ (800cea4 <HAL_LPTIM_PWM_Start_IT+0x23c>)
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	d018      	beq.n	800ce02 <HAL_LPTIM_PWM_Start_IT+0x19a>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2280      	movs	r2, #128	@ 0x80
 800cdd6:	0452      	lsls	r2, r2, #17
 800cdd8:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	689a      	ldr	r2, [r3, #8]
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	2104      	movs	r1, #4
 800cde6:	430a      	orrs	r2, r1
 800cde8:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800cdea:	2380      	movs	r3, #128	@ 0x80
 800cdec:	045a      	lsls	r2, r3, #17
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	0011      	movs	r1, r2
 800cdf2:	0018      	movs	r0, r3
 800cdf4:	f000 fcfc 	bl	800d7f0 <LPTIM_WaitForFlag>
 800cdf8:	0003      	movs	r3, r0
 800cdfa:	2b03      	cmp	r3, #3
 800cdfc:	d101      	bne.n	800ce02 <HAL_LPTIM_PWM_Start_IT+0x19a>
    {
      return HAL_TIMEOUT;
 800cdfe:	2303      	movs	r3, #3
 800ce00:	e044      	b.n	800ce8c <HAL_LPTIM_PWM_Start_IT+0x224>
    }
  }

  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	2b03      	cmp	r3, #3
 800ce06:	d02b      	beq.n	800ce60 <HAL_LPTIM_PWM_Start_IT+0x1f8>
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	2b03      	cmp	r3, #3
 800ce0c:	d831      	bhi.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	2b02      	cmp	r3, #2
 800ce12:	d01c      	beq.n	800ce4e <HAL_LPTIM_PWM_Start_IT+0x1e6>
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	2b02      	cmp	r3, #2
 800ce18:	d82b      	bhi.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d003      	beq.n	800ce28 <HAL_LPTIM_PWM_Start_IT+0x1c0>
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	2b01      	cmp	r3, #1
 800ce24:	d009      	beq.n	800ce3a <HAL_LPTIM_PWM_Start_IT+0x1d2>
 800ce26:	e024      	b.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	2102      	movs	r1, #2
 800ce34:	430a      	orrs	r2, r1
 800ce36:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ce38:	e01b      	b.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	2180      	movs	r1, #128	@ 0x80
 800ce46:	0289      	lsls	r1, r1, #10
 800ce48:	430a      	orrs	r2, r1
 800ce4a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ce4c:	e011      	b.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	2102      	movs	r1, #2
 800ce5a:	430a      	orrs	r2, r1
 800ce5c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ce5e:	e008      	b.n	800ce72 <HAL_LPTIM_PWM_Start_IT+0x20a>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	2180      	movs	r1, #128	@ 0x80
 800ce6c:	0289      	lsls	r1, r1, #10
 800ce6e:	430a      	orrs	r2, r1
 800ce70:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	691a      	ldr	r2, [r3, #16]
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	2104      	movs	r1, #4
 800ce7e:	430a      	orrs	r2, r1
 800ce80:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2252      	movs	r2, #82	@ 0x52
 800ce86:	2101      	movs	r1, #1
 800ce88:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800ce8a:	2300      	movs	r3, #0
}
 800ce8c:	0018      	movs	r0, r3
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	b002      	add	sp, #8
 800ce92:	bd80      	pop	{r7, pc}
 800ce94:	ffefffff 	.word	0xffefffff
 800ce98:	00080392 	.word	0x00080392
 800ce9c:	00100592 	.word	0x00100592
 800cea0:	00200992 	.word	0x00200992
 800cea4:	0000ffff 	.word	0x0000ffff

0800cea8 <HAL_LPTIM_PWM_Stop_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	2252      	movs	r2, #82	@ 0x52
 800ceb6:	2102      	movs	r1, #2
 800ceb8:	5499      	strb	r1, [r3, r2]

  /* Disable LPTIM signal from the corresponding output pin */
  __HAL_LPTIM_CAPTURE_COMPARE_DISABLE(hlptim, Channel);
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2b03      	cmp	r3, #3
 800cebe:	d02a      	beq.n	800cf16 <HAL_LPTIM_PWM_Stop_IT+0x6e>
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	2b03      	cmp	r3, #3
 800cec4:	d82f      	bhi.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	2b02      	cmp	r3, #2
 800ceca:	d01b      	beq.n	800cf04 <HAL_LPTIM_PWM_Stop_IT+0x5c>
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d829      	bhi.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d003      	beq.n	800cee0 <HAL_LPTIM_PWM_Stop_IT+0x38>
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	2b01      	cmp	r3, #1
 800cedc:	d009      	beq.n	800cef2 <HAL_LPTIM_PWM_Stop_IT+0x4a>
 800cede:	e022      	b.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2102      	movs	r1, #2
 800ceec:	438a      	bics	r2, r1
 800ceee:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cef0:	e019      	b.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	49b8      	ldr	r1, [pc, #736]	@ (800d1e0 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 800cefe:	400a      	ands	r2, r1
 800cf00:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cf02:	e010      	b.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	2102      	movs	r1, #2
 800cf10:	438a      	bics	r2, r1
 800cf12:	631a      	str	r2, [r3, #48]	@ 0x30
 800cf14:	e007      	b.n	800cf26 <HAL_LPTIM_PWM_Stop_IT+0x7e>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	49af      	ldr	r1, [pc, #700]	@ (800d1e0 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 800cf22:	400a      	ands	r2, r1
 800cf24:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	4aae      	ldr	r2, [pc, #696]	@ (800d1e4 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d004      	beq.n	800cf3a <HAL_LPTIM_PWM_Stop_IT+0x92>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	4aac      	ldr	r2, [pc, #688]	@ (800d1e8 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d101      	bne.n	800cf3e <HAL_LPTIM_PWM_Stop_IT+0x96>
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	e000      	b.n	800cf40 <HAL_LPTIM_PWM_Stop_IT+0x98>
 800cf3e:	2300      	movs	r3, #0
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d122      	bne.n	800cf8a <HAL_LPTIM_PWM_Stop_IT+0xe2>
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf4a:	2202      	movs	r2, #2
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	d14e      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf56:	2380      	movs	r3, #128	@ 0x80
 800cf58:	029b      	lsls	r3, r3, #10
 800cf5a:	4013      	ands	r3, r2
 800cf5c:	d147      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf64:	2202      	movs	r2, #2
 800cf66:	4013      	ands	r3, r2
 800cf68:	d141      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cf70:	2380      	movs	r3, #128	@ 0x80
 800cf72:	029b      	lsls	r3, r3, #10
 800cf74:	4013      	ands	r3, r2
 800cf76:	d13a      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	691a      	ldr	r2, [r3, #16]
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	2101      	movs	r1, #1
 800cf84:	438a      	bics	r2, r1
 800cf86:	611a      	str	r2, [r3, #16]
 800cf88:	e031      	b.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	4a95      	ldr	r2, [pc, #596]	@ (800d1e4 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 800cf90:	4293      	cmp	r3, r2
 800cf92:	d009      	beq.n	800cfa8 <HAL_LPTIM_PWM_Stop_IT+0x100>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	4a94      	ldr	r2, [pc, #592]	@ (800d1ec <HAL_LPTIM_PWM_Stop_IT+0x344>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d004      	beq.n	800cfa8 <HAL_LPTIM_PWM_Stop_IT+0x100>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4a91      	ldr	r2, [pc, #580]	@ (800d1e8 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d101      	bne.n	800cfac <HAL_LPTIM_PWM_Stop_IT+0x104>
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	e000      	b.n	800cfae <HAL_LPTIM_PWM_Stop_IT+0x106>
 800cfac:	2300      	movs	r3, #0
 800cfae:	2b01      	cmp	r3, #1
 800cfb0:	d115      	bne.n	800cfde <HAL_LPTIM_PWM_Stop_IT+0x136>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfb8:	2202      	movs	r2, #2
 800cfba:	4013      	ands	r3, r2
 800cfbc:	d117      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cfc4:	2380      	movs	r3, #128	@ 0x80
 800cfc6:	029b      	lsls	r3, r3, #10
 800cfc8:	4013      	ands	r3, r2
 800cfca:	d110      	bne.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	691a      	ldr	r2, [r3, #16]
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	2101      	movs	r1, #1
 800cfd8:	438a      	bics	r2, r1
 800cfda:	611a      	str	r2, [r3, #16]
 800cfdc:	e007      	b.n	800cfee <HAL_LPTIM_PWM_Stop_IT+0x146>
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	691a      	ldr	r2, [r3, #16]
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2101      	movs	r1, #1
 800cfea:	438a      	bics	r2, r1
 800cfec:	611a      	str	r2, [r3, #16]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	691a      	ldr	r2, [r3, #16]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2101      	movs	r1, #1
 800cffa:	430a      	orrs	r2, r1
 800cffc:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	2280      	movs	r2, #128	@ 0x80
 800d004:	0452      	lsls	r2, r2, #17
 800d006:	605a      	str	r2, [r3, #4]

  switch (Channel)
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d02a      	beq.n	800d064 <HAL_LPTIM_PWM_Stop_IT+0x1bc>
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	2b03      	cmp	r3, #3
 800d012:	d830      	bhi.n	800d076 <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	2b02      	cmp	r3, #2
 800d018:	d01b      	beq.n	800d052 <HAL_LPTIM_PWM_Stop_IT+0x1aa>
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	2b02      	cmp	r3, #2
 800d01e:	d82a      	bhi.n	800d076 <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d003      	beq.n	800d02e <HAL_LPTIM_PWM_Stop_IT+0x186>
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d009      	beq.n	800d040 <HAL_LPTIM_PWM_Stop_IT+0x198>
      /* Disable interrupt */
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                             LPTIM_IT_UPDATE);
      break;
    default:
      break;
 800d02c:	e023      	b.n	800d076 <HAL_LPTIM_PWM_Stop_IT+0x1ce>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	689a      	ldr	r2, [r3, #8]
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	496d      	ldr	r1, [pc, #436]	@ (800d1f0 <HAL_LPTIM_PWM_Stop_IT+0x348>)
 800d03a:	400a      	ands	r2, r1
 800d03c:	609a      	str	r2, [r3, #8]
      break;
 800d03e:	e01b      	b.n	800d078 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	689a      	ldr	r2, [r3, #8]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	496a      	ldr	r1, [pc, #424]	@ (800d1f4 <HAL_LPTIM_PWM_Stop_IT+0x34c>)
 800d04c:	400a      	ands	r2, r1
 800d04e:	609a      	str	r2, [r3, #8]
      break;
 800d050:	e012      	b.n	800d078 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	689a      	ldr	r2, [r3, #8]
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4966      	ldr	r1, [pc, #408]	@ (800d1f8 <HAL_LPTIM_PWM_Stop_IT+0x350>)
 800d05e:	400a      	ands	r2, r1
 800d060:	609a      	str	r2, [r3, #8]
      break;
 800d062:	e009      	b.n	800d078 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	689a      	ldr	r2, [r3, #8]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	4963      	ldr	r1, [pc, #396]	@ (800d1fc <HAL_LPTIM_PWM_Stop_IT+0x354>)
 800d070:	400a      	ands	r2, r1
 800d072:	609a      	str	r2, [r3, #8]
      break;
 800d074:	e000      	b.n	800d078 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      break;
 800d076:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800d078:	2380      	movs	r3, #128	@ 0x80
 800d07a:	045a      	lsls	r2, r3, #17
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	0011      	movs	r1, r2
 800d080:	0018      	movs	r0, r3
 800d082:	f000 fbb5 	bl	800d7f0 <LPTIM_WaitForFlag>
 800d086:	0003      	movs	r3, r0
 800d088:	2b03      	cmp	r3, #3
 800d08a:	d101      	bne.n	800d090 <HAL_LPTIM_PWM_Stop_IT+0x1e8>
  {
    return HAL_TIMEOUT;
 800d08c:	2303      	movs	r3, #3
 800d08e:	e0a2      	b.n	800d1d6 <HAL_LPTIM_PWM_Stop_IT+0x32e>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	695b      	ldr	r3, [r3, #20]
 800d094:	4a5a      	ldr	r2, [pc, #360]	@ (800d200 <HAL_LPTIM_PWM_Stop_IT+0x358>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d018      	beq.n	800d0cc <HAL_LPTIM_PWM_Stop_IT+0x224>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	2280      	movs	r2, #128	@ 0x80
 800d0a0:	0452      	lsls	r2, r2, #17
 800d0a2:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	689a      	ldr	r2, [r3, #8]
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	2104      	movs	r1, #4
 800d0b0:	438a      	bics	r2, r1
 800d0b2:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800d0b4:	2380      	movs	r3, #128	@ 0x80
 800d0b6:	045a      	lsls	r2, r3, #17
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	0011      	movs	r1, r2
 800d0bc:	0018      	movs	r0, r3
 800d0be:	f000 fb97 	bl	800d7f0 <LPTIM_WaitForFlag>
 800d0c2:	0003      	movs	r3, r0
 800d0c4:	2b03      	cmp	r3, #3
 800d0c6:	d101      	bne.n	800d0cc <HAL_LPTIM_PWM_Stop_IT+0x224>
    {
      return HAL_TIMEOUT;
 800d0c8:	2303      	movs	r3, #3
 800d0ca:	e084      	b.n	800d1d6 <HAL_LPTIM_PWM_Stop_IT+0x32e>
    }
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a44      	ldr	r2, [pc, #272]	@ (800d1e4 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d004      	beq.n	800d0e0 <HAL_LPTIM_PWM_Stop_IT+0x238>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a43      	ldr	r2, [pc, #268]	@ (800d1e8 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d101      	bne.n	800d0e4 <HAL_LPTIM_PWM_Stop_IT+0x23c>
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	e000      	b.n	800d0e6 <HAL_LPTIM_PWM_Stop_IT+0x23e>
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	2b01      	cmp	r3, #1
 800d0e8:	d122      	bne.n	800d130 <HAL_LPTIM_PWM_Stop_IT+0x288>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0f0:	2202      	movs	r2, #2
 800d0f2:	4013      	ands	r3, r2
 800d0f4:	d14e      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0fc:	2380      	movs	r3, #128	@ 0x80
 800d0fe:	029b      	lsls	r3, r3, #10
 800d100:	4013      	ands	r3, r2
 800d102:	d147      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d10a:	2202      	movs	r2, #2
 800d10c:	4013      	ands	r3, r2
 800d10e:	d141      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d116:	2380      	movs	r3, #128	@ 0x80
 800d118:	029b      	lsls	r3, r3, #10
 800d11a:	4013      	ands	r3, r2
 800d11c:	d13a      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	691a      	ldr	r2, [r3, #16]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2101      	movs	r1, #1
 800d12a:	438a      	bics	r2, r1
 800d12c:	611a      	str	r2, [r3, #16]
 800d12e:	e031      	b.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a2b      	ldr	r2, [pc, #172]	@ (800d1e4 <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d009      	beq.n	800d14e <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	4a2b      	ldr	r2, [pc, #172]	@ (800d1ec <HAL_LPTIM_PWM_Stop_IT+0x344>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d004      	beq.n	800d14e <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a27      	ldr	r2, [pc, #156]	@ (800d1e8 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d101      	bne.n	800d152 <HAL_LPTIM_PWM_Stop_IT+0x2aa>
 800d14e:	2301      	movs	r3, #1
 800d150:	e000      	b.n	800d154 <HAL_LPTIM_PWM_Stop_IT+0x2ac>
 800d152:	2300      	movs	r3, #0
 800d154:	2b01      	cmp	r3, #1
 800d156:	d115      	bne.n	800d184 <HAL_LPTIM_PWM_Stop_IT+0x2dc>
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d15e:	2202      	movs	r2, #2
 800d160:	4013      	ands	r3, r2
 800d162:	d117      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d16a:	2380      	movs	r3, #128	@ 0x80
 800d16c:	029b      	lsls	r3, r3, #10
 800d16e:	4013      	ands	r3, r2
 800d170:	d110      	bne.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	691a      	ldr	r2, [r3, #16]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2101      	movs	r1, #1
 800d17e:	438a      	bics	r2, r1
 800d180:	611a      	str	r2, [r3, #16]
 800d182:	e007      	b.n	800d194 <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	691a      	ldr	r2, [r3, #16]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	2101      	movs	r1, #1
 800d190:	438a      	bics	r2, r1
 800d192:	611a      	str	r2, [r3, #16]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_READY);
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d104      	bne.n	800d1a4 <HAL_LPTIM_PWM_Stop_IT+0x2fc>
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2253      	movs	r2, #83	@ 0x53
 800d19e:	2101      	movs	r1, #1
 800d1a0:	5499      	strb	r1, [r3, r2]
 800d1a2:	e013      	b.n	800d1cc <HAL_LPTIM_PWM_Stop_IT+0x324>
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	2b01      	cmp	r3, #1
 800d1a8:	d104      	bne.n	800d1b4 <HAL_LPTIM_PWM_Stop_IT+0x30c>
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	2254      	movs	r2, #84	@ 0x54
 800d1ae:	2101      	movs	r1, #1
 800d1b0:	5499      	strb	r1, [r3, r2]
 800d1b2:	e00b      	b.n	800d1cc <HAL_LPTIM_PWM_Stop_IT+0x324>
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2b02      	cmp	r3, #2
 800d1b8:	d104      	bne.n	800d1c4 <HAL_LPTIM_PWM_Stop_IT+0x31c>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2255      	movs	r2, #85	@ 0x55
 800d1be:	2101      	movs	r1, #1
 800d1c0:	5499      	strb	r1, [r3, r2]
 800d1c2:	e003      	b.n	800d1cc <HAL_LPTIM_PWM_Stop_IT+0x324>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2256      	movs	r2, #86	@ 0x56
 800d1c8:	2101      	movs	r1, #1
 800d1ca:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2252      	movs	r2, #82	@ 0x52
 800d1d0:	2101      	movs	r1, #1
 800d1d2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800d1d4:	2300      	movs	r3, #0
}
 800d1d6:	0018      	movs	r0, r3
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	b002      	add	sp, #8
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	46c0      	nop			@ (mov r8, r8)
 800d1e0:	fffdffff 	.word	0xfffdffff
 800d1e4:	40007c00 	.word	0x40007c00
 800d1e8:	40009000 	.word	0x40009000
 800d1ec:	40009400 	.word	0x40009400
 800d1f0:	fffffe64 	.word	0xfffffe64
 800d1f4:	fff7fc6d 	.word	0xfff7fc6d
 800d1f8:	ffeffa6d 	.word	0xffeffa6d
 800d1fc:	ffdff66d 	.word	0xffdff66d
 800d200:	0000ffff 	.word	0x0000ffff

0800d204 <HAL_LPTIM_OC_ConfigChannel>:
  *         this delay, leads to unpredictable results.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_OC_ConfigChannel(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig,
                                             uint32_t Channel)
{
 800d204:	b5b0      	push	{r4, r5, r7, lr}
 800d206:	b086      	sub	sp, #24
 800d208:	af00      	add	r7, sp, #0
 800d20a:	60f8      	str	r0, [r7, #12]
 800d20c:	60b9      	str	r1, [r7, #8]
 800d20e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));
  assert_param(IS_LPTIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_LPTIM_PULSE(sConfig->Pulse));

  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	2252      	movs	r2, #82	@ 0x52
 800d214:	2102      	movs	r1, #2
 800d216:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	2b03      	cmp	r3, #3
 800d21c:	d042      	beq.n	800d2a4 <HAL_LPTIM_OC_ConfigChannel+0xa0>
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2b03      	cmp	r3, #3
 800d222:	d850      	bhi.n	800d2c6 <HAL_LPTIM_OC_ConfigChannel+0xc2>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2b02      	cmp	r3, #2
 800d228:	d02b      	beq.n	800d282 <HAL_LPTIM_OC_ConfigChannel+0x7e>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	2b02      	cmp	r3, #2
 800d22e:	d84a      	bhi.n	800d2c6 <HAL_LPTIM_OC_ConfigChannel+0xc2>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d003      	beq.n	800d23e <HAL_LPTIM_OC_ConfigChannel+0x3a>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2b01      	cmp	r3, #1
 800d23a:	d011      	beq.n	800d260 <HAL_LPTIM_OC_ConfigChannel+0x5c>
        return status;
      }
      break;
    }
    default:
      break;
 800d23c:	e043      	b.n	800d2c6 <HAL_LPTIM_OC_ConfigChannel+0xc2>
      status = LPTIM_OC1_SetConfig(hlptim, sConfig);
 800d23e:	2517      	movs	r5, #23
 800d240:	197c      	adds	r4, r7, r5
 800d242:	68ba      	ldr	r2, [r7, #8]
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	0011      	movs	r1, r2
 800d248:	0018      	movs	r0, r3
 800d24a:	f000 fb09 	bl	800d860 <LPTIM_OC1_SetConfig>
 800d24e:	0003      	movs	r3, r0
 800d250:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 800d252:	197b      	adds	r3, r7, r5
 800d254:	781b      	ldrb	r3, [r3, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d037      	beq.n	800d2ca <HAL_LPTIM_OC_ConfigChannel+0xc6>
        return status;
 800d25a:	197b      	adds	r3, r7, r5
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	e040      	b.n	800d2e2 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC2_SetConfig(hlptim, sConfig);
 800d260:	2517      	movs	r5, #23
 800d262:	197c      	adds	r4, r7, r5
 800d264:	68ba      	ldr	r2, [r7, #8]
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	0011      	movs	r1, r2
 800d26a:	0018      	movs	r0, r3
 800d26c:	f000 fb9a 	bl	800d9a4 <LPTIM_OC2_SetConfig>
 800d270:	0003      	movs	r3, r0
 800d272:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 800d274:	197b      	adds	r3, r7, r5
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d028      	beq.n	800d2ce <HAL_LPTIM_OC_ConfigChannel+0xca>
        return status;
 800d27c:	197b      	adds	r3, r7, r5
 800d27e:	781b      	ldrb	r3, [r3, #0]
 800d280:	e02f      	b.n	800d2e2 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC3_SetConfig(hlptim, sConfig);
 800d282:	2517      	movs	r5, #23
 800d284:	197c      	adds	r4, r7, r5
 800d286:	68ba      	ldr	r2, [r7, #8]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	0011      	movs	r1, r2
 800d28c:	0018      	movs	r0, r3
 800d28e:	f000 fc2f 	bl	800daf0 <LPTIM_OC3_SetConfig>
 800d292:	0003      	movs	r3, r0
 800d294:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 800d296:	197b      	adds	r3, r7, r5
 800d298:	781b      	ldrb	r3, [r3, #0]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d019      	beq.n	800d2d2 <HAL_LPTIM_OC_ConfigChannel+0xce>
        return status;
 800d29e:	197b      	adds	r3, r7, r5
 800d2a0:	781b      	ldrb	r3, [r3, #0]
 800d2a2:	e01e      	b.n	800d2e2 <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC4_SetConfig(hlptim, sConfig);
 800d2a4:	2517      	movs	r5, #23
 800d2a6:	197c      	adds	r4, r7, r5
 800d2a8:	68ba      	ldr	r2, [r7, #8]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	0011      	movs	r1, r2
 800d2ae:	0018      	movs	r0, r3
 800d2b0:	f000 fcc2 	bl	800dc38 <LPTIM_OC4_SetConfig>
 800d2b4:	0003      	movs	r3, r0
 800d2b6:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 800d2b8:	197b      	adds	r3, r7, r5
 800d2ba:	781b      	ldrb	r3, [r3, #0]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d00a      	beq.n	800d2d6 <HAL_LPTIM_OC_ConfigChannel+0xd2>
        return status;
 800d2c0:	197b      	adds	r3, r7, r5
 800d2c2:	781b      	ldrb	r3, [r3, #0]
 800d2c4:	e00d      	b.n	800d2e2 <HAL_LPTIM_OC_ConfigChannel+0xde>
      break;
 800d2c6:	46c0      	nop			@ (mov r8, r8)
 800d2c8:	e006      	b.n	800d2d8 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 800d2ca:	46c0      	nop			@ (mov r8, r8)
 800d2cc:	e004      	b.n	800d2d8 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 800d2ce:	46c0      	nop			@ (mov r8, r8)
 800d2d0:	e002      	b.n	800d2d8 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 800d2d2:	46c0      	nop			@ (mov r8, r8)
 800d2d4:	e000      	b.n	800d2d8 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 800d2d6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	2252      	movs	r2, #82	@ 0x52
 800d2dc:	2101      	movs	r1, #1
 800d2de:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800d2e0:	2300      	movs	r3, #0
}
 800d2e2:	0018      	movs	r0, r3
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	b006      	add	sp, #24
 800d2e8:	bdb0      	pop	{r4, r5, r7, pc}

0800d2ea <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800d2ea:	b580      	push	{r7, lr}
 800d2ec:	b082      	sub	sp, #8
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	4013      	ands	r3, r2
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d121      	bne.n	800d344 <HAL_LPTIM_IRQHandler+0x5a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	689b      	ldr	r3, [r3, #8]
 800d306:	2201      	movs	r2, #1
 800d308:	4013      	ands	r3, r2
 800d30a:	2b01      	cmp	r3, #1
 800d30c:	d11a      	bne.n	800d344 <HAL_LPTIM_IRQHandler+0x5a>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	2201      	movs	r2, #1
 800d314:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2238      	movs	r2, #56	@ 0x38
 800d31a:	2101      	movs	r1, #1
 800d31c:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d324:	2201      	movs	r2, #1
 800d326:	4013      	ands	r3, r2
 800d328:	d004      	beq.n	800d334 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	0018      	movs	r0, r3
 800d32e:	f000 fa4f 	bl	800d7d0 <HAL_LPTIM_IC_CaptureCallback>
 800d332:	e003      	b.n	800d33c <HAL_LPTIM_IRQHandler+0x52>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	0018      	movs	r0, r3
 800d338:	f000 fa0a 	bl	800d750 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2238      	movs	r2, #56	@ 0x38
 800d340:	2100      	movs	r1, #0
 800d342:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	681a      	ldr	r2, [r3, #0]
 800d34a:	2380      	movs	r3, #128	@ 0x80
 800d34c:	009b      	lsls	r3, r3, #2
 800d34e:	401a      	ands	r2, r3
 800d350:	2380      	movs	r3, #128	@ 0x80
 800d352:	009b      	lsls	r3, r3, #2
 800d354:	429a      	cmp	r2, r3
 800d356:	d126      	bne.n	800d3a6 <HAL_LPTIM_IRQHandler+0xbc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	689a      	ldr	r2, [r3, #8]
 800d35e:	2380      	movs	r3, #128	@ 0x80
 800d360:	009b      	lsls	r3, r3, #2
 800d362:	401a      	ands	r2, r3
 800d364:	2380      	movs	r3, #128	@ 0x80
 800d366:	009b      	lsls	r3, r3, #2
 800d368:	429a      	cmp	r2, r3
 800d36a:	d11c      	bne.n	800d3a6 <HAL_LPTIM_IRQHandler+0xbc>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2280      	movs	r2, #128	@ 0x80
 800d372:	0092      	lsls	r2, r2, #2
 800d374:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2238      	movs	r2, #56	@ 0x38
 800d37a:	2102      	movs	r1, #2
 800d37c:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d384:	2380      	movs	r3, #128	@ 0x80
 800d386:	025b      	lsls	r3, r3, #9
 800d388:	4013      	ands	r3, r2
 800d38a:	d004      	beq.n	800d396 <HAL_LPTIM_IRQHandler+0xac>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	0018      	movs	r0, r3
 800d390:	f000 fa1e 	bl	800d7d0 <HAL_LPTIM_IC_CaptureCallback>
 800d394:	e003      	b.n	800d39e <HAL_LPTIM_IRQHandler+0xb4>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	0018      	movs	r0, r3
 800d39a:	f000 f9d9 	bl	800d750 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2238      	movs	r2, #56	@ 0x38
 800d3a2:	2100      	movs	r1, #0
 800d3a4:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	681a      	ldr	r2, [r3, #0]
 800d3ac:	2380      	movs	r3, #128	@ 0x80
 800d3ae:	00db      	lsls	r3, r3, #3
 800d3b0:	401a      	ands	r2, r3
 800d3b2:	2380      	movs	r3, #128	@ 0x80
 800d3b4:	00db      	lsls	r3, r3, #3
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d125      	bne.n	800d406 <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	689a      	ldr	r2, [r3, #8]
 800d3c0:	2380      	movs	r3, #128	@ 0x80
 800d3c2:	00db      	lsls	r3, r3, #3
 800d3c4:	401a      	ands	r2, r3
 800d3c6:	2380      	movs	r3, #128	@ 0x80
 800d3c8:	00db      	lsls	r3, r3, #3
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d11b      	bne.n	800d406 <HAL_LPTIM_IRQHandler+0x11c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	2280      	movs	r2, #128	@ 0x80
 800d3d4:	00d2      	lsls	r2, r2, #3
 800d3d6:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2238      	movs	r2, #56	@ 0x38
 800d3dc:	2104      	movs	r1, #4
 800d3de:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	4013      	ands	r3, r2
 800d3ea:	d004      	beq.n	800d3f6 <HAL_LPTIM_IRQHandler+0x10c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	0018      	movs	r0, r3
 800d3f0:	f000 f9ee 	bl	800d7d0 <HAL_LPTIM_IC_CaptureCallback>
 800d3f4:	e003      	b.n	800d3fe <HAL_LPTIM_IRQHandler+0x114>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	0018      	movs	r0, r3
 800d3fa:	f000 f9a9 	bl	800d750 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2238      	movs	r2, #56	@ 0x38
 800d402:	2100      	movs	r1, #0
 800d404:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	2380      	movs	r3, #128	@ 0x80
 800d40e:	011b      	lsls	r3, r3, #4
 800d410:	401a      	ands	r2, r3
 800d412:	2380      	movs	r3, #128	@ 0x80
 800d414:	011b      	lsls	r3, r3, #4
 800d416:	429a      	cmp	r2, r3
 800d418:	d126      	bne.n	800d468 <HAL_LPTIM_IRQHandler+0x17e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	689a      	ldr	r2, [r3, #8]
 800d420:	2380      	movs	r3, #128	@ 0x80
 800d422:	011b      	lsls	r3, r3, #4
 800d424:	401a      	ands	r2, r3
 800d426:	2380      	movs	r3, #128	@ 0x80
 800d428:	011b      	lsls	r3, r3, #4
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d11c      	bne.n	800d468 <HAL_LPTIM_IRQHandler+0x17e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	2280      	movs	r2, #128	@ 0x80
 800d434:	0112      	lsls	r2, r2, #4
 800d436:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2238      	movs	r2, #56	@ 0x38
 800d43c:	2108      	movs	r1, #8
 800d43e:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d446:	2380      	movs	r3, #128	@ 0x80
 800d448:	025b      	lsls	r3, r3, #9
 800d44a:	4013      	ands	r3, r2
 800d44c:	d004      	beq.n	800d458 <HAL_LPTIM_IRQHandler+0x16e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	0018      	movs	r0, r3
 800d452:	f000 f9bd 	bl	800d7d0 <HAL_LPTIM_IC_CaptureCallback>
 800d456:	e003      	b.n	800d460 <HAL_LPTIM_IRQHandler+0x176>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	0018      	movs	r0, r3
 800d45c:	f000 f978 	bl	800d750 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2238      	movs	r2, #56	@ 0x38
 800d464:	2100      	movs	r1, #0
 800d466:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	681a      	ldr	r2, [r3, #0]
 800d46e:	2380      	movs	r3, #128	@ 0x80
 800d470:	015b      	lsls	r3, r3, #5
 800d472:	401a      	ands	r2, r3
 800d474:	2380      	movs	r3, #128	@ 0x80
 800d476:	015b      	lsls	r3, r3, #5
 800d478:	429a      	cmp	r2, r3
 800d47a:	d11a      	bne.n	800d4b2 <HAL_LPTIM_IRQHandler+0x1c8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	689a      	ldr	r2, [r3, #8]
 800d482:	2380      	movs	r3, #128	@ 0x80
 800d484:	015b      	lsls	r3, r3, #5
 800d486:	401a      	ands	r2, r3
 800d488:	2380      	movs	r3, #128	@ 0x80
 800d48a:	015b      	lsls	r3, r3, #5
 800d48c:	429a      	cmp	r2, r3
 800d48e:	d110      	bne.n	800d4b2 <HAL_LPTIM_IRQHandler+0x1c8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	2280      	movs	r2, #128	@ 0x80
 800d496:	0152      	lsls	r2, r2, #5
 800d498:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2238      	movs	r2, #56	@ 0x38
 800d49e:	2101      	movs	r1, #1
 800d4a0:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	0018      	movs	r0, r3
 800d4a6:	f000 f99b 	bl	800d7e0 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2238      	movs	r2, #56	@ 0x38
 800d4ae:	2100      	movs	r1, #0
 800d4b0:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	681a      	ldr	r2, [r3, #0]
 800d4b8:	2380      	movs	r3, #128	@ 0x80
 800d4ba:	019b      	lsls	r3, r3, #6
 800d4bc:	401a      	ands	r2, r3
 800d4be:	2380      	movs	r3, #128	@ 0x80
 800d4c0:	019b      	lsls	r3, r3, #6
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d11a      	bne.n	800d4fc <HAL_LPTIM_IRQHandler+0x212>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	689a      	ldr	r2, [r3, #8]
 800d4cc:	2380      	movs	r3, #128	@ 0x80
 800d4ce:	019b      	lsls	r3, r3, #6
 800d4d0:	401a      	ands	r2, r3
 800d4d2:	2380      	movs	r3, #128	@ 0x80
 800d4d4:	019b      	lsls	r3, r3, #6
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d110      	bne.n	800d4fc <HAL_LPTIM_IRQHandler+0x212>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	2280      	movs	r2, #128	@ 0x80
 800d4e0:	0192      	lsls	r2, r2, #6
 800d4e2:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	2238      	movs	r2, #56	@ 0x38
 800d4e8:	2102      	movs	r1, #2
 800d4ea:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	0018      	movs	r0, r3
 800d4f0:	f000 f976 	bl	800d7e0 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2238      	movs	r2, #56	@ 0x38
 800d4f8:	2100      	movs	r1, #0
 800d4fa:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	681a      	ldr	r2, [r3, #0]
 800d502:	2380      	movs	r3, #128	@ 0x80
 800d504:	01db      	lsls	r3, r3, #7
 800d506:	401a      	ands	r2, r3
 800d508:	2380      	movs	r3, #128	@ 0x80
 800d50a:	01db      	lsls	r3, r3, #7
 800d50c:	429a      	cmp	r2, r3
 800d50e:	d11a      	bne.n	800d546 <HAL_LPTIM_IRQHandler+0x25c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	689a      	ldr	r2, [r3, #8]
 800d516:	2380      	movs	r3, #128	@ 0x80
 800d518:	01db      	lsls	r3, r3, #7
 800d51a:	401a      	ands	r2, r3
 800d51c:	2380      	movs	r3, #128	@ 0x80
 800d51e:	01db      	lsls	r3, r3, #7
 800d520:	429a      	cmp	r2, r3
 800d522:	d110      	bne.n	800d546 <HAL_LPTIM_IRQHandler+0x25c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	2280      	movs	r2, #128	@ 0x80
 800d52a:	01d2      	lsls	r2, r2, #7
 800d52c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2238      	movs	r2, #56	@ 0x38
 800d532:	2104      	movs	r1, #4
 800d534:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	0018      	movs	r0, r3
 800d53a:	f000 f951 	bl	800d7e0 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2238      	movs	r2, #56	@ 0x38
 800d542:	2100      	movs	r1, #0
 800d544:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	681a      	ldr	r2, [r3, #0]
 800d54c:	2380      	movs	r3, #128	@ 0x80
 800d54e:	021b      	lsls	r3, r3, #8
 800d550:	401a      	ands	r2, r3
 800d552:	2380      	movs	r3, #128	@ 0x80
 800d554:	021b      	lsls	r3, r3, #8
 800d556:	429a      	cmp	r2, r3
 800d558:	d11a      	bne.n	800d590 <HAL_LPTIM_IRQHandler+0x2a6>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	689a      	ldr	r2, [r3, #8]
 800d560:	2380      	movs	r3, #128	@ 0x80
 800d562:	021b      	lsls	r3, r3, #8
 800d564:	401a      	ands	r2, r3
 800d566:	2380      	movs	r3, #128	@ 0x80
 800d568:	021b      	lsls	r3, r3, #8
 800d56a:	429a      	cmp	r2, r3
 800d56c:	d110      	bne.n	800d590 <HAL_LPTIM_IRQHandler+0x2a6>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	2280      	movs	r2, #128	@ 0x80
 800d574:	0212      	lsls	r2, r2, #8
 800d576:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2238      	movs	r2, #56	@ 0x38
 800d57c:	2108      	movs	r1, #8
 800d57e:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	0018      	movs	r0, r3
 800d584:	f000 f92c 	bl	800d7e0 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2238      	movs	r2, #56	@ 0x38
 800d58c:	2100      	movs	r1, #0
 800d58e:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	2202      	movs	r2, #2
 800d598:	4013      	ands	r3, r2
 800d59a:	2b02      	cmp	r3, #2
 800d59c:	d10e      	bne.n	800d5bc <HAL_LPTIM_IRQHandler+0x2d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	689b      	ldr	r3, [r3, #8]
 800d5a4:	2202      	movs	r2, #2
 800d5a6:	4013      	ands	r3, r2
 800d5a8:	2b02      	cmp	r3, #2
 800d5aa:	d107      	bne.n	800d5bc <HAL_LPTIM_IRQHandler+0x2d2>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	2202      	movs	r2, #2
 800d5b2:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	0018      	movs	r0, r3
 800d5b8:	f7f9 fa5a 	bl	8006a70 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	2204      	movs	r2, #4
 800d5c4:	4013      	ands	r3, r2
 800d5c6:	2b04      	cmp	r3, #4
 800d5c8:	d10e      	bne.n	800d5e8 <HAL_LPTIM_IRQHandler+0x2fe>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	2204      	movs	r2, #4
 800d5d2:	4013      	ands	r3, r2
 800d5d4:	2b04      	cmp	r3, #4
 800d5d6:	d107      	bne.n	800d5e8 <HAL_LPTIM_IRQHandler+0x2fe>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	2204      	movs	r2, #4
 800d5de:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	0018      	movs	r0, r3
 800d5e4:	f000 f8bc 	bl	800d760 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	2208      	movs	r2, #8
 800d5f0:	4013      	ands	r3, r2
 800d5f2:	2b08      	cmp	r3, #8
 800d5f4:	d112      	bne.n	800d61c <HAL_LPTIM_IRQHandler+0x332>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	689b      	ldr	r3, [r3, #8]
 800d5fc:	2208      	movs	r2, #8
 800d5fe:	4013      	ands	r3, r2
 800d600:	2b08      	cmp	r3, #8
 800d602:	d10b      	bne.n	800d61c <HAL_LPTIM_IRQHandler+0x332>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	2208      	movs	r2, #8
 800d60a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2238      	movs	r2, #56	@ 0x38
 800d610:	2101      	movs	r1, #1
 800d612:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	0018      	movs	r0, r3
 800d618:	f000 f8aa 	bl	800d770 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	681a      	ldr	r2, [r3, #0]
 800d622:	2380      	movs	r3, #128	@ 0x80
 800d624:	031b      	lsls	r3, r3, #12
 800d626:	401a      	ands	r2, r3
 800d628:	2380      	movs	r3, #128	@ 0x80
 800d62a:	031b      	lsls	r3, r3, #12
 800d62c:	429a      	cmp	r2, r3
 800d62e:	d116      	bne.n	800d65e <HAL_LPTIM_IRQHandler+0x374>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	689a      	ldr	r2, [r3, #8]
 800d636:	2380      	movs	r3, #128	@ 0x80
 800d638:	031b      	lsls	r3, r3, #12
 800d63a:	401a      	ands	r2, r3
 800d63c:	2380      	movs	r3, #128	@ 0x80
 800d63e:	031b      	lsls	r3, r3, #12
 800d640:	429a      	cmp	r2, r3
 800d642:	d10c      	bne.n	800d65e <HAL_LPTIM_IRQHandler+0x374>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2280      	movs	r2, #128	@ 0x80
 800d64a:	0312      	lsls	r2, r2, #12
 800d64c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2238      	movs	r2, #56	@ 0x38
 800d652:	2102      	movs	r1, #2
 800d654:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	0018      	movs	r0, r3
 800d65a:	f000 f889 	bl	800d770 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	2210      	movs	r2, #16
 800d666:	4013      	ands	r3, r2
 800d668:	2b10      	cmp	r3, #16
 800d66a:	d10e      	bne.n	800d68a <HAL_LPTIM_IRQHandler+0x3a0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	2210      	movs	r2, #16
 800d674:	4013      	ands	r3, r2
 800d676:	2b10      	cmp	r3, #16
 800d678:	d107      	bne.n	800d68a <HAL_LPTIM_IRQHandler+0x3a0>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	2210      	movs	r2, #16
 800d680:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	0018      	movs	r0, r3
 800d686:	f000 f87b 	bl	800d780 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	2220      	movs	r2, #32
 800d692:	4013      	ands	r3, r2
 800d694:	2b20      	cmp	r3, #32
 800d696:	d10e      	bne.n	800d6b6 <HAL_LPTIM_IRQHandler+0x3cc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	689b      	ldr	r3, [r3, #8]
 800d69e:	2220      	movs	r2, #32
 800d6a0:	4013      	ands	r3, r2
 800d6a2:	2b20      	cmp	r3, #32
 800d6a4:	d107      	bne.n	800d6b6 <HAL_LPTIM_IRQHandler+0x3cc>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	2220      	movs	r2, #32
 800d6ac:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	0018      	movs	r0, r3
 800d6b2:	f000 f86d 	bl	800d790 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	2240      	movs	r2, #64	@ 0x40
 800d6be:	4013      	ands	r3, r2
 800d6c0:	2b40      	cmp	r3, #64	@ 0x40
 800d6c2:	d10e      	bne.n	800d6e2 <HAL_LPTIM_IRQHandler+0x3f8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	689b      	ldr	r3, [r3, #8]
 800d6ca:	2240      	movs	r2, #64	@ 0x40
 800d6cc:	4013      	ands	r3, r2
 800d6ce:	2b40      	cmp	r3, #64	@ 0x40
 800d6d0:	d107      	bne.n	800d6e2 <HAL_LPTIM_IRQHandler+0x3f8>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	2240      	movs	r2, #64	@ 0x40
 800d6d8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	0018      	movs	r0, r3
 800d6de:	f000 f85f 	bl	800d7a0 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	2280      	movs	r2, #128	@ 0x80
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	2b80      	cmp	r3, #128	@ 0x80
 800d6ee:	d10e      	bne.n	800d70e <HAL_LPTIM_IRQHandler+0x424>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	689b      	ldr	r3, [r3, #8]
 800d6f6:	2280      	movs	r2, #128	@ 0x80
 800d6f8:	4013      	ands	r3, r2
 800d6fa:	2b80      	cmp	r3, #128	@ 0x80
 800d6fc:	d107      	bne.n	800d70e <HAL_LPTIM_IRQHandler+0x424>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	2280      	movs	r2, #128	@ 0x80
 800d704:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	0018      	movs	r0, r3
 800d70a:	f000 f851 	bl	800d7b0 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	681a      	ldr	r2, [r3, #0]
 800d714:	2380      	movs	r3, #128	@ 0x80
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	401a      	ands	r2, r3
 800d71a:	2380      	movs	r3, #128	@ 0x80
 800d71c:	005b      	lsls	r3, r3, #1
 800d71e:	429a      	cmp	r2, r3
 800d720:	d112      	bne.n	800d748 <HAL_LPTIM_IRQHandler+0x45e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	689a      	ldr	r2, [r3, #8]
 800d728:	2380      	movs	r3, #128	@ 0x80
 800d72a:	005b      	lsls	r3, r3, #1
 800d72c:	401a      	ands	r2, r3
 800d72e:	2380      	movs	r3, #128	@ 0x80
 800d730:	005b      	lsls	r3, r3, #1
 800d732:	429a      	cmp	r2, r3
 800d734:	d108      	bne.n	800d748 <HAL_LPTIM_IRQHandler+0x45e>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	2280      	movs	r2, #128	@ 0x80
 800d73c:	0052      	lsls	r2, r2, #1
 800d73e:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	0018      	movs	r0, r3
 800d744:	f000 f83c 	bl	800d7c0 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800d748:	46c0      	nop			@ (mov r8, r8)
 800d74a:	46bd      	mov	sp, r7
 800d74c:	b002      	add	sp, #8
 800d74e:	bd80      	pop	{r7, pc}

0800d750 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d750:	b580      	push	{r7, lr}
 800d752:	b082      	sub	sp, #8
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800d758:	46c0      	nop			@ (mov r8, r8)
 800d75a:	46bd      	mov	sp, r7
 800d75c:	b002      	add	sp, #8
 800d75e:	bd80      	pop	{r7, pc}

0800d760 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	b082      	sub	sp, #8
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 800d768:	46c0      	nop			@ (mov r8, r8)
 800d76a:	46bd      	mov	sp, r7
 800d76c:	b002      	add	sp, #8
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b082      	sub	sp, #8
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800d778:	46c0      	nop			@ (mov r8, r8)
 800d77a:	46bd      	mov	sp, r7
 800d77c:	b002      	add	sp, #8
 800d77e:	bd80      	pop	{r7, pc}

0800d780 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800d788:	46c0      	nop			@ (mov r8, r8)
 800d78a:	46bd      	mov	sp, r7
 800d78c:	b002      	add	sp, #8
 800d78e:	bd80      	pop	{r7, pc}

0800d790 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800d798:	46c0      	nop			@ (mov r8, r8)
 800d79a:	46bd      	mov	sp, r7
 800d79c:	b002      	add	sp, #8
 800d79e:	bd80      	pop	{r7, pc}

0800d7a0 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b082      	sub	sp, #8
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800d7a8:	46c0      	nop			@ (mov r8, r8)
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	b002      	add	sp, #8
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b082      	sub	sp, #8
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 800d7b8:	46c0      	nop			@ (mov r8, r8)
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	b002      	add	sp, #8
 800d7be:	bd80      	pop	{r7, pc}

0800d7c0 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b082      	sub	sp, #8
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 800d7c8:	46c0      	nop			@ (mov r8, r8)
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	b002      	add	sp, #8
 800d7ce:	bd80      	pop	{r7, pc}

0800d7d0 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d7d8:	46c0      	nop			@ (mov r8, r8)
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	b002      	add	sp, #8
 800d7de:	bd80      	pop	{r7, pc}

0800d7e0 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b082      	sub	sp, #8
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 800d7e8:	46c0      	nop			@ (mov r8, r8)
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	b002      	add	sp, #8
 800d7ee:	bd80      	pop	{r7, pc}

0800d7f0 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800d7fa:	230f      	movs	r3, #15
 800d7fc:	18fb      	adds	r3, r7, r3
 800d7fe:	2200      	movs	r2, #0
 800d800:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 800d802:	4b15      	ldr	r3, [pc, #84]	@ (800d858 <LPTIM_WaitForFlag+0x68>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4915      	ldr	r1, [pc, #84]	@ (800d85c <LPTIM_WaitForFlag+0x6c>)
 800d808:	0018      	movs	r0, r3
 800d80a:	f7f2 fca3 	bl	8000154 <__udivsi3>
 800d80e:	0003      	movs	r3, r0
 800d810:	001a      	movs	r2, r3
 800d812:	0013      	movs	r3, r2
 800d814:	015b      	lsls	r3, r3, #5
 800d816:	1a9b      	subs	r3, r3, r2
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	189b      	adds	r3, r3, r2
 800d81c:	00db      	lsls	r3, r3, #3
 800d81e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	3b01      	subs	r3, #1
 800d824:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d103      	bne.n	800d834 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 800d82c:	230f      	movs	r3, #15
 800d82e:	18fb      	adds	r3, r7, r3
 800d830:	2203      	movs	r2, #3
 800d832:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	683a      	ldr	r2, [r7, #0]
 800d83c:	4013      	ands	r3, r2
 800d83e:	683a      	ldr	r2, [r7, #0]
 800d840:	429a      	cmp	r2, r3
 800d842:	d002      	beq.n	800d84a <LPTIM_WaitForFlag+0x5a>
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d1ea      	bne.n	800d820 <LPTIM_WaitForFlag+0x30>

  return result;
 800d84a:	230f      	movs	r3, #15
 800d84c:	18fb      	adds	r3, r7, r3
 800d84e:	781b      	ldrb	r3, [r3, #0]
}
 800d850:	0018      	movs	r0, r3
 800d852:	46bd      	mov	sp, r7
 800d854:	b004      	add	sp, #16
 800d856:	bd80      	pop	{r7, pc}
 800d858:	20000000 	.word	0x20000000
 800d85c:	00004e20 	.word	0x00004e20

0800d860 <LPTIM_OC1_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC1_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b084      	sub	sp, #16
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
 800d868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d870:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_CC1SEL_Msk);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	220d      	movs	r2, #13
 800d876:	4393      	bics	r3, r2
 800d878:	60fb      	str	r3, [r7, #12]

  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC1P_Pos;
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	685b      	ldr	r3, [r3, #4]
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	68fa      	ldr	r2, [r7, #12]
 800d882:	4313      	orrs	r3, r2
 800d884:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	691a      	ldr	r2, [r3, #16]
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	2101      	movs	r1, #1
 800d892:	430a      	orrs	r2, r1
 800d894:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	2208      	movs	r2, #8
 800d89c:	605a      	str	r2, [r3, #4]

  /* Write to CCR1 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, sConfig->Pulse);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	683a      	ldr	r2, [r7, #0]
 800d8a4:	6812      	ldr	r2, [r2, #0]
 800d8a6:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2108      	movs	r1, #8
 800d8ac:	0018      	movs	r0, r3
 800d8ae:	f7ff ff9f 	bl	800d7f0 <LPTIM_WaitForFlag>
 800d8b2:	0003      	movs	r3, r0
 800d8b4:	2b03      	cmp	r3, #3
 800d8b6:	d101      	bne.n	800d8bc <LPTIM_OC1_SetConfig+0x5c>
  {
    return HAL_TIMEOUT;
 800d8b8:	2303      	movs	r3, #3
 800d8ba:	e068      	b.n	800d98e <LPTIM_OC1_SetConfig+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	4a35      	ldr	r2, [pc, #212]	@ (800d998 <LPTIM_OC1_SetConfig+0x138>)
 800d8c2:	4293      	cmp	r3, r2
 800d8c4:	d004      	beq.n	800d8d0 <LPTIM_OC1_SetConfig+0x70>
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4a34      	ldr	r2, [pc, #208]	@ (800d99c <LPTIM_OC1_SetConfig+0x13c>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d101      	bne.n	800d8d4 <LPTIM_OC1_SetConfig+0x74>
 800d8d0:	2301      	movs	r3, #1
 800d8d2:	e000      	b.n	800d8d6 <LPTIM_OC1_SetConfig+0x76>
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	2b01      	cmp	r3, #1
 800d8d8:	d122      	bne.n	800d920 <LPTIM_OC1_SetConfig+0xc0>
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8e0:	2202      	movs	r2, #2
 800d8e2:	4013      	ands	r3, r2
 800d8e4:	d14e      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8ec:	2380      	movs	r3, #128	@ 0x80
 800d8ee:	029b      	lsls	r3, r3, #10
 800d8f0:	4013      	ands	r3, r2
 800d8f2:	d147      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8fa:	2202      	movs	r2, #2
 800d8fc:	4013      	ands	r3, r2
 800d8fe:	d141      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d906:	2380      	movs	r3, #128	@ 0x80
 800d908:	029b      	lsls	r3, r3, #10
 800d90a:	4013      	ands	r3, r2
 800d90c:	d13a      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	691a      	ldr	r2, [r3, #16]
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	2101      	movs	r1, #1
 800d91a:	438a      	bics	r2, r1
 800d91c:	611a      	str	r2, [r3, #16]
 800d91e:	e031      	b.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	4a1c      	ldr	r2, [pc, #112]	@ (800d998 <LPTIM_OC1_SetConfig+0x138>)
 800d926:	4293      	cmp	r3, r2
 800d928:	d009      	beq.n	800d93e <LPTIM_OC1_SetConfig+0xde>
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	4a1c      	ldr	r2, [pc, #112]	@ (800d9a0 <LPTIM_OC1_SetConfig+0x140>)
 800d930:	4293      	cmp	r3, r2
 800d932:	d004      	beq.n	800d93e <LPTIM_OC1_SetConfig+0xde>
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	4a18      	ldr	r2, [pc, #96]	@ (800d99c <LPTIM_OC1_SetConfig+0x13c>)
 800d93a:	4293      	cmp	r3, r2
 800d93c:	d101      	bne.n	800d942 <LPTIM_OC1_SetConfig+0xe2>
 800d93e:	2301      	movs	r3, #1
 800d940:	e000      	b.n	800d944 <LPTIM_OC1_SetConfig+0xe4>
 800d942:	2300      	movs	r3, #0
 800d944:	2b01      	cmp	r3, #1
 800d946:	d115      	bne.n	800d974 <LPTIM_OC1_SetConfig+0x114>
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d94e:	2202      	movs	r2, #2
 800d950:	4013      	ands	r3, r2
 800d952:	d117      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d95a:	2380      	movs	r3, #128	@ 0x80
 800d95c:	029b      	lsls	r3, r3, #10
 800d95e:	4013      	ands	r3, r2
 800d960:	d110      	bne.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	691a      	ldr	r2, [r3, #16]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	2101      	movs	r1, #1
 800d96e:	438a      	bics	r2, r1
 800d970:	611a      	str	r2, [r3, #16]
 800d972:	e007      	b.n	800d984 <LPTIM_OC1_SetConfig+0x124>
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	691a      	ldr	r2, [r3, #16]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	2101      	movs	r1, #1
 800d980:	438a      	bics	r2, r1
 800d982:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	68fa      	ldr	r2, [r7, #12]
 800d98a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	0018      	movs	r0, r3
 800d990:	46bd      	mov	sp, r7
 800d992:	b004      	add	sp, #16
 800d994:	bd80      	pop	{r7, pc}
 800d996:	46c0      	nop			@ (mov r8, r8)
 800d998:	40007c00 	.word	0x40007c00
 800d99c:	40009000 	.word	0x40009000
 800d9a0:	40009400 	.word	0x40009400

0800d9a4 <LPTIM_OC2_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC2_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b084      	sub	sp, #16
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
 800d9ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9b4:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_CC2SEL_Msk);
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	4a49      	ldr	r2, [pc, #292]	@ (800dae0 <LPTIM_OC2_SetConfig+0x13c>)
 800d9ba:	4013      	ands	r3, r2
 800d9bc:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC2P_Pos;
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	685b      	ldr	r3, [r3, #4]
 800d9c2:	049b      	lsls	r3, r3, #18
 800d9c4:	68fa      	ldr	r2, [r7, #12]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	691a      	ldr	r2, [r3, #16]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	2101      	movs	r1, #1
 800d9d6:	430a      	orrs	r2, r1
 800d9d8:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2280      	movs	r2, #128	@ 0x80
 800d9e0:	0312      	lsls	r2, r2, #12
 800d9e2:	605a      	str	r2, [r3, #4]

  /* Write to CCR2 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, sConfig->Pulse);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	683a      	ldr	r2, [r7, #0]
 800d9ea:	6812      	ldr	r2, [r2, #0]
 800d9ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) != HAL_OK)
 800d9ee:	2380      	movs	r3, #128	@ 0x80
 800d9f0:	031a      	lsls	r2, r3, #12
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	0011      	movs	r1, r2
 800d9f6:	0018      	movs	r0, r3
 800d9f8:	f7ff fefa 	bl	800d7f0 <LPTIM_WaitForFlag>
 800d9fc:	1e03      	subs	r3, r0, #0
 800d9fe:	d001      	beq.n	800da04 <LPTIM_OC2_SetConfig+0x60>
  {
    return HAL_TIMEOUT;
 800da00:	2303      	movs	r3, #3
 800da02:	e068      	b.n	800dad6 <LPTIM_OC2_SetConfig+0x132>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	4a36      	ldr	r2, [pc, #216]	@ (800dae4 <LPTIM_OC2_SetConfig+0x140>)
 800da0a:	4293      	cmp	r3, r2
 800da0c:	d004      	beq.n	800da18 <LPTIM_OC2_SetConfig+0x74>
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	4a35      	ldr	r2, [pc, #212]	@ (800dae8 <LPTIM_OC2_SetConfig+0x144>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d101      	bne.n	800da1c <LPTIM_OC2_SetConfig+0x78>
 800da18:	2301      	movs	r3, #1
 800da1a:	e000      	b.n	800da1e <LPTIM_OC2_SetConfig+0x7a>
 800da1c:	2300      	movs	r3, #0
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d122      	bne.n	800da68 <LPTIM_OC2_SetConfig+0xc4>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da28:	2202      	movs	r2, #2
 800da2a:	4013      	ands	r3, r2
 800da2c:	d14e      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da34:	2380      	movs	r3, #128	@ 0x80
 800da36:	029b      	lsls	r3, r3, #10
 800da38:	4013      	ands	r3, r2
 800da3a:	d147      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da42:	2202      	movs	r2, #2
 800da44:	4013      	ands	r3, r2
 800da46:	d141      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800da4e:	2380      	movs	r3, #128	@ 0x80
 800da50:	029b      	lsls	r3, r3, #10
 800da52:	4013      	ands	r3, r2
 800da54:	d13a      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	691a      	ldr	r2, [r3, #16]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	2101      	movs	r1, #1
 800da62:	438a      	bics	r2, r1
 800da64:	611a      	str	r2, [r3, #16]
 800da66:	e031      	b.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	4a1d      	ldr	r2, [pc, #116]	@ (800dae4 <LPTIM_OC2_SetConfig+0x140>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d009      	beq.n	800da86 <LPTIM_OC2_SetConfig+0xe2>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	4a1d      	ldr	r2, [pc, #116]	@ (800daec <LPTIM_OC2_SetConfig+0x148>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d004      	beq.n	800da86 <LPTIM_OC2_SetConfig+0xe2>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a19      	ldr	r2, [pc, #100]	@ (800dae8 <LPTIM_OC2_SetConfig+0x144>)
 800da82:	4293      	cmp	r3, r2
 800da84:	d101      	bne.n	800da8a <LPTIM_OC2_SetConfig+0xe6>
 800da86:	2301      	movs	r3, #1
 800da88:	e000      	b.n	800da8c <LPTIM_OC2_SetConfig+0xe8>
 800da8a:	2300      	movs	r3, #0
 800da8c:	2b01      	cmp	r3, #1
 800da8e:	d115      	bne.n	800dabc <LPTIM_OC2_SetConfig+0x118>
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da96:	2202      	movs	r2, #2
 800da98:	4013      	ands	r3, r2
 800da9a:	d117      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800daa2:	2380      	movs	r3, #128	@ 0x80
 800daa4:	029b      	lsls	r3, r3, #10
 800daa6:	4013      	ands	r3, r2
 800daa8:	d110      	bne.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	691a      	ldr	r2, [r3, #16]
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	2101      	movs	r1, #1
 800dab6:	438a      	bics	r2, r1
 800dab8:	611a      	str	r2, [r3, #16]
 800daba:	e007      	b.n	800dacc <LPTIM_OC2_SetConfig+0x128>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	691a      	ldr	r2, [r3, #16]
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	2101      	movs	r1, #1
 800dac8:	438a      	bics	r2, r1
 800daca:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	68fa      	ldr	r2, [r7, #12]
 800dad2:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800dad4:	2300      	movs	r3, #0
}
 800dad6:	0018      	movs	r0, r3
 800dad8:	46bd      	mov	sp, r7
 800dada:	b004      	add	sp, #16
 800dadc:	bd80      	pop	{r7, pc}
 800dade:	46c0      	nop			@ (mov r8, r8)
 800dae0:	fff2ffff 	.word	0xfff2ffff
 800dae4:	40007c00 	.word	0x40007c00
 800dae8:	40009000 	.word	0x40009000
 800daec:	40009400 	.word	0x40009400

0800daf0 <LPTIM_OC3_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC3_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b084      	sub	sp, #16
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db00:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_CC3SEL_Msk);
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	220d      	movs	r2, #13
 800db06:	4393      	bics	r3, r2
 800db08:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC3P_Pos;
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	4313      	orrs	r3, r2
 800db14:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	691a      	ldr	r2, [r3, #16]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	2101      	movs	r1, #1
 800db22:	430a      	orrs	r2, r1
 800db24:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	2280      	movs	r2, #128	@ 0x80
 800db2c:	0352      	lsls	r2, r2, #13
 800db2e:	605a      	str	r2, [r3, #4]

  /* Write to CCR3 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, sConfig->Pulse);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	683a      	ldr	r2, [r7, #0]
 800db36:	6812      	ldr	r2, [r2, #0]
 800db38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 800db3a:	2380      	movs	r3, #128	@ 0x80
 800db3c:	035a      	lsls	r2, r3, #13
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	0011      	movs	r1, r2
 800db42:	0018      	movs	r0, r3
 800db44:	f7ff fe54 	bl	800d7f0 <LPTIM_WaitForFlag>
 800db48:	0003      	movs	r3, r0
 800db4a:	2b03      	cmp	r3, #3
 800db4c:	d101      	bne.n	800db52 <LPTIM_OC3_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 800db4e:	2303      	movs	r3, #3
 800db50:	e068      	b.n	800dc24 <LPTIM_OC3_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a35      	ldr	r2, [pc, #212]	@ (800dc2c <LPTIM_OC3_SetConfig+0x13c>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d004      	beq.n	800db66 <LPTIM_OC3_SetConfig+0x76>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	4a33      	ldr	r2, [pc, #204]	@ (800dc30 <LPTIM_OC3_SetConfig+0x140>)
 800db62:	4293      	cmp	r3, r2
 800db64:	d101      	bne.n	800db6a <LPTIM_OC3_SetConfig+0x7a>
 800db66:	2301      	movs	r3, #1
 800db68:	e000      	b.n	800db6c <LPTIM_OC3_SetConfig+0x7c>
 800db6a:	2300      	movs	r3, #0
 800db6c:	2b01      	cmp	r3, #1
 800db6e:	d122      	bne.n	800dbb6 <LPTIM_OC3_SetConfig+0xc6>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db76:	2202      	movs	r2, #2
 800db78:	4013      	ands	r3, r2
 800db7a:	d14e      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db82:	2380      	movs	r3, #128	@ 0x80
 800db84:	029b      	lsls	r3, r3, #10
 800db86:	4013      	ands	r3, r2
 800db88:	d147      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db90:	2202      	movs	r2, #2
 800db92:	4013      	ands	r3, r2
 800db94:	d141      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800db9c:	2380      	movs	r3, #128	@ 0x80
 800db9e:	029b      	lsls	r3, r3, #10
 800dba0:	4013      	ands	r3, r2
 800dba2:	d13a      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	691a      	ldr	r2, [r3, #16]
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	2101      	movs	r1, #1
 800dbb0:	438a      	bics	r2, r1
 800dbb2:	611a      	str	r2, [r3, #16]
 800dbb4:	e031      	b.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4a1c      	ldr	r2, [pc, #112]	@ (800dc2c <LPTIM_OC3_SetConfig+0x13c>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d009      	beq.n	800dbd4 <LPTIM_OC3_SetConfig+0xe4>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	4a1b      	ldr	r2, [pc, #108]	@ (800dc34 <LPTIM_OC3_SetConfig+0x144>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d004      	beq.n	800dbd4 <LPTIM_OC3_SetConfig+0xe4>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	4a18      	ldr	r2, [pc, #96]	@ (800dc30 <LPTIM_OC3_SetConfig+0x140>)
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	d101      	bne.n	800dbd8 <LPTIM_OC3_SetConfig+0xe8>
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	e000      	b.n	800dbda <LPTIM_OC3_SetConfig+0xea>
 800dbd8:	2300      	movs	r3, #0
 800dbda:	2b01      	cmp	r3, #1
 800dbdc:	d115      	bne.n	800dc0a <LPTIM_OC3_SetConfig+0x11a>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe4:	2202      	movs	r2, #2
 800dbe6:	4013      	ands	r3, r2
 800dbe8:	d117      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbf0:	2380      	movs	r3, #128	@ 0x80
 800dbf2:	029b      	lsls	r3, r3, #10
 800dbf4:	4013      	ands	r3, r2
 800dbf6:	d110      	bne.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	691a      	ldr	r2, [r3, #16]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2101      	movs	r1, #1
 800dc04:	438a      	bics	r2, r1
 800dc06:	611a      	str	r2, [r3, #16]
 800dc08:	e007      	b.n	800dc1a <LPTIM_OC3_SetConfig+0x12a>
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	691a      	ldr	r2, [r3, #16]
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	2101      	movs	r1, #1
 800dc16:	438a      	bics	r2, r1
 800dc18:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	68fa      	ldr	r2, [r7, #12]
 800dc20:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800dc22:	2300      	movs	r3, #0
}
 800dc24:	0018      	movs	r0, r3
 800dc26:	46bd      	mov	sp, r7
 800dc28:	b004      	add	sp, #16
 800dc2a:	bd80      	pop	{r7, pc}
 800dc2c:	40007c00 	.word	0x40007c00
 800dc30:	40009000 	.word	0x40009000
 800dc34:	40009400 	.word	0x40009400

0800dc38 <LPTIM_OC4_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC4_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b084      	sub	sp, #16
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
 800dc40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc48:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_CC4SEL_Msk);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	4a49      	ldr	r2, [pc, #292]	@ (800dd74 <LPTIM_OC4_SetConfig+0x13c>)
 800dc4e:	4013      	ands	r3, r2
 800dc50:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC4P_Pos;
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	685b      	ldr	r3, [r3, #4]
 800dc56:	049b      	lsls	r3, r3, #18
 800dc58:	68fa      	ldr	r2, [r7, #12]
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	691a      	ldr	r2, [r3, #16]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	2101      	movs	r1, #1
 800dc6a:	430a      	orrs	r2, r1
 800dc6c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	2280      	movs	r2, #128	@ 0x80
 800dc74:	0392      	lsls	r2, r2, #14
 800dc76:	605a      	str	r2, [r3, #4]

  /* Write to CCR4 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, sConfig->Pulse);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	683a      	ldr	r2, [r7, #0]
 800dc7e:	6812      	ldr	r2, [r2, #0]
 800dc80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 800dc82:	2380      	movs	r3, #128	@ 0x80
 800dc84:	039a      	lsls	r2, r3, #14
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	0011      	movs	r1, r2
 800dc8a:	0018      	movs	r0, r3
 800dc8c:	f7ff fdb0 	bl	800d7f0 <LPTIM_WaitForFlag>
 800dc90:	0003      	movs	r3, r0
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	d101      	bne.n	800dc9a <LPTIM_OC4_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 800dc96:	2303      	movs	r3, #3
 800dc98:	e068      	b.n	800dd6c <LPTIM_OC4_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	4a36      	ldr	r2, [pc, #216]	@ (800dd78 <LPTIM_OC4_SetConfig+0x140>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d004      	beq.n	800dcae <LPTIM_OC4_SetConfig+0x76>
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4a34      	ldr	r2, [pc, #208]	@ (800dd7c <LPTIM_OC4_SetConfig+0x144>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d101      	bne.n	800dcb2 <LPTIM_OC4_SetConfig+0x7a>
 800dcae:	2301      	movs	r3, #1
 800dcb0:	e000      	b.n	800dcb4 <LPTIM_OC4_SetConfig+0x7c>
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	2b01      	cmp	r3, #1
 800dcb6:	d122      	bne.n	800dcfe <LPTIM_OC4_SetConfig+0xc6>
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcbe:	2202      	movs	r2, #2
 800dcc0:	4013      	ands	r3, r2
 800dcc2:	d14e      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcca:	2380      	movs	r3, #128	@ 0x80
 800dccc:	029b      	lsls	r3, r3, #10
 800dcce:	4013      	ands	r3, r2
 800dcd0:	d147      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd8:	2202      	movs	r2, #2
 800dcda:	4013      	ands	r3, r2
 800dcdc:	d141      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dce4:	2380      	movs	r3, #128	@ 0x80
 800dce6:	029b      	lsls	r3, r3, #10
 800dce8:	4013      	ands	r3, r2
 800dcea:	d13a      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	691a      	ldr	r2, [r3, #16]
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	2101      	movs	r1, #1
 800dcf8:	438a      	bics	r2, r1
 800dcfa:	611a      	str	r2, [r3, #16]
 800dcfc:	e031      	b.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	4a1d      	ldr	r2, [pc, #116]	@ (800dd78 <LPTIM_OC4_SetConfig+0x140>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d009      	beq.n	800dd1c <LPTIM_OC4_SetConfig+0xe4>
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	4a1c      	ldr	r2, [pc, #112]	@ (800dd80 <LPTIM_OC4_SetConfig+0x148>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d004      	beq.n	800dd1c <LPTIM_OC4_SetConfig+0xe4>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	4a19      	ldr	r2, [pc, #100]	@ (800dd7c <LPTIM_OC4_SetConfig+0x144>)
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	d101      	bne.n	800dd20 <LPTIM_OC4_SetConfig+0xe8>
 800dd1c:	2301      	movs	r3, #1
 800dd1e:	e000      	b.n	800dd22 <LPTIM_OC4_SetConfig+0xea>
 800dd20:	2300      	movs	r3, #0
 800dd22:	2b01      	cmp	r3, #1
 800dd24:	d115      	bne.n	800dd52 <LPTIM_OC4_SetConfig+0x11a>
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2c:	2202      	movs	r2, #2
 800dd2e:	4013      	ands	r3, r2
 800dd30:	d117      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd38:	2380      	movs	r3, #128	@ 0x80
 800dd3a:	029b      	lsls	r3, r3, #10
 800dd3c:	4013      	ands	r3, r2
 800dd3e:	d110      	bne.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	691a      	ldr	r2, [r3, #16]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	2101      	movs	r1, #1
 800dd4c:	438a      	bics	r2, r1
 800dd4e:	611a      	str	r2, [r3, #16]
 800dd50:	e007      	b.n	800dd62 <LPTIM_OC4_SetConfig+0x12a>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	691a      	ldr	r2, [r3, #16]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	2101      	movs	r1, #1
 800dd5e:	438a      	bics	r2, r1
 800dd60:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	68fa      	ldr	r2, [r7, #12]
 800dd68:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800dd6a:	2300      	movs	r3, #0
}
 800dd6c:	0018      	movs	r0, r3
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	b004      	add	sp, #16
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	fff2ffff 	.word	0xfff2ffff
 800dd78:	40007c00 	.word	0x40007c00
 800dd7c:	40009000 	.word	0x40009000
 800dd80:	40009400 	.word	0x40009400

0800dd84 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b084      	sub	sp, #16
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	000a      	movs	r2, r1
 800dd8e:	1cbb      	adds	r3, r7, #2
 800dd90:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800dd92:	230a      	movs	r3, #10
 800dd94:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800dd96:	e002      	b.n	800dd9e <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	3b01      	subs	r3, #1
 800dd9c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d1f9      	bne.n	800dd98 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 800dda4:	1cbb      	adds	r3, r7, #2
 800dda6:	881b      	ldrh	r3, [r3, #0]
 800dda8:	00db      	lsls	r3, r3, #3
 800ddaa:	4a06      	ldr	r2, [pc, #24]	@ (800ddc4 <PCD_GET_EP_RX_CNT+0x40>)
 800ddac:	4694      	mov	ip, r2
 800ddae:	4463      	add	r3, ip
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	0c1b      	lsrs	r3, r3, #16
 800ddb4:	b29b      	uxth	r3, r3
 800ddb6:	059b      	lsls	r3, r3, #22
 800ddb8:	0d9b      	lsrs	r3, r3, #22
 800ddba:	b29b      	uxth	r3, r3
}
 800ddbc:	0018      	movs	r0, r3
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	b004      	add	sp, #16
 800ddc2:	bd80      	pop	{r7, pc}
 800ddc4:	40009800 	.word	0x40009800

0800ddc8 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	b084      	sub	sp, #16
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
 800ddd0:	000a      	movs	r2, r1
 800ddd2:	1cbb      	adds	r3, r7, #2
 800ddd4:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800ddd6:	230a      	movs	r3, #10
 800ddd8:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800ddda:	e002      	b.n	800dde2 <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	3b01      	subs	r3, #1
 800dde0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d1f9      	bne.n	800dddc <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 800dde8:	1cbb      	adds	r3, r7, #2
 800ddea:	881b      	ldrh	r3, [r3, #0]
 800ddec:	00db      	lsls	r3, r3, #3
 800ddee:	4a06      	ldr	r2, [pc, #24]	@ (800de08 <PCD_GET_EP_DBUF0_CNT+0x40>)
 800ddf0:	4694      	mov	ip, r2
 800ddf2:	4463      	add	r3, ip
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	0c1b      	lsrs	r3, r3, #16
 800ddf8:	b29b      	uxth	r3, r3
 800ddfa:	059b      	lsls	r3, r3, #22
 800ddfc:	0d9b      	lsrs	r3, r3, #22
 800ddfe:	b29b      	uxth	r3, r3
}
 800de00:	0018      	movs	r0, r3
 800de02:	46bd      	mov	sp, r7
 800de04:	b004      	add	sp, #16
 800de06:	bd80      	pop	{r7, pc}
 800de08:	40009800 	.word	0x40009800

0800de0c <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b084      	sub	sp, #16
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	000a      	movs	r2, r1
 800de16:	1cbb      	adds	r3, r7, #2
 800de18:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 800de1a:	230a      	movs	r3, #10
 800de1c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800de1e:	e002      	b.n	800de26 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	3b01      	subs	r3, #1
 800de24:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d1f9      	bne.n	800de20 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 800de2c:	1cbb      	adds	r3, r7, #2
 800de2e:	881b      	ldrh	r3, [r3, #0]
 800de30:	00db      	lsls	r3, r3, #3
 800de32:	4a06      	ldr	r2, [pc, #24]	@ (800de4c <PCD_GET_EP_DBUF1_CNT+0x40>)
 800de34:	4694      	mov	ip, r2
 800de36:	4463      	add	r3, ip
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	0c1b      	lsrs	r3, r3, #16
 800de3c:	b29b      	uxth	r3, r3
 800de3e:	059b      	lsls	r3, r3, #22
 800de40:	0d9b      	lsrs	r3, r3, #22
 800de42:	b29b      	uxth	r3, r3
}
 800de44:	0018      	movs	r0, r3
 800de46:	46bd      	mov	sp, r7
 800de48:	b004      	add	sp, #16
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	40009800 	.word	0x40009800

0800de50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800de50:	b590      	push	{r4, r7, lr}
 800de52:	b085      	sub	sp, #20
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d101      	bne.n	800de62 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800de5e:	2301      	movs	r3, #1
 800de60:	e0e4      	b.n	800e02c <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	4a73      	ldr	r2, [pc, #460]	@ (800e034 <HAL_PCD_Init+0x1e4>)
 800de66:	5c9b      	ldrb	r3, [r3, r2]
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d108      	bne.n	800de80 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	23a4      	movs	r3, #164	@ 0xa4
 800de72:	009b      	lsls	r3, r3, #2
 800de74:	2100      	movs	r1, #0
 800de76:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	0018      	movs	r0, r3
 800de7c:	f7f6 ffda 	bl	8004e34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	4a6c      	ldr	r2, [pc, #432]	@ (800e034 <HAL_PCD_Init+0x1e4>)
 800de84:	2103      	movs	r1, #3
 800de86:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	0018      	movs	r0, r3
 800de8e:	f006 fb37 	bl	8014500 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800de92:	230f      	movs	r3, #15
 800de94:	18fb      	adds	r3, r7, r3
 800de96:	2200      	movs	r2, #0
 800de98:	701a      	strb	r2, [r3, #0]
 800de9a:	e047      	b.n	800df2c <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800de9c:	200f      	movs	r0, #15
 800de9e:	183b      	adds	r3, r7, r0
 800dea0:	781a      	ldrb	r2, [r3, #0]
 800dea2:	6879      	ldr	r1, [r7, #4]
 800dea4:	0013      	movs	r3, r2
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	189b      	adds	r3, r3, r2
 800deaa:	00db      	lsls	r3, r3, #3
 800deac:	18cb      	adds	r3, r1, r3
 800deae:	3311      	adds	r3, #17
 800deb0:	2201      	movs	r2, #1
 800deb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800deb4:	183b      	adds	r3, r7, r0
 800deb6:	781a      	ldrb	r2, [r3, #0]
 800deb8:	6879      	ldr	r1, [r7, #4]
 800deba:	0013      	movs	r3, r2
 800debc:	009b      	lsls	r3, r3, #2
 800debe:	189b      	adds	r3, r3, r2
 800dec0:	00db      	lsls	r3, r3, #3
 800dec2:	18cb      	adds	r3, r1, r3
 800dec4:	3310      	adds	r3, #16
 800dec6:	183a      	adds	r2, r7, r0
 800dec8:	7812      	ldrb	r2, [r2, #0]
 800deca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800decc:	183b      	adds	r3, r7, r0
 800dece:	781a      	ldrb	r2, [r3, #0]
 800ded0:	6879      	ldr	r1, [r7, #4]
 800ded2:	0013      	movs	r3, r2
 800ded4:	009b      	lsls	r3, r3, #2
 800ded6:	189b      	adds	r3, r3, r2
 800ded8:	00db      	lsls	r3, r3, #3
 800deda:	18cb      	adds	r3, r1, r3
 800dedc:	3313      	adds	r3, #19
 800dede:	2200      	movs	r2, #0
 800dee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800dee2:	183b      	adds	r3, r7, r0
 800dee4:	781a      	ldrb	r2, [r3, #0]
 800dee6:	6879      	ldr	r1, [r7, #4]
 800dee8:	0013      	movs	r3, r2
 800deea:	009b      	lsls	r3, r3, #2
 800deec:	189b      	adds	r3, r3, r2
 800deee:	00db      	lsls	r3, r3, #3
 800def0:	18cb      	adds	r3, r1, r3
 800def2:	3320      	adds	r3, #32
 800def4:	2200      	movs	r2, #0
 800def6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800def8:	183b      	adds	r3, r7, r0
 800defa:	781a      	ldrb	r2, [r3, #0]
 800defc:	6879      	ldr	r1, [r7, #4]
 800defe:	0013      	movs	r3, r2
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	189b      	adds	r3, r3, r2
 800df04:	00db      	lsls	r3, r3, #3
 800df06:	18cb      	adds	r3, r1, r3
 800df08:	3324      	adds	r3, #36	@ 0x24
 800df0a:	2200      	movs	r2, #0
 800df0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800df0e:	183b      	adds	r3, r7, r0
 800df10:	781b      	ldrb	r3, [r3, #0]
 800df12:	6879      	ldr	r1, [r7, #4]
 800df14:	1c5a      	adds	r2, r3, #1
 800df16:	0013      	movs	r3, r2
 800df18:	009b      	lsls	r3, r3, #2
 800df1a:	189b      	adds	r3, r3, r2
 800df1c:	00db      	lsls	r3, r3, #3
 800df1e:	2200      	movs	r2, #0
 800df20:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df22:	183b      	adds	r3, r7, r0
 800df24:	781a      	ldrb	r2, [r3, #0]
 800df26:	183b      	adds	r3, r7, r0
 800df28:	3201      	adds	r2, #1
 800df2a:	701a      	strb	r2, [r3, #0]
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	791b      	ldrb	r3, [r3, #4]
 800df30:	210f      	movs	r1, #15
 800df32:	187a      	adds	r2, r7, r1
 800df34:	7812      	ldrb	r2, [r2, #0]
 800df36:	429a      	cmp	r2, r3
 800df38:	d3b0      	bcc.n	800de9c <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800df3a:	187b      	adds	r3, r7, r1
 800df3c:	2200      	movs	r2, #0
 800df3e:	701a      	strb	r2, [r3, #0]
 800df40:	e056      	b.n	800dff0 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800df42:	240f      	movs	r4, #15
 800df44:	193b      	adds	r3, r7, r4
 800df46:	781a      	ldrb	r2, [r3, #0]
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	2352      	movs	r3, #82	@ 0x52
 800df4c:	33ff      	adds	r3, #255	@ 0xff
 800df4e:	0019      	movs	r1, r3
 800df50:	0013      	movs	r3, r2
 800df52:	009b      	lsls	r3, r3, #2
 800df54:	189b      	adds	r3, r3, r2
 800df56:	00db      	lsls	r3, r3, #3
 800df58:	18c3      	adds	r3, r0, r3
 800df5a:	185b      	adds	r3, r3, r1
 800df5c:	2200      	movs	r2, #0
 800df5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800df60:	193b      	adds	r3, r7, r4
 800df62:	781a      	ldrb	r2, [r3, #0]
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	23a8      	movs	r3, #168	@ 0xa8
 800df68:	0059      	lsls	r1, r3, #1
 800df6a:	0013      	movs	r3, r2
 800df6c:	009b      	lsls	r3, r3, #2
 800df6e:	189b      	adds	r3, r3, r2
 800df70:	00db      	lsls	r3, r3, #3
 800df72:	18c3      	adds	r3, r0, r3
 800df74:	185b      	adds	r3, r3, r1
 800df76:	193a      	adds	r2, r7, r4
 800df78:	7812      	ldrb	r2, [r2, #0]
 800df7a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800df7c:	193b      	adds	r3, r7, r4
 800df7e:	781a      	ldrb	r2, [r3, #0]
 800df80:	6878      	ldr	r0, [r7, #4]
 800df82:	2354      	movs	r3, #84	@ 0x54
 800df84:	33ff      	adds	r3, #255	@ 0xff
 800df86:	0019      	movs	r1, r3
 800df88:	0013      	movs	r3, r2
 800df8a:	009b      	lsls	r3, r3, #2
 800df8c:	189b      	adds	r3, r3, r2
 800df8e:	00db      	lsls	r3, r3, #3
 800df90:	18c3      	adds	r3, r0, r3
 800df92:	185b      	adds	r3, r3, r1
 800df94:	2200      	movs	r2, #0
 800df96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800df98:	193b      	adds	r3, r7, r4
 800df9a:	781a      	ldrb	r2, [r3, #0]
 800df9c:	6878      	ldr	r0, [r7, #4]
 800df9e:	23b0      	movs	r3, #176	@ 0xb0
 800dfa0:	0059      	lsls	r1, r3, #1
 800dfa2:	0013      	movs	r3, r2
 800dfa4:	009b      	lsls	r3, r3, #2
 800dfa6:	189b      	adds	r3, r3, r2
 800dfa8:	00db      	lsls	r3, r3, #3
 800dfaa:	18c3      	adds	r3, r0, r3
 800dfac:	185b      	adds	r3, r3, r1
 800dfae:	2200      	movs	r2, #0
 800dfb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800dfb2:	193b      	adds	r3, r7, r4
 800dfb4:	781a      	ldrb	r2, [r3, #0]
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	23b2      	movs	r3, #178	@ 0xb2
 800dfba:	0059      	lsls	r1, r3, #1
 800dfbc:	0013      	movs	r3, r2
 800dfbe:	009b      	lsls	r3, r3, #2
 800dfc0:	189b      	adds	r3, r3, r2
 800dfc2:	00db      	lsls	r3, r3, #3
 800dfc4:	18c3      	adds	r3, r0, r3
 800dfc6:	185b      	adds	r3, r3, r1
 800dfc8:	2200      	movs	r2, #0
 800dfca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800dfcc:	193b      	adds	r3, r7, r4
 800dfce:	781a      	ldrb	r2, [r3, #0]
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	23b4      	movs	r3, #180	@ 0xb4
 800dfd4:	0059      	lsls	r1, r3, #1
 800dfd6:	0013      	movs	r3, r2
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	189b      	adds	r3, r3, r2
 800dfdc:	00db      	lsls	r3, r3, #3
 800dfde:	18c3      	adds	r3, r0, r3
 800dfe0:	185b      	adds	r3, r3, r1
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800dfe6:	193b      	adds	r3, r7, r4
 800dfe8:	781a      	ldrb	r2, [r3, #0]
 800dfea:	193b      	adds	r3, r7, r4
 800dfec:	3201      	adds	r2, #1
 800dfee:	701a      	strb	r2, [r3, #0]
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	791b      	ldrb	r3, [r3, #4]
 800dff4:	220f      	movs	r2, #15
 800dff6:	18ba      	adds	r2, r7, r2
 800dff8:	7812      	ldrb	r2, [r2, #0]
 800dffa:	429a      	cmp	r2, r3
 800dffc:	d3a1      	bcc.n	800df42 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6818      	ldr	r0, [r3, #0]
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6859      	ldr	r1, [r3, #4]
 800e006:	689a      	ldr	r2, [r3, #8]
 800e008:	f006 faa6 	bl	8014558 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2200      	movs	r2, #0
 800e010:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	4a07      	ldr	r2, [pc, #28]	@ (800e034 <HAL_PCD_Init+0x1e4>)
 800e016:	2101      	movs	r1, #1
 800e018:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	7a9b      	ldrb	r3, [r3, #10]
 800e01e:	2b01      	cmp	r3, #1
 800e020:	d103      	bne.n	800e02a <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	0018      	movs	r0, r3
 800e026:	f001 fc6d 	bl	800f904 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	0018      	movs	r0, r3
 800e02e:	46bd      	mov	sp, r7
 800e030:	b005      	add	sp, #20
 800e032:	bd90      	pop	{r4, r7, pc}
 800e034:	00000291 	.word	0x00000291

0800e038 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800e040:	687a      	ldr	r2, [r7, #4]
 800e042:	23a4      	movs	r3, #164	@ 0xa4
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	5cd3      	ldrb	r3, [r2, r3]
 800e048:	2b01      	cmp	r3, #1
 800e04a:	d101      	bne.n	800e050 <HAL_PCD_Start+0x18>
 800e04c:	2302      	movs	r3, #2
 800e04e:	e014      	b.n	800e07a <HAL_PCD_Start+0x42>
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	23a4      	movs	r3, #164	@ 0xa4
 800e054:	009b      	lsls	r3, r3, #2
 800e056:	2101      	movs	r1, #1
 800e058:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	0018      	movs	r0, r3
 800e060:	f006 fa3a 	bl	80144d8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	0018      	movs	r0, r3
 800e06a:	f007 ff56 	bl	8015f1a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800e06e:	687a      	ldr	r2, [r7, #4]
 800e070:	23a4      	movs	r3, #164	@ 0xa4
 800e072:	009b      	lsls	r3, r3, #2
 800e074:	2100      	movs	r1, #0
 800e076:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e078:	2300      	movs	r3, #0
}
 800e07a:	0018      	movs	r0, r3
 800e07c:	46bd      	mov	sp, r7
 800e07e:	b002      	add	sp, #8
 800e080:	bd80      	pop	{r7, pc}

0800e082 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b082      	sub	sp, #8
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800e08a:	687a      	ldr	r2, [r7, #4]
 800e08c:	23a4      	movs	r3, #164	@ 0xa4
 800e08e:	009b      	lsls	r3, r3, #2
 800e090:	5cd3      	ldrb	r3, [r2, r3]
 800e092:	2b01      	cmp	r3, #1
 800e094:	d101      	bne.n	800e09a <HAL_PCD_Stop+0x18>
 800e096:	2302      	movs	r3, #2
 800e098:	e014      	b.n	800e0c4 <HAL_PCD_Stop+0x42>
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	23a4      	movs	r3, #164	@ 0xa4
 800e09e:	009b      	lsls	r3, r3, #2
 800e0a0:	2101      	movs	r1, #1
 800e0a2:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	0018      	movs	r0, r3
 800e0aa:	f006 fa29 	bl	8014500 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	0018      	movs	r0, r3
 800e0b4:	f007 ff42 	bl	8015f3c <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 800e0b8:	687a      	ldr	r2, [r7, #4]
 800e0ba:	23a4      	movs	r3, #164	@ 0xa4
 800e0bc:	009b      	lsls	r3, r3, #2
 800e0be:	2100      	movs	r1, #0
 800e0c0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	0018      	movs	r0, r3
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	b002      	add	sp, #8
 800e0ca:	bd80      	pop	{r7, pc}

0800e0cc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b084      	sub	sp, #16
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	0018      	movs	r0, r3
 800e0da:	f007 ff41 	bl	8015f60 <USB_ReadInterrupts>
 800e0de:	0003      	movs	r3, r0
 800e0e0:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800e0e2:	68fa      	ldr	r2, [r7, #12]
 800e0e4:	2380      	movs	r3, #128	@ 0x80
 800e0e6:	021b      	lsls	r3, r3, #8
 800e0e8:	4013      	ands	r3, r2
 800e0ea:	d004      	beq.n	800e0f6 <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	0018      	movs	r0, r3
 800e0f0:	f000 fb94 	bl	800e81c <PCD_EP_ISR_Handler>

    return;
 800e0f4:	e0e3      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800e0f6:	68fa      	ldr	r2, [r7, #12]
 800e0f8:	2380      	movs	r3, #128	@ 0x80
 800e0fa:	00db      	lsls	r3, r3, #3
 800e0fc:	4013      	ands	r3, r2
 800e0fe:	d011      	beq.n	800e124 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	496e      	ldr	r1, [pc, #440]	@ (800e2c4 <HAL_PCD_IRQHandler+0x1f8>)
 800e10c:	400a      	ands	r2, r1
 800e10e:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	0018      	movs	r0, r3
 800e114:	f00b f986 	bl	8019424 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2100      	movs	r1, #0
 800e11c:	0018      	movs	r0, r3
 800e11e:	f000 f8e1 	bl	800e2e4 <HAL_PCD_SetAddress>

    return;
 800e122:	e0cc      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800e124:	68fa      	ldr	r2, [r7, #12]
 800e126:	2380      	movs	r3, #128	@ 0x80
 800e128:	01db      	lsls	r3, r3, #7
 800e12a:	4013      	ands	r3, r2
 800e12c:	d008      	beq.n	800e140 <HAL_PCD_IRQHandler+0x74>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	4963      	ldr	r1, [pc, #396]	@ (800e2c8 <HAL_PCD_IRQHandler+0x1fc>)
 800e13a:	400a      	ands	r2, r1
 800e13c:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800e13e:	e0be      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800e140:	68fa      	ldr	r2, [r7, #12]
 800e142:	2380      	movs	r3, #128	@ 0x80
 800e144:	019b      	lsls	r3, r3, #6
 800e146:	4013      	ands	r3, r2
 800e148:	d008      	beq.n	800e15c <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	495d      	ldr	r1, [pc, #372]	@ (800e2cc <HAL_PCD_IRQHandler+0x200>)
 800e156:	400a      	ands	r2, r1
 800e158:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800e15a:	e0b0      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800e15c:	68fa      	ldr	r2, [r7, #12]
 800e15e:	2380      	movs	r3, #128	@ 0x80
 800e160:	015b      	lsls	r3, r3, #5
 800e162:	4013      	ands	r3, r2
 800e164:	d02c      	beq.n	800e1c0 <HAL_PCD_IRQHandler+0xf4>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2104      	movs	r1, #4
 800e172:	438a      	bics	r2, r1
 800e174:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	2108      	movs	r1, #8
 800e182:	438a      	bics	r2, r1
 800e184:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800e186:	687a      	ldr	r2, [r7, #4]
 800e188:	23b2      	movs	r3, #178	@ 0xb2
 800e18a:	009b      	lsls	r3, r3, #2
 800e18c:	5cd3      	ldrb	r3, [r2, r3]
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d109      	bne.n	800e1a6 <HAL_PCD_IRQHandler+0xda>
    {
      hpcd->LPM_State = LPM_L0;
 800e192:	687a      	ldr	r2, [r7, #4]
 800e194:	23b2      	movs	r3, #178	@ 0xb2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	2100      	movs	r1, #0
 800e19a:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2100      	movs	r1, #0
 800e1a0:	0018      	movs	r0, r3
 800e1a2:	f001 fbd1 	bl	800f948 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	0018      	movs	r0, r3
 800e1aa:	f00b f97d 	bl	80194a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	4945      	ldr	r1, [pc, #276]	@ (800e2d0 <HAL_PCD_IRQHandler+0x204>)
 800e1ba:	400a      	ands	r2, r1
 800e1bc:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800e1be:	e07e      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800e1c0:	68fa      	ldr	r2, [r7, #12]
 800e1c2:	2380      	movs	r3, #128	@ 0x80
 800e1c4:	011b      	lsls	r3, r3, #4
 800e1c6:	4013      	ands	r3, r2
 800e1c8:	d01c      	beq.n	800e204 <HAL_PCD_IRQHandler+0x138>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	2108      	movs	r1, #8
 800e1d6:	430a      	orrs	r2, r1
 800e1d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	493b      	ldr	r1, [pc, #236]	@ (800e2d4 <HAL_PCD_IRQHandler+0x208>)
 800e1e6:	400a      	ands	r2, r1
 800e1e8:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	2104      	movs	r1, #4
 800e1f6:	430a      	orrs	r2, r1
 800e1f8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	0018      	movs	r0, r3
 800e1fe:	f00b f93b 	bl	8019478 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800e202:	e05c      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	2280      	movs	r2, #128	@ 0x80
 800e208:	4013      	ands	r3, r2
 800e20a:	d038      	beq.n	800e27e <HAL_PCD_IRQHandler+0x1b2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	4930      	ldr	r1, [pc, #192]	@ (800e2d8 <HAL_PCD_IRQHandler+0x20c>)
 800e218:	400a      	ands	r2, r1
 800e21a:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800e21c:	687a      	ldr	r2, [r7, #4]
 800e21e:	23b2      	movs	r3, #178	@ 0xb2
 800e220:	009b      	lsls	r3, r3, #2
 800e222:	5cd3      	ldrb	r3, [r2, r3]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d125      	bne.n	800e274 <HAL_PCD_IRQHandler+0x1a8>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	2104      	movs	r1, #4
 800e234:	430a      	orrs	r2, r1
 800e236:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	2108      	movs	r1, #8
 800e244:	430a      	orrs	r2, r1
 800e246:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800e248:	687a      	ldr	r2, [r7, #4]
 800e24a:	23b2      	movs	r3, #178	@ 0xb2
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	2101      	movs	r1, #1
 800e250:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e258:	089b      	lsrs	r3, r3, #2
 800e25a:	223c      	movs	r2, #60	@ 0x3c
 800e25c:	4013      	ands	r3, r2
 800e25e:	0019      	movs	r1, r3
 800e260:	687a      	ldr	r2, [r7, #4]
 800e262:	23b3      	movs	r3, #179	@ 0xb3
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	2101      	movs	r1, #1
 800e26c:	0018      	movs	r0, r3
 800e26e:	f001 fb6b 	bl	800f948 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800e272:	e024      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
      HAL_PCD_SuspendCallback(hpcd);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	0018      	movs	r0, r3
 800e278:	f00b f8fe 	bl	8019478 <HAL_PCD_SuspendCallback>
    return;
 800e27c:	e01f      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800e27e:	68fa      	ldr	r2, [r7, #12]
 800e280:	2380      	movs	r3, #128	@ 0x80
 800e282:	009b      	lsls	r3, r3, #2
 800e284:	4013      	ands	r3, r2
 800e286:	d00c      	beq.n	800e2a2 <HAL_PCD_IRQHandler+0x1d6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	4912      	ldr	r1, [pc, #72]	@ (800e2dc <HAL_PCD_IRQHandler+0x210>)
 800e294:	400a      	ands	r2, r1
 800e296:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	0018      	movs	r0, r3
 800e29c:	f00b f91c 	bl	80194d8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800e2a0:	e00d      	b.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800e2a2:	68fa      	ldr	r2, [r7, #12]
 800e2a4:	2380      	movs	r3, #128	@ 0x80
 800e2a6:	005b      	lsls	r3, r3, #1
 800e2a8:	4013      	ands	r3, r2
 800e2aa:	d008      	beq.n	800e2be <HAL_PCD_IRQHandler+0x1f2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	490a      	ldr	r1, [pc, #40]	@ (800e2e0 <HAL_PCD_IRQHandler+0x214>)
 800e2b8:	400a      	ands	r2, r1
 800e2ba:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800e2bc:	46c0      	nop			@ (mov r8, r8)
  }
}
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	b004      	add	sp, #16
 800e2c2:	bd80      	pop	{r7, pc}
 800e2c4:	0000fbff 	.word	0x0000fbff
 800e2c8:	0000bfff 	.word	0x0000bfff
 800e2cc:	0000dfff 	.word	0x0000dfff
 800e2d0:	0000efff 	.word	0x0000efff
 800e2d4:	0000f7ff 	.word	0x0000f7ff
 800e2d8:	0000ff7f 	.word	0x0000ff7f
 800e2dc:	0000fdff 	.word	0x0000fdff
 800e2e0:	0000feff 	.word	0x0000feff

0800e2e4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b082      	sub	sp, #8
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
 800e2ec:	000a      	movs	r2, r1
 800e2ee:	1cfb      	adds	r3, r7, #3
 800e2f0:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800e2f2:	687a      	ldr	r2, [r7, #4]
 800e2f4:	23a4      	movs	r3, #164	@ 0xa4
 800e2f6:	009b      	lsls	r3, r3, #2
 800e2f8:	5cd3      	ldrb	r3, [r2, r3]
 800e2fa:	2b01      	cmp	r3, #1
 800e2fc:	d101      	bne.n	800e302 <HAL_PCD_SetAddress+0x1e>
 800e2fe:	2302      	movs	r3, #2
 800e300:	e016      	b.n	800e330 <HAL_PCD_SetAddress+0x4c>
 800e302:	687a      	ldr	r2, [r7, #4]
 800e304:	23a4      	movs	r3, #164	@ 0xa4
 800e306:	009b      	lsls	r3, r3, #2
 800e308:	2101      	movs	r1, #1
 800e30a:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	1cfa      	adds	r2, r7, #3
 800e310:	7812      	ldrb	r2, [r2, #0]
 800e312:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681a      	ldr	r2, [r3, #0]
 800e318:	1cfb      	adds	r3, r7, #3
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	0019      	movs	r1, r3
 800e31e:	0010      	movs	r0, r2
 800e320:	f007 fde8 	bl	8015ef4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800e324:	687a      	ldr	r2, [r7, #4]
 800e326:	23a4      	movs	r3, #164	@ 0xa4
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	2100      	movs	r1, #0
 800e32c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e32e:	2300      	movs	r3, #0
}
 800e330:	0018      	movs	r0, r3
 800e332:	46bd      	mov	sp, r7
 800e334:	b002      	add	sp, #8
 800e336:	bd80      	pop	{r7, pc}

0800e338 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800e338:	b590      	push	{r4, r7, lr}
 800e33a:	b085      	sub	sp, #20
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
 800e340:	000c      	movs	r4, r1
 800e342:	0010      	movs	r0, r2
 800e344:	0019      	movs	r1, r3
 800e346:	1cfb      	adds	r3, r7, #3
 800e348:	1c22      	adds	r2, r4, #0
 800e34a:	701a      	strb	r2, [r3, #0]
 800e34c:	003b      	movs	r3, r7
 800e34e:	1c02      	adds	r2, r0, #0
 800e350:	801a      	strh	r2, [r3, #0]
 800e352:	1cbb      	adds	r3, r7, #2
 800e354:	1c0a      	adds	r2, r1, #0
 800e356:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e358:	230b      	movs	r3, #11
 800e35a:	18fb      	adds	r3, r7, r3
 800e35c:	2200      	movs	r2, #0
 800e35e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800e360:	1cfb      	adds	r3, r7, #3
 800e362:	781b      	ldrb	r3, [r3, #0]
 800e364:	b25b      	sxtb	r3, r3
 800e366:	2b00      	cmp	r3, #0
 800e368:	da0f      	bge.n	800e38a <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e36a:	1cfb      	adds	r3, r7, #3
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	2207      	movs	r2, #7
 800e370:	401a      	ands	r2, r3
 800e372:	0013      	movs	r3, r2
 800e374:	009b      	lsls	r3, r3, #2
 800e376:	189b      	adds	r3, r3, r2
 800e378:	00db      	lsls	r3, r3, #3
 800e37a:	3310      	adds	r3, #16
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	18d3      	adds	r3, r2, r3
 800e380:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	2201      	movs	r2, #1
 800e386:	705a      	strb	r2, [r3, #1]
 800e388:	e00f      	b.n	800e3aa <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e38a:	1cfb      	adds	r3, r7, #3
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	2207      	movs	r2, #7
 800e390:	401a      	ands	r2, r3
 800e392:	0013      	movs	r3, r2
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	189b      	adds	r3, r3, r2
 800e398:	00db      	lsls	r3, r3, #3
 800e39a:	3351      	adds	r3, #81	@ 0x51
 800e39c:	33ff      	adds	r3, #255	@ 0xff
 800e39e:	687a      	ldr	r2, [r7, #4]
 800e3a0:	18d3      	adds	r3, r2, r3
 800e3a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	2200      	movs	r2, #0
 800e3a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800e3aa:	1cfb      	adds	r3, r7, #3
 800e3ac:	781b      	ldrb	r3, [r3, #0]
 800e3ae:	2207      	movs	r2, #7
 800e3b0:	4013      	ands	r3, r2
 800e3b2:	b2da      	uxtb	r2, r3
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800e3b8:	003b      	movs	r3, r7
 800e3ba:	881b      	ldrh	r3, [r3, #0]
 800e3bc:	055b      	lsls	r3, r3, #21
 800e3be:	0d5a      	lsrs	r2, r3, #21
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	1cba      	adds	r2, r7, #2
 800e3c8:	7812      	ldrb	r2, [r2, #0]
 800e3ca:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800e3cc:	1cbb      	adds	r3, r7, #2
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	2b02      	cmp	r3, #2
 800e3d2:	d102      	bne.n	800e3da <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800e3da:	687a      	ldr	r2, [r7, #4]
 800e3dc:	23a4      	movs	r3, #164	@ 0xa4
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	5cd3      	ldrb	r3, [r2, r3]
 800e3e2:	2b01      	cmp	r3, #1
 800e3e4:	d101      	bne.n	800e3ea <HAL_PCD_EP_Open+0xb2>
 800e3e6:	2302      	movs	r3, #2
 800e3e8:	e013      	b.n	800e412 <HAL_PCD_EP_Open+0xda>
 800e3ea:	687a      	ldr	r2, [r7, #4]
 800e3ec:	23a4      	movs	r3, #164	@ 0xa4
 800e3ee:	009b      	lsls	r3, r3, #2
 800e3f0:	2101      	movs	r1, #1
 800e3f2:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	68fa      	ldr	r2, [r7, #12]
 800e3fa:	0011      	movs	r1, r2
 800e3fc:	0018      	movs	r0, r3
 800e3fe:	f006 f8e1 	bl	80145c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e402:	687a      	ldr	r2, [r7, #4]
 800e404:	23a4      	movs	r3, #164	@ 0xa4
 800e406:	009b      	lsls	r3, r3, #2
 800e408:	2100      	movs	r1, #0
 800e40a:	54d1      	strb	r1, [r2, r3]

  return ret;
 800e40c:	230b      	movs	r3, #11
 800e40e:	18fb      	adds	r3, r7, r3
 800e410:	781b      	ldrb	r3, [r3, #0]
}
 800e412:	0018      	movs	r0, r3
 800e414:	46bd      	mov	sp, r7
 800e416:	b005      	add	sp, #20
 800e418:	bd90      	pop	{r4, r7, pc}

0800e41a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b084      	sub	sp, #16
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
 800e422:	000a      	movs	r2, r1
 800e424:	1cfb      	adds	r3, r7, #3
 800e426:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800e428:	1cfb      	adds	r3, r7, #3
 800e42a:	781b      	ldrb	r3, [r3, #0]
 800e42c:	b25b      	sxtb	r3, r3
 800e42e:	2b00      	cmp	r3, #0
 800e430:	da0f      	bge.n	800e452 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e432:	1cfb      	adds	r3, r7, #3
 800e434:	781b      	ldrb	r3, [r3, #0]
 800e436:	2207      	movs	r2, #7
 800e438:	401a      	ands	r2, r3
 800e43a:	0013      	movs	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	189b      	adds	r3, r3, r2
 800e440:	00db      	lsls	r3, r3, #3
 800e442:	3310      	adds	r3, #16
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	18d3      	adds	r3, r2, r3
 800e448:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2201      	movs	r2, #1
 800e44e:	705a      	strb	r2, [r3, #1]
 800e450:	e00f      	b.n	800e472 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e452:	1cfb      	adds	r3, r7, #3
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	2207      	movs	r2, #7
 800e458:	401a      	ands	r2, r3
 800e45a:	0013      	movs	r3, r2
 800e45c:	009b      	lsls	r3, r3, #2
 800e45e:	189b      	adds	r3, r3, r2
 800e460:	00db      	lsls	r3, r3, #3
 800e462:	3351      	adds	r3, #81	@ 0x51
 800e464:	33ff      	adds	r3, #255	@ 0xff
 800e466:	687a      	ldr	r2, [r7, #4]
 800e468:	18d3      	adds	r3, r2, r3
 800e46a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2200      	movs	r2, #0
 800e470:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800e472:	1cfb      	adds	r3, r7, #3
 800e474:	781b      	ldrb	r3, [r3, #0]
 800e476:	2207      	movs	r2, #7
 800e478:	4013      	ands	r3, r2
 800e47a:	b2da      	uxtb	r2, r3
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e480:	687a      	ldr	r2, [r7, #4]
 800e482:	23a4      	movs	r3, #164	@ 0xa4
 800e484:	009b      	lsls	r3, r3, #2
 800e486:	5cd3      	ldrb	r3, [r2, r3]
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d101      	bne.n	800e490 <HAL_PCD_EP_Close+0x76>
 800e48c:	2302      	movs	r3, #2
 800e48e:	e011      	b.n	800e4b4 <HAL_PCD_EP_Close+0x9a>
 800e490:	687a      	ldr	r2, [r7, #4]
 800e492:	23a4      	movs	r3, #164	@ 0xa4
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	2101      	movs	r1, #1
 800e498:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	68fa      	ldr	r2, [r7, #12]
 800e4a0:	0011      	movs	r1, r2
 800e4a2:	0018      	movs	r0, r3
 800e4a4:	f006 fcf4 	bl	8014e90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e4a8:	687a      	ldr	r2, [r7, #4]
 800e4aa:	23a4      	movs	r3, #164	@ 0xa4
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	2100      	movs	r1, #0
 800e4b0:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800e4b2:	2300      	movs	r3, #0
}
 800e4b4:	0018      	movs	r0, r3
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	b004      	add	sp, #16
 800e4ba:	bd80      	pop	{r7, pc}

0800e4bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	b086      	sub	sp, #24
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	60f8      	str	r0, [r7, #12]
 800e4c4:	607a      	str	r2, [r7, #4]
 800e4c6:	603b      	str	r3, [r7, #0]
 800e4c8:	200b      	movs	r0, #11
 800e4ca:	183b      	adds	r3, r7, r0
 800e4cc:	1c0a      	adds	r2, r1, #0
 800e4ce:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e4d0:	0001      	movs	r1, r0
 800e4d2:	187b      	adds	r3, r7, r1
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	2207      	movs	r2, #7
 800e4d8:	401a      	ands	r2, r3
 800e4da:	0013      	movs	r3, r2
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	189b      	adds	r3, r3, r2
 800e4e0:	00db      	lsls	r3, r3, #3
 800e4e2:	3351      	adds	r3, #81	@ 0x51
 800e4e4:	33ff      	adds	r3, #255	@ 0xff
 800e4e6:	68fa      	ldr	r2, [r7, #12]
 800e4e8:	18d3      	adds	r3, r2, r3
 800e4ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	687a      	ldr	r2, [r7, #4]
 800e4f0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800e4f2:	697b      	ldr	r3, [r7, #20]
 800e4f4:	683a      	ldr	r2, [r7, #0]
 800e4f6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800e4f8:	697b      	ldr	r3, [r7, #20]
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800e4fe:	697b      	ldr	r3, [r7, #20]
 800e500:	2200      	movs	r2, #0
 800e502:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e504:	187b      	adds	r3, r7, r1
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	2207      	movs	r2, #7
 800e50a:	4013      	ands	r3, r2
 800e50c:	b2da      	uxtb	r2, r3
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	697a      	ldr	r2, [r7, #20]
 800e518:	0011      	movs	r1, r2
 800e51a:	0018      	movs	r0, r3
 800e51c:	f006 fe1e 	bl	801515c <USB_EPStartXfer>

  return HAL_OK;
 800e520:	2300      	movs	r3, #0
}
 800e522:	0018      	movs	r0, r3
 800e524:	46bd      	mov	sp, r7
 800e526:	b006      	add	sp, #24
 800e528:	bd80      	pop	{r7, pc}

0800e52a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b082      	sub	sp, #8
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
 800e532:	000a      	movs	r2, r1
 800e534:	1cfb      	adds	r3, r7, #3
 800e536:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800e538:	1cfb      	adds	r3, r7, #3
 800e53a:	781b      	ldrb	r3, [r3, #0]
 800e53c:	2207      	movs	r2, #7
 800e53e:	401a      	ands	r2, r3
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	23b6      	movs	r3, #182	@ 0xb6
 800e544:	0059      	lsls	r1, r3, #1
 800e546:	0013      	movs	r3, r2
 800e548:	009b      	lsls	r3, r3, #2
 800e54a:	189b      	adds	r3, r3, r2
 800e54c:	00db      	lsls	r3, r3, #3
 800e54e:	18c3      	adds	r3, r0, r3
 800e550:	185b      	adds	r3, r3, r1
 800e552:	681b      	ldr	r3, [r3, #0]
}
 800e554:	0018      	movs	r0, r3
 800e556:	46bd      	mov	sp, r7
 800e558:	b002      	add	sp, #8
 800e55a:	bd80      	pop	{r7, pc}

0800e55c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b086      	sub	sp, #24
 800e560:	af00      	add	r7, sp, #0
 800e562:	60f8      	str	r0, [r7, #12]
 800e564:	607a      	str	r2, [r7, #4]
 800e566:	603b      	str	r3, [r7, #0]
 800e568:	200b      	movs	r0, #11
 800e56a:	183b      	adds	r3, r7, r0
 800e56c:	1c0a      	adds	r2, r1, #0
 800e56e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e570:	183b      	adds	r3, r7, r0
 800e572:	781b      	ldrb	r3, [r3, #0]
 800e574:	2207      	movs	r2, #7
 800e576:	401a      	ands	r2, r3
 800e578:	0013      	movs	r3, r2
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	189b      	adds	r3, r3, r2
 800e57e:	00db      	lsls	r3, r3, #3
 800e580:	3310      	adds	r3, #16
 800e582:	68fa      	ldr	r2, [r7, #12]
 800e584:	18d3      	adds	r3, r2, r3
 800e586:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800e588:	697b      	ldr	r3, [r7, #20]
 800e58a:	687a      	ldr	r2, [r7, #4]
 800e58c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	683a      	ldr	r2, [r7, #0]
 800e592:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800e594:	697b      	ldr	r3, [r7, #20]
 800e596:	2224      	movs	r2, #36	@ 0x24
 800e598:	2101      	movs	r1, #1
 800e59a:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	683a      	ldr	r2, [r7, #0]
 800e5a0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800e5a2:	697b      	ldr	r3, [r7, #20]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	2201      	movs	r2, #1
 800e5ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e5ae:	183b      	adds	r3, r7, r0
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	2207      	movs	r2, #7
 800e5b4:	4013      	ands	r3, r2
 800e5b6:	b2da      	uxtb	r2, r3
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	697a      	ldr	r2, [r7, #20]
 800e5c2:	0011      	movs	r1, r2
 800e5c4:	0018      	movs	r0, r3
 800e5c6:	f006 fdc9 	bl	801515c <USB_EPStartXfer>

  return HAL_OK;
 800e5ca:	2300      	movs	r3, #0
}
 800e5cc:	0018      	movs	r0, r3
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	b006      	add	sp, #24
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b084      	sub	sp, #16
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	000a      	movs	r2, r1
 800e5de:	1cfb      	adds	r3, r7, #3
 800e5e0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800e5e2:	1cfb      	adds	r3, r7, #3
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	2207      	movs	r2, #7
 800e5e8:	4013      	ands	r3, r2
 800e5ea:	687a      	ldr	r2, [r7, #4]
 800e5ec:	7912      	ldrb	r2, [r2, #4]
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	d901      	bls.n	800e5f6 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	e046      	b.n	800e684 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e5f6:	1cfb      	adds	r3, r7, #3
 800e5f8:	781b      	ldrb	r3, [r3, #0]
 800e5fa:	b25b      	sxtb	r3, r3
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	da0f      	bge.n	800e620 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e600:	1cfb      	adds	r3, r7, #3
 800e602:	781b      	ldrb	r3, [r3, #0]
 800e604:	2207      	movs	r2, #7
 800e606:	401a      	ands	r2, r3
 800e608:	0013      	movs	r3, r2
 800e60a:	009b      	lsls	r3, r3, #2
 800e60c:	189b      	adds	r3, r3, r2
 800e60e:	00db      	lsls	r3, r3, #3
 800e610:	3310      	adds	r3, #16
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	18d3      	adds	r3, r2, r3
 800e616:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	2201      	movs	r2, #1
 800e61c:	705a      	strb	r2, [r3, #1]
 800e61e:	e00d      	b.n	800e63c <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800e620:	1cfb      	adds	r3, r7, #3
 800e622:	781a      	ldrb	r2, [r3, #0]
 800e624:	0013      	movs	r3, r2
 800e626:	009b      	lsls	r3, r3, #2
 800e628:	189b      	adds	r3, r3, r2
 800e62a:	00db      	lsls	r3, r3, #3
 800e62c:	3351      	adds	r3, #81	@ 0x51
 800e62e:	33ff      	adds	r3, #255	@ 0xff
 800e630:	687a      	ldr	r2, [r7, #4]
 800e632:	18d3      	adds	r3, r2, r3
 800e634:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2200      	movs	r2, #0
 800e63a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2201      	movs	r2, #1
 800e640:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e642:	1cfb      	adds	r3, r7, #3
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	2207      	movs	r2, #7
 800e648:	4013      	ands	r3, r2
 800e64a:	b2da      	uxtb	r2, r3
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e650:	687a      	ldr	r2, [r7, #4]
 800e652:	23a4      	movs	r3, #164	@ 0xa4
 800e654:	009b      	lsls	r3, r3, #2
 800e656:	5cd3      	ldrb	r3, [r2, r3]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d101      	bne.n	800e660 <HAL_PCD_EP_SetStall+0x8c>
 800e65c:	2302      	movs	r3, #2
 800e65e:	e011      	b.n	800e684 <HAL_PCD_EP_SetStall+0xb0>
 800e660:	687a      	ldr	r2, [r7, #4]
 800e662:	23a4      	movs	r3, #164	@ 0xa4
 800e664:	009b      	lsls	r3, r3, #2
 800e666:	2101      	movs	r1, #1
 800e668:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	68fa      	ldr	r2, [r7, #12]
 800e670:	0011      	movs	r1, r2
 800e672:	0018      	movs	r0, r3
 800e674:	f007 faf8 	bl	8015c68 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800e678:	687a      	ldr	r2, [r7, #4]
 800e67a:	23a4      	movs	r3, #164	@ 0xa4
 800e67c:	009b      	lsls	r3, r3, #2
 800e67e:	2100      	movs	r1, #0
 800e680:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e682:	2300      	movs	r3, #0
}
 800e684:	0018      	movs	r0, r3
 800e686:	46bd      	mov	sp, r7
 800e688:	b004      	add	sp, #16
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	000a      	movs	r2, r1
 800e696:	1cfb      	adds	r3, r7, #3
 800e698:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e69a:	1cfb      	adds	r3, r7, #3
 800e69c:	781b      	ldrb	r3, [r3, #0]
 800e69e:	220f      	movs	r2, #15
 800e6a0:	4013      	ands	r3, r2
 800e6a2:	687a      	ldr	r2, [r7, #4]
 800e6a4:	7912      	ldrb	r2, [r2, #4]
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d901      	bls.n	800e6ae <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	e048      	b.n	800e740 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e6ae:	1cfb      	adds	r3, r7, #3
 800e6b0:	781b      	ldrb	r3, [r3, #0]
 800e6b2:	b25b      	sxtb	r3, r3
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	da0f      	bge.n	800e6d8 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e6b8:	1cfb      	adds	r3, r7, #3
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	2207      	movs	r2, #7
 800e6be:	401a      	ands	r2, r3
 800e6c0:	0013      	movs	r3, r2
 800e6c2:	009b      	lsls	r3, r3, #2
 800e6c4:	189b      	adds	r3, r3, r2
 800e6c6:	00db      	lsls	r3, r3, #3
 800e6c8:	3310      	adds	r3, #16
 800e6ca:	687a      	ldr	r2, [r7, #4]
 800e6cc:	18d3      	adds	r3, r2, r3
 800e6ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	2201      	movs	r2, #1
 800e6d4:	705a      	strb	r2, [r3, #1]
 800e6d6:	e00f      	b.n	800e6f8 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e6d8:	1cfb      	adds	r3, r7, #3
 800e6da:	781b      	ldrb	r3, [r3, #0]
 800e6dc:	2207      	movs	r2, #7
 800e6de:	401a      	ands	r2, r3
 800e6e0:	0013      	movs	r3, r2
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	189b      	adds	r3, r3, r2
 800e6e6:	00db      	lsls	r3, r3, #3
 800e6e8:	3351      	adds	r3, #81	@ 0x51
 800e6ea:	33ff      	adds	r3, #255	@ 0xff
 800e6ec:	687a      	ldr	r2, [r7, #4]
 800e6ee:	18d3      	adds	r3, r2, r3
 800e6f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e6fe:	1cfb      	adds	r3, r7, #3
 800e700:	781b      	ldrb	r3, [r3, #0]
 800e702:	2207      	movs	r2, #7
 800e704:	4013      	ands	r3, r2
 800e706:	b2da      	uxtb	r2, r3
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e70c:	687a      	ldr	r2, [r7, #4]
 800e70e:	23a4      	movs	r3, #164	@ 0xa4
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	5cd3      	ldrb	r3, [r2, r3]
 800e714:	2b01      	cmp	r3, #1
 800e716:	d101      	bne.n	800e71c <HAL_PCD_EP_ClrStall+0x90>
 800e718:	2302      	movs	r3, #2
 800e71a:	e011      	b.n	800e740 <HAL_PCD_EP_ClrStall+0xb4>
 800e71c:	687a      	ldr	r2, [r7, #4]
 800e71e:	23a4      	movs	r3, #164	@ 0xa4
 800e720:	009b      	lsls	r3, r3, #2
 800e722:	2101      	movs	r1, #1
 800e724:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	68fa      	ldr	r2, [r7, #12]
 800e72c:	0011      	movs	r1, r2
 800e72e:	0018      	movs	r0, r3
 800e730:	f007 fadc 	bl	8015cec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800e734:	687a      	ldr	r2, [r7, #4]
 800e736:	23a4      	movs	r3, #164	@ 0xa4
 800e738:	009b      	lsls	r3, r3, #2
 800e73a:	2100      	movs	r1, #0
 800e73c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e73e:	2300      	movs	r3, #0
}
 800e740:	0018      	movs	r0, r3
 800e742:	46bd      	mov	sp, r7
 800e744:	b004      	add	sp, #16
 800e746:	bd80      	pop	{r7, pc}

0800e748 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e748:	b5b0      	push	{r4, r5, r7, lr}
 800e74a:	b084      	sub	sp, #16
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
 800e750:	000a      	movs	r2, r1
 800e752:	1cfb      	adds	r3, r7, #3
 800e754:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800e756:	1cfb      	adds	r3, r7, #3
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	b25b      	sxtb	r3, r3
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	da0c      	bge.n	800e77a <HAL_PCD_EP_Abort+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e760:	1cfb      	adds	r3, r7, #3
 800e762:	781b      	ldrb	r3, [r3, #0]
 800e764:	2207      	movs	r2, #7
 800e766:	401a      	ands	r2, r3
 800e768:	0013      	movs	r3, r2
 800e76a:	009b      	lsls	r3, r3, #2
 800e76c:	189b      	adds	r3, r3, r2
 800e76e:	00db      	lsls	r3, r3, #3
 800e770:	3310      	adds	r3, #16
 800e772:	687a      	ldr	r2, [r7, #4]
 800e774:	18d3      	adds	r3, r2, r3
 800e776:	60fb      	str	r3, [r7, #12]
 800e778:	e00c      	b.n	800e794 <HAL_PCD_EP_Abort+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e77a:	1cfb      	adds	r3, r7, #3
 800e77c:	781b      	ldrb	r3, [r3, #0]
 800e77e:	2207      	movs	r2, #7
 800e780:	401a      	ands	r2, r3
 800e782:	0013      	movs	r3, r2
 800e784:	009b      	lsls	r3, r3, #2
 800e786:	189b      	adds	r3, r3, r2
 800e788:	00db      	lsls	r3, r3, #3
 800e78a:	3351      	adds	r3, #81	@ 0x51
 800e78c:	33ff      	adds	r3, #255	@ 0xff
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	18d3      	adds	r3, r2, r3
 800e792:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	250b      	movs	r5, #11
 800e79a:	197c      	adds	r4, r7, r5
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	0011      	movs	r1, r2
 800e7a0:	0018      	movs	r0, r3
 800e7a2:	f007 fb2f 	bl	8015e04 <USB_EPStopXfer>
 800e7a6:	0003      	movs	r3, r0
 800e7a8:	7023      	strb	r3, [r4, #0]

  return ret;
 800e7aa:	197b      	adds	r3, r7, r5
 800e7ac:	781b      	ldrb	r3, [r3, #0]
}
 800e7ae:	0018      	movs	r0, r3
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	b004      	add	sp, #16
 800e7b4:	bdb0      	pop	{r4, r5, r7, pc}

0800e7b6 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e7b6:	b580      	push	{r7, lr}
 800e7b8:	b082      	sub	sp, #8
 800e7ba:	af00      	add	r7, sp, #0
 800e7bc:	6078      	str	r0, [r7, #4]
 800e7be:	000a      	movs	r2, r1
 800e7c0:	1cfb      	adds	r3, r7, #3
 800e7c2:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800e7c4:	687a      	ldr	r2, [r7, #4]
 800e7c6:	23a4      	movs	r3, #164	@ 0xa4
 800e7c8:	009b      	lsls	r3, r3, #2
 800e7ca:	5cd3      	ldrb	r3, [r2, r3]
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d101      	bne.n	800e7d4 <HAL_PCD_EP_Flush+0x1e>
 800e7d0:	2302      	movs	r3, #2
 800e7d2:	e01f      	b.n	800e814 <HAL_PCD_EP_Flush+0x5e>
 800e7d4:	687a      	ldr	r2, [r7, #4]
 800e7d6:	23a4      	movs	r3, #164	@ 0xa4
 800e7d8:	009b      	lsls	r3, r3, #2
 800e7da:	2101      	movs	r1, #1
 800e7dc:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 800e7de:	1cfb      	adds	r3, r7, #3
 800e7e0:	781b      	ldrb	r3, [r3, #0]
 800e7e2:	b25b      	sxtb	r3, r3
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	da0a      	bge.n	800e7fe <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681a      	ldr	r2, [r3, #0]
 800e7ec:	1cfb      	adds	r3, r7, #3
 800e7ee:	781b      	ldrb	r3, [r3, #0]
 800e7f0:	2107      	movs	r1, #7
 800e7f2:	400b      	ands	r3, r1
 800e7f4:	0019      	movs	r1, r3
 800e7f6:	0010      	movs	r0, r2
 800e7f8:	f005 fed1 	bl	801459e <USB_FlushTxFifo>
 800e7fc:	e004      	b.n	800e808 <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	0018      	movs	r0, r3
 800e804:	f005 fed5 	bl	80145b2 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800e808:	687a      	ldr	r2, [r7, #4]
 800e80a:	23a4      	movs	r3, #164	@ 0xa4
 800e80c:	009b      	lsls	r3, r3, #2
 800e80e:	2100      	movs	r1, #0
 800e810:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800e812:	2300      	movs	r3, #0
}
 800e814:	0018      	movs	r0, r3
 800e816:	46bd      	mov	sp, r7
 800e818:	b002      	add	sp, #8
 800e81a:	bd80      	pop	{r7, pc}

0800e81c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800e81c:	b5b0      	push	{r4, r5, r7, lr}
 800e81e:	b08e      	sub	sp, #56	@ 0x38
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800e824:	e316      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e82c:	201a      	movs	r0, #26
 800e82e:	183b      	adds	r3, r7, r0
 800e830:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 800e832:	183b      	adds	r3, r7, r0
 800e834:	881b      	ldrh	r3, [r3, #0]
 800e836:	b2da      	uxtb	r2, r3
 800e838:	2419      	movs	r4, #25
 800e83a:	193b      	adds	r3, r7, r4
 800e83c:	210f      	movs	r1, #15
 800e83e:	400a      	ands	r2, r1
 800e840:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800e842:	193b      	adds	r3, r7, r4
 800e844:	781b      	ldrb	r3, [r3, #0]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d000      	beq.n	800e84c <PCD_EP_ISR_Handler+0x30>
 800e84a:	e0eb      	b.n	800ea24 <PCD_EP_ISR_Handler+0x208>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800e84c:	183b      	adds	r3, r7, r0
 800e84e:	881b      	ldrh	r3, [r3, #0]
 800e850:	2210      	movs	r2, #16
 800e852:	4013      	ands	r3, r2
 800e854:	d140      	bne.n	800e8d8 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4ae1      	ldr	r2, [pc, #900]	@ (800ebe4 <PCD_EP_ISR_Handler+0x3c8>)
 800e85e:	4013      	ands	r3, r2
 800e860:	60fb      	str	r3, [r7, #12]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	68fa      	ldr	r2, [r7, #12]
 800e868:	2180      	movs	r1, #128	@ 0x80
 800e86a:	0209      	lsls	r1, r1, #8
 800e86c:	430a      	orrs	r2, r1
 800e86e:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	3310      	adds	r3, #16
 800e874:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800e876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e878:	781b      	ldrb	r3, [r3, #0]
 800e87a:	00db      	lsls	r3, r3, #3
 800e87c:	4ada      	ldr	r2, [pc, #872]	@ (800ebe8 <PCD_EP_ISR_Handler+0x3cc>)
 800e87e:	4694      	mov	ip, r2
 800e880:	4463      	add	r3, ip
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	0c1b      	lsrs	r3, r3, #16
 800e886:	059b      	lsls	r3, r3, #22
 800e888:	0d9a      	lsrs	r2, r3, #22
 800e88a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e88c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800e88e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e890:	695a      	ldr	r2, [r3, #20]
 800e892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e894:	69db      	ldr	r3, [r3, #28]
 800e896:	18d2      	adds	r2, r2, r3
 800e898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e89a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	2100      	movs	r1, #0
 800e8a0:	0018      	movs	r0, r3
 800e8a2:	f00a fc67 	bl	8019174 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	7b1b      	ldrb	r3, [r3, #12]
 800e8aa:	b2db      	uxtb	r3, r3
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d100      	bne.n	800e8b2 <PCD_EP_ISR_Handler+0x96>
 800e8b0:	e2d0      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
 800e8b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8b4:	699b      	ldr	r3, [r3, #24]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d000      	beq.n	800e8bc <PCD_EP_ISR_Handler+0xa0>
 800e8ba:	e2cb      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	7b1b      	ldrb	r3, [r3, #12]
 800e8c0:	b2db      	uxtb	r3, r3
 800e8c2:	2280      	movs	r2, #128	@ 0x80
 800e8c4:	4252      	negs	r2, r2
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	b2da      	uxtb	r2, r3
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	731a      	strb	r2, [r3, #12]
 800e8d6:	e2bd      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	3351      	adds	r3, #81	@ 0x51
 800e8dc:	33ff      	adds	r3, #255	@ 0xff
 800e8de:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	681a      	ldr	r2, [r3, #0]
 800e8e6:	2132      	movs	r1, #50	@ 0x32
 800e8e8:	187b      	adds	r3, r7, r1
 800e8ea:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800e8ec:	187b      	adds	r3, r7, r1
 800e8ee:	881a      	ldrh	r2, [r3, #0]
 800e8f0:	2380      	movs	r3, #128	@ 0x80
 800e8f2:	011b      	lsls	r3, r3, #4
 800e8f4:	4013      	ands	r3, r2
 800e8f6:	d029      	beq.n	800e94c <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681a      	ldr	r2, [r3, #0]
 800e8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8fe:	781b      	ldrb	r3, [r3, #0]
 800e900:	0019      	movs	r1, r3
 800e902:	0010      	movs	r0, r2
 800e904:	f7ff fa3e 	bl	800dd84 <PCD_GET_EP_RX_CNT>
 800e908:	0003      	movs	r3, r0
 800e90a:	001a      	movs	r2, r3
 800e90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e90e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6818      	ldr	r0, [r3, #0]
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	22a6      	movs	r2, #166	@ 0xa6
 800e918:	0092      	lsls	r2, r2, #2
 800e91a:	1899      	adds	r1, r3, r2
 800e91c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e91e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800e920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e922:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800e924:	b29b      	uxth	r3, r3
 800e926:	f007 fb9d 	bl	8016064 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	4aae      	ldr	r2, [pc, #696]	@ (800ebec <PCD_EP_ISR_Handler+0x3d0>)
 800e932:	4013      	ands	r3, r2
 800e934:	613b      	str	r3, [r7, #16]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	693a      	ldr	r2, [r7, #16]
 800e93c:	2180      	movs	r1, #128	@ 0x80
 800e93e:	430a      	orrs	r2, r1
 800e940:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	0018      	movs	r0, r3
 800e946:	f00a fb89 	bl	801905c <HAL_PCD_SetupStageCallback>
 800e94a:	e283      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800e94c:	2332      	movs	r3, #50	@ 0x32
 800e94e:	18fb      	adds	r3, r7, r3
 800e950:	2200      	movs	r2, #0
 800e952:	5e9b      	ldrsh	r3, [r3, r2]
 800e954:	2b00      	cmp	r3, #0
 800e956:	db00      	blt.n	800e95a <PCD_EP_ISR_Handler+0x13e>
 800e958:	e27c      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4aa2      	ldr	r2, [pc, #648]	@ (800ebec <PCD_EP_ISR_Handler+0x3d0>)
 800e962:	4013      	ands	r3, r2
 800e964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e96c:	2180      	movs	r1, #128	@ 0x80
 800e96e:	430a      	orrs	r2, r1
 800e970:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681a      	ldr	r2, [r3, #0]
 800e976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	0019      	movs	r1, r3
 800e97c:	0010      	movs	r0, r2
 800e97e:	f7ff fa01 	bl	800dd84 <PCD_GET_EP_RX_CNT>
 800e982:	0003      	movs	r3, r0
 800e984:	001a      	movs	r2, r3
 800e986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e988:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800e98a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e98c:	69db      	ldr	r3, [r3, #28]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d01a      	beq.n	800e9c8 <PCD_EP_ISR_Handler+0x1ac>
 800e992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e994:	695b      	ldr	r3, [r3, #20]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d016      	beq.n	800e9c8 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	6818      	ldr	r0, [r3, #0]
 800e99e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9a0:	6959      	ldr	r1, [r3, #20]
 800e9a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9a4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800e9a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9a8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	f007 fb5a 	bl	8016064 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800e9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9b2:	695a      	ldr	r2, [r3, #20]
 800e9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9b6:	69db      	ldr	r3, [r3, #28]
 800e9b8:	18d2      	adds	r2, r2, r3
 800e9ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9bc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	2100      	movs	r1, #0
 800e9c2:	0018      	movs	r0, r3
 800e9c4:	f00a fc9c 	bl	8019300 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	681a      	ldr	r2, [r3, #0]
 800e9ce:	2132      	movs	r1, #50	@ 0x32
 800e9d0:	187b      	adds	r3, r7, r1
 800e9d2:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800e9d4:	187b      	adds	r3, r7, r1
 800e9d6:	881a      	ldrh	r2, [r3, #0]
 800e9d8:	2380      	movs	r3, #128	@ 0x80
 800e9da:	011b      	lsls	r3, r3, #4
 800e9dc:	4013      	ands	r3, r2
 800e9de:	d000      	beq.n	800e9e2 <PCD_EP_ISR_Handler+0x1c6>
 800e9e0:	e238      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
 800e9e2:	187b      	adds	r3, r7, r1
 800e9e4:	881a      	ldrh	r2, [r3, #0]
 800e9e6:	23c0      	movs	r3, #192	@ 0xc0
 800e9e8:	019b      	lsls	r3, r3, #6
 800e9ea:	401a      	ands	r2, r3
 800e9ec:	23c0      	movs	r3, #192	@ 0xc0
 800e9ee:	019b      	lsls	r3, r3, #6
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d100      	bne.n	800e9f6 <PCD_EP_ISR_Handler+0x1da>
 800e9f4:	e22e      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	4a7c      	ldr	r2, [pc, #496]	@ (800ebf0 <PCD_EP_ISR_Handler+0x3d4>)
 800e9fe:	4013      	ands	r3, r2
 800ea00:	617b      	str	r3, [r7, #20]
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	2280      	movs	r2, #128	@ 0x80
 800ea06:	0152      	lsls	r2, r2, #5
 800ea08:	4053      	eors	r3, r2
 800ea0a:	617b      	str	r3, [r7, #20]
 800ea0c:	697b      	ldr	r3, [r7, #20]
 800ea0e:	2280      	movs	r2, #128	@ 0x80
 800ea10:	0192      	lsls	r2, r2, #6
 800ea12:	4053      	eors	r3, r2
 800ea14:	617b      	str	r3, [r7, #20]
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	697a      	ldr	r2, [r7, #20]
 800ea1c:	4975      	ldr	r1, [pc, #468]	@ (800ebf4 <PCD_EP_ISR_Handler+0x3d8>)
 800ea1e:	430a      	orrs	r2, r1
 800ea20:	601a      	str	r2, [r3, #0]
 800ea22:	e217      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	001a      	movs	r2, r3
 800ea2a:	2119      	movs	r1, #25
 800ea2c:	187b      	adds	r3, r7, r1
 800ea2e:	781b      	ldrb	r3, [r3, #0]
 800ea30:	009b      	lsls	r3, r3, #2
 800ea32:	18d3      	adds	r3, r2, r3
 800ea34:	681a      	ldr	r2, [r3, #0]
 800ea36:	2032      	movs	r0, #50	@ 0x32
 800ea38:	183b      	adds	r3, r7, r0
 800ea3a:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800ea3c:	183b      	adds	r3, r7, r0
 800ea3e:	2200      	movs	r2, #0
 800ea40:	5e9b      	ldrsh	r3, [r3, r2]
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	db00      	blt.n	800ea48 <PCD_EP_ISR_Handler+0x22c>
 800ea46:	e0e2      	b.n	800ec0e <PCD_EP_ISR_Handler+0x3f2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	001a      	movs	r2, r3
 800ea4e:	187b      	adds	r3, r7, r1
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	18d3      	adds	r3, r2, r3
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	4a64      	ldr	r2, [pc, #400]	@ (800ebec <PCD_EP_ISR_Handler+0x3d0>)
 800ea5a:	4013      	ands	r3, r2
 800ea5c:	623b      	str	r3, [r7, #32]
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	001a      	movs	r2, r3
 800ea64:	0008      	movs	r0, r1
 800ea66:	187b      	adds	r3, r7, r1
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	009b      	lsls	r3, r3, #2
 800ea6c:	18d3      	adds	r3, r2, r3
 800ea6e:	6a3a      	ldr	r2, [r7, #32]
 800ea70:	2180      	movs	r1, #128	@ 0x80
 800ea72:	430a      	orrs	r2, r1
 800ea74:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800ea76:	183b      	adds	r3, r7, r0
 800ea78:	781a      	ldrb	r2, [r3, #0]
 800ea7a:	0013      	movs	r3, r2
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	189b      	adds	r3, r3, r2
 800ea80:	00db      	lsls	r3, r3, #3
 800ea82:	3351      	adds	r3, #81	@ 0x51
 800ea84:	33ff      	adds	r3, #255	@ 0xff
 800ea86:	687a      	ldr	r2, [r7, #4]
 800ea88:	18d3      	adds	r3, r2, r3
 800ea8a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800ea8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea8e:	7b1b      	ldrb	r3, [r3, #12]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d11c      	bne.n	800eace <PCD_EP_ISR_Handler+0x2b2>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681a      	ldr	r2, [r3, #0]
 800ea98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	2528      	movs	r5, #40	@ 0x28
 800ea9e:	197c      	adds	r4, r7, r5
 800eaa0:	0019      	movs	r1, r3
 800eaa2:	0010      	movs	r0, r2
 800eaa4:	f7ff f96e 	bl	800dd84 <PCD_GET_EP_RX_CNT>
 800eaa8:	0003      	movs	r3, r0
 800eaaa:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800eaac:	002c      	movs	r4, r5
 800eaae:	193b      	adds	r3, r7, r4
 800eab0:	881b      	ldrh	r3, [r3, #0]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d100      	bne.n	800eab8 <PCD_EP_ISR_Handler+0x29c>
 800eab6:	e074      	b.n	800eba2 <PCD_EP_ISR_Handler+0x386>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6818      	ldr	r0, [r3, #0]
 800eabc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eabe:	6959      	ldr	r1, [r3, #20]
 800eac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eac2:	88da      	ldrh	r2, [r3, #6]
 800eac4:	193b      	adds	r3, r7, r4
 800eac6:	881b      	ldrh	r3, [r3, #0]
 800eac8:	f007 facc 	bl	8016064 <USB_ReadPMA>
 800eacc:	e069      	b.n	800eba2 <PCD_EP_ISR_Handler+0x386>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800eace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ead0:	78db      	ldrb	r3, [r3, #3]
 800ead2:	2b02      	cmp	r3, #2
 800ead4:	d10c      	bne.n	800eaf0 <PCD_EP_ISR_Handler+0x2d4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800ead6:	2328      	movs	r3, #40	@ 0x28
 800ead8:	18fc      	adds	r4, r7, r3
 800eada:	2332      	movs	r3, #50	@ 0x32
 800eadc:	18fb      	adds	r3, r7, r3
 800eade:	881a      	ldrh	r2, [r3, #0]
 800eae0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	0018      	movs	r0, r3
 800eae6:	f000 f9c7 	bl	800ee78 <HAL_PCD_EP_DB_Receive>
 800eaea:	0003      	movs	r3, r0
 800eaec:	8023      	strh	r3, [r4, #0]
 800eaee:	e058      	b.n	800eba2 <PCD_EP_ISR_Handler+0x386>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	001a      	movs	r2, r3
 800eaf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eaf8:	781b      	ldrb	r3, [r3, #0]
 800eafa:	009b      	lsls	r3, r3, #2
 800eafc:	18d3      	adds	r3, r2, r3
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a3d      	ldr	r2, [pc, #244]	@ (800ebf8 <PCD_EP_ISR_Handler+0x3dc>)
 800eb02:	4013      	ands	r3, r2
 800eb04:	61fb      	str	r3, [r7, #28]
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	001a      	movs	r2, r3
 800eb0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb0e:	781b      	ldrb	r3, [r3, #0]
 800eb10:	009b      	lsls	r3, r3, #2
 800eb12:	18d3      	adds	r3, r2, r3
 800eb14:	69fa      	ldr	r2, [r7, #28]
 800eb16:	4939      	ldr	r1, [pc, #228]	@ (800ebfc <PCD_EP_ISR_Handler+0x3e0>)
 800eb18:	430a      	orrs	r2, r1
 800eb1a:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	001a      	movs	r2, r3
 800eb22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	18d3      	adds	r3, r2, r3
 800eb2a:	681a      	ldr	r2, [r3, #0]
 800eb2c:	2380      	movs	r3, #128	@ 0x80
 800eb2e:	01db      	lsls	r3, r3, #7
 800eb30:	4013      	ands	r3, r2
 800eb32:	d01b      	beq.n	800eb6c <PCD_EP_ISR_Handler+0x350>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681a      	ldr	r2, [r3, #0]
 800eb38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb3a:	781b      	ldrb	r3, [r3, #0]
 800eb3c:	2528      	movs	r5, #40	@ 0x28
 800eb3e:	197c      	adds	r4, r7, r5
 800eb40:	0019      	movs	r1, r3
 800eb42:	0010      	movs	r0, r2
 800eb44:	f7ff f940 	bl	800ddc8 <PCD_GET_EP_DBUF0_CNT>
 800eb48:	0003      	movs	r3, r0
 800eb4a:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800eb4c:	002c      	movs	r4, r5
 800eb4e:	193b      	adds	r3, r7, r4
 800eb50:	881b      	ldrh	r3, [r3, #0]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d025      	beq.n	800eba2 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	6818      	ldr	r0, [r3, #0]
 800eb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb5c:	6959      	ldr	r1, [r3, #20]
 800eb5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb60:	891a      	ldrh	r2, [r3, #8]
 800eb62:	193b      	adds	r3, r7, r4
 800eb64:	881b      	ldrh	r3, [r3, #0]
 800eb66:	f007 fa7d 	bl	8016064 <USB_ReadPMA>
 800eb6a:	e01a      	b.n	800eba2 <PCD_EP_ISR_Handler+0x386>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681a      	ldr	r2, [r3, #0]
 800eb70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	2528      	movs	r5, #40	@ 0x28
 800eb76:	197c      	adds	r4, r7, r5
 800eb78:	0019      	movs	r1, r3
 800eb7a:	0010      	movs	r0, r2
 800eb7c:	f7ff f946 	bl	800de0c <PCD_GET_EP_DBUF1_CNT>
 800eb80:	0003      	movs	r3, r0
 800eb82:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800eb84:	002c      	movs	r4, r5
 800eb86:	193b      	adds	r3, r7, r4
 800eb88:	881b      	ldrh	r3, [r3, #0]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d009      	beq.n	800eba2 <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	6818      	ldr	r0, [r3, #0]
 800eb92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb94:	6959      	ldr	r1, [r3, #20]
 800eb96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb98:	895a      	ldrh	r2, [r3, #10]
 800eb9a:	193b      	adds	r3, r7, r4
 800eb9c:	881b      	ldrh	r3, [r3, #0]
 800eb9e:	f007 fa61 	bl	8016064 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800eba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eba4:	69da      	ldr	r2, [r3, #28]
 800eba6:	2128      	movs	r1, #40	@ 0x28
 800eba8:	187b      	adds	r3, r7, r1
 800ebaa:	881b      	ldrh	r3, [r3, #0]
 800ebac:	18d2      	adds	r2, r2, r3
 800ebae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebb0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800ebb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebb4:	695a      	ldr	r2, [r3, #20]
 800ebb6:	187b      	adds	r3, r7, r1
 800ebb8:	881b      	ldrh	r3, [r3, #0]
 800ebba:	18d2      	adds	r2, r2, r3
 800ebbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebbe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800ebc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebc2:	699b      	ldr	r3, [r3, #24]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d005      	beq.n	800ebd4 <PCD_EP_ISR_Handler+0x3b8>
 800ebc8:	187b      	adds	r3, r7, r1
 800ebca:	881a      	ldrh	r2, [r3, #0]
 800ebcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebce:	691b      	ldr	r3, [r3, #16]
 800ebd0:	429a      	cmp	r2, r3
 800ebd2:	d215      	bcs.n	800ec00 <PCD_EP_ISR_Handler+0x3e4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800ebd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebd6:	781a      	ldrb	r2, [r3, #0]
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	0011      	movs	r1, r2
 800ebdc:	0018      	movs	r0, r3
 800ebde:	f00a fb8f 	bl	8019300 <HAL_PCD_DataOutStageCallback>
 800ebe2:	e014      	b.n	800ec0e <PCD_EP_ISR_Handler+0x3f2>
 800ebe4:	07ff8f0f 	.word	0x07ff8f0f
 800ebe8:	40009800 	.word	0x40009800
 800ebec:	07ff0f8f 	.word	0x07ff0f8f
 800ebf0:	07ffbf8f 	.word	0x07ffbf8f
 800ebf4:	00008080 	.word	0x00008080
 800ebf8:	07ff8f8f 	.word	0x07ff8f8f
 800ebfc:	000080c0 	.word	0x000080c0
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ec06:	0011      	movs	r1, r2
 800ec08:	0018      	movs	r0, r3
 800ec0a:	f006 faa7 	bl	801515c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800ec0e:	2032      	movs	r0, #50	@ 0x32
 800ec10:	183b      	adds	r3, r7, r0
 800ec12:	881b      	ldrh	r3, [r3, #0]
 800ec14:	2280      	movs	r2, #128	@ 0x80
 800ec16:	4013      	ands	r3, r2
 800ec18:	d100      	bne.n	800ec1c <PCD_EP_ISR_Handler+0x400>
 800ec1a:	e11b      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 800ec1c:	2119      	movs	r1, #25
 800ec1e:	187b      	adds	r3, r7, r1
 800ec20:	781a      	ldrb	r2, [r3, #0]
 800ec22:	0013      	movs	r3, r2
 800ec24:	009b      	lsls	r3, r3, #2
 800ec26:	189b      	adds	r3, r3, r2
 800ec28:	00db      	lsls	r3, r3, #3
 800ec2a:	3310      	adds	r3, #16
 800ec2c:	687a      	ldr	r2, [r7, #4]
 800ec2e:	18d3      	adds	r3, r2, r3
 800ec30:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	001a      	movs	r2, r3
 800ec38:	187b      	adds	r3, r7, r1
 800ec3a:	781b      	ldrb	r3, [r3, #0]
 800ec3c:	009b      	lsls	r3, r3, #2
 800ec3e:	18d3      	adds	r3, r2, r3
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4a8b      	ldr	r2, [pc, #556]	@ (800ee70 <PCD_EP_ISR_Handler+0x654>)
 800ec44:	4013      	ands	r3, r2
 800ec46:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	001a      	movs	r2, r3
 800ec4e:	187b      	adds	r3, r7, r1
 800ec50:	781b      	ldrb	r3, [r3, #0]
 800ec52:	009b      	lsls	r3, r3, #2
 800ec54:	18d3      	adds	r3, r2, r3
 800ec56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec58:	2180      	movs	r1, #128	@ 0x80
 800ec5a:	0209      	lsls	r1, r1, #8
 800ec5c:	430a      	orrs	r2, r1
 800ec5e:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800ec60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec62:	78db      	ldrb	r3, [r3, #3]
 800ec64:	2b01      	cmp	r3, #1
 800ec66:	d000      	beq.n	800ec6a <PCD_EP_ISR_Handler+0x44e>
 800ec68:	e0a3      	b.n	800edb2 <PCD_EP_ISR_Handler+0x596>
        {
          ep->xfer_len = 0U;
 800ec6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ec70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec72:	7b1b      	ldrb	r3, [r3, #12]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d100      	bne.n	800ec7a <PCD_EP_ISR_Handler+0x45e>
 800ec78:	e093      	b.n	800eda2 <PCD_EP_ISR_Handler+0x586>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ec7a:	183b      	adds	r3, r7, r0
 800ec7c:	881b      	ldrh	r3, [r3, #0]
 800ec7e:	2240      	movs	r2, #64	@ 0x40
 800ec80:	4013      	ands	r3, r2
 800ec82:	d047      	beq.n	800ed14 <PCD_EP_ISR_Handler+0x4f8>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ec84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec86:	785b      	ldrb	r3, [r3, #1]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d121      	bne.n	800ecd0 <PCD_EP_ISR_Handler+0x4b4>
 800ec8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	00db      	lsls	r3, r3, #3
 800ec92:	4a78      	ldr	r2, [pc, #480]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ec94:	4694      	mov	ip, r2
 800ec96:	4463      	add	r3, ip
 800ec98:	681a      	ldr	r2, [r3, #0]
 800ec9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec9c:	781b      	ldrb	r3, [r3, #0]
 800ec9e:	00db      	lsls	r3, r3, #3
 800eca0:	4974      	ldr	r1, [pc, #464]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800eca2:	468c      	mov	ip, r1
 800eca4:	4463      	add	r3, ip
 800eca6:	0192      	lsls	r2, r2, #6
 800eca8:	0992      	lsrs	r2, r2, #6
 800ecaa:	601a      	str	r2, [r3, #0]
 800ecac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecae:	781b      	ldrb	r3, [r3, #0]
 800ecb0:	00db      	lsls	r3, r3, #3
 800ecb2:	4a70      	ldr	r2, [pc, #448]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ecb4:	4694      	mov	ip, r2
 800ecb6:	4463      	add	r3, ip
 800ecb8:	681a      	ldr	r2, [r3, #0]
 800ecba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecbc:	781b      	ldrb	r3, [r3, #0]
 800ecbe:	00db      	lsls	r3, r3, #3
 800ecc0:	496c      	ldr	r1, [pc, #432]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ecc2:	468c      	mov	ip, r1
 800ecc4:	4463      	add	r3, ip
 800ecc6:	2180      	movs	r1, #128	@ 0x80
 800ecc8:	0609      	lsls	r1, r1, #24
 800ecca:	430a      	orrs	r2, r1
 800eccc:	601a      	str	r2, [r3, #0]
 800ecce:	e068      	b.n	800eda2 <PCD_EP_ISR_Handler+0x586>
 800ecd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecd2:	785b      	ldrb	r3, [r3, #1]
 800ecd4:	2b01      	cmp	r3, #1
 800ecd6:	d164      	bne.n	800eda2 <PCD_EP_ISR_Handler+0x586>
 800ecd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecda:	781b      	ldrb	r3, [r3, #0]
 800ecdc:	00db      	lsls	r3, r3, #3
 800ecde:	4a65      	ldr	r2, [pc, #404]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ece0:	4694      	mov	ip, r2
 800ece2:	4463      	add	r3, ip
 800ece4:	681a      	ldr	r2, [r3, #0]
 800ece6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ece8:	781b      	ldrb	r3, [r3, #0]
 800ecea:	00db      	lsls	r3, r3, #3
 800ecec:	4961      	ldr	r1, [pc, #388]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ecee:	468c      	mov	ip, r1
 800ecf0:	4463      	add	r3, ip
 800ecf2:	0412      	lsls	r2, r2, #16
 800ecf4:	0c12      	lsrs	r2, r2, #16
 800ecf6:	601a      	str	r2, [r3, #0]
 800ecf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecfa:	781b      	ldrb	r3, [r3, #0]
 800ecfc:	00db      	lsls	r3, r3, #3
 800ecfe:	4a5d      	ldr	r2, [pc, #372]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed00:	189a      	adds	r2, r3, r2
 800ed02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed04:	781b      	ldrb	r3, [r3, #0]
 800ed06:	00db      	lsls	r3, r3, #3
 800ed08:	495a      	ldr	r1, [pc, #360]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed0a:	468c      	mov	ip, r1
 800ed0c:	4463      	add	r3, ip
 800ed0e:	6812      	ldr	r2, [r2, #0]
 800ed10:	601a      	str	r2, [r3, #0]
 800ed12:	e046      	b.n	800eda2 <PCD_EP_ISR_Handler+0x586>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ed14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed16:	785b      	ldrb	r3, [r3, #1]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d121      	bne.n	800ed60 <PCD_EP_ISR_Handler+0x544>
 800ed1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed1e:	781b      	ldrb	r3, [r3, #0]
 800ed20:	00db      	lsls	r3, r3, #3
 800ed22:	4a54      	ldr	r2, [pc, #336]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed24:	4694      	mov	ip, r2
 800ed26:	4463      	add	r3, ip
 800ed28:	685a      	ldr	r2, [r3, #4]
 800ed2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	00db      	lsls	r3, r3, #3
 800ed30:	4950      	ldr	r1, [pc, #320]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed32:	468c      	mov	ip, r1
 800ed34:	4463      	add	r3, ip
 800ed36:	0192      	lsls	r2, r2, #6
 800ed38:	0992      	lsrs	r2, r2, #6
 800ed3a:	605a      	str	r2, [r3, #4]
 800ed3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed3e:	781b      	ldrb	r3, [r3, #0]
 800ed40:	00db      	lsls	r3, r3, #3
 800ed42:	4a4c      	ldr	r2, [pc, #304]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed44:	4694      	mov	ip, r2
 800ed46:	4463      	add	r3, ip
 800ed48:	685a      	ldr	r2, [r3, #4]
 800ed4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	00db      	lsls	r3, r3, #3
 800ed50:	4948      	ldr	r1, [pc, #288]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed52:	468c      	mov	ip, r1
 800ed54:	4463      	add	r3, ip
 800ed56:	2180      	movs	r1, #128	@ 0x80
 800ed58:	0609      	lsls	r1, r1, #24
 800ed5a:	430a      	orrs	r2, r1
 800ed5c:	605a      	str	r2, [r3, #4]
 800ed5e:	e020      	b.n	800eda2 <PCD_EP_ISR_Handler+0x586>
 800ed60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed62:	785b      	ldrb	r3, [r3, #1]
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d11c      	bne.n	800eda2 <PCD_EP_ISR_Handler+0x586>
 800ed68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed6a:	781b      	ldrb	r3, [r3, #0]
 800ed6c:	00db      	lsls	r3, r3, #3
 800ed6e:	4a41      	ldr	r2, [pc, #260]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed70:	4694      	mov	ip, r2
 800ed72:	4463      	add	r3, ip
 800ed74:	685a      	ldr	r2, [r3, #4]
 800ed76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed78:	781b      	ldrb	r3, [r3, #0]
 800ed7a:	00db      	lsls	r3, r3, #3
 800ed7c:	493d      	ldr	r1, [pc, #244]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed7e:	468c      	mov	ip, r1
 800ed80:	4463      	add	r3, ip
 800ed82:	0412      	lsls	r2, r2, #16
 800ed84:	0c12      	lsrs	r2, r2, #16
 800ed86:	605a      	str	r2, [r3, #4]
 800ed88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed8a:	781b      	ldrb	r3, [r3, #0]
 800ed8c:	00db      	lsls	r3, r3, #3
 800ed8e:	4a39      	ldr	r2, [pc, #228]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed90:	189a      	adds	r2, r3, r2
 800ed92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	00db      	lsls	r3, r3, #3
 800ed98:	4936      	ldr	r1, [pc, #216]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800ed9a:	468c      	mov	ip, r1
 800ed9c:	4463      	add	r3, ip
 800ed9e:	6852      	ldr	r2, [r2, #4]
 800eda0:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800eda2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eda4:	781a      	ldrb	r2, [r3, #0]
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	0011      	movs	r1, r2
 800edaa:	0018      	movs	r0, r3
 800edac:	f00a f9e2 	bl	8019174 <HAL_PCD_DataInStageCallback>
 800edb0:	e050      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800edb2:	2332      	movs	r3, #50	@ 0x32
 800edb4:	18fb      	adds	r3, r7, r3
 800edb6:	881a      	ldrh	r2, [r3, #0]
 800edb8:	2380      	movs	r3, #128	@ 0x80
 800edba:	005b      	lsls	r3, r3, #1
 800edbc:	4013      	ands	r3, r2
 800edbe:	d141      	bne.n	800ee44 <PCD_EP_ISR_Handler+0x628>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800edc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	00db      	lsls	r3, r3, #3
 800edc6:	4a2b      	ldr	r2, [pc, #172]	@ (800ee74 <PCD_EP_ISR_Handler+0x658>)
 800edc8:	4694      	mov	ip, r2
 800edca:	4463      	add	r3, ip
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	0c1b      	lsrs	r3, r3, #16
 800edd0:	b29a      	uxth	r2, r3
 800edd2:	212a      	movs	r1, #42	@ 0x2a
 800edd4:	187b      	adds	r3, r7, r1
 800edd6:	0592      	lsls	r2, r2, #22
 800edd8:	0d92      	lsrs	r2, r2, #22
 800edda:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800eddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edde:	699a      	ldr	r2, [r3, #24]
 800ede0:	187b      	adds	r3, r7, r1
 800ede2:	881b      	ldrh	r3, [r3, #0]
 800ede4:	429a      	cmp	r2, r3
 800ede6:	d907      	bls.n	800edf8 <PCD_EP_ISR_Handler+0x5dc>
            {
              ep->xfer_len -= TxPctSize;
 800ede8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edea:	699a      	ldr	r2, [r3, #24]
 800edec:	187b      	adds	r3, r7, r1
 800edee:	881b      	ldrh	r3, [r3, #0]
 800edf0:	1ad2      	subs	r2, r2, r3
 800edf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edf4:	619a      	str	r2, [r3, #24]
 800edf6:	e002      	b.n	800edfe <PCD_EP_ISR_Handler+0x5e2>
            }
            else
            {
              ep->xfer_len = 0U;
 800edf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800edfa:	2200      	movs	r2, #0
 800edfc:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800edfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee00:	699b      	ldr	r3, [r3, #24]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d107      	bne.n	800ee16 <PCD_EP_ISR_Handler+0x5fa>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ee06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee08:	781a      	ldrb	r2, [r3, #0]
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	0011      	movs	r1, r2
 800ee0e:	0018      	movs	r0, r3
 800ee10:	f00a f9b0 	bl	8019174 <HAL_PCD_DataInStageCallback>
 800ee14:	e01e      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800ee16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee18:	695a      	ldr	r2, [r3, #20]
 800ee1a:	212a      	movs	r1, #42	@ 0x2a
 800ee1c:	187b      	adds	r3, r7, r1
 800ee1e:	881b      	ldrh	r3, [r3, #0]
 800ee20:	18d2      	adds	r2, r2, r3
 800ee22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee24:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800ee26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee28:	69da      	ldr	r2, [r3, #28]
 800ee2a:	187b      	adds	r3, r7, r1
 800ee2c:	881b      	ldrh	r3, [r3, #0]
 800ee2e:	18d2      	adds	r2, r2, r3
 800ee30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee32:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee3a:	0011      	movs	r1, r2
 800ee3c:	0018      	movs	r0, r3
 800ee3e:	f006 f98d 	bl	801515c <USB_EPStartXfer>
 800ee42:	e007      	b.n	800ee54 <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800ee44:	2332      	movs	r3, #50	@ 0x32
 800ee46:	18fb      	adds	r3, r7, r3
 800ee48:	881a      	ldrh	r2, [r3, #0]
 800ee4a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	0018      	movs	r0, r3
 800ee50:	f000 f8fc 	bl	800f04c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ee5a:	2380      	movs	r3, #128	@ 0x80
 800ee5c:	021b      	lsls	r3, r3, #8
 800ee5e:	4013      	ands	r3, r2
 800ee60:	d000      	beq.n	800ee64 <PCD_EP_ISR_Handler+0x648>
 800ee62:	e4e0      	b.n	800e826 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ee64:	2300      	movs	r3, #0
}
 800ee66:	0018      	movs	r0, r3
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	b00e      	add	sp, #56	@ 0x38
 800ee6c:	bdb0      	pop	{r4, r5, r7, pc}
 800ee6e:	46c0      	nop			@ (mov r8, r8)
 800ee70:	07ff8f0f 	.word	0x07ff8f0f
 800ee74:	40009800 	.word	0x40009800

0800ee78 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ee78:	b5b0      	push	{r4, r5, r7, lr}
 800ee7a:	b08a      	sub	sp, #40	@ 0x28
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	60f8      	str	r0, [r7, #12]
 800ee80:	60b9      	str	r1, [r7, #8]
 800ee82:	1dbb      	adds	r3, r7, #6
 800ee84:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ee86:	1dbb      	adds	r3, r7, #6
 800ee88:	881a      	ldrh	r2, [r3, #0]
 800ee8a:	2380      	movs	r3, #128	@ 0x80
 800ee8c:	01db      	lsls	r3, r3, #7
 800ee8e:	4013      	ands	r3, r2
 800ee90:	d067      	beq.n	800ef62 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	681a      	ldr	r2, [r3, #0]
 800ee96:	68bb      	ldr	r3, [r7, #8]
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	251e      	movs	r5, #30
 800ee9c:	197c      	adds	r4, r7, r5
 800ee9e:	0019      	movs	r1, r3
 800eea0:	0010      	movs	r0, r2
 800eea2:	f7fe ff91 	bl	800ddc8 <PCD_GET_EP_DBUF0_CNT>
 800eea6:	0003      	movs	r3, r0
 800eea8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800eeaa:	68bb      	ldr	r3, [r7, #8]
 800eeac:	699a      	ldr	r2, [r3, #24]
 800eeae:	197b      	adds	r3, r7, r5
 800eeb0:	881b      	ldrh	r3, [r3, #0]
 800eeb2:	429a      	cmp	r2, r3
 800eeb4:	d307      	bcc.n	800eec6 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 800eeb6:	68bb      	ldr	r3, [r7, #8]
 800eeb8:	699a      	ldr	r2, [r3, #24]
 800eeba:	197b      	adds	r3, r7, r5
 800eebc:	881b      	ldrh	r3, [r3, #0]
 800eebe:	1ad2      	subs	r2, r2, r3
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	619a      	str	r2, [r3, #24]
 800eec4:	e002      	b.n	800eecc <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	2200      	movs	r2, #0
 800eeca:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	699b      	ldr	r3, [r3, #24]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d11a      	bne.n	800ef0a <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	001a      	movs	r2, r3
 800eeda:	68bb      	ldr	r3, [r7, #8]
 800eedc:	781b      	ldrb	r3, [r3, #0]
 800eede:	009b      	lsls	r3, r3, #2
 800eee0:	18d3      	adds	r3, r2, r3
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	4a55      	ldr	r2, [pc, #340]	@ (800f03c <HAL_PCD_EP_DB_Receive+0x1c4>)
 800eee6:	4013      	ands	r3, r2
 800eee8:	61bb      	str	r3, [r7, #24]
 800eeea:	69bb      	ldr	r3, [r7, #24]
 800eeec:	2280      	movs	r2, #128	@ 0x80
 800eeee:	0192      	lsls	r2, r2, #6
 800eef0:	4053      	eors	r3, r2
 800eef2:	61bb      	str	r3, [r7, #24]
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	001a      	movs	r2, r3
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	781b      	ldrb	r3, [r3, #0]
 800eefe:	009b      	lsls	r3, r3, #2
 800ef00:	18d3      	adds	r3, r2, r3
 800ef02:	69ba      	ldr	r2, [r7, #24]
 800ef04:	494e      	ldr	r1, [pc, #312]	@ (800f040 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800ef06:	430a      	orrs	r2, r1
 800ef08:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ef0a:	1dbb      	adds	r3, r7, #6
 800ef0c:	881b      	ldrh	r3, [r3, #0]
 800ef0e:	2240      	movs	r2, #64	@ 0x40
 800ef10:	4013      	ands	r3, r2
 800ef12:	d015      	beq.n	800ef40 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	001a      	movs	r2, r3
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	781b      	ldrb	r3, [r3, #0]
 800ef1e:	009b      	lsls	r3, r3, #2
 800ef20:	18d3      	adds	r3, r2, r3
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	4a47      	ldr	r2, [pc, #284]	@ (800f044 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800ef26:	4013      	ands	r3, r2
 800ef28:	617b      	str	r3, [r7, #20]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	001a      	movs	r2, r3
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	781b      	ldrb	r3, [r3, #0]
 800ef34:	009b      	lsls	r3, r3, #2
 800ef36:	18d3      	adds	r3, r2, r3
 800ef38:	697a      	ldr	r2, [r7, #20]
 800ef3a:	4943      	ldr	r1, [pc, #268]	@ (800f048 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800ef3c:	430a      	orrs	r2, r1
 800ef3e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800ef40:	241e      	movs	r4, #30
 800ef42:	193b      	adds	r3, r7, r4
 800ef44:	881b      	ldrh	r3, [r3, #0]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d100      	bne.n	800ef4c <HAL_PCD_EP_DB_Receive+0xd4>
 800ef4a:	e070      	b.n	800f02e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	6818      	ldr	r0, [r3, #0]
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	6959      	ldr	r1, [r3, #20]
 800ef54:	68bb      	ldr	r3, [r7, #8]
 800ef56:	891a      	ldrh	r2, [r3, #8]
 800ef58:	193b      	adds	r3, r7, r4
 800ef5a:	881b      	ldrh	r3, [r3, #0]
 800ef5c:	f007 f882 	bl	8016064 <USB_ReadPMA>
 800ef60:	e065      	b.n	800f02e <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	681a      	ldr	r2, [r3, #0]
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	251e      	movs	r5, #30
 800ef6c:	197c      	adds	r4, r7, r5
 800ef6e:	0019      	movs	r1, r3
 800ef70:	0010      	movs	r0, r2
 800ef72:	f7fe ff4b 	bl	800de0c <PCD_GET_EP_DBUF1_CNT>
 800ef76:	0003      	movs	r3, r0
 800ef78:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800ef7a:	68bb      	ldr	r3, [r7, #8]
 800ef7c:	699a      	ldr	r2, [r3, #24]
 800ef7e:	197b      	adds	r3, r7, r5
 800ef80:	881b      	ldrh	r3, [r3, #0]
 800ef82:	429a      	cmp	r2, r3
 800ef84:	d307      	bcc.n	800ef96 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	699a      	ldr	r2, [r3, #24]
 800ef8a:	197b      	adds	r3, r7, r5
 800ef8c:	881b      	ldrh	r3, [r3, #0]
 800ef8e:	1ad2      	subs	r2, r2, r3
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	619a      	str	r2, [r3, #24]
 800ef94:	e002      	b.n	800ef9c <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800ef96:	68bb      	ldr	r3, [r7, #8]
 800ef98:	2200      	movs	r2, #0
 800ef9a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	699b      	ldr	r3, [r3, #24]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d11a      	bne.n	800efda <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	001a      	movs	r2, r3
 800efaa:	68bb      	ldr	r3, [r7, #8]
 800efac:	781b      	ldrb	r3, [r3, #0]
 800efae:	009b      	lsls	r3, r3, #2
 800efb0:	18d3      	adds	r3, r2, r3
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4a21      	ldr	r2, [pc, #132]	@ (800f03c <HAL_PCD_EP_DB_Receive+0x1c4>)
 800efb6:	4013      	ands	r3, r2
 800efb8:	627b      	str	r3, [r7, #36]	@ 0x24
 800efba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efbc:	2280      	movs	r2, #128	@ 0x80
 800efbe:	0192      	lsls	r2, r2, #6
 800efc0:	4053      	eors	r3, r2
 800efc2:	627b      	str	r3, [r7, #36]	@ 0x24
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	001a      	movs	r2, r3
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	781b      	ldrb	r3, [r3, #0]
 800efce:	009b      	lsls	r3, r3, #2
 800efd0:	18d3      	adds	r3, r2, r3
 800efd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efd4:	491a      	ldr	r1, [pc, #104]	@ (800f040 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800efd6:	430a      	orrs	r2, r1
 800efd8:	601a      	str	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800efda:	1dbb      	adds	r3, r7, #6
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	2240      	movs	r2, #64	@ 0x40
 800efe0:	4013      	ands	r3, r2
 800efe2:	d115      	bne.n	800f010 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	001a      	movs	r2, r3
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	781b      	ldrb	r3, [r3, #0]
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	18d3      	adds	r3, r2, r3
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	4a13      	ldr	r2, [pc, #76]	@ (800f044 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800eff6:	4013      	ands	r3, r2
 800eff8:	623b      	str	r3, [r7, #32]
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	001a      	movs	r2, r3
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	009b      	lsls	r3, r3, #2
 800f006:	18d3      	adds	r3, r2, r3
 800f008:	6a3a      	ldr	r2, [r7, #32]
 800f00a:	490f      	ldr	r1, [pc, #60]	@ (800f048 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800f00c:	430a      	orrs	r2, r1
 800f00e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800f010:	241e      	movs	r4, #30
 800f012:	193b      	adds	r3, r7, r4
 800f014:	881b      	ldrh	r3, [r3, #0]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d009      	beq.n	800f02e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6818      	ldr	r0, [r3, #0]
 800f01e:	68bb      	ldr	r3, [r7, #8]
 800f020:	6959      	ldr	r1, [r3, #20]
 800f022:	68bb      	ldr	r3, [r7, #8]
 800f024:	895a      	ldrh	r2, [r3, #10]
 800f026:	193b      	adds	r3, r7, r4
 800f028:	881b      	ldrh	r3, [r3, #0]
 800f02a:	f007 f81b 	bl	8016064 <USB_ReadPMA>
    }
  }

  return count;
 800f02e:	231e      	movs	r3, #30
 800f030:	18fb      	adds	r3, r7, r3
 800f032:	881b      	ldrh	r3, [r3, #0]
}
 800f034:	0018      	movs	r0, r3
 800f036:	46bd      	mov	sp, r7
 800f038:	b00a      	add	sp, #40	@ 0x28
 800f03a:	bdb0      	pop	{r4, r5, r7, pc}
 800f03c:	07ffbf8f 	.word	0x07ffbf8f
 800f040:	00008080 	.word	0x00008080
 800f044:	07ff8f8f 	.word	0x07ff8f8f
 800f048:	000080c0 	.word	0x000080c0

0800f04c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800f04c:	b5b0      	push	{r4, r5, r7, lr}
 800f04e:	b090      	sub	sp, #64	@ 0x40
 800f050:	af00      	add	r7, sp, #0
 800f052:	60f8      	str	r0, [r7, #12]
 800f054:	60b9      	str	r1, [r7, #8]
 800f056:	1dbb      	adds	r3, r7, #6
 800f058:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800f05a:	1dbb      	adds	r3, r7, #6
 800f05c:	881b      	ldrh	r3, [r3, #0]
 800f05e:	2240      	movs	r2, #64	@ 0x40
 800f060:	4013      	ands	r3, r2
 800f062:	d100      	bne.n	800f066 <HAL_PCD_EP_DB_Transmit+0x1a>
 800f064:	e1ec      	b.n	800f440 <HAL_PCD_EP_DB_Transmit+0x3f4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681a      	ldr	r2, [r3, #0]
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	781b      	ldrb	r3, [r3, #0]
 800f06e:	251e      	movs	r5, #30
 800f070:	197c      	adds	r4, r7, r5
 800f072:	0019      	movs	r1, r3
 800f074:	0010      	movs	r0, r2
 800f076:	f7fe fea7 	bl	800ddc8 <PCD_GET_EP_DBUF0_CNT>
 800f07a:	0003      	movs	r3, r0
 800f07c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 800f07e:	68bb      	ldr	r3, [r7, #8]
 800f080:	699a      	ldr	r2, [r3, #24]
 800f082:	197b      	adds	r3, r7, r5
 800f084:	881b      	ldrh	r3, [r3, #0]
 800f086:	429a      	cmp	r2, r3
 800f088:	d907      	bls.n	800f09a <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	699a      	ldr	r2, [r3, #24]
 800f08e:	197b      	adds	r3, r7, r5
 800f090:	881b      	ldrh	r3, [r3, #0]
 800f092:	1ad2      	subs	r2, r2, r3
 800f094:	68bb      	ldr	r3, [r7, #8]
 800f096:	619a      	str	r2, [r3, #24]
 800f098:	e002      	b.n	800f0a0 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800f09a:	68bb      	ldr	r3, [r7, #8]
 800f09c:	2200      	movs	r2, #0
 800f09e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	699b      	ldr	r3, [r3, #24]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d000      	beq.n	800f0aa <HAL_PCD_EP_DB_Transmit+0x5e>
 800f0a8:	e0d0      	b.n	800f24c <HAL_PCD_EP_DB_Transmit+0x200>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f0aa:	68bb      	ldr	r3, [r7, #8]
 800f0ac:	785b      	ldrb	r3, [r3, #1]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d121      	bne.n	800f0f6 <HAL_PCD_EP_DB_Transmit+0xaa>
 800f0b2:	68bb      	ldr	r3, [r7, #8]
 800f0b4:	781b      	ldrb	r3, [r3, #0]
 800f0b6:	00db      	lsls	r3, r3, #3
 800f0b8:	4adc      	ldr	r2, [pc, #880]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f0ba:	4694      	mov	ip, r2
 800f0bc:	4463      	add	r3, ip
 800f0be:	681a      	ldr	r2, [r3, #0]
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	781b      	ldrb	r3, [r3, #0]
 800f0c4:	00db      	lsls	r3, r3, #3
 800f0c6:	49d9      	ldr	r1, [pc, #868]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f0c8:	468c      	mov	ip, r1
 800f0ca:	4463      	add	r3, ip
 800f0cc:	0192      	lsls	r2, r2, #6
 800f0ce:	0992      	lsrs	r2, r2, #6
 800f0d0:	601a      	str	r2, [r3, #0]
 800f0d2:	68bb      	ldr	r3, [r7, #8]
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	00db      	lsls	r3, r3, #3
 800f0d8:	4ad4      	ldr	r2, [pc, #848]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f0da:	4694      	mov	ip, r2
 800f0dc:	4463      	add	r3, ip
 800f0de:	681a      	ldr	r2, [r3, #0]
 800f0e0:	68bb      	ldr	r3, [r7, #8]
 800f0e2:	781b      	ldrb	r3, [r3, #0]
 800f0e4:	00db      	lsls	r3, r3, #3
 800f0e6:	49d1      	ldr	r1, [pc, #836]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f0e8:	468c      	mov	ip, r1
 800f0ea:	4463      	add	r3, ip
 800f0ec:	2180      	movs	r1, #128	@ 0x80
 800f0ee:	0609      	lsls	r1, r1, #24
 800f0f0:	430a      	orrs	r2, r1
 800f0f2:	601a      	str	r2, [r3, #0]
 800f0f4:	e020      	b.n	800f138 <HAL_PCD_EP_DB_Transmit+0xec>
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	785b      	ldrb	r3, [r3, #1]
 800f0fa:	2b01      	cmp	r3, #1
 800f0fc:	d11c      	bne.n	800f138 <HAL_PCD_EP_DB_Transmit+0xec>
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	781b      	ldrb	r3, [r3, #0]
 800f102:	00db      	lsls	r3, r3, #3
 800f104:	4ac9      	ldr	r2, [pc, #804]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f106:	4694      	mov	ip, r2
 800f108:	4463      	add	r3, ip
 800f10a:	681a      	ldr	r2, [r3, #0]
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	00db      	lsls	r3, r3, #3
 800f112:	49c6      	ldr	r1, [pc, #792]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f114:	468c      	mov	ip, r1
 800f116:	4463      	add	r3, ip
 800f118:	0412      	lsls	r2, r2, #16
 800f11a:	0c12      	lsrs	r2, r2, #16
 800f11c:	601a      	str	r2, [r3, #0]
 800f11e:	68bb      	ldr	r3, [r7, #8]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	00db      	lsls	r3, r3, #3
 800f124:	4ac1      	ldr	r2, [pc, #772]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f126:	189a      	adds	r2, r3, r2
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	781b      	ldrb	r3, [r3, #0]
 800f12c:	00db      	lsls	r3, r3, #3
 800f12e:	49bf      	ldr	r1, [pc, #764]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f130:	468c      	mov	ip, r1
 800f132:	4463      	add	r3, ip
 800f134:	6812      	ldr	r2, [r2, #0]
 800f136:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	785b      	ldrb	r3, [r3, #1]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d121      	bne.n	800f184 <HAL_PCD_EP_DB_Transmit+0x138>
 800f140:	68bb      	ldr	r3, [r7, #8]
 800f142:	781b      	ldrb	r3, [r3, #0]
 800f144:	00db      	lsls	r3, r3, #3
 800f146:	4ab9      	ldr	r2, [pc, #740]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f148:	4694      	mov	ip, r2
 800f14a:	4463      	add	r3, ip
 800f14c:	685a      	ldr	r2, [r3, #4]
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	781b      	ldrb	r3, [r3, #0]
 800f152:	00db      	lsls	r3, r3, #3
 800f154:	49b5      	ldr	r1, [pc, #724]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f156:	468c      	mov	ip, r1
 800f158:	4463      	add	r3, ip
 800f15a:	0192      	lsls	r2, r2, #6
 800f15c:	0992      	lsrs	r2, r2, #6
 800f15e:	605a      	str	r2, [r3, #4]
 800f160:	68bb      	ldr	r3, [r7, #8]
 800f162:	781b      	ldrb	r3, [r3, #0]
 800f164:	00db      	lsls	r3, r3, #3
 800f166:	4ab1      	ldr	r2, [pc, #708]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f168:	4694      	mov	ip, r2
 800f16a:	4463      	add	r3, ip
 800f16c:	685a      	ldr	r2, [r3, #4]
 800f16e:	68bb      	ldr	r3, [r7, #8]
 800f170:	781b      	ldrb	r3, [r3, #0]
 800f172:	00db      	lsls	r3, r3, #3
 800f174:	49ad      	ldr	r1, [pc, #692]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f176:	468c      	mov	ip, r1
 800f178:	4463      	add	r3, ip
 800f17a:	2180      	movs	r1, #128	@ 0x80
 800f17c:	0609      	lsls	r1, r1, #24
 800f17e:	430a      	orrs	r2, r1
 800f180:	605a      	str	r2, [r3, #4]
 800f182:	e020      	b.n	800f1c6 <HAL_PCD_EP_DB_Transmit+0x17a>
 800f184:	68bb      	ldr	r3, [r7, #8]
 800f186:	785b      	ldrb	r3, [r3, #1]
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d11c      	bne.n	800f1c6 <HAL_PCD_EP_DB_Transmit+0x17a>
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	781b      	ldrb	r3, [r3, #0]
 800f190:	00db      	lsls	r3, r3, #3
 800f192:	4aa6      	ldr	r2, [pc, #664]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f194:	4694      	mov	ip, r2
 800f196:	4463      	add	r3, ip
 800f198:	685a      	ldr	r2, [r3, #4]
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	781b      	ldrb	r3, [r3, #0]
 800f19e:	00db      	lsls	r3, r3, #3
 800f1a0:	49a2      	ldr	r1, [pc, #648]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f1a2:	468c      	mov	ip, r1
 800f1a4:	4463      	add	r3, ip
 800f1a6:	0412      	lsls	r2, r2, #16
 800f1a8:	0c12      	lsrs	r2, r2, #16
 800f1aa:	605a      	str	r2, [r3, #4]
 800f1ac:	68bb      	ldr	r3, [r7, #8]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	00db      	lsls	r3, r3, #3
 800f1b2:	4a9e      	ldr	r2, [pc, #632]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f1b4:	189a      	adds	r2, r3, r2
 800f1b6:	68bb      	ldr	r3, [r7, #8]
 800f1b8:	781b      	ldrb	r3, [r3, #0]
 800f1ba:	00db      	lsls	r3, r3, #3
 800f1bc:	499b      	ldr	r1, [pc, #620]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f1be:	468c      	mov	ip, r1
 800f1c0:	4463      	add	r3, ip
 800f1c2:	6852      	ldr	r2, [r2, #4]
 800f1c4:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 800f1c6:	68bb      	ldr	r3, [r7, #8]
 800f1c8:	78db      	ldrb	r3, [r3, #3]
 800f1ca:	2b02      	cmp	r3, #2
 800f1cc:	d119      	bne.n	800f202 <HAL_PCD_EP_DB_Transmit+0x1b6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	001a      	movs	r2, r3
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	009b      	lsls	r3, r3, #2
 800f1da:	18d3      	adds	r3, r2, r3
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	4a94      	ldr	r2, [pc, #592]	@ (800f430 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 800f1e0:	4013      	ands	r3, r2
 800f1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1e6:	2220      	movs	r2, #32
 800f1e8:	4053      	eors	r3, r2
 800f1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	001a      	movs	r2, r3
 800f1f2:	68bb      	ldr	r3, [r7, #8]
 800f1f4:	781b      	ldrb	r3, [r3, #0]
 800f1f6:	009b      	lsls	r3, r3, #2
 800f1f8:	18d3      	adds	r3, r2, r3
 800f1fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f1fc:	498d      	ldr	r1, [pc, #564]	@ (800f434 <HAL_PCD_EP_DB_Transmit+0x3e8>)
 800f1fe:	430a      	orrs	r2, r1
 800f200:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f202:	68bb      	ldr	r3, [r7, #8]
 800f204:	781a      	ldrb	r2, [r3, #0]
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	0011      	movs	r1, r2
 800f20a:	0018      	movs	r0, r3
 800f20c:	f009 ffb2 	bl	8019174 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800f210:	1dbb      	adds	r3, r7, #6
 800f212:	881a      	ldrh	r2, [r3, #0]
 800f214:	2380      	movs	r3, #128	@ 0x80
 800f216:	01db      	lsls	r3, r3, #7
 800f218:	4013      	ands	r3, r2
 800f21a:	d015      	beq.n	800f248 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	001a      	movs	r2, r3
 800f222:	68bb      	ldr	r3, [r7, #8]
 800f224:	781b      	ldrb	r3, [r3, #0]
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	18d3      	adds	r3, r2, r3
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4a82      	ldr	r2, [pc, #520]	@ (800f438 <HAL_PCD_EP_DB_Transmit+0x3ec>)
 800f22e:	4013      	ands	r3, r2
 800f230:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	001a      	movs	r2, r3
 800f238:	68bb      	ldr	r3, [r7, #8]
 800f23a:	781b      	ldrb	r3, [r3, #0]
 800f23c:	009b      	lsls	r3, r3, #2
 800f23e:	18d3      	adds	r3, r2, r3
 800f240:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f242:	497e      	ldr	r1, [pc, #504]	@ (800f43c <HAL_PCD_EP_DB_Transmit+0x3f0>)
 800f244:	430a      	orrs	r2, r1
 800f246:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 800f248:	2300      	movs	r3, #0
 800f24a:	e303      	b.n	800f854 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800f24c:	1dbb      	adds	r3, r7, #6
 800f24e:	881a      	ldrh	r2, [r3, #0]
 800f250:	2380      	movs	r3, #128	@ 0x80
 800f252:	01db      	lsls	r3, r3, #7
 800f254:	4013      	ands	r3, r2
 800f256:	d015      	beq.n	800f284 <HAL_PCD_EP_DB_Transmit+0x238>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	001a      	movs	r2, r3
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	781b      	ldrb	r3, [r3, #0]
 800f262:	009b      	lsls	r3, r3, #2
 800f264:	18d3      	adds	r3, r2, r3
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	4a73      	ldr	r2, [pc, #460]	@ (800f438 <HAL_PCD_EP_DB_Transmit+0x3ec>)
 800f26a:	4013      	ands	r3, r2
 800f26c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	001a      	movs	r2, r3
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	781b      	ldrb	r3, [r3, #0]
 800f278:	009b      	lsls	r3, r3, #2
 800f27a:	18d3      	adds	r3, r2, r3
 800f27c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f27e:	496f      	ldr	r1, [pc, #444]	@ (800f43c <HAL_PCD_EP_DB_Transmit+0x3f0>)
 800f280:	430a      	orrs	r2, r1
 800f282:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	2224      	movs	r2, #36	@ 0x24
 800f288:	5c9b      	ldrb	r3, [r3, r2]
 800f28a:	2b01      	cmp	r3, #1
 800f28c:	d000      	beq.n	800f290 <HAL_PCD_EP_DB_Transmit+0x244>
 800f28e:	e2c2      	b.n	800f816 <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 800f290:	68bb      	ldr	r3, [r7, #8]
 800f292:	695a      	ldr	r2, [r3, #20]
 800f294:	211e      	movs	r1, #30
 800f296:	187b      	adds	r3, r7, r1
 800f298:	881b      	ldrh	r3, [r3, #0]
 800f29a:	18d2      	adds	r2, r2, r3
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	69da      	ldr	r2, [r3, #28]
 800f2a4:	187b      	adds	r3, r7, r1
 800f2a6:	881b      	ldrh	r3, [r3, #0]
 800f2a8:	18d2      	adds	r2, r2, r3
 800f2aa:	68bb      	ldr	r3, [r7, #8]
 800f2ac:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800f2ae:	68bb      	ldr	r3, [r7, #8]
 800f2b0:	6a1a      	ldr	r2, [r3, #32]
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	691b      	ldr	r3, [r3, #16]
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d309      	bcc.n	800f2ce <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	691b      	ldr	r3, [r3, #16]
 800f2be:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	6a1a      	ldr	r2, [r3, #32]
 800f2c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2c6:	1ad2      	subs	r2, r2, r3
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	621a      	str	r2, [r3, #32]
 800f2cc:	e016      	b.n	800f2fc <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else if (ep->xfer_len_db == 0U)
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	6a1b      	ldr	r3, [r3, #32]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d108      	bne.n	800f2e8 <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxPctSize;
 800f2d6:	231e      	movs	r3, #30
 800f2d8:	18fb      	adds	r3, r7, r3
 800f2da:	881b      	ldrh	r3, [r3, #0]
 800f2dc:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	2224      	movs	r2, #36	@ 0x24
 800f2e2:	2100      	movs	r1, #0
 800f2e4:	5499      	strb	r1, [r3, r2]
 800f2e6:	e009      	b.n	800f2fc <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800f2e8:	68bb      	ldr	r3, [r7, #8]
 800f2ea:	2224      	movs	r2, #36	@ 0x24
 800f2ec:	2100      	movs	r1, #0
 800f2ee:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	6a1b      	ldr	r3, [r3, #32]
 800f2f4:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	785b      	ldrb	r3, [r3, #1]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d162      	bne.n	800f3ca <HAL_PCD_EP_DB_Transmit+0x37e>
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	00db      	lsls	r3, r3, #3
 800f30a:	4a48      	ldr	r2, [pc, #288]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f30c:	4694      	mov	ip, r2
 800f30e:	4463      	add	r3, ip
 800f310:	681a      	ldr	r2, [r3, #0]
 800f312:	68bb      	ldr	r3, [r7, #8]
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	00db      	lsls	r3, r3, #3
 800f318:	4944      	ldr	r1, [pc, #272]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f31a:	468c      	mov	ip, r1
 800f31c:	4463      	add	r3, ip
 800f31e:	0192      	lsls	r2, r2, #6
 800f320:	0992      	lsrs	r2, r2, #6
 800f322:	601a      	str	r2, [r3, #0]
 800f324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f326:	2b00      	cmp	r3, #0
 800f328:	d111      	bne.n	800f34e <HAL_PCD_EP_DB_Transmit+0x302>
 800f32a:	68bb      	ldr	r3, [r7, #8]
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	00db      	lsls	r3, r3, #3
 800f330:	4a3e      	ldr	r2, [pc, #248]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f332:	4694      	mov	ip, r2
 800f334:	4463      	add	r3, ip
 800f336:	681a      	ldr	r2, [r3, #0]
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	781b      	ldrb	r3, [r3, #0]
 800f33c:	00db      	lsls	r3, r3, #3
 800f33e:	493b      	ldr	r1, [pc, #236]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f340:	468c      	mov	ip, r1
 800f342:	4463      	add	r3, ip
 800f344:	2180      	movs	r1, #128	@ 0x80
 800f346:	0609      	lsls	r1, r1, #24
 800f348:	430a      	orrs	r2, r1
 800f34a:	601a      	str	r2, [r3, #0]
 800f34c:	e062      	b.n	800f414 <HAL_PCD_EP_DB_Transmit+0x3c8>
 800f34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f350:	2b3e      	cmp	r3, #62	@ 0x3e
 800f352:	d81b      	bhi.n	800f38c <HAL_PCD_EP_DB_Transmit+0x340>
 800f354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f356:	085b      	lsrs	r3, r3, #1
 800f358:	633b      	str	r3, [r7, #48]	@ 0x30
 800f35a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f35c:	2201      	movs	r2, #1
 800f35e:	4013      	ands	r3, r2
 800f360:	d002      	beq.n	800f368 <HAL_PCD_EP_DB_Transmit+0x31c>
 800f362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f364:	3301      	adds	r3, #1
 800f366:	633b      	str	r3, [r7, #48]	@ 0x30
 800f368:	68bb      	ldr	r3, [r7, #8]
 800f36a:	781b      	ldrb	r3, [r3, #0]
 800f36c:	00db      	lsls	r3, r3, #3
 800f36e:	4a2f      	ldr	r2, [pc, #188]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f370:	4694      	mov	ip, r2
 800f372:	4463      	add	r3, ip
 800f374:	6819      	ldr	r1, [r3, #0]
 800f376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f378:	069a      	lsls	r2, r3, #26
 800f37a:	68bb      	ldr	r3, [r7, #8]
 800f37c:	781b      	ldrb	r3, [r3, #0]
 800f37e:	00db      	lsls	r3, r3, #3
 800f380:	482a      	ldr	r0, [pc, #168]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f382:	4684      	mov	ip, r0
 800f384:	4463      	add	r3, ip
 800f386:	430a      	orrs	r2, r1
 800f388:	601a      	str	r2, [r3, #0]
 800f38a:	e043      	b.n	800f414 <HAL_PCD_EP_DB_Transmit+0x3c8>
 800f38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f38e:	095b      	lsrs	r3, r3, #5
 800f390:	633b      	str	r3, [r7, #48]	@ 0x30
 800f392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f394:	221f      	movs	r2, #31
 800f396:	4013      	ands	r3, r2
 800f398:	d102      	bne.n	800f3a0 <HAL_PCD_EP_DB_Transmit+0x354>
 800f39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39c:	3b01      	subs	r3, #1
 800f39e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f3a0:	68bb      	ldr	r3, [r7, #8]
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	00db      	lsls	r3, r3, #3
 800f3a6:	4a21      	ldr	r2, [pc, #132]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f3a8:	4694      	mov	ip, r2
 800f3aa:	4463      	add	r3, ip
 800f3ac:	681a      	ldr	r2, [r3, #0]
 800f3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b0:	069b      	lsls	r3, r3, #26
 800f3b2:	431a      	orrs	r2, r3
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	781b      	ldrb	r3, [r3, #0]
 800f3b8:	00db      	lsls	r3, r3, #3
 800f3ba:	491c      	ldr	r1, [pc, #112]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f3bc:	468c      	mov	ip, r1
 800f3be:	4463      	add	r3, ip
 800f3c0:	2180      	movs	r1, #128	@ 0x80
 800f3c2:	0609      	lsls	r1, r1, #24
 800f3c4:	430a      	orrs	r2, r1
 800f3c6:	601a      	str	r2, [r3, #0]
 800f3c8:	e024      	b.n	800f414 <HAL_PCD_EP_DB_Transmit+0x3c8>
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	785b      	ldrb	r3, [r3, #1]
 800f3ce:	2b01      	cmp	r3, #1
 800f3d0:	d120      	bne.n	800f414 <HAL_PCD_EP_DB_Transmit+0x3c8>
 800f3d2:	68bb      	ldr	r3, [r7, #8]
 800f3d4:	781b      	ldrb	r3, [r3, #0]
 800f3d6:	00db      	lsls	r3, r3, #3
 800f3d8:	4a14      	ldr	r2, [pc, #80]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f3da:	4694      	mov	ip, r2
 800f3dc:	4463      	add	r3, ip
 800f3de:	681a      	ldr	r2, [r3, #0]
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	781b      	ldrb	r3, [r3, #0]
 800f3e4:	00db      	lsls	r3, r3, #3
 800f3e6:	4911      	ldr	r1, [pc, #68]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f3e8:	468c      	mov	ip, r1
 800f3ea:	4463      	add	r3, ip
 800f3ec:	0412      	lsls	r2, r2, #16
 800f3ee:	0c12      	lsrs	r2, r2, #16
 800f3f0:	601a      	str	r2, [r3, #0]
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	00db      	lsls	r3, r3, #3
 800f3f8:	4a0c      	ldr	r2, [pc, #48]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f3fa:	4694      	mov	ip, r2
 800f3fc:	4463      	add	r3, ip
 800f3fe:	6819      	ldr	r1, [r3, #0]
 800f400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f402:	041a      	lsls	r2, r3, #16
 800f404:	68bb      	ldr	r3, [r7, #8]
 800f406:	781b      	ldrb	r3, [r3, #0]
 800f408:	00db      	lsls	r3, r3, #3
 800f40a:	4808      	ldr	r0, [pc, #32]	@ (800f42c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800f40c:	4684      	mov	ip, r0
 800f40e:	4463      	add	r3, ip
 800f410:	430a      	orrs	r2, r1
 800f412:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	6818      	ldr	r0, [r3, #0]
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	6959      	ldr	r1, [r3, #20]
 800f41c:	68bb      	ldr	r3, [r7, #8]
 800f41e:	891a      	ldrh	r2, [r3, #8]
 800f420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f422:	b29b      	uxth	r3, r3
 800f424:	f006 fda8 	bl	8015f78 <USB_WritePMA>
 800f428:	e1f5      	b.n	800f816 <HAL_PCD_EP_DB_Transmit+0x7ca>
 800f42a:	46c0      	nop			@ (mov r8, r8)
 800f42c:	40009800 	.word	0x40009800
 800f430:	07ff8fbf 	.word	0x07ff8fbf
 800f434:	00008080 	.word	0x00008080
 800f438:	07ff8f8f 	.word	0x07ff8f8f
 800f43c:	0000c080 	.word	0x0000c080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681a      	ldr	r2, [r3, #0]
 800f444:	68bb      	ldr	r3, [r7, #8]
 800f446:	781b      	ldrb	r3, [r3, #0]
 800f448:	251e      	movs	r5, #30
 800f44a:	197c      	adds	r4, r7, r5
 800f44c:	0019      	movs	r1, r3
 800f44e:	0010      	movs	r0, r2
 800f450:	f7fe fcdc 	bl	800de0c <PCD_GET_EP_DBUF1_CNT>
 800f454:	0003      	movs	r3, r0
 800f456:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	699a      	ldr	r2, [r3, #24]
 800f45c:	197b      	adds	r3, r7, r5
 800f45e:	881b      	ldrh	r3, [r3, #0]
 800f460:	429a      	cmp	r2, r3
 800f462:	d307      	bcc.n	800f474 <HAL_PCD_EP_DB_Transmit+0x428>
    {
      ep->xfer_len -= TxPctSize;
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	699a      	ldr	r2, [r3, #24]
 800f468:	197b      	adds	r3, r7, r5
 800f46a:	881b      	ldrh	r3, [r3, #0]
 800f46c:	1ad2      	subs	r2, r2, r3
 800f46e:	68bb      	ldr	r3, [r7, #8]
 800f470:	619a      	str	r2, [r3, #24]
 800f472:	e002      	b.n	800f47a <HAL_PCD_EP_DB_Transmit+0x42e>
    }
    else
    {
      ep->xfer_len = 0U;
 800f474:	68bb      	ldr	r3, [r7, #8]
 800f476:	2200      	movs	r2, #0
 800f478:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800f47a:	68bb      	ldr	r3, [r7, #8]
 800f47c:	699b      	ldr	r3, [r3, #24]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d000      	beq.n	800f484 <HAL_PCD_EP_DB_Transmit+0x438>
 800f482:	e0d0      	b.n	800f626 <HAL_PCD_EP_DB_Transmit+0x5da>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	785b      	ldrb	r3, [r3, #1]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d121      	bne.n	800f4d0 <HAL_PCD_EP_DB_Transmit+0x484>
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	781b      	ldrb	r3, [r3, #0]
 800f490:	00db      	lsls	r3, r3, #3
 800f492:	4ac4      	ldr	r2, [pc, #784]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f494:	4694      	mov	ip, r2
 800f496:	4463      	add	r3, ip
 800f498:	681a      	ldr	r2, [r3, #0]
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	00db      	lsls	r3, r3, #3
 800f4a0:	49c0      	ldr	r1, [pc, #768]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f4a2:	468c      	mov	ip, r1
 800f4a4:	4463      	add	r3, ip
 800f4a6:	0192      	lsls	r2, r2, #6
 800f4a8:	0992      	lsrs	r2, r2, #6
 800f4aa:	601a      	str	r2, [r3, #0]
 800f4ac:	68bb      	ldr	r3, [r7, #8]
 800f4ae:	781b      	ldrb	r3, [r3, #0]
 800f4b0:	00db      	lsls	r3, r3, #3
 800f4b2:	4abc      	ldr	r2, [pc, #752]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f4b4:	4694      	mov	ip, r2
 800f4b6:	4463      	add	r3, ip
 800f4b8:	681a      	ldr	r2, [r3, #0]
 800f4ba:	68bb      	ldr	r3, [r7, #8]
 800f4bc:	781b      	ldrb	r3, [r3, #0]
 800f4be:	00db      	lsls	r3, r3, #3
 800f4c0:	49b8      	ldr	r1, [pc, #736]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f4c2:	468c      	mov	ip, r1
 800f4c4:	4463      	add	r3, ip
 800f4c6:	2180      	movs	r1, #128	@ 0x80
 800f4c8:	0609      	lsls	r1, r1, #24
 800f4ca:	430a      	orrs	r2, r1
 800f4cc:	601a      	str	r2, [r3, #0]
 800f4ce:	e020      	b.n	800f512 <HAL_PCD_EP_DB_Transmit+0x4c6>
 800f4d0:	68bb      	ldr	r3, [r7, #8]
 800f4d2:	785b      	ldrb	r3, [r3, #1]
 800f4d4:	2b01      	cmp	r3, #1
 800f4d6:	d11c      	bne.n	800f512 <HAL_PCD_EP_DB_Transmit+0x4c6>
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	781b      	ldrb	r3, [r3, #0]
 800f4dc:	00db      	lsls	r3, r3, #3
 800f4de:	4ab1      	ldr	r2, [pc, #708]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f4e0:	4694      	mov	ip, r2
 800f4e2:	4463      	add	r3, ip
 800f4e4:	681a      	ldr	r2, [r3, #0]
 800f4e6:	68bb      	ldr	r3, [r7, #8]
 800f4e8:	781b      	ldrb	r3, [r3, #0]
 800f4ea:	00db      	lsls	r3, r3, #3
 800f4ec:	49ad      	ldr	r1, [pc, #692]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f4ee:	468c      	mov	ip, r1
 800f4f0:	4463      	add	r3, ip
 800f4f2:	0412      	lsls	r2, r2, #16
 800f4f4:	0c12      	lsrs	r2, r2, #16
 800f4f6:	601a      	str	r2, [r3, #0]
 800f4f8:	68bb      	ldr	r3, [r7, #8]
 800f4fa:	781b      	ldrb	r3, [r3, #0]
 800f4fc:	00db      	lsls	r3, r3, #3
 800f4fe:	4aa9      	ldr	r2, [pc, #676]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f500:	189a      	adds	r2, r3, r2
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	00db      	lsls	r3, r3, #3
 800f508:	49a6      	ldr	r1, [pc, #664]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f50a:	468c      	mov	ip, r1
 800f50c:	4463      	add	r3, ip
 800f50e:	6812      	ldr	r2, [r2, #0]
 800f510:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	785b      	ldrb	r3, [r3, #1]
 800f516:	2b00      	cmp	r3, #0
 800f518:	d121      	bne.n	800f55e <HAL_PCD_EP_DB_Transmit+0x512>
 800f51a:	68bb      	ldr	r3, [r7, #8]
 800f51c:	781b      	ldrb	r3, [r3, #0]
 800f51e:	00db      	lsls	r3, r3, #3
 800f520:	4aa0      	ldr	r2, [pc, #640]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f522:	4694      	mov	ip, r2
 800f524:	4463      	add	r3, ip
 800f526:	685a      	ldr	r2, [r3, #4]
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	781b      	ldrb	r3, [r3, #0]
 800f52c:	00db      	lsls	r3, r3, #3
 800f52e:	499d      	ldr	r1, [pc, #628]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f530:	468c      	mov	ip, r1
 800f532:	4463      	add	r3, ip
 800f534:	0192      	lsls	r2, r2, #6
 800f536:	0992      	lsrs	r2, r2, #6
 800f538:	605a      	str	r2, [r3, #4]
 800f53a:	68bb      	ldr	r3, [r7, #8]
 800f53c:	781b      	ldrb	r3, [r3, #0]
 800f53e:	00db      	lsls	r3, r3, #3
 800f540:	4a98      	ldr	r2, [pc, #608]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f542:	4694      	mov	ip, r2
 800f544:	4463      	add	r3, ip
 800f546:	685a      	ldr	r2, [r3, #4]
 800f548:	68bb      	ldr	r3, [r7, #8]
 800f54a:	781b      	ldrb	r3, [r3, #0]
 800f54c:	00db      	lsls	r3, r3, #3
 800f54e:	4995      	ldr	r1, [pc, #596]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f550:	468c      	mov	ip, r1
 800f552:	4463      	add	r3, ip
 800f554:	2180      	movs	r1, #128	@ 0x80
 800f556:	0609      	lsls	r1, r1, #24
 800f558:	430a      	orrs	r2, r1
 800f55a:	605a      	str	r2, [r3, #4]
 800f55c:	e020      	b.n	800f5a0 <HAL_PCD_EP_DB_Transmit+0x554>
 800f55e:	68bb      	ldr	r3, [r7, #8]
 800f560:	785b      	ldrb	r3, [r3, #1]
 800f562:	2b01      	cmp	r3, #1
 800f564:	d11c      	bne.n	800f5a0 <HAL_PCD_EP_DB_Transmit+0x554>
 800f566:	68bb      	ldr	r3, [r7, #8]
 800f568:	781b      	ldrb	r3, [r3, #0]
 800f56a:	00db      	lsls	r3, r3, #3
 800f56c:	4a8d      	ldr	r2, [pc, #564]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f56e:	4694      	mov	ip, r2
 800f570:	4463      	add	r3, ip
 800f572:	685a      	ldr	r2, [r3, #4]
 800f574:	68bb      	ldr	r3, [r7, #8]
 800f576:	781b      	ldrb	r3, [r3, #0]
 800f578:	00db      	lsls	r3, r3, #3
 800f57a:	498a      	ldr	r1, [pc, #552]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f57c:	468c      	mov	ip, r1
 800f57e:	4463      	add	r3, ip
 800f580:	0412      	lsls	r2, r2, #16
 800f582:	0c12      	lsrs	r2, r2, #16
 800f584:	605a      	str	r2, [r3, #4]
 800f586:	68bb      	ldr	r3, [r7, #8]
 800f588:	781b      	ldrb	r3, [r3, #0]
 800f58a:	00db      	lsls	r3, r3, #3
 800f58c:	4a85      	ldr	r2, [pc, #532]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f58e:	189a      	adds	r2, r3, r2
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	781b      	ldrb	r3, [r3, #0]
 800f594:	00db      	lsls	r3, r3, #3
 800f596:	4983      	ldr	r1, [pc, #524]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f598:	468c      	mov	ip, r1
 800f59a:	4463      	add	r3, ip
 800f59c:	6852      	ldr	r2, [r2, #4]
 800f59e:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	78db      	ldrb	r3, [r3, #3]
 800f5a4:	2b02      	cmp	r3, #2
 800f5a6:	d119      	bne.n	800f5dc <HAL_PCD_EP_DB_Transmit+0x590>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	001a      	movs	r2, r3
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	781b      	ldrb	r3, [r3, #0]
 800f5b2:	009b      	lsls	r3, r3, #2
 800f5b4:	18d3      	adds	r3, r2, r3
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	4a7b      	ldr	r2, [pc, #492]	@ (800f7a8 <HAL_PCD_EP_DB_Transmit+0x75c>)
 800f5ba:	4013      	ands	r3, r2
 800f5bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c0:	2220      	movs	r2, #32
 800f5c2:	4053      	eors	r3, r2
 800f5c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	001a      	movs	r2, r3
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	18d3      	adds	r3, r2, r3
 800f5d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5d6:	4975      	ldr	r1, [pc, #468]	@ (800f7ac <HAL_PCD_EP_DB_Transmit+0x760>)
 800f5d8:	430a      	orrs	r2, r1
 800f5da:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	781a      	ldrb	r2, [r3, #0]
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	0011      	movs	r1, r2
 800f5e4:	0018      	movs	r0, r3
 800f5e6:	f009 fdc5 	bl	8019174 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f5ea:	1dbb      	adds	r3, r7, #6
 800f5ec:	881a      	ldrh	r2, [r3, #0]
 800f5ee:	2380      	movs	r3, #128	@ 0x80
 800f5f0:	01db      	lsls	r3, r3, #7
 800f5f2:	4013      	ands	r3, r2
 800f5f4:	d115      	bne.n	800f622 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	001a      	movs	r2, r3
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	781b      	ldrb	r3, [r3, #0]
 800f600:	009b      	lsls	r3, r3, #2
 800f602:	18d3      	adds	r3, r2, r3
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	4a6a      	ldr	r2, [pc, #424]	@ (800f7b0 <HAL_PCD_EP_DB_Transmit+0x764>)
 800f608:	4013      	ands	r3, r2
 800f60a:	623b      	str	r3, [r7, #32]
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	001a      	movs	r2, r3
 800f612:	68bb      	ldr	r3, [r7, #8]
 800f614:	781b      	ldrb	r3, [r3, #0]
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	18d3      	adds	r3, r2, r3
 800f61a:	6a3a      	ldr	r2, [r7, #32]
 800f61c:	4965      	ldr	r1, [pc, #404]	@ (800f7b4 <HAL_PCD_EP_DB_Transmit+0x768>)
 800f61e:	430a      	orrs	r2, r1
 800f620:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 800f622:	2300      	movs	r3, #0
 800f624:	e116      	b.n	800f854 <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f626:	1dbb      	adds	r3, r7, #6
 800f628:	881a      	ldrh	r2, [r3, #0]
 800f62a:	2380      	movs	r3, #128	@ 0x80
 800f62c:	01db      	lsls	r3, r3, #7
 800f62e:	4013      	ands	r3, r2
 800f630:	d115      	bne.n	800f65e <HAL_PCD_EP_DB_Transmit+0x612>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	001a      	movs	r2, r3
 800f638:	68bb      	ldr	r3, [r7, #8]
 800f63a:	781b      	ldrb	r3, [r3, #0]
 800f63c:	009b      	lsls	r3, r3, #2
 800f63e:	18d3      	adds	r3, r2, r3
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	4a5b      	ldr	r2, [pc, #364]	@ (800f7b0 <HAL_PCD_EP_DB_Transmit+0x764>)
 800f644:	4013      	ands	r3, r2
 800f646:	617b      	str	r3, [r7, #20]
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	001a      	movs	r2, r3
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	009b      	lsls	r3, r3, #2
 800f654:	18d3      	adds	r3, r2, r3
 800f656:	697a      	ldr	r2, [r7, #20]
 800f658:	4956      	ldr	r1, [pc, #344]	@ (800f7b4 <HAL_PCD_EP_DB_Transmit+0x768>)
 800f65a:	430a      	orrs	r2, r1
 800f65c:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	2224      	movs	r2, #36	@ 0x24
 800f662:	5c9b      	ldrb	r3, [r3, r2]
 800f664:	2b01      	cmp	r3, #1
 800f666:	d000      	beq.n	800f66a <HAL_PCD_EP_DB_Transmit+0x61e>
 800f668:	e0d5      	b.n	800f816 <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 800f66a:	68bb      	ldr	r3, [r7, #8]
 800f66c:	695a      	ldr	r2, [r3, #20]
 800f66e:	211e      	movs	r1, #30
 800f670:	187b      	adds	r3, r7, r1
 800f672:	881b      	ldrh	r3, [r3, #0]
 800f674:	18d2      	adds	r2, r2, r3
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	69da      	ldr	r2, [r3, #28]
 800f67e:	187b      	adds	r3, r7, r1
 800f680:	881b      	ldrh	r3, [r3, #0]
 800f682:	18d2      	adds	r2, r2, r3
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800f688:	68bb      	ldr	r3, [r7, #8]
 800f68a:	6a1a      	ldr	r2, [r3, #32]
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	691b      	ldr	r3, [r3, #16]
 800f690:	429a      	cmp	r2, r3
 800f692:	d309      	bcc.n	800f6a8 <HAL_PCD_EP_DB_Transmit+0x65c>
        {
          len = ep->maxpacket;
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	691b      	ldr	r3, [r3, #16]
 800f698:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	6a1a      	ldr	r2, [r3, #32]
 800f69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6a0:	1ad2      	subs	r2, r2, r3
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	621a      	str	r2, [r3, #32]
 800f6a6:	e016      	b.n	800f6d6 <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else if (ep->xfer_len_db == 0U)
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	6a1b      	ldr	r3, [r3, #32]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d108      	bne.n	800f6c2 <HAL_PCD_EP_DB_Transmit+0x676>
        {
          len = TxPctSize;
 800f6b0:	231e      	movs	r3, #30
 800f6b2:	18fb      	adds	r3, r7, r3
 800f6b4:	881b      	ldrh	r3, [r3, #0]
 800f6b6:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	2224      	movs	r2, #36	@ 0x24
 800f6bc:	2100      	movs	r1, #0
 800f6be:	5499      	strb	r1, [r3, r2]
 800f6c0:	e009      	b.n	800f6d6 <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else
        {
          len = ep->xfer_len_db;
 800f6c2:	68bb      	ldr	r3, [r7, #8]
 800f6c4:	6a1b      	ldr	r3, [r3, #32]
 800f6c6:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800f6ce:	68bb      	ldr	r3, [r7, #8]
 800f6d0:	2224      	movs	r2, #36	@ 0x24
 800f6d2:	2100      	movs	r1, #0
 800f6d4:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	785b      	ldrb	r3, [r3, #1]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d16c      	bne.n	800f7b8 <HAL_PCD_EP_DB_Transmit+0x76c>
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	00db      	lsls	r3, r3, #3
 800f6e4:	4a2f      	ldr	r2, [pc, #188]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f6e6:	4694      	mov	ip, r2
 800f6e8:	4463      	add	r3, ip
 800f6ea:	685a      	ldr	r2, [r3, #4]
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	781b      	ldrb	r3, [r3, #0]
 800f6f0:	00db      	lsls	r3, r3, #3
 800f6f2:	492c      	ldr	r1, [pc, #176]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f6f4:	468c      	mov	ip, r1
 800f6f6:	4463      	add	r3, ip
 800f6f8:	0192      	lsls	r2, r2, #6
 800f6fa:	0992      	lsrs	r2, r2, #6
 800f6fc:	605a      	str	r2, [r3, #4]
 800f6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f700:	2b00      	cmp	r3, #0
 800f702:	d111      	bne.n	800f728 <HAL_PCD_EP_DB_Transmit+0x6dc>
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	00db      	lsls	r3, r3, #3
 800f70a:	4a26      	ldr	r2, [pc, #152]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f70c:	4694      	mov	ip, r2
 800f70e:	4463      	add	r3, ip
 800f710:	685a      	ldr	r2, [r3, #4]
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	781b      	ldrb	r3, [r3, #0]
 800f716:	00db      	lsls	r3, r3, #3
 800f718:	4922      	ldr	r1, [pc, #136]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f71a:	468c      	mov	ip, r1
 800f71c:	4463      	add	r3, ip
 800f71e:	2180      	movs	r1, #128	@ 0x80
 800f720:	0609      	lsls	r1, r1, #24
 800f722:	430a      	orrs	r2, r1
 800f724:	605a      	str	r2, [r3, #4]
 800f726:	e06c      	b.n	800f802 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800f728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f72a:	2b3e      	cmp	r3, #62	@ 0x3e
 800f72c:	d81b      	bhi.n	800f766 <HAL_PCD_EP_DB_Transmit+0x71a>
 800f72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f730:	085b      	lsrs	r3, r3, #1
 800f732:	61bb      	str	r3, [r7, #24]
 800f734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f736:	2201      	movs	r2, #1
 800f738:	4013      	ands	r3, r2
 800f73a:	d002      	beq.n	800f742 <HAL_PCD_EP_DB_Transmit+0x6f6>
 800f73c:	69bb      	ldr	r3, [r7, #24]
 800f73e:	3301      	adds	r3, #1
 800f740:	61bb      	str	r3, [r7, #24]
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	781b      	ldrb	r3, [r3, #0]
 800f746:	00db      	lsls	r3, r3, #3
 800f748:	4a16      	ldr	r2, [pc, #88]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f74a:	4694      	mov	ip, r2
 800f74c:	4463      	add	r3, ip
 800f74e:	6859      	ldr	r1, [r3, #4]
 800f750:	69bb      	ldr	r3, [r7, #24]
 800f752:	069a      	lsls	r2, r3, #26
 800f754:	68bb      	ldr	r3, [r7, #8]
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	00db      	lsls	r3, r3, #3
 800f75a:	4812      	ldr	r0, [pc, #72]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f75c:	4684      	mov	ip, r0
 800f75e:	4463      	add	r3, ip
 800f760:	430a      	orrs	r2, r1
 800f762:	605a      	str	r2, [r3, #4]
 800f764:	e04d      	b.n	800f802 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800f766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f768:	095b      	lsrs	r3, r3, #5
 800f76a:	61bb      	str	r3, [r7, #24]
 800f76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f76e:	221f      	movs	r2, #31
 800f770:	4013      	ands	r3, r2
 800f772:	d102      	bne.n	800f77a <HAL_PCD_EP_DB_Transmit+0x72e>
 800f774:	69bb      	ldr	r3, [r7, #24]
 800f776:	3b01      	subs	r3, #1
 800f778:	61bb      	str	r3, [r7, #24]
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	781b      	ldrb	r3, [r3, #0]
 800f77e:	00db      	lsls	r3, r3, #3
 800f780:	4a08      	ldr	r2, [pc, #32]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f782:	4694      	mov	ip, r2
 800f784:	4463      	add	r3, ip
 800f786:	685a      	ldr	r2, [r3, #4]
 800f788:	69bb      	ldr	r3, [r7, #24]
 800f78a:	069b      	lsls	r3, r3, #26
 800f78c:	431a      	orrs	r2, r3
 800f78e:	68bb      	ldr	r3, [r7, #8]
 800f790:	781b      	ldrb	r3, [r3, #0]
 800f792:	00db      	lsls	r3, r3, #3
 800f794:	4903      	ldr	r1, [pc, #12]	@ (800f7a4 <HAL_PCD_EP_DB_Transmit+0x758>)
 800f796:	468c      	mov	ip, r1
 800f798:	4463      	add	r3, ip
 800f79a:	2180      	movs	r1, #128	@ 0x80
 800f79c:	0609      	lsls	r1, r1, #24
 800f79e:	430a      	orrs	r2, r1
 800f7a0:	605a      	str	r2, [r3, #4]
 800f7a2:	e02e      	b.n	800f802 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800f7a4:	40009800 	.word	0x40009800
 800f7a8:	07ff8fbf 	.word	0x07ff8fbf
 800f7ac:	00008080 	.word	0x00008080
 800f7b0:	07ff8f8f 	.word	0x07ff8f8f
 800f7b4:	0000c080 	.word	0x0000c080
 800f7b8:	68bb      	ldr	r3, [r7, #8]
 800f7ba:	785b      	ldrb	r3, [r3, #1]
 800f7bc:	2b01      	cmp	r3, #1
 800f7be:	d120      	bne.n	800f802 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	781b      	ldrb	r3, [r3, #0]
 800f7c4:	00db      	lsls	r3, r3, #3
 800f7c6:	4a25      	ldr	r2, [pc, #148]	@ (800f85c <HAL_PCD_EP_DB_Transmit+0x810>)
 800f7c8:	4694      	mov	ip, r2
 800f7ca:	4463      	add	r3, ip
 800f7cc:	685a      	ldr	r2, [r3, #4]
 800f7ce:	68bb      	ldr	r3, [r7, #8]
 800f7d0:	781b      	ldrb	r3, [r3, #0]
 800f7d2:	00db      	lsls	r3, r3, #3
 800f7d4:	4921      	ldr	r1, [pc, #132]	@ (800f85c <HAL_PCD_EP_DB_Transmit+0x810>)
 800f7d6:	468c      	mov	ip, r1
 800f7d8:	4463      	add	r3, ip
 800f7da:	0412      	lsls	r2, r2, #16
 800f7dc:	0c12      	lsrs	r2, r2, #16
 800f7de:	605a      	str	r2, [r3, #4]
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	781b      	ldrb	r3, [r3, #0]
 800f7e4:	00db      	lsls	r3, r3, #3
 800f7e6:	4a1d      	ldr	r2, [pc, #116]	@ (800f85c <HAL_PCD_EP_DB_Transmit+0x810>)
 800f7e8:	4694      	mov	ip, r2
 800f7ea:	4463      	add	r3, ip
 800f7ec:	6859      	ldr	r1, [r3, #4]
 800f7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7f0:	041a      	lsls	r2, r3, #16
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	781b      	ldrb	r3, [r3, #0]
 800f7f6:	00db      	lsls	r3, r3, #3
 800f7f8:	4818      	ldr	r0, [pc, #96]	@ (800f85c <HAL_PCD_EP_DB_Transmit+0x810>)
 800f7fa:	4684      	mov	ip, r0
 800f7fc:	4463      	add	r3, ip
 800f7fe:	430a      	orrs	r2, r1
 800f800:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	6818      	ldr	r0, [r3, #0]
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	6959      	ldr	r1, [r3, #20]
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	895a      	ldrh	r2, [r3, #10]
 800f80e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f810:	b29b      	uxth	r3, r3
 800f812:	f006 fbb1 	bl	8015f78 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	001a      	movs	r2, r3
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	781b      	ldrb	r3, [r3, #0]
 800f820:	009b      	lsls	r3, r3, #2
 800f822:	18d3      	adds	r3, r2, r3
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	4a0e      	ldr	r2, [pc, #56]	@ (800f860 <HAL_PCD_EP_DB_Transmit+0x814>)
 800f828:	4013      	ands	r3, r2
 800f82a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f82c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f82e:	2210      	movs	r2, #16
 800f830:	4053      	eors	r3, r2
 800f832:	637b      	str	r3, [r7, #52]	@ 0x34
 800f834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f836:	2220      	movs	r2, #32
 800f838:	4053      	eors	r3, r2
 800f83a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	001a      	movs	r2, r3
 800f842:	68bb      	ldr	r3, [r7, #8]
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	009b      	lsls	r3, r3, #2
 800f848:	18d3      	adds	r3, r2, r3
 800f84a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f84c:	4905      	ldr	r1, [pc, #20]	@ (800f864 <HAL_PCD_EP_DB_Transmit+0x818>)
 800f84e:	430a      	orrs	r2, r1
 800f850:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800f852:	2300      	movs	r3, #0
}
 800f854:	0018      	movs	r0, r3
 800f856:	46bd      	mov	sp, r7
 800f858:	b010      	add	sp, #64	@ 0x40
 800f85a:	bdb0      	pop	{r4, r5, r7, pc}
 800f85c:	40009800 	.word	0x40009800
 800f860:	07ff8fbf 	.word	0x07ff8fbf
 800f864:	00008080 	.word	0x00008080

0800f868 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800f868:	b590      	push	{r4, r7, lr}
 800f86a:	b087      	sub	sp, #28
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	60f8      	str	r0, [r7, #12]
 800f870:	0008      	movs	r0, r1
 800f872:	0011      	movs	r1, r2
 800f874:	607b      	str	r3, [r7, #4]
 800f876:	240a      	movs	r4, #10
 800f878:	193b      	adds	r3, r7, r4
 800f87a:	1c02      	adds	r2, r0, #0
 800f87c:	801a      	strh	r2, [r3, #0]
 800f87e:	2308      	movs	r3, #8
 800f880:	18fb      	adds	r3, r7, r3
 800f882:	1c0a      	adds	r2, r1, #0
 800f884:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800f886:	0021      	movs	r1, r4
 800f888:	187b      	adds	r3, r7, r1
 800f88a:	881b      	ldrh	r3, [r3, #0]
 800f88c:	2280      	movs	r2, #128	@ 0x80
 800f88e:	4013      	ands	r3, r2
 800f890:	b29b      	uxth	r3, r3
 800f892:	2b00      	cmp	r3, #0
 800f894:	d00c      	beq.n	800f8b0 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800f896:	187b      	adds	r3, r7, r1
 800f898:	881b      	ldrh	r3, [r3, #0]
 800f89a:	2207      	movs	r2, #7
 800f89c:	401a      	ands	r2, r3
 800f89e:	0013      	movs	r3, r2
 800f8a0:	009b      	lsls	r3, r3, #2
 800f8a2:	189b      	adds	r3, r3, r2
 800f8a4:	00db      	lsls	r3, r3, #3
 800f8a6:	3310      	adds	r3, #16
 800f8a8:	68fa      	ldr	r2, [r7, #12]
 800f8aa:	18d3      	adds	r3, r2, r3
 800f8ac:	617b      	str	r3, [r7, #20]
 800f8ae:	e00b      	b.n	800f8c8 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800f8b0:	230a      	movs	r3, #10
 800f8b2:	18fb      	adds	r3, r7, r3
 800f8b4:	881a      	ldrh	r2, [r3, #0]
 800f8b6:	0013      	movs	r3, r2
 800f8b8:	009b      	lsls	r3, r3, #2
 800f8ba:	189b      	adds	r3, r3, r2
 800f8bc:	00db      	lsls	r3, r3, #3
 800f8be:	3351      	adds	r3, #81	@ 0x51
 800f8c0:	33ff      	adds	r3, #255	@ 0xff
 800f8c2:	68fa      	ldr	r2, [r7, #12]
 800f8c4:	18d3      	adds	r3, r2, r3
 800f8c6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800f8c8:	2308      	movs	r3, #8
 800f8ca:	18fb      	adds	r3, r7, r3
 800f8cc:	881b      	ldrh	r3, [r3, #0]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d107      	bne.n	800f8e2 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800f8d2:	697b      	ldr	r3, [r7, #20]
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	b29a      	uxth	r2, r3
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	80da      	strh	r2, [r3, #6]
 800f8e0:	e00b      	b.n	800f8fa <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	2201      	movs	r2, #1
 800f8e6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	b29a      	uxth	r2, r3
 800f8ec:	697b      	ldr	r3, [r7, #20]
 800f8ee:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	0c1b      	lsrs	r3, r3, #16
 800f8f4:	b29a      	uxth	r2, r3
 800f8f6:	697b      	ldr	r3, [r7, #20]
 800f8f8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f8fa:	2300      	movs	r3, #0
}
 800f8fc:	0018      	movs	r0, r3
 800f8fe:	46bd      	mov	sp, r7
 800f900:	b007      	add	sp, #28
 800f902:	bd90      	pop	{r4, r7, pc}

0800f904 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b084      	sub	sp, #16
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	23b4      	movs	r3, #180	@ 0xb4
 800f916:	009b      	lsls	r3, r3, #2
 800f918:	2101      	movs	r1, #1
 800f91a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800f91c:	687a      	ldr	r2, [r7, #4]
 800f91e:	23b2      	movs	r3, #178	@ 0xb2
 800f920:	009b      	lsls	r3, r3, #2
 800f922:	2100      	movs	r1, #0
 800f924:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f92a:	2201      	movs	r2, #1
 800f92c:	431a      	orrs	r2, r3
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f936:	2202      	movs	r2, #2
 800f938:	431a      	orrs	r2, r3
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800f93e:	2300      	movs	r3, #0
}
 800f940:	0018      	movs	r0, r3
 800f942:	46bd      	mov	sp, r7
 800f944:	b004      	add	sp, #16
 800f946:	bd80      	pop	{r7, pc}

0800f948 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b082      	sub	sp, #8
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	000a      	movs	r2, r1
 800f952:	1cfb      	adds	r3, r7, #3
 800f954:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800f956:	46c0      	nop			@ (mov r8, r8)
 800f958:	46bd      	mov	sp, r7
 800f95a:	b002      	add	sp, #8
 800f95c:	bd80      	pop	{r7, pc}
	...

0800f960 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f964:	4b04      	ldr	r3, [pc, #16]	@ (800f978 <HAL_PWR_EnableBkUpAccess+0x18>)
 800f966:	681a      	ldr	r2, [r3, #0]
 800f968:	4b03      	ldr	r3, [pc, #12]	@ (800f978 <HAL_PWR_EnableBkUpAccess+0x18>)
 800f96a:	2180      	movs	r1, #128	@ 0x80
 800f96c:	0049      	lsls	r1, r1, #1
 800f96e:	430a      	orrs	r2, r1
 800f970:	601a      	str	r2, [r3, #0]
}
 800f972:	46c0      	nop			@ (mov r8, r8)
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}
 800f978:	40007000 	.word	0x40007000

0800f97c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b084      	sub	sp, #16
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800f984:	687a      	ldr	r2, [r7, #4]
 800f986:	2380      	movs	r3, #128	@ 0x80
 800f988:	009b      	lsls	r3, r3, #2
 800f98a:	429a      	cmp	r2, r3
 800f98c:	d137      	bne.n	800f9fe <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800f98e:	4b27      	ldr	r3, [pc, #156]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800f990:	681a      	ldr	r2, [r3, #0]
 800f992:	23c0      	movs	r3, #192	@ 0xc0
 800f994:	00db      	lsls	r3, r3, #3
 800f996:	401a      	ands	r2, r3
 800f998:	2380      	movs	r3, #128	@ 0x80
 800f99a:	009b      	lsls	r3, r3, #2
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d040      	beq.n	800fa22 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800f9a0:	4b22      	ldr	r3, [pc, #136]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	4a22      	ldr	r2, [pc, #136]	@ (800fa30 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800f9a6:	401a      	ands	r2, r3
 800f9a8:	4b20      	ldr	r3, [pc, #128]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800f9aa:	2180      	movs	r1, #128	@ 0x80
 800f9ac:	0089      	lsls	r1, r1, #2
 800f9ae:	430a      	orrs	r2, r1
 800f9b0:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800f9b2:	4b20      	ldr	r3, [pc, #128]	@ (800fa34 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	2232      	movs	r2, #50	@ 0x32
 800f9b8:	4353      	muls	r3, r2
 800f9ba:	491f      	ldr	r1, [pc, #124]	@ (800fa38 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 800f9bc:	0018      	movs	r0, r3
 800f9be:	f7f0 fbc9 	bl	8000154 <__udivsi3>
 800f9c2:	0003      	movs	r3, r0
 800f9c4:	3301      	adds	r3, #1
 800f9c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f9c8:	e002      	b.n	800f9d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	3b01      	subs	r3, #1
 800f9ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800f9d0:	4b16      	ldr	r3, [pc, #88]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800f9d2:	695a      	ldr	r2, [r3, #20]
 800f9d4:	2380      	movs	r3, #128	@ 0x80
 800f9d6:	00db      	lsls	r3, r3, #3
 800f9d8:	401a      	ands	r2, r3
 800f9da:	2380      	movs	r3, #128	@ 0x80
 800f9dc:	00db      	lsls	r3, r3, #3
 800f9de:	429a      	cmp	r2, r3
 800f9e0:	d102      	bne.n	800f9e8 <HAL_PWREx_ControlVoltageScaling+0x6c>
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d1f0      	bne.n	800f9ca <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800f9e8:	4b10      	ldr	r3, [pc, #64]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800f9ea:	695a      	ldr	r2, [r3, #20]
 800f9ec:	2380      	movs	r3, #128	@ 0x80
 800f9ee:	00db      	lsls	r3, r3, #3
 800f9f0:	401a      	ands	r2, r3
 800f9f2:	2380      	movs	r3, #128	@ 0x80
 800f9f4:	00db      	lsls	r3, r3, #3
 800f9f6:	429a      	cmp	r2, r3
 800f9f8:	d113      	bne.n	800fa22 <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 800f9fa:	2303      	movs	r3, #3
 800f9fc:	e012      	b.n	800fa24 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800f9fe:	4b0b      	ldr	r3, [pc, #44]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800fa00:	681a      	ldr	r2, [r3, #0]
 800fa02:	23c0      	movs	r3, #192	@ 0xc0
 800fa04:	00db      	lsls	r3, r3, #3
 800fa06:	401a      	ands	r2, r3
 800fa08:	2380      	movs	r3, #128	@ 0x80
 800fa0a:	00db      	lsls	r3, r3, #3
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d008      	beq.n	800fa22 <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800fa10:	4b06      	ldr	r3, [pc, #24]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	4a06      	ldr	r2, [pc, #24]	@ (800fa30 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800fa16:	401a      	ands	r2, r3
 800fa18:	4b04      	ldr	r3, [pc, #16]	@ (800fa2c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800fa1a:	2180      	movs	r1, #128	@ 0x80
 800fa1c:	00c9      	lsls	r1, r1, #3
 800fa1e:	430a      	orrs	r2, r1
 800fa20:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 800fa22:	2300      	movs	r3, #0
}
 800fa24:	0018      	movs	r0, r3
 800fa26:	46bd      	mov	sp, r7
 800fa28:	b004      	add	sp, #16
 800fa2a:	bd80      	pop	{r7, pc}
 800fa2c:	40007000 	.word	0x40007000
 800fa30:	fffff9ff 	.word	0xfffff9ff
 800fa34:	20000000 	.word	0x20000000
 800fa38:	000f4240 	.word	0x000f4240

0800fa3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800fa40:	4b03      	ldr	r3, [pc, #12]	@ (800fa50 <HAL_PWREx_GetVoltageRange+0x14>)
 800fa42:	681a      	ldr	r2, [r3, #0]
 800fa44:	23c0      	movs	r3, #192	@ 0xc0
 800fa46:	00db      	lsls	r3, r3, #3
 800fa48:	4013      	ands	r3, r2
}
 800fa4a:	0018      	movs	r0, r3
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}
 800fa50:	40007000 	.word	0x40007000

0800fa54 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800fa58:	4b04      	ldr	r3, [pc, #16]	@ (800fa6c <HAL_PWREx_EnableVddUSB+0x18>)
 800fa5a:	685a      	ldr	r2, [r3, #4]
 800fa5c:	4b03      	ldr	r3, [pc, #12]	@ (800fa6c <HAL_PWREx_EnableVddUSB+0x18>)
 800fa5e:	2180      	movs	r1, #128	@ 0x80
 800fa60:	00c9      	lsls	r1, r1, #3
 800fa62:	430a      	orrs	r2, r1
 800fa64:	605a      	str	r2, [r3, #4]
}
 800fa66:	46c0      	nop			@ (mov r8, r8)
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}
 800fa6c:	40007000 	.word	0x40007000

0800fa70 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval None
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b082      	sub	sp, #8
 800fa74:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get start tick*/
  tickstart = HAL_GetTick();
 800fa76:	f7f9 fcd9 	bl	800942c <HAL_GetTick>
 800fa7a:	0003      	movs	r3, r0
 800fa7c:	607b      	str	r3, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800fa7e:	4b44      	ldr	r3, [pc, #272]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fa80:	681a      	ldr	r2, [r3, #0]
 800fa82:	4b43      	ldr	r3, [pc, #268]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fa84:	2101      	movs	r1, #1
 800fa86:	430a      	orrs	r2, r1
 800fa88:	601a      	str	r2, [r3, #0]

  /* Insure MSIRDY bit is set before writing default MSISRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800fa8a:	e008      	b.n	800fa9e <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 800fa8c:	f7f9 fcce 	bl	800942c <HAL_GetTick>
 800fa90:	0002      	movs	r2, r0
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	1ad3      	subs	r3, r2, r3
 800fa96:	2b02      	cmp	r3, #2
 800fa98:	d901      	bls.n	800fa9e <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 800fa9a:	2303      	movs	r3, #3
 800fa9c:	e074      	b.n	800fb88 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800fa9e:	4b3c      	ldr	r3, [pc, #240]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	2202      	movs	r2, #2
 800faa4:	4013      	ands	r3, r2
 800faa6:	d0f1      	beq.n	800fa8c <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 800faa8:	4b39      	ldr	r3, [pc, #228]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	22f0      	movs	r2, #240	@ 0xf0
 800faae:	4393      	bics	r3, r2
 800fab0:	001a      	movs	r2, r3
 800fab2:	4b37      	ldr	r3, [pc, #220]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fab4:	2160      	movs	r1, #96	@ 0x60
 800fab6:	430a      	orrs	r2, r1
 800fab8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 800faba:	4b35      	ldr	r3, [pc, #212]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fabc:	2200      	movs	r2, #0
 800fabe:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 800fac0:	4b34      	ldr	r3, [pc, #208]	@ (800fb94 <HAL_RCC_DeInit+0x124>)
 800fac2:	4a35      	ldr	r2, [pc, #212]	@ (800fb98 <HAL_RCC_DeInit+0x128>)
 800fac4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800fac6:	4b35      	ldr	r3, [pc, #212]	@ (800fb9c <HAL_RCC_DeInit+0x12c>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	0018      	movs	r0, r3
 800facc:	f7f9 fc52 	bl	8009374 <HAL_InitTick>
 800fad0:	1e03      	subs	r3, r0, #0
 800fad2:	d001      	beq.n	800fad8 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 800fad4:	2301      	movs	r3, #1
 800fad6:	e057      	b.n	800fb88 <HAL_RCC_DeInit+0x118>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800fad8:	f7f9 fca8 	bl	800942c <HAL_GetTick>
 800fadc:	0003      	movs	r3, r0
 800fade:	607b      	str	r3, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 800fae0:	e009      	b.n	800faf6 <HAL_RCC_DeInit+0x86>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800fae2:	f7f9 fca3 	bl	800942c <HAL_GetTick>
 800fae6:	0002      	movs	r2, r0
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	1ad3      	subs	r3, r2, r3
 800faec:	4a2c      	ldr	r2, [pc, #176]	@ (800fba0 <HAL_RCC_DeInit+0x130>)
 800faee:	4293      	cmp	r3, r2
 800faf0:	d901      	bls.n	800faf6 <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 800faf2:	2303      	movs	r3, #3
 800faf4:	e048      	b.n	800fb88 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 800faf6:	4b26      	ldr	r3, [pc, #152]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	2238      	movs	r2, #56	@ 0x38
 800fafc:	4013      	ands	r3, r2
 800fafe:	d1f0      	bne.n	800fae2 <HAL_RCC_DeInit+0x72>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 800fb00:	4b23      	ldr	r3, [pc, #140]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb02:	681a      	ldr	r2, [r3, #0]
 800fb04:	4b22      	ldr	r3, [pc, #136]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb06:	4927      	ldr	r1, [pc, #156]	@ (800fba4 <HAL_RCC_DeInit+0x134>)
 800fb08:	400a      	ands	r2, r1
 800fb0a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800fb0c:	4b20      	ldr	r3, [pc, #128]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb0e:	681a      	ldr	r2, [r3, #0]
 800fb10:	4b1f      	ldr	r3, [pc, #124]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb12:	4925      	ldr	r1, [pc, #148]	@ (800fba8 <HAL_RCC_DeInit+0x138>)
 800fb14:	400a      	ands	r2, r1
 800fb16:	601a      	str	r2, [r3, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800fb18:	f7f9 fc88 	bl	800942c <HAL_GetTick>
 800fb1c:	0003      	movs	r3, r0
 800fb1e:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fb20:	e008      	b.n	800fb34 <HAL_RCC_DeInit+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fb22:	f7f9 fc83 	bl	800942c <HAL_GetTick>
 800fb26:	0002      	movs	r2, r0
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	1ad3      	subs	r3, r2, r3
 800fb2c:	2b02      	cmp	r3, #2
 800fb2e:	d901      	bls.n	800fb34 <HAL_RCC_DeInit+0xc4>
    {
      return HAL_TIMEOUT;
 800fb30:	2303      	movs	r3, #3
 800fb32:	e029      	b.n	800fb88 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800fb34:	4b16      	ldr	r3, [pc, #88]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	2380      	movs	r3, #128	@ 0x80
 800fb3a:	049b      	lsls	r3, r3, #18
 800fb3c:	4013      	ands	r3, r2
 800fb3e:	d1f0      	bne.n	800fb22 <HAL_RCC_DeInit+0xb2>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 800fb40:	4b13      	ldr	r3, [pc, #76]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb42:	2200      	movs	r2, #0
 800fb44:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 800fb46:	4b12      	ldr	r3, [pc, #72]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb48:	68da      	ldr	r2, [r3, #12]
 800fb4a:	4b11      	ldr	r3, [pc, #68]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb4c:	2180      	movs	r1, #128	@ 0x80
 800fb4e:	0149      	lsls	r1, r1, #5
 800fb50:	430a      	orrs	r2, r1
 800fb52:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 800fb54:	4b0e      	ldr	r3, [pc, #56]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb56:	2200      	movs	r2, #0
 800fb58:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  CLEAR_REG(RCC->CICR);
 800fb5a:	4b0d      	ldr	r3, [pc, #52]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	621a      	str	r2, [r3, #32]

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800fb60:	4a0b      	ldr	r2, [pc, #44]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb62:	2394      	movs	r3, #148	@ 0x94
 800fb64:	58d3      	ldr	r3, [r2, r3]
 800fb66:	490a      	ldr	r1, [pc, #40]	@ (800fb90 <HAL_RCC_DeInit+0x120>)
 800fb68:	2280      	movs	r2, #128	@ 0x80
 800fb6a:	0412      	lsls	r2, r2, #16
 800fb6c:	4313      	orrs	r3, r2
 800fb6e:	2294      	movs	r2, #148	@ 0x94
 800fb70:	508b      	str	r3, [r1, r2]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 800fb72:	4b08      	ldr	r3, [pc, #32]	@ (800fb94 <HAL_RCC_DeInit+0x124>)
 800fb74:	4a08      	ldr	r2, [pc, #32]	@ (800fb98 <HAL_RCC_DeInit+0x128>)
 800fb76:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fb78:	2003      	movs	r0, #3
 800fb7a:	f7f9 fbfb 	bl	8009374 <HAL_InitTick>
 800fb7e:	1e03      	subs	r3, r0, #0
 800fb80:	d001      	beq.n	800fb86 <HAL_RCC_DeInit+0x116>
  {
    return HAL_ERROR;
 800fb82:	2301      	movs	r3, #1
 800fb84:	e000      	b.n	800fb88 <HAL_RCC_DeInit+0x118>
  }
  else
  {
    return HAL_OK;
 800fb86:	2300      	movs	r3, #0
  }
}
 800fb88:	0018      	movs	r0, r3
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	b002      	add	sp, #8
 800fb8e:	bd80      	pop	{r7, pc}
 800fb90:	40021000 	.word	0x40021000
 800fb94:	20000000 	.word	0x20000000
 800fb98:	003d0900 	.word	0x003d0900
 800fb9c:	20000010 	.word	0x20000010
 800fba0:	00001388 	.word	0x00001388
 800fba4:	fef6f4ff 	.word	0xfef6f4ff
 800fba8:	fffbffff 	.word	0xfffbffff

0800fbac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800fbac:	b5b0      	push	{r4, r5, r7, lr}
 800fbae:	b088      	sub	sp, #32
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800fbb4:	4bc9      	ldr	r3, [pc, #804]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fbb6:	689b      	ldr	r3, [r3, #8]
 800fbb8:	2238      	movs	r2, #56	@ 0x38
 800fbba:	4013      	ands	r3, r2
 800fbbc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800fbbe:	4bc7      	ldr	r3, [pc, #796]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	2203      	movs	r2, #3
 800fbc4:	4013      	ands	r3, r2
 800fbc6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	2210      	movs	r2, #16
 800fbce:	4013      	ands	r3, r2
 800fbd0:	d100      	bne.n	800fbd4 <HAL_RCC_OscConfig+0x28>
 800fbd2:	e0ef      	b.n	800fdb4 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800fbd4:	69bb      	ldr	r3, [r7, #24]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d007      	beq.n	800fbea <HAL_RCC_OscConfig+0x3e>
 800fbda:	69bb      	ldr	r3, [r7, #24]
 800fbdc:	2b18      	cmp	r3, #24
 800fbde:	d000      	beq.n	800fbe2 <HAL_RCC_OscConfig+0x36>
 800fbe0:	e093      	b.n	800fd0a <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	2b01      	cmp	r3, #1
 800fbe6:	d000      	beq.n	800fbea <HAL_RCC_OscConfig+0x3e>
 800fbe8:	e08f      	b.n	800fd0a <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800fbea:	4bbc      	ldr	r3, [pc, #752]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	2202      	movs	r2, #2
 800fbf0:	4013      	ands	r3, r2
 800fbf2:	d006      	beq.n	800fc02 <HAL_RCC_OscConfig+0x56>
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	69db      	ldr	r3, [r3, #28]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d102      	bne.n	800fc02 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	f000 fbf2 	bl	80103e6 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fc06:	4bb5      	ldr	r3, [pc, #724]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	2108      	movs	r1, #8
 800fc0c:	400b      	ands	r3, r1
 800fc0e:	d004      	beq.n	800fc1a <HAL_RCC_OscConfig+0x6e>
 800fc10:	4bb2      	ldr	r3, [pc, #712]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	21f0      	movs	r1, #240	@ 0xf0
 800fc16:	400b      	ands	r3, r1
 800fc18:	e005      	b.n	800fc26 <HAL_RCC_OscConfig+0x7a>
 800fc1a:	49b0      	ldr	r1, [pc, #704]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc1c:	2394      	movs	r3, #148	@ 0x94
 800fc1e:	58cb      	ldr	r3, [r1, r3]
 800fc20:	091b      	lsrs	r3, r3, #4
 800fc22:	21f0      	movs	r1, #240	@ 0xf0
 800fc24:	400b      	ands	r3, r1
 800fc26:	4293      	cmp	r3, r2
 800fc28:	d225      	bcs.n	800fc76 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc2e:	0018      	movs	r0, r3
 800fc30:	f000 fd6e 	bl	8010710 <RCC_SetFlashLatencyFromMSIRange>
 800fc34:	1e03      	subs	r3, r0, #0
 800fc36:	d002      	beq.n	800fc3e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 800fc38:	2301      	movs	r3, #1
 800fc3a:	f000 fbd4 	bl	80103e6 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800fc3e:	4ba7      	ldr	r3, [pc, #668]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc40:	681a      	ldr	r2, [r3, #0]
 800fc42:	4ba6      	ldr	r3, [pc, #664]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc44:	2108      	movs	r1, #8
 800fc46:	430a      	orrs	r2, r1
 800fc48:	601a      	str	r2, [r3, #0]
 800fc4a:	4ba4      	ldr	r3, [pc, #656]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	22f0      	movs	r2, #240	@ 0xf0
 800fc50:	4393      	bics	r3, r2
 800fc52:	0019      	movs	r1, r3
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fc58:	4ba0      	ldr	r3, [pc, #640]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc5a:	430a      	orrs	r2, r1
 800fc5c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800fc5e:	4b9f      	ldr	r3, [pc, #636]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc60:	685b      	ldr	r3, [r3, #4]
 800fc62:	4a9f      	ldr	r2, [pc, #636]	@ (800fee0 <HAL_RCC_OscConfig+0x334>)
 800fc64:	4013      	ands	r3, r2
 800fc66:	0019      	movs	r1, r3
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	6a1b      	ldr	r3, [r3, #32]
 800fc6c:	021a      	lsls	r2, r3, #8
 800fc6e:	4b9b      	ldr	r3, [pc, #620]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc70:	430a      	orrs	r2, r1
 800fc72:	605a      	str	r2, [r3, #4]
 800fc74:	e027      	b.n	800fcc6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800fc76:	4b99      	ldr	r3, [pc, #612]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	4b98      	ldr	r3, [pc, #608]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc7c:	2108      	movs	r1, #8
 800fc7e:	430a      	orrs	r2, r1
 800fc80:	601a      	str	r2, [r3, #0]
 800fc82:	4b96      	ldr	r3, [pc, #600]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	22f0      	movs	r2, #240	@ 0xf0
 800fc88:	4393      	bics	r3, r2
 800fc8a:	0019      	movs	r1, r3
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fc90:	4b92      	ldr	r3, [pc, #584]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc92:	430a      	orrs	r2, r1
 800fc94:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800fc96:	4b91      	ldr	r3, [pc, #580]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fc98:	685b      	ldr	r3, [r3, #4]
 800fc9a:	4a91      	ldr	r2, [pc, #580]	@ (800fee0 <HAL_RCC_OscConfig+0x334>)
 800fc9c:	4013      	ands	r3, r2
 800fc9e:	0019      	movs	r1, r3
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	6a1b      	ldr	r3, [r3, #32]
 800fca4:	021a      	lsls	r2, r3, #8
 800fca6:	4b8d      	ldr	r3, [pc, #564]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fca8:	430a      	orrs	r2, r1
 800fcaa:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800fcac:	69bb      	ldr	r3, [r7, #24]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d109      	bne.n	800fcc6 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcb6:	0018      	movs	r0, r3
 800fcb8:	f000 fd2a 	bl	8010710 <RCC_SetFlashLatencyFromMSIRange>
 800fcbc:	1e03      	subs	r3, r0, #0
 800fcbe:	d002      	beq.n	800fcc6 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 800fcc0:	2301      	movs	r3, #1
 800fcc2:	f000 fb90 	bl	80103e6 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800fcc6:	f000 fc87 	bl	80105d8 <HAL_RCC_GetSysClockFreq>
 800fcca:	0001      	movs	r1, r0
 800fccc:	4b83      	ldr	r3, [pc, #524]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fcce:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800fcd0:	0a1b      	lsrs	r3, r3, #8
 800fcd2:	220f      	movs	r2, #15
 800fcd4:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800fcd6:	4a83      	ldr	r2, [pc, #524]	@ (800fee4 <HAL_RCC_OscConfig+0x338>)
 800fcd8:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800fcda:	001a      	movs	r2, r3
 800fcdc:	231f      	movs	r3, #31
 800fcde:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800fce0:	000a      	movs	r2, r1
 800fce2:	40da      	lsrs	r2, r3
 800fce4:	4b80      	ldr	r3, [pc, #512]	@ (800fee8 <HAL_RCC_OscConfig+0x33c>)
 800fce6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800fce8:	4b80      	ldr	r3, [pc, #512]	@ (800feec <HAL_RCC_OscConfig+0x340>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	250f      	movs	r5, #15
 800fcee:	197c      	adds	r4, r7, r5
 800fcf0:	0018      	movs	r0, r3
 800fcf2:	f7f9 fb3f 	bl	8009374 <HAL_InitTick>
 800fcf6:	0003      	movs	r3, r0
 800fcf8:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 800fcfa:	197b      	adds	r3, r7, r5
 800fcfc:	781b      	ldrb	r3, [r3, #0]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d057      	beq.n	800fdb2 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 800fd02:	197b      	adds	r3, r7, r5
 800fd04:	781b      	ldrb	r3, [r3, #0]
 800fd06:	f000 fb6e 	bl	80103e6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	69db      	ldr	r3, [r3, #28]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d035      	beq.n	800fd7e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800fd12:	4b72      	ldr	r3, [pc, #456]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	4b71      	ldr	r3, [pc, #452]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd18:	2101      	movs	r1, #1
 800fd1a:	430a      	orrs	r2, r1
 800fd1c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800fd1e:	f7f9 fb85 	bl	800942c <HAL_GetTick>
 800fd22:	0003      	movs	r3, r0
 800fd24:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800fd26:	e009      	b.n	800fd3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 800fd28:	f7f9 fb80 	bl	800942c <HAL_GetTick>
 800fd2c:	0002      	movs	r2, r0
 800fd2e:	693b      	ldr	r3, [r7, #16]
 800fd30:	1ad3      	subs	r3, r2, r3
 800fd32:	2b02      	cmp	r3, #2
 800fd34:	d902      	bls.n	800fd3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800fd36:	2303      	movs	r3, #3
 800fd38:	f000 fb55 	bl	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800fd3c:	4b67      	ldr	r3, [pc, #412]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	2202      	movs	r2, #2
 800fd42:	4013      	ands	r3, r2
 800fd44:	d0f0      	beq.n	800fd28 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800fd46:	4b65      	ldr	r3, [pc, #404]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd48:	681a      	ldr	r2, [r3, #0]
 800fd4a:	4b64      	ldr	r3, [pc, #400]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd4c:	2108      	movs	r1, #8
 800fd4e:	430a      	orrs	r2, r1
 800fd50:	601a      	str	r2, [r3, #0]
 800fd52:	4b62      	ldr	r3, [pc, #392]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	22f0      	movs	r2, #240	@ 0xf0
 800fd58:	4393      	bics	r3, r2
 800fd5a:	0019      	movs	r1, r3
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fd60:	4b5e      	ldr	r3, [pc, #376]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd62:	430a      	orrs	r2, r1
 800fd64:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800fd66:	4b5d      	ldr	r3, [pc, #372]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd68:	685b      	ldr	r3, [r3, #4]
 800fd6a:	4a5d      	ldr	r2, [pc, #372]	@ (800fee0 <HAL_RCC_OscConfig+0x334>)
 800fd6c:	4013      	ands	r3, r2
 800fd6e:	0019      	movs	r1, r3
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6a1b      	ldr	r3, [r3, #32]
 800fd74:	021a      	lsls	r2, r3, #8
 800fd76:	4b59      	ldr	r3, [pc, #356]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd78:	430a      	orrs	r2, r1
 800fd7a:	605a      	str	r2, [r3, #4]
 800fd7c:	e01a      	b.n	800fdb4 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800fd7e:	4b57      	ldr	r3, [pc, #348]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd80:	681a      	ldr	r2, [r3, #0]
 800fd82:	4b56      	ldr	r3, [pc, #344]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fd84:	2101      	movs	r1, #1
 800fd86:	438a      	bics	r2, r1
 800fd88:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800fd8a:	f7f9 fb4f 	bl	800942c <HAL_GetTick>
 800fd8e:	0003      	movs	r3, r0
 800fd90:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800fd92:	e008      	b.n	800fda6 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 800fd94:	f7f9 fb4a 	bl	800942c <HAL_GetTick>
 800fd98:	0002      	movs	r2, r0
 800fd9a:	693b      	ldr	r3, [r7, #16]
 800fd9c:	1ad3      	subs	r3, r2, r3
 800fd9e:	2b02      	cmp	r3, #2
 800fda0:	d901      	bls.n	800fda6 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 800fda2:	2303      	movs	r3, #3
 800fda4:	e31f      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800fda6:	4b4d      	ldr	r3, [pc, #308]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	2202      	movs	r2, #2
 800fdac:	4013      	ands	r3, r2
 800fdae:	d1f1      	bne.n	800fd94 <HAL_RCC_OscConfig+0x1e8>
 800fdb0:	e000      	b.n	800fdb4 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800fdb2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	2201      	movs	r2, #1
 800fdba:	4013      	ands	r3, r2
 800fdbc:	d100      	bne.n	800fdc0 <HAL_RCC_OscConfig+0x214>
 800fdbe:	e065      	b.n	800fe8c <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800fdc0:	69bb      	ldr	r3, [r7, #24]
 800fdc2:	2b10      	cmp	r3, #16
 800fdc4:	d005      	beq.n	800fdd2 <HAL_RCC_OscConfig+0x226>
 800fdc6:	69bb      	ldr	r3, [r7, #24]
 800fdc8:	2b18      	cmp	r3, #24
 800fdca:	d10e      	bne.n	800fdea <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800fdcc:	697b      	ldr	r3, [r7, #20]
 800fdce:	2b03      	cmp	r3, #3
 800fdd0:	d10b      	bne.n	800fdea <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fdd2:	4b42      	ldr	r3, [pc, #264]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fdd4:	681a      	ldr	r2, [r3, #0]
 800fdd6:	2380      	movs	r3, #128	@ 0x80
 800fdd8:	029b      	lsls	r3, r3, #10
 800fdda:	4013      	ands	r3, r2
 800fddc:	d055      	beq.n	800fe8a <HAL_RCC_OscConfig+0x2de>
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	685b      	ldr	r3, [r3, #4]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d151      	bne.n	800fe8a <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 800fde6:	2301      	movs	r3, #1
 800fde8:	e2fd      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	685a      	ldr	r2, [r3, #4]
 800fdee:	2380      	movs	r3, #128	@ 0x80
 800fdf0:	025b      	lsls	r3, r3, #9
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	d107      	bne.n	800fe06 <HAL_RCC_OscConfig+0x25a>
 800fdf6:	4b39      	ldr	r3, [pc, #228]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fdf8:	681a      	ldr	r2, [r3, #0]
 800fdfa:	4b38      	ldr	r3, [pc, #224]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fdfc:	2180      	movs	r1, #128	@ 0x80
 800fdfe:	0249      	lsls	r1, r1, #9
 800fe00:	430a      	orrs	r2, r1
 800fe02:	601a      	str	r2, [r3, #0]
 800fe04:	e013      	b.n	800fe2e <HAL_RCC_OscConfig+0x282>
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	685a      	ldr	r2, [r3, #4]
 800fe0a:	23a0      	movs	r3, #160	@ 0xa0
 800fe0c:	02db      	lsls	r3, r3, #11
 800fe0e:	429a      	cmp	r2, r3
 800fe10:	d107      	bne.n	800fe22 <HAL_RCC_OscConfig+0x276>
 800fe12:	4b32      	ldr	r3, [pc, #200]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe14:	681a      	ldr	r2, [r3, #0]
 800fe16:	4b31      	ldr	r3, [pc, #196]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe18:	21a0      	movs	r1, #160	@ 0xa0
 800fe1a:	02c9      	lsls	r1, r1, #11
 800fe1c:	430a      	orrs	r2, r1
 800fe1e:	601a      	str	r2, [r3, #0]
 800fe20:	e005      	b.n	800fe2e <HAL_RCC_OscConfig+0x282>
 800fe22:	4b2e      	ldr	r3, [pc, #184]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe24:	681a      	ldr	r2, [r3, #0]
 800fe26:	4b2d      	ldr	r3, [pc, #180]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe28:	4931      	ldr	r1, [pc, #196]	@ (800fef0 <HAL_RCC_OscConfig+0x344>)
 800fe2a:	400a      	ands	r2, r1
 800fe2c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	685b      	ldr	r3, [r3, #4]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d014      	beq.n	800fe60 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fe36:	f7f9 faf9 	bl	800942c <HAL_GetTick>
 800fe3a:	0003      	movs	r3, r0
 800fe3c:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800fe3e:	e008      	b.n	800fe52 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800fe40:	f7f9 faf4 	bl	800942c <HAL_GetTick>
 800fe44:	0002      	movs	r2, r0
 800fe46:	693b      	ldr	r3, [r7, #16]
 800fe48:	1ad3      	subs	r3, r2, r3
 800fe4a:	2b64      	cmp	r3, #100	@ 0x64
 800fe4c:	d901      	bls.n	800fe52 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800fe4e:	2303      	movs	r3, #3
 800fe50:	e2c9      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800fe52:	4b22      	ldr	r3, [pc, #136]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe54:	681a      	ldr	r2, [r3, #0]
 800fe56:	2380      	movs	r3, #128	@ 0x80
 800fe58:	029b      	lsls	r3, r3, #10
 800fe5a:	4013      	ands	r3, r2
 800fe5c:	d0f0      	beq.n	800fe40 <HAL_RCC_OscConfig+0x294>
 800fe5e:	e015      	b.n	800fe8c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fe60:	f7f9 fae4 	bl	800942c <HAL_GetTick>
 800fe64:	0003      	movs	r3, r0
 800fe66:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800fe68:	e008      	b.n	800fe7c <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800fe6a:	f7f9 fadf 	bl	800942c <HAL_GetTick>
 800fe6e:	0002      	movs	r2, r0
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	1ad3      	subs	r3, r2, r3
 800fe74:	2b64      	cmp	r3, #100	@ 0x64
 800fe76:	d901      	bls.n	800fe7c <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 800fe78:	2303      	movs	r3, #3
 800fe7a:	e2b4      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800fe7c:	4b17      	ldr	r3, [pc, #92]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fe7e:	681a      	ldr	r2, [r3, #0]
 800fe80:	2380      	movs	r3, #128	@ 0x80
 800fe82:	029b      	lsls	r3, r3, #10
 800fe84:	4013      	ands	r3, r2
 800fe86:	d1f0      	bne.n	800fe6a <HAL_RCC_OscConfig+0x2be>
 800fe88:	e000      	b.n	800fe8c <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fe8a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	2202      	movs	r2, #2
 800fe92:	4013      	ands	r3, r2
 800fe94:	d100      	bne.n	800fe98 <HAL_RCC_OscConfig+0x2ec>
 800fe96:	e074      	b.n	800ff82 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800fe98:	69bb      	ldr	r3, [r7, #24]
 800fe9a:	2b08      	cmp	r3, #8
 800fe9c:	d005      	beq.n	800feaa <HAL_RCC_OscConfig+0x2fe>
 800fe9e:	69bb      	ldr	r3, [r7, #24]
 800fea0:	2b18      	cmp	r3, #24
 800fea2:	d129      	bne.n	800fef8 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800fea4:	697b      	ldr	r3, [r7, #20]
 800fea6:	2b02      	cmp	r3, #2
 800fea8:	d126      	bne.n	800fef8 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800feaa:	4b0c      	ldr	r3, [pc, #48]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800feac:	681a      	ldr	r2, [r3, #0]
 800feae:	2380      	movs	r3, #128	@ 0x80
 800feb0:	00db      	lsls	r3, r3, #3
 800feb2:	4013      	ands	r3, r2
 800feb4:	d005      	beq.n	800fec2 <HAL_RCC_OscConfig+0x316>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	68db      	ldr	r3, [r3, #12]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d101      	bne.n	800fec2 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 800febe:	2301      	movs	r3, #1
 800fec0:	e291      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800fec2:	4b06      	ldr	r3, [pc, #24]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fec4:	685b      	ldr	r3, [r3, #4]
 800fec6:	4a0b      	ldr	r2, [pc, #44]	@ (800fef4 <HAL_RCC_OscConfig+0x348>)
 800fec8:	4013      	ands	r3, r2
 800feca:	0019      	movs	r1, r3
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	691b      	ldr	r3, [r3, #16]
 800fed0:	061a      	lsls	r2, r3, #24
 800fed2:	4b02      	ldr	r3, [pc, #8]	@ (800fedc <HAL_RCC_OscConfig+0x330>)
 800fed4:	430a      	orrs	r2, r1
 800fed6:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800fed8:	e053      	b.n	800ff82 <HAL_RCC_OscConfig+0x3d6>
 800feda:	46c0      	nop			@ (mov r8, r8)
 800fedc:	40021000 	.word	0x40021000
 800fee0:	ffff00ff 	.word	0xffff00ff
 800fee4:	080215a8 	.word	0x080215a8
 800fee8:	20000000 	.word	0x20000000
 800feec:	20000010 	.word	0x20000010
 800fef0:	fffaffff 	.word	0xfffaffff
 800fef4:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	68db      	ldr	r3, [r3, #12]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d026      	beq.n	800ff4e <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ff00:	4bc7      	ldr	r3, [pc, #796]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff02:	681a      	ldr	r2, [r3, #0]
 800ff04:	4bc6      	ldr	r3, [pc, #792]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff06:	2180      	movs	r1, #128	@ 0x80
 800ff08:	0049      	lsls	r1, r1, #1
 800ff0a:	430a      	orrs	r2, r1
 800ff0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ff0e:	f7f9 fa8d 	bl	800942c <HAL_GetTick>
 800ff12:	0003      	movs	r3, r0
 800ff14:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ff16:	e008      	b.n	800ff2a <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800ff18:	f7f9 fa88 	bl	800942c <HAL_GetTick>
 800ff1c:	0002      	movs	r2, r0
 800ff1e:	693b      	ldr	r3, [r7, #16]
 800ff20:	1ad3      	subs	r3, r2, r3
 800ff22:	2b02      	cmp	r3, #2
 800ff24:	d901      	bls.n	800ff2a <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 800ff26:	2303      	movs	r3, #3
 800ff28:	e25d      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ff2a:	4bbd      	ldr	r3, [pc, #756]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff2c:	681a      	ldr	r2, [r3, #0]
 800ff2e:	2380      	movs	r3, #128	@ 0x80
 800ff30:	00db      	lsls	r3, r3, #3
 800ff32:	4013      	ands	r3, r2
 800ff34:	d0f0      	beq.n	800ff18 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ff36:	4bba      	ldr	r3, [pc, #744]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff38:	685b      	ldr	r3, [r3, #4]
 800ff3a:	4aba      	ldr	r2, [pc, #744]	@ (8010224 <HAL_RCC_OscConfig+0x678>)
 800ff3c:	4013      	ands	r3, r2
 800ff3e:	0019      	movs	r1, r3
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	691b      	ldr	r3, [r3, #16]
 800ff44:	061a      	lsls	r2, r3, #24
 800ff46:	4bb6      	ldr	r3, [pc, #728]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff48:	430a      	orrs	r2, r1
 800ff4a:	605a      	str	r2, [r3, #4]
 800ff4c:	e019      	b.n	800ff82 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ff4e:	4bb4      	ldr	r3, [pc, #720]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff50:	681a      	ldr	r2, [r3, #0]
 800ff52:	4bb3      	ldr	r3, [pc, #716]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff54:	49b4      	ldr	r1, [pc, #720]	@ (8010228 <HAL_RCC_OscConfig+0x67c>)
 800ff56:	400a      	ands	r2, r1
 800ff58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ff5a:	f7f9 fa67 	bl	800942c <HAL_GetTick>
 800ff5e:	0003      	movs	r3, r0
 800ff60:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ff62:	e008      	b.n	800ff76 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800ff64:	f7f9 fa62 	bl	800942c <HAL_GetTick>
 800ff68:	0002      	movs	r2, r0
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	1ad3      	subs	r3, r2, r3
 800ff6e:	2b02      	cmp	r3, #2
 800ff70:	d901      	bls.n	800ff76 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 800ff72:	2303      	movs	r3, #3
 800ff74:	e237      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ff76:	4baa      	ldr	r3, [pc, #680]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff78:	681a      	ldr	r2, [r3, #0]
 800ff7a:	2380      	movs	r3, #128	@ 0x80
 800ff7c:	00db      	lsls	r3, r3, #3
 800ff7e:	4013      	ands	r3, r2
 800ff80:	d1f0      	bne.n	800ff64 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	2208      	movs	r2, #8
 800ff88:	4013      	ands	r3, r2
 800ff8a:	d051      	beq.n	8010030 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	695b      	ldr	r3, [r3, #20]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d031      	beq.n	800fff8 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	699b      	ldr	r3, [r3, #24]
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	d108      	bne.n	800ffae <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 800ff9c:	4aa0      	ldr	r2, [pc, #640]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ff9e:	2394      	movs	r3, #148	@ 0x94
 800ffa0:	58d3      	ldr	r3, [r2, r3]
 800ffa2:	499f      	ldr	r1, [pc, #636]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffa4:	2204      	movs	r2, #4
 800ffa6:	4393      	bics	r3, r2
 800ffa8:	2294      	movs	r2, #148	@ 0x94
 800ffaa:	508b      	str	r3, [r1, r2]
 800ffac:	e007      	b.n	800ffbe <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 800ffae:	4a9c      	ldr	r2, [pc, #624]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffb0:	2394      	movs	r3, #148	@ 0x94
 800ffb2:	58d3      	ldr	r3, [r2, r3]
 800ffb4:	499a      	ldr	r1, [pc, #616]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffb6:	2204      	movs	r2, #4
 800ffb8:	4313      	orrs	r3, r2
 800ffba:	2294      	movs	r2, #148	@ 0x94
 800ffbc:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ffbe:	4a98      	ldr	r2, [pc, #608]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffc0:	2394      	movs	r3, #148	@ 0x94
 800ffc2:	58d3      	ldr	r3, [r2, r3]
 800ffc4:	4996      	ldr	r1, [pc, #600]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffc6:	2201      	movs	r2, #1
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	2294      	movs	r2, #148	@ 0x94
 800ffcc:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ffce:	f7f9 fa2d 	bl	800942c <HAL_GetTick>
 800ffd2:	0003      	movs	r3, r0
 800ffd4:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ffd6:	e008      	b.n	800ffea <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ffd8:	f7f9 fa28 	bl	800942c <HAL_GetTick>
 800ffdc:	0002      	movs	r2, r0
 800ffde:	693b      	ldr	r3, [r7, #16]
 800ffe0:	1ad3      	subs	r3, r2, r3
 800ffe2:	2b11      	cmp	r3, #17
 800ffe4:	d901      	bls.n	800ffea <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 800ffe6:	2303      	movs	r3, #3
 800ffe8:	e1fd      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ffea:	4a8d      	ldr	r2, [pc, #564]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800ffec:	2394      	movs	r3, #148	@ 0x94
 800ffee:	58d3      	ldr	r3, [r2, r3]
 800fff0:	2202      	movs	r2, #2
 800fff2:	4013      	ands	r3, r2
 800fff4:	d0f0      	beq.n	800ffd8 <HAL_RCC_OscConfig+0x42c>
 800fff6:	e01b      	b.n	8010030 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800fff8:	4a89      	ldr	r2, [pc, #548]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 800fffa:	2394      	movs	r3, #148	@ 0x94
 800fffc:	58d3      	ldr	r3, [r2, r3]
 800fffe:	4988      	ldr	r1, [pc, #544]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010000:	2201      	movs	r2, #1
 8010002:	4393      	bics	r3, r2
 8010004:	2294      	movs	r2, #148	@ 0x94
 8010006:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010008:	f7f9 fa10 	bl	800942c <HAL_GetTick>
 801000c:	0003      	movs	r3, r0
 801000e:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010010:	e008      	b.n	8010024 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010012:	f7f9 fa0b 	bl	800942c <HAL_GetTick>
 8010016:	0002      	movs	r2, r0
 8010018:	693b      	ldr	r3, [r7, #16]
 801001a:	1ad3      	subs	r3, r2, r3
 801001c:	2b11      	cmp	r3, #17
 801001e:	d901      	bls.n	8010024 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8010020:	2303      	movs	r3, #3
 8010022:	e1e0      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010024:	4a7e      	ldr	r2, [pc, #504]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010026:	2394      	movs	r3, #148	@ 0x94
 8010028:	58d3      	ldr	r3, [r2, r3]
 801002a:	2202      	movs	r2, #2
 801002c:	4013      	ands	r3, r2
 801002e:	d1f0      	bne.n	8010012 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	2204      	movs	r2, #4
 8010036:	4013      	ands	r3, r2
 8010038:	d100      	bne.n	801003c <HAL_RCC_OscConfig+0x490>
 801003a:	e10d      	b.n	8010258 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 801003c:	201f      	movs	r0, #31
 801003e:	183b      	adds	r3, r7, r0
 8010040:	2200      	movs	r2, #0
 8010042:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8010044:	4b76      	ldr	r3, [pc, #472]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010046:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010048:	2380      	movs	r3, #128	@ 0x80
 801004a:	055b      	lsls	r3, r3, #21
 801004c:	4013      	ands	r3, r2
 801004e:	d110      	bne.n	8010072 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010050:	4b73      	ldr	r3, [pc, #460]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010052:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010054:	4b72      	ldr	r3, [pc, #456]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010056:	2180      	movs	r1, #128	@ 0x80
 8010058:	0549      	lsls	r1, r1, #21
 801005a:	430a      	orrs	r2, r1
 801005c:	659a      	str	r2, [r3, #88]	@ 0x58
 801005e:	4b70      	ldr	r3, [pc, #448]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010060:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010062:	2380      	movs	r3, #128	@ 0x80
 8010064:	055b      	lsls	r3, r3, #21
 8010066:	4013      	ands	r3, r2
 8010068:	60bb      	str	r3, [r7, #8]
 801006a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801006c:	183b      	adds	r3, r7, r0
 801006e:	2201      	movs	r2, #1
 8010070:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010072:	4b6e      	ldr	r3, [pc, #440]	@ (801022c <HAL_RCC_OscConfig+0x680>)
 8010074:	681a      	ldr	r2, [r3, #0]
 8010076:	2380      	movs	r3, #128	@ 0x80
 8010078:	005b      	lsls	r3, r3, #1
 801007a:	4013      	ands	r3, r2
 801007c:	d11a      	bne.n	80100b4 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801007e:	4b6b      	ldr	r3, [pc, #428]	@ (801022c <HAL_RCC_OscConfig+0x680>)
 8010080:	681a      	ldr	r2, [r3, #0]
 8010082:	4b6a      	ldr	r3, [pc, #424]	@ (801022c <HAL_RCC_OscConfig+0x680>)
 8010084:	2180      	movs	r1, #128	@ 0x80
 8010086:	0049      	lsls	r1, r1, #1
 8010088:	430a      	orrs	r2, r1
 801008a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801008c:	f7f9 f9ce 	bl	800942c <HAL_GetTick>
 8010090:	0003      	movs	r3, r0
 8010092:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010094:	e008      	b.n	80100a8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010096:	f7f9 f9c9 	bl	800942c <HAL_GetTick>
 801009a:	0002      	movs	r2, r0
 801009c:	693b      	ldr	r3, [r7, #16]
 801009e:	1ad3      	subs	r3, r2, r3
 80100a0:	2b02      	cmp	r3, #2
 80100a2:	d901      	bls.n	80100a8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80100a4:	2303      	movs	r3, #3
 80100a6:	e19e      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80100a8:	4b60      	ldr	r3, [pc, #384]	@ (801022c <HAL_RCC_OscConfig+0x680>)
 80100aa:	681a      	ldr	r2, [r3, #0]
 80100ac:	2380      	movs	r3, #128	@ 0x80
 80100ae:	005b      	lsls	r3, r3, #1
 80100b0:	4013      	ands	r3, r2
 80100b2:	d0f0      	beq.n	8010096 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	689b      	ldr	r3, [r3, #8]
 80100b8:	2201      	movs	r2, #1
 80100ba:	4013      	ands	r3, r2
 80100bc:	d01e      	beq.n	80100fc <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	689b      	ldr	r3, [r3, #8]
 80100c2:	2204      	movs	r2, #4
 80100c4:	4013      	ands	r3, r2
 80100c6:	d010      	beq.n	80100ea <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80100c8:	4a55      	ldr	r2, [pc, #340]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100ca:	2390      	movs	r3, #144	@ 0x90
 80100cc:	58d3      	ldr	r3, [r2, r3]
 80100ce:	4954      	ldr	r1, [pc, #336]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100d0:	2204      	movs	r2, #4
 80100d2:	4313      	orrs	r3, r2
 80100d4:	2290      	movs	r2, #144	@ 0x90
 80100d6:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80100d8:	4a51      	ldr	r2, [pc, #324]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100da:	2390      	movs	r3, #144	@ 0x90
 80100dc:	58d3      	ldr	r3, [r2, r3]
 80100de:	4950      	ldr	r1, [pc, #320]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100e0:	2201      	movs	r2, #1
 80100e2:	4313      	orrs	r3, r2
 80100e4:	2290      	movs	r2, #144	@ 0x90
 80100e6:	508b      	str	r3, [r1, r2]
 80100e8:	e018      	b.n	801011c <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80100ea:	4a4d      	ldr	r2, [pc, #308]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100ec:	2390      	movs	r3, #144	@ 0x90
 80100ee:	58d3      	ldr	r3, [r2, r3]
 80100f0:	494b      	ldr	r1, [pc, #300]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100f2:	2201      	movs	r2, #1
 80100f4:	4313      	orrs	r3, r2
 80100f6:	2290      	movs	r2, #144	@ 0x90
 80100f8:	508b      	str	r3, [r1, r2]
 80100fa:	e00f      	b.n	801011c <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80100fc:	4a48      	ldr	r2, [pc, #288]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80100fe:	2390      	movs	r3, #144	@ 0x90
 8010100:	58d3      	ldr	r3, [r2, r3]
 8010102:	4947      	ldr	r1, [pc, #284]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010104:	2201      	movs	r2, #1
 8010106:	4393      	bics	r3, r2
 8010108:	2290      	movs	r2, #144	@ 0x90
 801010a:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801010c:	4a44      	ldr	r2, [pc, #272]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 801010e:	2390      	movs	r3, #144	@ 0x90
 8010110:	58d3      	ldr	r3, [r2, r3]
 8010112:	4943      	ldr	r1, [pc, #268]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010114:	2204      	movs	r2, #4
 8010116:	4393      	bics	r3, r2
 8010118:	2290      	movs	r2, #144	@ 0x90
 801011a:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	689b      	ldr	r3, [r3, #8]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d04f      	beq.n	80101c4 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010124:	f7f9 f982 	bl	800942c <HAL_GetTick>
 8010128:	0003      	movs	r3, r0
 801012a:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801012c:	e009      	b.n	8010142 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801012e:	f7f9 f97d 	bl	800942c <HAL_GetTick>
 8010132:	0002      	movs	r2, r0
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	1ad3      	subs	r3, r2, r3
 8010138:	4a3d      	ldr	r2, [pc, #244]	@ (8010230 <HAL_RCC_OscConfig+0x684>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d901      	bls.n	8010142 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 801013e:	2303      	movs	r3, #3
 8010140:	e151      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010142:	4a37      	ldr	r2, [pc, #220]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010144:	2390      	movs	r3, #144	@ 0x90
 8010146:	58d3      	ldr	r3, [r2, r3]
 8010148:	2202      	movs	r2, #2
 801014a:	4013      	ands	r3, r2
 801014c:	d0ef      	beq.n	801012e <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	689b      	ldr	r3, [r3, #8]
 8010152:	2280      	movs	r2, #128	@ 0x80
 8010154:	4013      	ands	r3, r2
 8010156:	d01a      	beq.n	801018e <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8010158:	4a31      	ldr	r2, [pc, #196]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 801015a:	2390      	movs	r3, #144	@ 0x90
 801015c:	58d3      	ldr	r3, [r2, r3]
 801015e:	4930      	ldr	r1, [pc, #192]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010160:	2280      	movs	r2, #128	@ 0x80
 8010162:	4313      	orrs	r3, r2
 8010164:	2290      	movs	r2, #144	@ 0x90
 8010166:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8010168:	e009      	b.n	801017e <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801016a:	f7f9 f95f 	bl	800942c <HAL_GetTick>
 801016e:	0002      	movs	r2, r0
 8010170:	693b      	ldr	r3, [r7, #16]
 8010172:	1ad3      	subs	r3, r2, r3
 8010174:	4a2e      	ldr	r2, [pc, #184]	@ (8010230 <HAL_RCC_OscConfig+0x684>)
 8010176:	4293      	cmp	r3, r2
 8010178:	d901      	bls.n	801017e <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 801017a:	2303      	movs	r3, #3
 801017c:	e133      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801017e:	4a28      	ldr	r2, [pc, #160]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010180:	2390      	movs	r3, #144	@ 0x90
 8010182:	58d2      	ldr	r2, [r2, r3]
 8010184:	2380      	movs	r3, #128	@ 0x80
 8010186:	011b      	lsls	r3, r3, #4
 8010188:	4013      	ands	r3, r2
 801018a:	d0ee      	beq.n	801016a <HAL_RCC_OscConfig+0x5be>
 801018c:	e059      	b.n	8010242 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801018e:	4a24      	ldr	r2, [pc, #144]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010190:	2390      	movs	r3, #144	@ 0x90
 8010192:	58d3      	ldr	r3, [r2, r3]
 8010194:	4922      	ldr	r1, [pc, #136]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010196:	2280      	movs	r2, #128	@ 0x80
 8010198:	4393      	bics	r3, r2
 801019a:	2290      	movs	r2, #144	@ 0x90
 801019c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801019e:	e009      	b.n	80101b4 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80101a0:	f7f9 f944 	bl	800942c <HAL_GetTick>
 80101a4:	0002      	movs	r2, r0
 80101a6:	693b      	ldr	r3, [r7, #16]
 80101a8:	1ad3      	subs	r3, r2, r3
 80101aa:	4a21      	ldr	r2, [pc, #132]	@ (8010230 <HAL_RCC_OscConfig+0x684>)
 80101ac:	4293      	cmp	r3, r2
 80101ae:	d901      	bls.n	80101b4 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 80101b0:	2303      	movs	r3, #3
 80101b2:	e118      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80101b4:	4a1a      	ldr	r2, [pc, #104]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80101b6:	2390      	movs	r3, #144	@ 0x90
 80101b8:	58d2      	ldr	r2, [r2, r3]
 80101ba:	2380      	movs	r3, #128	@ 0x80
 80101bc:	011b      	lsls	r3, r3, #4
 80101be:	4013      	ands	r3, r2
 80101c0:	d1ee      	bne.n	80101a0 <HAL_RCC_OscConfig+0x5f4>
 80101c2:	e03e      	b.n	8010242 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80101c4:	f7f9 f932 	bl	800942c <HAL_GetTick>
 80101c8:	0003      	movs	r3, r0
 80101ca:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80101cc:	e009      	b.n	80101e2 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80101ce:	f7f9 f92d 	bl	800942c <HAL_GetTick>
 80101d2:	0002      	movs	r2, r0
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	1ad3      	subs	r3, r2, r3
 80101d8:	4a15      	ldr	r2, [pc, #84]	@ (8010230 <HAL_RCC_OscConfig+0x684>)
 80101da:	4293      	cmp	r3, r2
 80101dc:	d901      	bls.n	80101e2 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 80101de:	2303      	movs	r3, #3
 80101e0:	e101      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80101e2:	4a0f      	ldr	r2, [pc, #60]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80101e4:	2390      	movs	r3, #144	@ 0x90
 80101e6:	58d3      	ldr	r3, [r2, r3]
 80101e8:	2202      	movs	r2, #2
 80101ea:	4013      	ands	r3, r2
 80101ec:	d1ef      	bne.n	80101ce <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80101ee:	4a0c      	ldr	r2, [pc, #48]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80101f0:	2390      	movs	r3, #144	@ 0x90
 80101f2:	58d3      	ldr	r3, [r2, r3]
 80101f4:	2280      	movs	r2, #128	@ 0x80
 80101f6:	4013      	ands	r3, r2
 80101f8:	d023      	beq.n	8010242 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80101fa:	4a09      	ldr	r2, [pc, #36]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 80101fc:	2390      	movs	r3, #144	@ 0x90
 80101fe:	58d3      	ldr	r3, [r2, r3]
 8010200:	4907      	ldr	r1, [pc, #28]	@ (8010220 <HAL_RCC_OscConfig+0x674>)
 8010202:	2280      	movs	r2, #128	@ 0x80
 8010204:	4393      	bics	r3, r2
 8010206:	2290      	movs	r2, #144	@ 0x90
 8010208:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801020a:	e013      	b.n	8010234 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801020c:	f7f9 f90e 	bl	800942c <HAL_GetTick>
 8010210:	0002      	movs	r2, r0
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	1ad3      	subs	r3, r2, r3
 8010216:	4a06      	ldr	r2, [pc, #24]	@ (8010230 <HAL_RCC_OscConfig+0x684>)
 8010218:	4293      	cmp	r3, r2
 801021a:	d90b      	bls.n	8010234 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 801021c:	2303      	movs	r3, #3
 801021e:	e0e2      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
 8010220:	40021000 	.word	0x40021000
 8010224:	80ffffff 	.word	0x80ffffff
 8010228:	fffffeff 	.word	0xfffffeff
 801022c:	40007000 	.word	0x40007000
 8010230:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8010234:	4a6e      	ldr	r2, [pc, #440]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010236:	2390      	movs	r3, #144	@ 0x90
 8010238:	58d2      	ldr	r2, [r2, r3]
 801023a:	2380      	movs	r3, #128	@ 0x80
 801023c:	011b      	lsls	r3, r3, #4
 801023e:	4013      	ands	r3, r2
 8010240:	d1e4      	bne.n	801020c <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8010242:	231f      	movs	r3, #31
 8010244:	18fb      	adds	r3, r7, r3
 8010246:	781b      	ldrb	r3, [r3, #0]
 8010248:	2b01      	cmp	r3, #1
 801024a:	d105      	bne.n	8010258 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801024c:	4b68      	ldr	r3, [pc, #416]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 801024e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010250:	4b67      	ldr	r3, [pc, #412]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010252:	4968      	ldr	r1, [pc, #416]	@ (80103f4 <HAL_RCC_OscConfig+0x848>)
 8010254:	400a      	ands	r2, r1
 8010256:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	2220      	movs	r2, #32
 801025e:	4013      	ands	r3, r2
 8010260:	d03c      	beq.n	80102dc <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010266:	2b00      	cmp	r3, #0
 8010268:	d01c      	beq.n	80102a4 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801026a:	4a61      	ldr	r2, [pc, #388]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 801026c:	2398      	movs	r3, #152	@ 0x98
 801026e:	58d3      	ldr	r3, [r2, r3]
 8010270:	495f      	ldr	r1, [pc, #380]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010272:	2201      	movs	r2, #1
 8010274:	4313      	orrs	r3, r2
 8010276:	2298      	movs	r2, #152	@ 0x98
 8010278:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801027a:	f7f9 f8d7 	bl	800942c <HAL_GetTick>
 801027e:	0003      	movs	r3, r0
 8010280:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8010282:	e008      	b.n	8010296 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8010284:	f7f9 f8d2 	bl	800942c <HAL_GetTick>
 8010288:	0002      	movs	r2, r0
 801028a:	693b      	ldr	r3, [r7, #16]
 801028c:	1ad3      	subs	r3, r2, r3
 801028e:	2b02      	cmp	r3, #2
 8010290:	d901      	bls.n	8010296 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8010292:	2303      	movs	r3, #3
 8010294:	e0a7      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8010296:	4a56      	ldr	r2, [pc, #344]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010298:	2398      	movs	r3, #152	@ 0x98
 801029a:	58d3      	ldr	r3, [r2, r3]
 801029c:	2202      	movs	r2, #2
 801029e:	4013      	ands	r3, r2
 80102a0:	d0f0      	beq.n	8010284 <HAL_RCC_OscConfig+0x6d8>
 80102a2:	e01b      	b.n	80102dc <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80102a4:	4a52      	ldr	r2, [pc, #328]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80102a6:	2398      	movs	r3, #152	@ 0x98
 80102a8:	58d3      	ldr	r3, [r2, r3]
 80102aa:	4951      	ldr	r1, [pc, #324]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80102ac:	2201      	movs	r2, #1
 80102ae:	4393      	bics	r3, r2
 80102b0:	2298      	movs	r2, #152	@ 0x98
 80102b2:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80102b4:	f7f9 f8ba 	bl	800942c <HAL_GetTick>
 80102b8:	0003      	movs	r3, r0
 80102ba:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80102bc:	e008      	b.n	80102d0 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80102be:	f7f9 f8b5 	bl	800942c <HAL_GetTick>
 80102c2:	0002      	movs	r2, r0
 80102c4:	693b      	ldr	r3, [r7, #16]
 80102c6:	1ad3      	subs	r3, r2, r3
 80102c8:	2b02      	cmp	r3, #2
 80102ca:	d901      	bls.n	80102d0 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 80102cc:	2303      	movs	r3, #3
 80102ce:	e08a      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 80102d0:	4a47      	ldr	r2, [pc, #284]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80102d2:	2398      	movs	r3, #152	@ 0x98
 80102d4:	58d3      	ldr	r3, [r2, r3]
 80102d6:	2202      	movs	r2, #2
 80102d8:	4013      	ands	r3, r2
 80102da:	d1f0      	bne.n	80102be <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d100      	bne.n	80102e6 <HAL_RCC_OscConfig+0x73a>
 80102e4:	e07e      	b.n	80103e4 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80102e6:	4b42      	ldr	r3, [pc, #264]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80102e8:	689b      	ldr	r3, [r3, #8]
 80102ea:	2238      	movs	r2, #56	@ 0x38
 80102ec:	4013      	ands	r3, r2
 80102ee:	2b18      	cmp	r3, #24
 80102f0:	d100      	bne.n	80102f4 <HAL_RCC_OscConfig+0x748>
 80102f2:	e075      	b.n	80103e0 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102f8:	2b02      	cmp	r3, #2
 80102fa:	d156      	bne.n	80103aa <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80102fc:	4b3c      	ldr	r3, [pc, #240]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80102fe:	681a      	ldr	r2, [r3, #0]
 8010300:	4b3b      	ldr	r3, [pc, #236]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010302:	493d      	ldr	r1, [pc, #244]	@ (80103f8 <HAL_RCC_OscConfig+0x84c>)
 8010304:	400a      	ands	r2, r1
 8010306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010308:	f7f9 f890 	bl	800942c <HAL_GetTick>
 801030c:	0003      	movs	r3, r0
 801030e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010310:	e008      	b.n	8010324 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010312:	f7f9 f88b 	bl	800942c <HAL_GetTick>
 8010316:	0002      	movs	r2, r0
 8010318:	693b      	ldr	r3, [r7, #16]
 801031a:	1ad3      	subs	r3, r2, r3
 801031c:	2b02      	cmp	r3, #2
 801031e:	d901      	bls.n	8010324 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8010320:	2303      	movs	r3, #3
 8010322:	e060      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010324:	4b32      	ldr	r3, [pc, #200]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010326:	681a      	ldr	r2, [r3, #0]
 8010328:	2380      	movs	r3, #128	@ 0x80
 801032a:	049b      	lsls	r3, r3, #18
 801032c:	4013      	ands	r3, r2
 801032e:	d1f0      	bne.n	8010312 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010330:	4b2f      	ldr	r3, [pc, #188]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010332:	68db      	ldr	r3, [r3, #12]
 8010334:	4a31      	ldr	r2, [pc, #196]	@ (80103fc <HAL_RCC_OscConfig+0x850>)
 8010336:	4013      	ands	r3, r2
 8010338:	0019      	movs	r1, r3
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010342:	431a      	orrs	r2, r3
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010348:	021b      	lsls	r3, r3, #8
 801034a:	431a      	orrs	r2, r3
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010350:	431a      	orrs	r2, r3
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010356:	431a      	orrs	r2, r3
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801035c:	431a      	orrs	r2, r3
 801035e:	4b24      	ldr	r3, [pc, #144]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010360:	430a      	orrs	r2, r1
 8010362:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8010364:	4b22      	ldr	r3, [pc, #136]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010366:	68da      	ldr	r2, [r3, #12]
 8010368:	4b21      	ldr	r3, [pc, #132]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 801036a:	2180      	movs	r1, #128	@ 0x80
 801036c:	0549      	lsls	r1, r1, #21
 801036e:	430a      	orrs	r2, r1
 8010370:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010372:	4b1f      	ldr	r3, [pc, #124]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010374:	681a      	ldr	r2, [r3, #0]
 8010376:	4b1e      	ldr	r3, [pc, #120]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 8010378:	2180      	movs	r1, #128	@ 0x80
 801037a:	0449      	lsls	r1, r1, #17
 801037c:	430a      	orrs	r2, r1
 801037e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010380:	f7f9 f854 	bl	800942c <HAL_GetTick>
 8010384:	0003      	movs	r3, r0
 8010386:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010388:	e008      	b.n	801039c <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801038a:	f7f9 f84f 	bl	800942c <HAL_GetTick>
 801038e:	0002      	movs	r2, r0
 8010390:	693b      	ldr	r3, [r7, #16]
 8010392:	1ad3      	subs	r3, r2, r3
 8010394:	2b02      	cmp	r3, #2
 8010396:	d901      	bls.n	801039c <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8010398:	2303      	movs	r3, #3
 801039a:	e024      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801039c:	4b14      	ldr	r3, [pc, #80]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 801039e:	681a      	ldr	r2, [r3, #0]
 80103a0:	2380      	movs	r3, #128	@ 0x80
 80103a2:	049b      	lsls	r3, r3, #18
 80103a4:	4013      	ands	r3, r2
 80103a6:	d0f0      	beq.n	801038a <HAL_RCC_OscConfig+0x7de>
 80103a8:	e01c      	b.n	80103e4 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80103aa:	4b11      	ldr	r3, [pc, #68]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80103ac:	681a      	ldr	r2, [r3, #0]
 80103ae:	4b10      	ldr	r3, [pc, #64]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80103b0:	4911      	ldr	r1, [pc, #68]	@ (80103f8 <HAL_RCC_OscConfig+0x84c>)
 80103b2:	400a      	ands	r2, r1
 80103b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80103b6:	f7f9 f839 	bl	800942c <HAL_GetTick>
 80103ba:	0003      	movs	r3, r0
 80103bc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80103be:	e008      	b.n	80103d2 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80103c0:	f7f9 f834 	bl	800942c <HAL_GetTick>
 80103c4:	0002      	movs	r2, r0
 80103c6:	693b      	ldr	r3, [r7, #16]
 80103c8:	1ad3      	subs	r3, r2, r3
 80103ca:	2b02      	cmp	r3, #2
 80103cc:	d901      	bls.n	80103d2 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 80103ce:	2303      	movs	r3, #3
 80103d0:	e009      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80103d2:	4b07      	ldr	r3, [pc, #28]	@ (80103f0 <HAL_RCC_OscConfig+0x844>)
 80103d4:	681a      	ldr	r2, [r3, #0]
 80103d6:	2380      	movs	r3, #128	@ 0x80
 80103d8:	049b      	lsls	r3, r3, #18
 80103da:	4013      	ands	r3, r2
 80103dc:	d1f0      	bne.n	80103c0 <HAL_RCC_OscConfig+0x814>
 80103de:	e001      	b.n	80103e4 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80103e0:	2301      	movs	r3, #1
 80103e2:	e000      	b.n	80103e6 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 80103e4:	2300      	movs	r3, #0
}
 80103e6:	0018      	movs	r0, r3
 80103e8:	46bd      	mov	sp, r7
 80103ea:	b008      	add	sp, #32
 80103ec:	bdb0      	pop	{r4, r5, r7, pc}
 80103ee:	46c0      	nop			@ (mov r8, r8)
 80103f0:	40021000 	.word	0x40021000
 80103f4:	efffffff 	.word	0xefffffff
 80103f8:	feffffff 	.word	0xfeffffff
 80103fc:	11c1808c 	.word	0x11c1808c

08010400 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8010400:	b5b0      	push	{r4, r5, r7, lr}
 8010402:	b084      	sub	sp, #16
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
 8010408:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 801040a:	4b6c      	ldr	r3, [pc, #432]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	2207      	movs	r2, #7
 8010410:	4013      	ands	r3, r2
 8010412:	683a      	ldr	r2, [r7, #0]
 8010414:	429a      	cmp	r2, r3
 8010416:	d911      	bls.n	801043c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010418:	4b68      	ldr	r3, [pc, #416]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	2207      	movs	r2, #7
 801041e:	4393      	bics	r3, r2
 8010420:	0019      	movs	r1, r3
 8010422:	4b66      	ldr	r3, [pc, #408]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 8010424:	683a      	ldr	r2, [r7, #0]
 8010426:	430a      	orrs	r2, r1
 8010428:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801042a:	4b64      	ldr	r3, [pc, #400]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	2207      	movs	r2, #7
 8010430:	4013      	ands	r3, r2
 8010432:	683a      	ldr	r2, [r7, #0]
 8010434:	429a      	cmp	r2, r3
 8010436:	d001      	beq.n	801043c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010438:	2301      	movs	r3, #1
 801043a:	e0bb      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	2201      	movs	r2, #1
 8010442:	4013      	ands	r3, r2
 8010444:	d100      	bne.n	8010448 <HAL_RCC_ClockConfig+0x48>
 8010446:	e064      	b.n	8010512 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	685b      	ldr	r3, [r3, #4]
 801044c:	2b03      	cmp	r3, #3
 801044e:	d107      	bne.n	8010460 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010450:	4b5b      	ldr	r3, [pc, #364]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 8010452:	681a      	ldr	r2, [r3, #0]
 8010454:	2380      	movs	r3, #128	@ 0x80
 8010456:	049b      	lsls	r3, r3, #18
 8010458:	4013      	ands	r3, r2
 801045a:	d138      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 801045c:	2301      	movs	r3, #1
 801045e:	e0a9      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	685b      	ldr	r3, [r3, #4]
 8010464:	2b02      	cmp	r3, #2
 8010466:	d107      	bne.n	8010478 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010468:	4b55      	ldr	r3, [pc, #340]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 801046a:	681a      	ldr	r2, [r3, #0]
 801046c:	2380      	movs	r3, #128	@ 0x80
 801046e:	029b      	lsls	r3, r3, #10
 8010470:	4013      	ands	r3, r2
 8010472:	d12c      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8010474:	2301      	movs	r3, #1
 8010476:	e09d      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	685b      	ldr	r3, [r3, #4]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d106      	bne.n	801048e <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8010480:	4b4f      	ldr	r3, [pc, #316]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	2202      	movs	r2, #2
 8010486:	4013      	ands	r3, r2
 8010488:	d121      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 801048a:	2301      	movs	r3, #1
 801048c:	e092      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	685b      	ldr	r3, [r3, #4]
 8010492:	2b01      	cmp	r3, #1
 8010494:	d107      	bne.n	80104a6 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010496:	4b4a      	ldr	r3, [pc, #296]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 8010498:	681a      	ldr	r2, [r3, #0]
 801049a:	2380      	movs	r3, #128	@ 0x80
 801049c:	00db      	lsls	r3, r3, #3
 801049e:	4013      	ands	r3, r2
 80104a0:	d115      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80104a2:	2301      	movs	r3, #1
 80104a4:	e086      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	2b04      	cmp	r3, #4
 80104ac:	d107      	bne.n	80104be <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80104ae:	4a44      	ldr	r2, [pc, #272]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 80104b0:	2394      	movs	r3, #148	@ 0x94
 80104b2:	58d3      	ldr	r3, [r2, r3]
 80104b4:	2202      	movs	r2, #2
 80104b6:	4013      	ands	r3, r2
 80104b8:	d109      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80104ba:	2301      	movs	r3, #1
 80104bc:	e07a      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80104be:	4a40      	ldr	r2, [pc, #256]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 80104c0:	2390      	movs	r3, #144	@ 0x90
 80104c2:	58d3      	ldr	r3, [r2, r3]
 80104c4:	2202      	movs	r2, #2
 80104c6:	4013      	ands	r3, r2
 80104c8:	d101      	bne.n	80104ce <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80104ca:	2301      	movs	r3, #1
 80104cc:	e072      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80104ce:	4b3c      	ldr	r3, [pc, #240]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 80104d0:	689b      	ldr	r3, [r3, #8]
 80104d2:	2207      	movs	r2, #7
 80104d4:	4393      	bics	r3, r2
 80104d6:	0019      	movs	r1, r3
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	685a      	ldr	r2, [r3, #4]
 80104dc:	4b38      	ldr	r3, [pc, #224]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 80104de:	430a      	orrs	r2, r1
 80104e0:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80104e2:	f7f8 ffa3 	bl	800942c <HAL_GetTick>
 80104e6:	0003      	movs	r3, r0
 80104e8:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80104ea:	e009      	b.n	8010500 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80104ec:	f7f8 ff9e 	bl	800942c <HAL_GetTick>
 80104f0:	0002      	movs	r2, r0
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	1ad3      	subs	r3, r2, r3
 80104f6:	4a33      	ldr	r2, [pc, #204]	@ (80105c4 <HAL_RCC_ClockConfig+0x1c4>)
 80104f8:	4293      	cmp	r3, r2
 80104fa:	d901      	bls.n	8010500 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 80104fc:	2303      	movs	r3, #3
 80104fe:	e059      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010500:	4b2f      	ldr	r3, [pc, #188]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 8010502:	689b      	ldr	r3, [r3, #8]
 8010504:	2238      	movs	r2, #56	@ 0x38
 8010506:	401a      	ands	r2, r3
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	685b      	ldr	r3, [r3, #4]
 801050c:	00db      	lsls	r3, r3, #3
 801050e:	429a      	cmp	r2, r3
 8010510:	d1ec      	bne.n	80104ec <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	2202      	movs	r2, #2
 8010518:	4013      	ands	r3, r2
 801051a:	d009      	beq.n	8010530 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801051c:	4b28      	ldr	r3, [pc, #160]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 801051e:	689b      	ldr	r3, [r3, #8]
 8010520:	4a29      	ldr	r2, [pc, #164]	@ (80105c8 <HAL_RCC_ClockConfig+0x1c8>)
 8010522:	4013      	ands	r3, r2
 8010524:	0019      	movs	r1, r3
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	689a      	ldr	r2, [r3, #8]
 801052a:	4b25      	ldr	r3, [pc, #148]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 801052c:	430a      	orrs	r2, r1
 801052e:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010530:	4b22      	ldr	r3, [pc, #136]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	2207      	movs	r2, #7
 8010536:	4013      	ands	r3, r2
 8010538:	683a      	ldr	r2, [r7, #0]
 801053a:	429a      	cmp	r2, r3
 801053c:	d211      	bcs.n	8010562 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801053e:	4b1f      	ldr	r3, [pc, #124]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	2207      	movs	r2, #7
 8010544:	4393      	bics	r3, r2
 8010546:	0019      	movs	r1, r3
 8010548:	4b1c      	ldr	r3, [pc, #112]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 801054a:	683a      	ldr	r2, [r7, #0]
 801054c:	430a      	orrs	r2, r1
 801054e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010550:	4b1a      	ldr	r3, [pc, #104]	@ (80105bc <HAL_RCC_ClockConfig+0x1bc>)
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	2207      	movs	r2, #7
 8010556:	4013      	ands	r3, r2
 8010558:	683a      	ldr	r2, [r7, #0]
 801055a:	429a      	cmp	r2, r3
 801055c:	d001      	beq.n	8010562 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 801055e:	2301      	movs	r3, #1
 8010560:	e028      	b.n	80105b4 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2204      	movs	r2, #4
 8010568:	4013      	ands	r3, r2
 801056a:	d009      	beq.n	8010580 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 801056c:	4b14      	ldr	r3, [pc, #80]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 801056e:	689b      	ldr	r3, [r3, #8]
 8010570:	4a16      	ldr	r2, [pc, #88]	@ (80105cc <HAL_RCC_ClockConfig+0x1cc>)
 8010572:	4013      	ands	r3, r2
 8010574:	0019      	movs	r1, r3
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	68da      	ldr	r2, [r3, #12]
 801057a:	4b11      	ldr	r3, [pc, #68]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 801057c:	430a      	orrs	r2, r1
 801057e:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8010580:	f000 f82a 	bl	80105d8 <HAL_RCC_GetSysClockFreq>
 8010584:	0001      	movs	r1, r0
 8010586:	4b0e      	ldr	r3, [pc, #56]	@ (80105c0 <HAL_RCC_ClockConfig+0x1c0>)
 8010588:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801058a:	0a1b      	lsrs	r3, r3, #8
 801058c:	220f      	movs	r2, #15
 801058e:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8010590:	4a0f      	ldr	r2, [pc, #60]	@ (80105d0 <HAL_RCC_ClockConfig+0x1d0>)
 8010592:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8010594:	001a      	movs	r2, r3
 8010596:	231f      	movs	r3, #31
 8010598:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 801059a:	000a      	movs	r2, r1
 801059c:	40da      	lsrs	r2, r3
 801059e:	4b0d      	ldr	r3, [pc, #52]	@ (80105d4 <HAL_RCC_ClockConfig+0x1d4>)
 80105a0:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 80105a2:	250b      	movs	r5, #11
 80105a4:	197c      	adds	r4, r7, r5
 80105a6:	2003      	movs	r0, #3
 80105a8:	f7f8 fee4 	bl	8009374 <HAL_InitTick>
 80105ac:	0003      	movs	r3, r0
 80105ae:	7023      	strb	r3, [r4, #0]

  return halstatus;
 80105b0:	197b      	adds	r3, r7, r5
 80105b2:	781b      	ldrb	r3, [r3, #0]
}
 80105b4:	0018      	movs	r0, r3
 80105b6:	46bd      	mov	sp, r7
 80105b8:	b004      	add	sp, #16
 80105ba:	bdb0      	pop	{r4, r5, r7, pc}
 80105bc:	40022000 	.word	0x40022000
 80105c0:	40021000 	.word	0x40021000
 80105c4:	00001388 	.word	0x00001388
 80105c8:	fffff0ff 	.word	0xfffff0ff
 80105cc:	ffff8fff 	.word	0xffff8fff
 80105d0:	080215a8 	.word	0x080215a8
 80105d4:	20000000 	.word	0x20000000

080105d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b08a      	sub	sp, #40	@ 0x28
 80105dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80105de:	2300      	movs	r3, #0
 80105e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 80105e2:	2300      	movs	r3, #0
 80105e4:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80105e6:	4b46      	ldr	r3, [pc, #280]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 80105e8:	689b      	ldr	r3, [r3, #8]
 80105ea:	2238      	movs	r2, #56	@ 0x38
 80105ec:	4013      	ands	r3, r2
 80105ee:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80105f0:	4b43      	ldr	r3, [pc, #268]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 80105f2:	68db      	ldr	r3, [r3, #12]
 80105f4:	2203      	movs	r2, #3
 80105f6:	4013      	ands	r3, r2
 80105f8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80105fa:	69bb      	ldr	r3, [r7, #24]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d005      	beq.n	801060c <HAL_RCC_GetSysClockFreq+0x34>
 8010600:	69bb      	ldr	r3, [r7, #24]
 8010602:	2b18      	cmp	r3, #24
 8010604:	d125      	bne.n	8010652 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8010606:	697b      	ldr	r3, [r7, #20]
 8010608:	2b01      	cmp	r3, #1
 801060a:	d122      	bne.n	8010652 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 801060c:	4b3c      	ldr	r3, [pc, #240]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	2208      	movs	r2, #8
 8010612:	4013      	ands	r3, r2
 8010614:	d107      	bne.n	8010626 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8010616:	4a3a      	ldr	r2, [pc, #232]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 8010618:	2394      	movs	r3, #148	@ 0x94
 801061a:	58d3      	ldr	r3, [r2, r3]
 801061c:	0a1b      	lsrs	r3, r3, #8
 801061e:	220f      	movs	r2, #15
 8010620:	4013      	ands	r3, r2
 8010622:	627b      	str	r3, [r7, #36]	@ 0x24
 8010624:	e005      	b.n	8010632 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8010626:	4b36      	ldr	r3, [pc, #216]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	091b      	lsrs	r3, r3, #4
 801062c:	220f      	movs	r2, #15
 801062e:	4013      	ands	r3, r2
 8010630:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8010632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010634:	2b0b      	cmp	r3, #11
 8010636:	d901      	bls.n	801063c <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8010638:	2300      	movs	r3, #0
 801063a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 801063c:	4b31      	ldr	r3, [pc, #196]	@ (8010704 <HAL_RCC_GetSysClockFreq+0x12c>)
 801063e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010640:	0092      	lsls	r2, r2, #2
 8010642:	58d3      	ldr	r3, [r2, r3]
 8010644:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8010646:	69bb      	ldr	r3, [r7, #24]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d11b      	bne.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 801064c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801064e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8010650:	e018      	b.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010652:	69bb      	ldr	r3, [r7, #24]
 8010654:	2b08      	cmp	r3, #8
 8010656:	d102      	bne.n	801065e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8010658:	4b2b      	ldr	r3, [pc, #172]	@ (8010708 <HAL_RCC_GetSysClockFreq+0x130>)
 801065a:	623b      	str	r3, [r7, #32]
 801065c:	e012      	b.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 801065e:	69bb      	ldr	r3, [r7, #24]
 8010660:	2b10      	cmp	r3, #16
 8010662:	d102      	bne.n	801066a <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8010664:	4b29      	ldr	r3, [pc, #164]	@ (801070c <HAL_RCC_GetSysClockFreq+0x134>)
 8010666:	623b      	str	r3, [r7, #32]
 8010668:	e00c      	b.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 801066a:	69bb      	ldr	r3, [r7, #24]
 801066c:	2b20      	cmp	r3, #32
 801066e:	d103      	bne.n	8010678 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8010670:	23fa      	movs	r3, #250	@ 0xfa
 8010672:	01db      	lsls	r3, r3, #7
 8010674:	623b      	str	r3, [r7, #32]
 8010676:	e005      	b.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010678:	69bb      	ldr	r3, [r7, #24]
 801067a:	2b28      	cmp	r3, #40	@ 0x28
 801067c:	d102      	bne.n	8010684 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 801067e:	2380      	movs	r3, #128	@ 0x80
 8010680:	021b      	lsls	r3, r3, #8
 8010682:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010684:	69bb      	ldr	r3, [r7, #24]
 8010686:	2b18      	cmp	r3, #24
 8010688:	d135      	bne.n	80106f6 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801068a:	4b1d      	ldr	r3, [pc, #116]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 801068c:	68db      	ldr	r3, [r3, #12]
 801068e:	2203      	movs	r2, #3
 8010690:	4013      	ands	r3, r2
 8010692:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010694:	4b1a      	ldr	r3, [pc, #104]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 8010696:	68db      	ldr	r3, [r3, #12]
 8010698:	091b      	lsrs	r3, r3, #4
 801069a:	2207      	movs	r2, #7
 801069c:	4013      	ands	r3, r2
 801069e:	3301      	adds	r3, #1
 80106a0:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 80106a2:	693b      	ldr	r3, [r7, #16]
 80106a4:	2b02      	cmp	r3, #2
 80106a6:	d003      	beq.n	80106b0 <HAL_RCC_GetSysClockFreq+0xd8>
 80106a8:	693b      	ldr	r3, [r7, #16]
 80106aa:	2b03      	cmp	r3, #3
 80106ac:	d003      	beq.n	80106b6 <HAL_RCC_GetSysClockFreq+0xde>
 80106ae:	e005      	b.n	80106bc <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 80106b0:	4b15      	ldr	r3, [pc, #84]	@ (8010708 <HAL_RCC_GetSysClockFreq+0x130>)
 80106b2:	61fb      	str	r3, [r7, #28]
        break;
 80106b4:	e005      	b.n	80106c2 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 80106b6:	4b15      	ldr	r3, [pc, #84]	@ (801070c <HAL_RCC_GetSysClockFreq+0x134>)
 80106b8:	61fb      	str	r3, [r7, #28]
        break;
 80106ba:	e002      	b.n	80106c2 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 80106bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106be:	61fb      	str	r3, [r7, #28]
        break;
 80106c0:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 80106c2:	4b0f      	ldr	r3, [pc, #60]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 80106c4:	68db      	ldr	r3, [r3, #12]
 80106c6:	0a1b      	lsrs	r3, r3, #8
 80106c8:	227f      	movs	r2, #127	@ 0x7f
 80106ca:	4013      	ands	r3, r2
 80106cc:	69fa      	ldr	r2, [r7, #28]
 80106ce:	4353      	muls	r3, r2
 80106d0:	68f9      	ldr	r1, [r7, #12]
 80106d2:	0018      	movs	r0, r3
 80106d4:	f7ef fd3e 	bl	8000154 <__udivsi3>
 80106d8:	0003      	movs	r3, r0
 80106da:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80106dc:	4b08      	ldr	r3, [pc, #32]	@ (8010700 <HAL_RCC_GetSysClockFreq+0x128>)
 80106de:	68db      	ldr	r3, [r3, #12]
 80106e0:	0f5b      	lsrs	r3, r3, #29
 80106e2:	2207      	movs	r2, #7
 80106e4:	4013      	ands	r3, r2
 80106e6:	3301      	adds	r3, #1
 80106e8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80106ea:	6879      	ldr	r1, [r7, #4]
 80106ec:	68b8      	ldr	r0, [r7, #8]
 80106ee:	f7ef fd31 	bl	8000154 <__udivsi3>
 80106f2:	0003      	movs	r3, r0
 80106f4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80106f6:	6a3b      	ldr	r3, [r7, #32]
}
 80106f8:	0018      	movs	r0, r3
 80106fa:	46bd      	mov	sp, r7
 80106fc:	b00a      	add	sp, #40	@ 0x28
 80106fe:	bd80      	pop	{r7, pc}
 8010700:	40021000 	.word	0x40021000
 8010704:	080215b8 	.word	0x080215b8
 8010708:	00f42400 	.word	0x00f42400
 801070c:	003d0900 	.word	0x003d0900

08010710 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b086      	sub	sp, #24
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8010718:	2300      	movs	r3, #0
 801071a:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 801071c:	4b2f      	ldr	r3, [pc, #188]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801071e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010720:	2380      	movs	r3, #128	@ 0x80
 8010722:	055b      	lsls	r3, r3, #21
 8010724:	4013      	ands	r3, r2
 8010726:	d004      	beq.n	8010732 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8010728:	f7ff f988 	bl	800fa3c <HAL_PWREx_GetVoltageRange>
 801072c:	0003      	movs	r3, r0
 801072e:	617b      	str	r3, [r7, #20]
 8010730:	e017      	b.n	8010762 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8010732:	4b2a      	ldr	r3, [pc, #168]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8010734:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010736:	4b29      	ldr	r3, [pc, #164]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8010738:	2180      	movs	r1, #128	@ 0x80
 801073a:	0549      	lsls	r1, r1, #21
 801073c:	430a      	orrs	r2, r1
 801073e:	659a      	str	r2, [r3, #88]	@ 0x58
 8010740:	4b26      	ldr	r3, [pc, #152]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8010742:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010744:	2380      	movs	r3, #128	@ 0x80
 8010746:	055b      	lsls	r3, r3, #21
 8010748:	4013      	ands	r3, r2
 801074a:	60fb      	str	r3, [r7, #12]
 801074c:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801074e:	f7ff f975 	bl	800fa3c <HAL_PWREx_GetVoltageRange>
 8010752:	0003      	movs	r3, r0
 8010754:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8010756:	4b21      	ldr	r3, [pc, #132]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8010758:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801075a:	4b20      	ldr	r3, [pc, #128]	@ (80107dc <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 801075c:	4920      	ldr	r1, [pc, #128]	@ (80107e0 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 801075e:	400a      	ands	r2, r1
 8010760:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010762:	697a      	ldr	r2, [r7, #20]
 8010764:	2380      	movs	r3, #128	@ 0x80
 8010766:	009b      	lsls	r3, r3, #2
 8010768:	429a      	cmp	r2, r3
 801076a:	d111      	bne.n	8010790 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2b80      	cmp	r3, #128	@ 0x80
 8010770:	d91c      	bls.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	2bb0      	cmp	r3, #176	@ 0xb0
 8010776:	d902      	bls.n	801077e <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8010778:	2302      	movs	r3, #2
 801077a:	613b      	str	r3, [r7, #16]
 801077c:	e016      	b.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2b90      	cmp	r3, #144	@ 0x90
 8010782:	d902      	bls.n	801078a <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8010784:	2301      	movs	r3, #1
 8010786:	613b      	str	r3, [r7, #16]
 8010788:	e010      	b.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 801078a:	2300      	movs	r3, #0
 801078c:	613b      	str	r3, [r7, #16]
 801078e:	e00d      	b.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	2b7f      	cmp	r3, #127	@ 0x7f
 8010794:	d902      	bls.n	801079c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8010796:	2302      	movs	r3, #2
 8010798:	613b      	str	r3, [r7, #16]
 801079a:	e007      	b.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2b70      	cmp	r3, #112	@ 0x70
 80107a0:	d102      	bne.n	80107a8 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80107a2:	2301      	movs	r3, #1
 80107a4:	613b      	str	r3, [r7, #16]
 80107a6:	e001      	b.n	80107ac <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80107a8:	2300      	movs	r3, #0
 80107aa:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80107ac:	4b0d      	ldr	r3, [pc, #52]	@ (80107e4 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	2207      	movs	r2, #7
 80107b2:	4393      	bics	r3, r2
 80107b4:	0019      	movs	r1, r3
 80107b6:	4b0b      	ldr	r3, [pc, #44]	@ (80107e4 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80107b8:	693a      	ldr	r2, [r7, #16]
 80107ba:	430a      	orrs	r2, r1
 80107bc:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80107be:	4b09      	ldr	r3, [pc, #36]	@ (80107e4 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	2207      	movs	r2, #7
 80107c4:	4013      	ands	r3, r2
 80107c6:	693a      	ldr	r2, [r7, #16]
 80107c8:	429a      	cmp	r2, r3
 80107ca:	d001      	beq.n	80107d0 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80107cc:	2301      	movs	r3, #1
 80107ce:	e000      	b.n	80107d2 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80107d0:	2300      	movs	r3, #0
}
 80107d2:	0018      	movs	r0, r3
 80107d4:	46bd      	mov	sp, r7
 80107d6:	b006      	add	sp, #24
 80107d8:	bd80      	pop	{r7, pc}
 80107da:	46c0      	nop			@ (mov r8, r8)
 80107dc:	40021000 	.word	0x40021000
 80107e0:	efffffff 	.word	0xefffffff
 80107e4:	40022000 	.word	0x40022000

080107e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b086      	sub	sp, #24
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80107f0:	2313      	movs	r3, #19
 80107f2:	18fb      	adds	r3, r7, r3
 80107f4:	2200      	movs	r2, #0
 80107f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80107f8:	2312      	movs	r3, #18
 80107fa:	18fb      	adds	r3, r7, r3
 80107fc:	2200      	movs	r2, #0
 80107fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681a      	ldr	r2, [r3, #0]
 8010804:	2380      	movs	r3, #128	@ 0x80
 8010806:	021b      	lsls	r3, r3, #8
 8010808:	4013      	ands	r3, r2
 801080a:	d100      	bne.n	801080e <HAL_RCCEx_PeriphCLKConfig+0x26>
 801080c:	e0b7      	b.n	801097e <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 801080e:	2011      	movs	r0, #17
 8010810:	183b      	adds	r3, r7, r0
 8010812:	2200      	movs	r2, #0
 8010814:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010816:	4b4c      	ldr	r3, [pc, #304]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801081a:	2380      	movs	r3, #128	@ 0x80
 801081c:	055b      	lsls	r3, r3, #21
 801081e:	4013      	ands	r3, r2
 8010820:	d110      	bne.n	8010844 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010822:	4b49      	ldr	r3, [pc, #292]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010824:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010826:	4b48      	ldr	r3, [pc, #288]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010828:	2180      	movs	r1, #128	@ 0x80
 801082a:	0549      	lsls	r1, r1, #21
 801082c:	430a      	orrs	r2, r1
 801082e:	659a      	str	r2, [r3, #88]	@ 0x58
 8010830:	4b45      	ldr	r3, [pc, #276]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010832:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010834:	2380      	movs	r3, #128	@ 0x80
 8010836:	055b      	lsls	r3, r3, #21
 8010838:	4013      	ands	r3, r2
 801083a:	60bb      	str	r3, [r7, #8]
 801083c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801083e:	183b      	adds	r3, r7, r0
 8010840:	2201      	movs	r2, #1
 8010842:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010844:	4b41      	ldr	r3, [pc, #260]	@ (801094c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8010846:	681a      	ldr	r2, [r3, #0]
 8010848:	4b40      	ldr	r3, [pc, #256]	@ (801094c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 801084a:	2180      	movs	r1, #128	@ 0x80
 801084c:	0049      	lsls	r1, r1, #1
 801084e:	430a      	orrs	r2, r1
 8010850:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8010852:	f7f8 fdeb 	bl	800942c <HAL_GetTick>
 8010856:	0003      	movs	r3, r0
 8010858:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801085a:	e00b      	b.n	8010874 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801085c:	f7f8 fde6 	bl	800942c <HAL_GetTick>
 8010860:	0002      	movs	r2, r0
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	1ad3      	subs	r3, r2, r3
 8010866:	2b02      	cmp	r3, #2
 8010868:	d904      	bls.n	8010874 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 801086a:	2313      	movs	r3, #19
 801086c:	18fb      	adds	r3, r7, r3
 801086e:	2203      	movs	r2, #3
 8010870:	701a      	strb	r2, [r3, #0]
        break;
 8010872:	e005      	b.n	8010880 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8010874:	4b35      	ldr	r3, [pc, #212]	@ (801094c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8010876:	681a      	ldr	r2, [r3, #0]
 8010878:	2380      	movs	r3, #128	@ 0x80
 801087a:	005b      	lsls	r3, r3, #1
 801087c:	4013      	ands	r3, r2
 801087e:	d0ed      	beq.n	801085c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8010880:	2313      	movs	r3, #19
 8010882:	18fb      	adds	r3, r7, r3
 8010884:	781b      	ldrb	r3, [r3, #0]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d168      	bne.n	801095c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801088a:	4a2f      	ldr	r2, [pc, #188]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801088c:	2390      	movs	r3, #144	@ 0x90
 801088e:	58d2      	ldr	r2, [r2, r3]
 8010890:	23c0      	movs	r3, #192	@ 0xc0
 8010892:	009b      	lsls	r3, r3, #2
 8010894:	4013      	ands	r3, r2
 8010896:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8010898:	697b      	ldr	r3, [r7, #20]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d01f      	beq.n	80108de <HAL_RCCEx_PeriphCLKConfig+0xf6>
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108a2:	697a      	ldr	r2, [r7, #20]
 80108a4:	429a      	cmp	r2, r3
 80108a6:	d01a      	beq.n	80108de <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80108a8:	4a27      	ldr	r2, [pc, #156]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108aa:	2390      	movs	r3, #144	@ 0x90
 80108ac:	58d3      	ldr	r3, [r2, r3]
 80108ae:	4a28      	ldr	r2, [pc, #160]	@ (8010950 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80108b0:	4013      	ands	r3, r2
 80108b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80108b4:	4a24      	ldr	r2, [pc, #144]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108b6:	2390      	movs	r3, #144	@ 0x90
 80108b8:	58d3      	ldr	r3, [r2, r3]
 80108ba:	4923      	ldr	r1, [pc, #140]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108bc:	2280      	movs	r2, #128	@ 0x80
 80108be:	0252      	lsls	r2, r2, #9
 80108c0:	4313      	orrs	r3, r2
 80108c2:	2290      	movs	r2, #144	@ 0x90
 80108c4:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 80108c6:	4a20      	ldr	r2, [pc, #128]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108c8:	2390      	movs	r3, #144	@ 0x90
 80108ca:	58d3      	ldr	r3, [r2, r3]
 80108cc:	491e      	ldr	r1, [pc, #120]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108ce:	4a21      	ldr	r2, [pc, #132]	@ (8010954 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 80108d0:	4013      	ands	r3, r2
 80108d2:	2290      	movs	r2, #144	@ 0x90
 80108d4:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80108d6:	491c      	ldr	r1, [pc, #112]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80108d8:	2290      	movs	r2, #144	@ 0x90
 80108da:	697b      	ldr	r3, [r7, #20]
 80108dc:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80108de:	697b      	ldr	r3, [r7, #20]
 80108e0:	2201      	movs	r2, #1
 80108e2:	4013      	ands	r3, r2
 80108e4:	d017      	beq.n	8010916 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80108e6:	f7f8 fda1 	bl	800942c <HAL_GetTick>
 80108ea:	0003      	movs	r3, r0
 80108ec:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80108ee:	e00c      	b.n	801090a <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80108f0:	f7f8 fd9c 	bl	800942c <HAL_GetTick>
 80108f4:	0002      	movs	r2, r0
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	1ad3      	subs	r3, r2, r3
 80108fa:	4a17      	ldr	r2, [pc, #92]	@ (8010958 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80108fc:	4293      	cmp	r3, r2
 80108fe:	d904      	bls.n	801090a <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8010900:	2313      	movs	r3, #19
 8010902:	18fb      	adds	r3, r7, r3
 8010904:	2203      	movs	r2, #3
 8010906:	701a      	strb	r2, [r3, #0]
            break;
 8010908:	e005      	b.n	8010916 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801090a:	4a0f      	ldr	r2, [pc, #60]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801090c:	2390      	movs	r3, #144	@ 0x90
 801090e:	58d3      	ldr	r3, [r2, r3]
 8010910:	2202      	movs	r2, #2
 8010912:	4013      	ands	r3, r2
 8010914:	d0ec      	beq.n	80108f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8010916:	2313      	movs	r3, #19
 8010918:	18fb      	adds	r3, r7, r3
 801091a:	781b      	ldrb	r3, [r3, #0]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d10b      	bne.n	8010938 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8010920:	4a09      	ldr	r2, [pc, #36]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010922:	2390      	movs	r3, #144	@ 0x90
 8010924:	58d3      	ldr	r3, [r2, r3]
 8010926:	4a0a      	ldr	r2, [pc, #40]	@ (8010950 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8010928:	401a      	ands	r2, r3
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801092e:	4906      	ldr	r1, [pc, #24]	@ (8010948 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010930:	4313      	orrs	r3, r2
 8010932:	2290      	movs	r2, #144	@ 0x90
 8010934:	508b      	str	r3, [r1, r2]
 8010936:	e017      	b.n	8010968 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8010938:	2312      	movs	r3, #18
 801093a:	18fb      	adds	r3, r7, r3
 801093c:	2213      	movs	r2, #19
 801093e:	18ba      	adds	r2, r7, r2
 8010940:	7812      	ldrb	r2, [r2, #0]
 8010942:	701a      	strb	r2, [r3, #0]
 8010944:	e010      	b.n	8010968 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8010946:	46c0      	nop			@ (mov r8, r8)
 8010948:	40021000 	.word	0x40021000
 801094c:	40007000 	.word	0x40007000
 8010950:	fffffcff 	.word	0xfffffcff
 8010954:	fffeffff 	.word	0xfffeffff
 8010958:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801095c:	2312      	movs	r3, #18
 801095e:	18fb      	adds	r3, r7, r3
 8010960:	2213      	movs	r2, #19
 8010962:	18ba      	adds	r2, r7, r2
 8010964:	7812      	ldrb	r2, [r2, #0]
 8010966:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8010968:	2311      	movs	r3, #17
 801096a:	18fb      	adds	r3, r7, r3
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	2b01      	cmp	r3, #1
 8010970:	d105      	bne.n	801097e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010972:	4ba4      	ldr	r3, [pc, #656]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010974:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010976:	4ba3      	ldr	r3, [pc, #652]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010978:	49a3      	ldr	r1, [pc, #652]	@ (8010c08 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 801097a:	400a      	ands	r2, r1
 801097c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	2201      	movs	r2, #1
 8010984:	4013      	ands	r3, r2
 8010986:	d00b      	beq.n	80109a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8010988:	4a9e      	ldr	r2, [pc, #632]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801098a:	2388      	movs	r3, #136	@ 0x88
 801098c:	58d3      	ldr	r3, [r2, r3]
 801098e:	2203      	movs	r2, #3
 8010990:	4393      	bics	r3, r2
 8010992:	001a      	movs	r2, r3
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	685b      	ldr	r3, [r3, #4]
 8010998:	499a      	ldr	r1, [pc, #616]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801099a:	4313      	orrs	r3, r2
 801099c:	2288      	movs	r2, #136	@ 0x88
 801099e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	2202      	movs	r2, #2
 80109a6:	4013      	ands	r3, r2
 80109a8:	d00b      	beq.n	80109c2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80109aa:	4a96      	ldr	r2, [pc, #600]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109ac:	2388      	movs	r3, #136	@ 0x88
 80109ae:	58d3      	ldr	r3, [r2, r3]
 80109b0:	220c      	movs	r2, #12
 80109b2:	4393      	bics	r3, r2
 80109b4:	001a      	movs	r2, r3
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	689b      	ldr	r3, [r3, #8]
 80109ba:	4992      	ldr	r1, [pc, #584]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109bc:	4313      	orrs	r3, r2
 80109be:	2288      	movs	r2, #136	@ 0x88
 80109c0:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	2210      	movs	r2, #16
 80109c8:	4013      	ands	r3, r2
 80109ca:	d00a      	beq.n	80109e2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80109cc:	4a8d      	ldr	r2, [pc, #564]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109ce:	2388      	movs	r3, #136	@ 0x88
 80109d0:	58d3      	ldr	r3, [r2, r3]
 80109d2:	4a8e      	ldr	r2, [pc, #568]	@ (8010c0c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80109d4:	401a      	ands	r2, r3
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	695b      	ldr	r3, [r3, #20]
 80109da:	498a      	ldr	r1, [pc, #552]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109dc:	4313      	orrs	r3, r2
 80109de:	2288      	movs	r2, #136	@ 0x88
 80109e0:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	2208      	movs	r2, #8
 80109e8:	4013      	ands	r3, r2
 80109ea:	d00a      	beq.n	8010a02 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80109ec:	4a85      	ldr	r2, [pc, #532]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109ee:	2388      	movs	r3, #136	@ 0x88
 80109f0:	58d3      	ldr	r3, [r2, r3]
 80109f2:	4a87      	ldr	r2, [pc, #540]	@ (8010c10 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80109f4:	401a      	ands	r2, r3
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	691b      	ldr	r3, [r3, #16]
 80109fa:	4982      	ldr	r1, [pc, #520]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80109fc:	4313      	orrs	r3, r2
 80109fe:	2288      	movs	r2, #136	@ 0x88
 8010a00:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	2204      	movs	r2, #4
 8010a08:	4013      	ands	r3, r2
 8010a0a:	d00b      	beq.n	8010a24 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8010a0c:	4a7d      	ldr	r2, [pc, #500]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a0e:	2388      	movs	r3, #136	@ 0x88
 8010a10:	58d3      	ldr	r3, [r2, r3]
 8010a12:	22c0      	movs	r2, #192	@ 0xc0
 8010a14:	4393      	bics	r3, r2
 8010a16:	001a      	movs	r2, r3
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	68db      	ldr	r3, [r3, #12]
 8010a1c:	4979      	ldr	r1, [pc, #484]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a1e:	4313      	orrs	r3, r2
 8010a20:	2288      	movs	r2, #136	@ 0x88
 8010a22:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	2220      	movs	r2, #32
 8010a2a:	4013      	ands	r3, r2
 8010a2c:	d00a      	beq.n	8010a44 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8010a2e:	4a75      	ldr	r2, [pc, #468]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a30:	2388      	movs	r3, #136	@ 0x88
 8010a32:	58d3      	ldr	r3, [r2, r3]
 8010a34:	4a77      	ldr	r2, [pc, #476]	@ (8010c14 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8010a36:	401a      	ands	r2, r3
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	699b      	ldr	r3, [r3, #24]
 8010a3c:	4971      	ldr	r1, [pc, #452]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a3e:	4313      	orrs	r3, r2
 8010a40:	2288      	movs	r2, #136	@ 0x88
 8010a42:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	2240      	movs	r2, #64	@ 0x40
 8010a4a:	4013      	ands	r3, r2
 8010a4c:	d00a      	beq.n	8010a64 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8010a4e:	4a6d      	ldr	r2, [pc, #436]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a50:	2388      	movs	r3, #136	@ 0x88
 8010a52:	58d3      	ldr	r3, [r2, r3]
 8010a54:	4a70      	ldr	r2, [pc, #448]	@ (8010c18 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8010a56:	401a      	ands	r2, r3
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	69db      	ldr	r3, [r3, #28]
 8010a5c:	4969      	ldr	r1, [pc, #420]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a5e:	4313      	orrs	r3, r2
 8010a60:	2288      	movs	r2, #136	@ 0x88
 8010a62:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	2280      	movs	r2, #128	@ 0x80
 8010a6a:	4013      	ands	r3, r2
 8010a6c:	d00a      	beq.n	8010a84 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8010a6e:	4a65      	ldr	r2, [pc, #404]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a70:	2388      	movs	r3, #136	@ 0x88
 8010a72:	58d3      	ldr	r3, [r2, r3]
 8010a74:	4a69      	ldr	r2, [pc, #420]	@ (8010c1c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8010a76:	401a      	ands	r2, r3
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	6a1b      	ldr	r3, [r3, #32]
 8010a7c:	4961      	ldr	r1, [pc, #388]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a7e:	4313      	orrs	r3, r2
 8010a80:	2288      	movs	r2, #136	@ 0x88
 8010a82:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681a      	ldr	r2, [r3, #0]
 8010a88:	2380      	movs	r3, #128	@ 0x80
 8010a8a:	005b      	lsls	r3, r3, #1
 8010a8c:	4013      	ands	r3, r2
 8010a8e:	d00a      	beq.n	8010aa6 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8010a90:	4a5c      	ldr	r2, [pc, #368]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010a92:	2388      	movs	r3, #136	@ 0x88
 8010a94:	58d3      	ldr	r3, [r2, r3]
 8010a96:	4a62      	ldr	r2, [pc, #392]	@ (8010c20 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8010a98:	401a      	ands	r2, r3
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a9e:	4959      	ldr	r1, [pc, #356]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010aa0:	4313      	orrs	r3, r2
 8010aa2:	2288      	movs	r2, #136	@ 0x88
 8010aa4:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681a      	ldr	r2, [r3, #0]
 8010aaa:	2380      	movs	r3, #128	@ 0x80
 8010aac:	009b      	lsls	r3, r3, #2
 8010aae:	4013      	ands	r3, r2
 8010ab0:	d00a      	beq.n	8010ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8010ab2:	4a54      	ldr	r2, [pc, #336]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010ab4:	2388      	movs	r3, #136	@ 0x88
 8010ab6:	58d3      	ldr	r3, [r2, r3]
 8010ab8:	4a5a      	ldr	r2, [pc, #360]	@ (8010c24 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8010aba:	401a      	ands	r2, r3
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ac0:	4950      	ldr	r1, [pc, #320]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010ac2:	4313      	orrs	r3, r2
 8010ac4:	2288      	movs	r2, #136	@ 0x88
 8010ac6:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	681a      	ldr	r2, [r3, #0]
 8010acc:	2380      	movs	r3, #128	@ 0x80
 8010ace:	01db      	lsls	r3, r3, #7
 8010ad0:	4013      	ands	r3, r2
 8010ad2:	d017      	beq.n	8010b04 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010ad8:	2380      	movs	r3, #128	@ 0x80
 8010ada:	055b      	lsls	r3, r3, #21
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d106      	bne.n	8010aee <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8010ae0:	4b48      	ldr	r3, [pc, #288]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010ae2:	68da      	ldr	r2, [r3, #12]
 8010ae4:	4b47      	ldr	r3, [pc, #284]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010ae6:	2180      	movs	r1, #128	@ 0x80
 8010ae8:	0249      	lsls	r1, r1, #9
 8010aea:	430a      	orrs	r2, r1
 8010aec:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010aee:	4a45      	ldr	r2, [pc, #276]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010af0:	2388      	movs	r3, #136	@ 0x88
 8010af2:	58d3      	ldr	r3, [r2, r3]
 8010af4:	4a4c      	ldr	r2, [pc, #304]	@ (8010c28 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8010af6:	401a      	ands	r2, r3
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010afc:	4941      	ldr	r1, [pc, #260]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010afe:	4313      	orrs	r3, r2
 8010b00:	2288      	movs	r2, #136	@ 0x88
 8010b02:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681a      	ldr	r2, [r3, #0]
 8010b08:	2380      	movs	r3, #128	@ 0x80
 8010b0a:	015b      	lsls	r3, r3, #5
 8010b0c:	4013      	ands	r3, r2
 8010b0e:	d017      	beq.n	8010b40 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b14:	2380      	movs	r3, #128	@ 0x80
 8010b16:	051b      	lsls	r3, r3, #20
 8010b18:	429a      	cmp	r2, r3
 8010b1a:	d106      	bne.n	8010b2a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8010b1c:	4b39      	ldr	r3, [pc, #228]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b1e:	68da      	ldr	r2, [r3, #12]
 8010b20:	4b38      	ldr	r3, [pc, #224]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b22:	2180      	movs	r1, #128	@ 0x80
 8010b24:	0449      	lsls	r1, r1, #17
 8010b26:	430a      	orrs	r2, r1
 8010b28:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8010b2a:	4a36      	ldr	r2, [pc, #216]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b2c:	2388      	movs	r3, #136	@ 0x88
 8010b2e:	58d3      	ldr	r3, [r2, r3]
 8010b30:	4a3e      	ldr	r2, [pc, #248]	@ (8010c2c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8010b32:	401a      	ands	r2, r3
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b38:	4932      	ldr	r1, [pc, #200]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b3a:	4313      	orrs	r3, r2
 8010b3c:	2288      	movs	r2, #136	@ 0x88
 8010b3e:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681a      	ldr	r2, [r3, #0]
 8010b44:	2380      	movs	r3, #128	@ 0x80
 8010b46:	019b      	lsls	r3, r3, #6
 8010b48:	4013      	ands	r3, r2
 8010b4a:	d017      	beq.n	8010b7c <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010b50:	2380      	movs	r3, #128	@ 0x80
 8010b52:	051b      	lsls	r3, r3, #20
 8010b54:	429a      	cmp	r2, r3
 8010b56:	d106      	bne.n	8010b66 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8010b58:	4b2a      	ldr	r3, [pc, #168]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b5a:	68da      	ldr	r2, [r3, #12]
 8010b5c:	4b29      	ldr	r3, [pc, #164]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b5e:	2180      	movs	r1, #128	@ 0x80
 8010b60:	0449      	lsls	r1, r1, #17
 8010b62:	430a      	orrs	r2, r1
 8010b64:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010b66:	4a27      	ldr	r2, [pc, #156]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b68:	2388      	movs	r3, #136	@ 0x88
 8010b6a:	58d3      	ldr	r3, [r2, r3]
 8010b6c:	4a2f      	ldr	r2, [pc, #188]	@ (8010c2c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8010b6e:	401a      	ands	r2, r3
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b74:	4923      	ldr	r1, [pc, #140]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b76:	4313      	orrs	r3, r2
 8010b78:	2288      	movs	r2, #136	@ 0x88
 8010b7a:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	681a      	ldr	r2, [r3, #0]
 8010b80:	2380      	movs	r3, #128	@ 0x80
 8010b82:	00db      	lsls	r3, r3, #3
 8010b84:	4013      	ands	r3, r2
 8010b86:	d017      	beq.n	8010bb8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b8c:	2380      	movs	r3, #128	@ 0x80
 8010b8e:	045b      	lsls	r3, r3, #17
 8010b90:	429a      	cmp	r2, r3
 8010b92:	d106      	bne.n	8010ba2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8010b94:	4b1b      	ldr	r3, [pc, #108]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b96:	68da      	ldr	r2, [r3, #12]
 8010b98:	4b1a      	ldr	r3, [pc, #104]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010b9a:	2180      	movs	r1, #128	@ 0x80
 8010b9c:	0449      	lsls	r1, r1, #17
 8010b9e:	430a      	orrs	r2, r1
 8010ba0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8010ba2:	4a18      	ldr	r2, [pc, #96]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010ba4:	2388      	movs	r3, #136	@ 0x88
 8010ba6:	58d3      	ldr	r3, [r2, r3]
 8010ba8:	4a21      	ldr	r2, [pc, #132]	@ (8010c30 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8010baa:	401a      	ands	r2, r3
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bb0:	4914      	ldr	r1, [pc, #80]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010bb2:	4313      	orrs	r3, r2
 8010bb4:	2288      	movs	r2, #136	@ 0x88
 8010bb6:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	681a      	ldr	r2, [r3, #0]
 8010bbc:	2380      	movs	r3, #128	@ 0x80
 8010bbe:	011b      	lsls	r3, r3, #4
 8010bc0:	4013      	ands	r3, r2
 8010bc2:	d017      	beq.n	8010bf4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010bc8:	2380      	movs	r3, #128	@ 0x80
 8010bca:	049b      	lsls	r3, r3, #18
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	d106      	bne.n	8010bde <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8010bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010bd2:	68da      	ldr	r2, [r3, #12]
 8010bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010bd6:	2180      	movs	r1, #128	@ 0x80
 8010bd8:	0449      	lsls	r1, r1, #17
 8010bda:	430a      	orrs	r2, r1
 8010bdc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8010bde:	4a09      	ldr	r2, [pc, #36]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010be0:	2388      	movs	r3, #136	@ 0x88
 8010be2:	58d3      	ldr	r3, [r2, r3]
 8010be4:	4a12      	ldr	r2, [pc, #72]	@ (8010c30 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8010be6:	401a      	ands	r2, r3
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010bec:	4905      	ldr	r1, [pc, #20]	@ (8010c04 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8010bee:	4313      	orrs	r3, r2
 8010bf0:	2288      	movs	r2, #136	@ 0x88
 8010bf2:	508b      	str	r3, [r1, r2]

  }

  return status;
 8010bf4:	2312      	movs	r3, #18
 8010bf6:	18fb      	adds	r3, r7, r3
 8010bf8:	781b      	ldrb	r3, [r3, #0]
}
 8010bfa:	0018      	movs	r0, r3
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	b006      	add	sp, #24
 8010c00:	bd80      	pop	{r7, pc}
 8010c02:	46c0      	nop			@ (mov r8, r8)
 8010c04:	40021000 	.word	0x40021000
 8010c08:	efffffff 	.word	0xefffffff
 8010c0c:	fffff3ff 	.word	0xfffff3ff
 8010c10:	fffffcff 	.word	0xfffffcff
 8010c14:	ffffcfff 	.word	0xffffcfff
 8010c18:	fffcffff 	.word	0xfffcffff
 8010c1c:	fff3ffff 	.word	0xfff3ffff
 8010c20:	ffcfffff 	.word	0xffcfffff
 8010c24:	ff3fffff 	.word	0xff3fffff
 8010c28:	cfffffff 	.word	0xcfffffff
 8010c2c:	f3ffffff 	.word	0xf3ffffff
 8010c30:	feffffff 	.word	0xfeffffff

08010c34 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b084      	sub	sp, #16
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 8010c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8010cb0 <HAL_RCCEx_CRSConfig+0x7c>)
 8010c3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c40:	4b1b      	ldr	r3, [pc, #108]	@ (8010cb0 <HAL_RCCEx_CRSConfig+0x7c>)
 8010c42:	2180      	movs	r1, #128	@ 0x80
 8010c44:	0249      	lsls	r1, r1, #9
 8010c46:	430a      	orrs	r2, r1
 8010c48:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 8010c4a:	4b19      	ldr	r3, [pc, #100]	@ (8010cb0 <HAL_RCCEx_CRSConfig+0x7c>)
 8010c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c4e:	4b18      	ldr	r3, [pc, #96]	@ (8010cb0 <HAL_RCCEx_CRSConfig+0x7c>)
 8010c50:	4918      	ldr	r1, [pc, #96]	@ (8010cb4 <HAL_RCCEx_CRSConfig+0x80>)
 8010c52:	400a      	ands	r2, r1
 8010c54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681a      	ldr	r2, [r3, #0]
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	685b      	ldr	r3, [r3, #4]
 8010c5e:	431a      	orrs	r2, r3
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	689b      	ldr	r3, [r3, #8]
 8010c64:	4313      	orrs	r3, r2
 8010c66:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	68db      	ldr	r3, [r3, #12]
 8010c6c:	68fa      	ldr	r2, [r7, #12]
 8010c6e:	4313      	orrs	r3, r2
 8010c70:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	691b      	ldr	r3, [r3, #16]
 8010c76:	041b      	lsls	r3, r3, #16
 8010c78:	68fa      	ldr	r2, [r7, #12]
 8010c7a:	4313      	orrs	r3, r2
 8010c7c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 8010c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8010cb8 <HAL_RCCEx_CRSConfig+0x84>)
 8010c80:	68fa      	ldr	r2, [r7, #12]
 8010c82:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8010c84:	4b0c      	ldr	r3, [pc, #48]	@ (8010cb8 <HAL_RCCEx_CRSConfig+0x84>)
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	4a0c      	ldr	r2, [pc, #48]	@ (8010cbc <HAL_RCCEx_CRSConfig+0x88>)
 8010c8a:	4013      	ands	r3, r2
 8010c8c:	0019      	movs	r1, r3
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	695b      	ldr	r3, [r3, #20]
 8010c92:	021a      	lsls	r2, r3, #8
 8010c94:	4b08      	ldr	r3, [pc, #32]	@ (8010cb8 <HAL_RCCEx_CRSConfig+0x84>)
 8010c96:	430a      	orrs	r2, r1
 8010c98:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8010c9a:	4b07      	ldr	r3, [pc, #28]	@ (8010cb8 <HAL_RCCEx_CRSConfig+0x84>)
 8010c9c:	681a      	ldr	r2, [r3, #0]
 8010c9e:	4b06      	ldr	r3, [pc, #24]	@ (8010cb8 <HAL_RCCEx_CRSConfig+0x84>)
 8010ca0:	2160      	movs	r1, #96	@ 0x60
 8010ca2:	430a      	orrs	r2, r1
 8010ca4:	601a      	str	r2, [r3, #0]
}
 8010ca6:	46c0      	nop			@ (mov r8, r8)
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	b004      	add	sp, #16
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	46c0      	nop			@ (mov r8, r8)
 8010cb0:	40021000 	.word	0x40021000
 8010cb4:	fffeffff 	.word	0xfffeffff
 8010cb8:	40006c00 	.word	0x40006c00
 8010cbc:	ffffc0ff 	.word	0xffffc0ff

08010cc0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b084      	sub	sp, #16
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d101      	bne.n	8010cd2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8010cce:	2301      	movs	r3, #1
 8010cd0:	e091      	b.n	8010df6 <HAL_RNG_Init+0x136>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	7a5b      	ldrb	r3, [r3, #9]
 8010cd6:	b2db      	uxtb	r3, r3
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d106      	bne.n	8010cea <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	0018      	movs	r0, r3
 8010ce6:	f7f3 ff39 	bl	8004b5c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2202      	movs	r2, #2
 8010cee:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	681a      	ldr	r2, [r3, #0]
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	2104      	movs	r1, #4
 8010cfc:	438a      	bics	r2, r1
 8010cfe:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	4a3e      	ldr	r2, [pc, #248]	@ (8010e00 <HAL_RNG_Init+0x140>)
 8010d08:	401a      	ands	r2, r3
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	685b      	ldr	r3, [r3, #4]
 8010d0e:	431a      	orrs	r2, r3
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	2180      	movs	r1, #128	@ 0x80
 8010d16:	05c9      	lsls	r1, r1, #23
 8010d18:	430a      	orrs	r2, r1
 8010d1a:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	681a      	ldr	r2, [r3, #0]
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	4937      	ldr	r1, [pc, #220]	@ (8010e04 <HAL_RNG_Init+0x144>)
 8010d28:	400a      	ands	r2, r1
 8010d2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010d2c:	f7f8 fb7e 	bl	800942c <HAL_GetTick>
 8010d30:	0003      	movs	r3, r0
 8010d32:	60fb      	str	r3, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8010d34:	e018      	b.n	8010d68 <HAL_RNG_Init+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8010d36:	f7f8 fb79 	bl	800942c <HAL_GetTick>
 8010d3a:	0002      	movs	r2, r0
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	1ad3      	subs	r3, r2, r3
 8010d40:	2b04      	cmp	r3, #4
 8010d42:	d911      	bls.n	8010d68 <HAL_RNG_Init+0xa8>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	681a      	ldr	r2, [r3, #0]
 8010d4a:	2380      	movs	r3, #128	@ 0x80
 8010d4c:	05db      	lsls	r3, r3, #23
 8010d4e:	401a      	ands	r2, r3
 8010d50:	2380      	movs	r3, #128	@ 0x80
 8010d52:	05db      	lsls	r3, r3, #23
 8010d54:	429a      	cmp	r2, r3
 8010d56:	d107      	bne.n	8010d68 <HAL_RNG_Init+0xa8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	2201      	movs	r2, #1
 8010d5c:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	2202      	movs	r2, #2
 8010d62:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8010d64:	2301      	movs	r3, #1
 8010d66:	e046      	b.n	8010df6 <HAL_RNG_Init+0x136>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	681a      	ldr	r2, [r3, #0]
 8010d6e:	2380      	movs	r3, #128	@ 0x80
 8010d70:	05db      	lsls	r3, r3, #23
 8010d72:	401a      	ands	r2, r3
 8010d74:	2380      	movs	r3, #128	@ 0x80
 8010d76:	05db      	lsls	r3, r3, #23
 8010d78:	429a      	cmp	r2, r3
 8010d7a:	d0dc      	beq.n	8010d36 <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	681a      	ldr	r2, [r3, #0]
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	2104      	movs	r1, #4
 8010d88:	430a      	orrs	r2, r1
 8010d8a:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	685b      	ldr	r3, [r3, #4]
 8010d92:	2240      	movs	r2, #64	@ 0x40
 8010d94:	4013      	ands	r3, r2
 8010d96:	2b40      	cmp	r3, #64	@ 0x40
 8010d98:	d104      	bne.n	8010da4 <HAL_RNG_Init+0xe4>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	2204      	movs	r2, #4
 8010d9e:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8010da0:	2301      	movs	r3, #1
 8010da2:	e028      	b.n	8010df6 <HAL_RNG_Init+0x136>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8010da4:	f7f8 fb42 	bl	800942c <HAL_GetTick>
 8010da8:	0003      	movs	r3, r0
 8010daa:	60fb      	str	r3, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8010dac:	e015      	b.n	8010dda <HAL_RNG_Init+0x11a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8010dae:	f7f8 fb3d 	bl	800942c <HAL_GetTick>
 8010db2:	0002      	movs	r2, r0
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	1ad3      	subs	r3, r2, r3
 8010db8:	2b04      	cmp	r3, #4
 8010dba:	d90e      	bls.n	8010dda <HAL_RNG_Init+0x11a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	685b      	ldr	r3, [r3, #4]
 8010dc2:	2201      	movs	r2, #1
 8010dc4:	4013      	ands	r3, r2
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d007      	beq.n	8010dda <HAL_RNG_Init+0x11a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	2204      	movs	r2, #4
 8010dce:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	2202      	movs	r2, #2
 8010dd4:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8010dd6:	2301      	movs	r3, #1
 8010dd8:	e00d      	b.n	8010df6 <HAL_RNG_Init+0x136>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	685b      	ldr	r3, [r3, #4]
 8010de0:	2201      	movs	r2, #1
 8010de2:	4013      	ands	r3, r2
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	d1e2      	bne.n	8010dae <HAL_RNG_Init+0xee>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	2201      	movs	r2, #1
 8010dec:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	2200      	movs	r2, #0
 8010df2:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8010df4:	2300      	movs	r3, #0
}
 8010df6:	0018      	movs	r0, r3
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	b004      	add	sp, #16
 8010dfc:	bd80      	pop	{r7, pc}
 8010dfe:	46c0      	nop			@ (mov r8, r8)
 8010e00:	bfffffdf 	.word	0xbfffffdf
 8010e04:	bfffffff 	.word	0xbfffffff

08010e08 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8010e08:	b5b0      	push	{r4, r5, r7, lr}
 8010e0a:	b084      	sub	sp, #16
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	6078      	str	r0, [r7, #4]
 8010e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010e12:	230f      	movs	r3, #15
 8010e14:	18fb      	adds	r3, r7, r3
 8010e16:	2200      	movs	r2, #0
 8010e18:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	7a1b      	ldrb	r3, [r3, #8]
 8010e1e:	2b01      	cmp	r3, #1
 8010e20:	d101      	bne.n	8010e26 <HAL_RNG_GenerateRandomNumber+0x1e>
 8010e22:	2302      	movs	r3, #2
 8010e24:	e071      	b.n	8010f0a <HAL_RNG_GenerateRandomNumber+0x102>
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	2201      	movs	r2, #1
 8010e2a:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	7a5b      	ldrb	r3, [r3, #9]
 8010e30:	b2db      	uxtb	r3, r3
 8010e32:	2b01      	cmp	r3, #1
 8010e34:	d15c      	bne.n	8010ef0 <HAL_RNG_GenerateRandomNumber+0xe8>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2202      	movs	r2, #2
 8010e3a:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	685b      	ldr	r3, [r3, #4]
 8010e42:	2240      	movs	r2, #64	@ 0x40
 8010e44:	4013      	ands	r3, r2
 8010e46:	2b40      	cmp	r3, #64	@ 0x40
 8010e48:	d111      	bne.n	8010e6e <HAL_RNG_GenerateRandomNumber+0x66>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	2208      	movs	r2, #8
 8010e4e:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 8010e50:	250f      	movs	r5, #15
 8010e52:	197c      	adds	r4, r7, r5
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	0018      	movs	r0, r3
 8010e58:	f000 f864 	bl	8010f24 <RNG_RecoverSeedError>
 8010e5c:	0003      	movs	r3, r0
 8010e5e:	7023      	strb	r3, [r4, #0]
      if (status == HAL_ERROR)
 8010e60:	197b      	adds	r3, r7, r5
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	2b01      	cmp	r3, #1
 8010e66:	d102      	bne.n	8010e6e <HAL_RNG_GenerateRandomNumber+0x66>
      {
        return status;
 8010e68:	197b      	adds	r3, r7, r5
 8010e6a:	781b      	ldrb	r3, [r3, #0]
 8010e6c:	e04d      	b.n	8010f0a <HAL_RNG_GenerateRandomNumber+0x102>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8010e6e:	f7f8 fadd 	bl	800942c <HAL_GetTick>
 8010e72:	0003      	movs	r3, r0
 8010e74:	60bb      	str	r3, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8010e76:	e018      	b.n	8010eaa <HAL_RNG_GenerateRandomNumber+0xa2>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8010e78:	f7f8 fad8 	bl	800942c <HAL_GetTick>
 8010e7c:	0002      	movs	r2, r0
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	1ad3      	subs	r3, r2, r3
 8010e82:	2b04      	cmp	r3, #4
 8010e84:	d911      	bls.n	8010eaa <HAL_RNG_GenerateRandomNumber+0xa2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	685b      	ldr	r3, [r3, #4]
 8010e8c:	2201      	movs	r2, #1
 8010e8e:	4013      	ands	r3, r2
 8010e90:	2b01      	cmp	r3, #1
 8010e92:	d00a      	beq.n	8010eaa <HAL_RNG_GenerateRandomNumber+0xa2>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	2201      	movs	r2, #1
 8010e98:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2202      	movs	r2, #2
 8010e9e:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8010ea6:	2301      	movs	r3, #1
 8010ea8:	e02f      	b.n	8010f0a <HAL_RNG_GenerateRandomNumber+0x102>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	685b      	ldr	r3, [r3, #4]
 8010eb0:	2201      	movs	r2, #1
 8010eb2:	4013      	ands	r3, r2
 8010eb4:	2b01      	cmp	r3, #1
 8010eb6:	d1df      	bne.n	8010e78 <HAL_RNG_GenerateRandomNumber+0x70>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	689a      	ldr	r2, [r3, #8]
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	685b      	ldr	r3, [r3, #4]
 8010ec8:	2240      	movs	r2, #64	@ 0x40
 8010eca:	4013      	ands	r3, r2
 8010ecc:	2b40      	cmp	r3, #64	@ 0x40
 8010ece:	d107      	bne.n	8010ee0 <HAL_RNG_GenerateRandomNumber+0xd8>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2208      	movs	r2, #8
 8010ed4:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 8010ed6:	230f      	movs	r3, #15
 8010ed8:	18fb      	adds	r3, r7, r3
 8010eda:	2201      	movs	r2, #1
 8010edc:	701a      	strb	r2, [r3, #0]
 8010ede:	e003      	b.n	8010ee8 <HAL_RNG_GenerateRandomNumber+0xe0>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	691a      	ldr	r2, [r3, #16]
 8010ee4:	683b      	ldr	r3, [r7, #0]
 8010ee6:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2201      	movs	r2, #1
 8010eec:	725a      	strb	r2, [r3, #9]
 8010eee:	e006      	b.n	8010efe <HAL_RNG_GenerateRandomNumber+0xf6>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	2204      	movs	r2, #4
 8010ef4:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8010ef6:	230f      	movs	r3, #15
 8010ef8:	18fb      	adds	r3, r7, r3
 8010efa:	2201      	movs	r2, #1
 8010efc:	701a      	strb	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2200      	movs	r2, #0
 8010f02:	721a      	strb	r2, [r3, #8]

  return status;
 8010f04:	230f      	movs	r3, #15
 8010f06:	18fb      	adds	r3, r7, r3
 8010f08:	781b      	ldrb	r3, [r3, #0]
}
 8010f0a:	0018      	movs	r0, r3
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	b004      	add	sp, #16
 8010f10:	bdb0      	pop	{r4, r5, r7, pc}

08010f12 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8010f12:	b580      	push	{r7, lr}
 8010f14:	b082      	sub	sp, #8
 8010f16:	af00      	add	r7, sp, #0
 8010f18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8010f1a:	46c0      	nop			@ (mov r8, r8)
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	b002      	add	sp, #8
 8010f20:	bd80      	pop	{r7, pc}
	...

08010f24 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	b084      	sub	sp, #16
 8010f28:	af00      	add	r7, sp, #0
 8010f2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	685b      	ldr	r3, [r3, #4]
 8010f36:	2204      	movs	r2, #4
 8010f38:	4013      	ands	r3, r2
 8010f3a:	2b04      	cmp	r3, #4
 8010f3c:	d008      	beq.n	8010f50 <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	685a      	ldr	r2, [r3, #4]
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	2140      	movs	r1, #64	@ 0x40
 8010f4a:	438a      	bics	r2, r1
 8010f4c:	605a      	str	r2, [r3, #4]
 8010f4e:	e064      	b.n	801101a <RNG_RecoverSeedError+0xf6>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	681a      	ldr	r2, [r3, #0]
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	2180      	movs	r1, #128	@ 0x80
 8010f5c:	05c9      	lsls	r1, r1, #23
 8010f5e:	430a      	orrs	r2, r1
 8010f60:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	681a      	ldr	r2, [r3, #0]
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	4931      	ldr	r1, [pc, #196]	@ (8011034 <RNG_RecoverSeedError+0x110>)
 8010f6e:	400a      	ands	r2, r1
 8010f70:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 8010f72:	2304      	movs	r3, #4
 8010f74:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	3b01      	subs	r3, #1
 8010f7a:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d111      	bne.n	8010fa6 <RNG_RecoverSeedError+0x82>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	2201      	movs	r2, #1
 8010f86:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	68db      	ldr	r3, [r3, #12]
 8010f8c:	2202      	movs	r2, #2
 8010f8e:	431a      	orrs	r2, r3
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	2200      	movs	r2, #0
 8010f98:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	0018      	movs	r0, r3
 8010f9e:	f7ff ffb8 	bl	8010f12 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8010fa2:	2301      	movs	r3, #1
 8010fa4:	e041      	b.n	801102a <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	681a      	ldr	r2, [r3, #0]
 8010fac:	2380      	movs	r3, #128	@ 0x80
 8010fae:	05db      	lsls	r3, r3, #23
 8010fb0:	401a      	ands	r2, r3
 8010fb2:	2380      	movs	r3, #128	@ 0x80
 8010fb4:	05db      	lsls	r3, r3, #23
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	d0dd      	beq.n	8010f76 <RNG_RecoverSeedError+0x52>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	685b      	ldr	r3, [r3, #4]
 8010fc0:	2240      	movs	r2, #64	@ 0x40
 8010fc2:	4013      	ands	r3, r2
 8010fc4:	2b40      	cmp	r3, #64	@ 0x40
 8010fc6:	d107      	bne.n	8010fd8 <RNG_RecoverSeedError+0xb4>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	685a      	ldr	r2, [r3, #4]
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	2140      	movs	r1, #64	@ 0x40
 8010fd4:	438a      	bics	r2, r1
 8010fd6:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 8010fd8:	2304      	movs	r3, #4
 8010fda:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	3b01      	subs	r3, #1
 8010fe0:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d111      	bne.n	801100c <RNG_RecoverSeedError+0xe8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2201      	movs	r2, #1
 8010fec:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	68db      	ldr	r3, [r3, #12]
 8010ff2:	2202      	movs	r2, #2
 8010ff4:	431a      	orrs	r2, r3
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	0018      	movs	r0, r3
 8011004:	f7ff ff85 	bl	8010f12 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8011008:	2301      	movs	r3, #1
 801100a:	e00e      	b.n	801102a <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	685b      	ldr	r3, [r3, #4]
 8011012:	2204      	movs	r2, #4
 8011014:	4013      	ands	r3, r2
 8011016:	2b04      	cmp	r3, #4
 8011018:	d0e0      	beq.n	8010fdc <RNG_RecoverSeedError+0xb8>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	68db      	ldr	r3, [r3, #12]
 801101e:	2208      	movs	r2, #8
 8011020:	4393      	bics	r3, r2
 8011022:	001a      	movs	r2, r3
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8011028:	2300      	movs	r3, #0
}
 801102a:	0018      	movs	r0, r3
 801102c:	46bd      	mov	sp, r7
 801102e:	b004      	add	sp, #16
 8011030:	bd80      	pop	{r7, pc}
 8011032:	46c0      	nop			@ (mov r8, r8)
 8011034:	bfffffff 	.word	0xbfffffff

08011038 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b084      	sub	sp, #16
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011040:	210f      	movs	r1, #15
 8011042:	187b      	adds	r3, r7, r1
 8011044:	2201      	movs	r2, #1
 8011046:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d100      	bne.n	8011050 <HAL_RTC_Init+0x18>
 801104e:	e08b      	b.n	8011168 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8011050:	187b      	adds	r3, r7, r1
 8011052:	2200      	movs	r2, #0
 8011054:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	222d      	movs	r2, #45	@ 0x2d
 801105a:	5c9b      	ldrb	r3, [r3, r2]
 801105c:	b2db      	uxtb	r3, r3
 801105e:	2b00      	cmp	r3, #0
 8011060:	d107      	bne.n	8011072 <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	222c      	movs	r2, #44	@ 0x2c
 8011066:	2100      	movs	r1, #0
 8011068:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	0018      	movs	r0, r3
 801106e:	f7f3 fdad 	bl	8004bcc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	222d      	movs	r2, #45	@ 0x2d
 8011076:	2102      	movs	r1, #2
 8011078:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801107a:	4b3f      	ldr	r3, [pc, #252]	@ (8011178 <HAL_RTC_Init+0x140>)
 801107c:	22ca      	movs	r2, #202	@ 0xca
 801107e:	625a      	str	r2, [r3, #36]	@ 0x24
 8011080:	4b3d      	ldr	r3, [pc, #244]	@ (8011178 <HAL_RTC_Init+0x140>)
 8011082:	2253      	movs	r2, #83	@ 0x53
 8011084:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	0018      	movs	r0, r3
 801108a:	f000 fc37 	bl	80118fc <RTC_EnterInitMode>
 801108e:	1e03      	subs	r3, r0, #0
 8011090:	d00b      	beq.n	80110aa <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011092:	4b39      	ldr	r3, [pc, #228]	@ (8011178 <HAL_RTC_Init+0x140>)
 8011094:	22ff      	movs	r2, #255	@ 0xff
 8011096:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	222d      	movs	r2, #45	@ 0x2d
 801109c:	2104      	movs	r1, #4
 801109e:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 80110a0:	230f      	movs	r3, #15
 80110a2:	18fb      	adds	r3, r7, r3
 80110a4:	2201      	movs	r2, #1
 80110a6:	701a      	strb	r2, [r3, #0]
 80110a8:	e05e      	b.n	8011168 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80110aa:	4b33      	ldr	r3, [pc, #204]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110ac:	699a      	ldr	r2, [r3, #24]
 80110ae:	4b32      	ldr	r3, [pc, #200]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110b0:	4932      	ldr	r1, [pc, #200]	@ (801117c <HAL_RTC_Init+0x144>)
 80110b2:	400a      	ands	r2, r1
 80110b4:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80110b6:	4b30      	ldr	r3, [pc, #192]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110b8:	6999      	ldr	r1, [r3, #24]
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	685a      	ldr	r2, [r3, #4]
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	691b      	ldr	r3, [r3, #16]
 80110c2:	431a      	orrs	r2, r3
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	699b      	ldr	r3, [r3, #24]
 80110c8:	431a      	orrs	r2, r3
 80110ca:	4b2b      	ldr	r3, [pc, #172]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110cc:	430a      	orrs	r2, r1
 80110ce:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	68d9      	ldr	r1, [r3, #12]
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	689b      	ldr	r3, [r3, #8]
 80110d8:	041a      	lsls	r2, r3, #16
 80110da:	4b27      	ldr	r3, [pc, #156]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110dc:	430a      	orrs	r2, r1
 80110de:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80110e0:	4b25      	ldr	r3, [pc, #148]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110e2:	68db      	ldr	r3, [r3, #12]
 80110e4:	4a26      	ldr	r2, [pc, #152]	@ (8011180 <HAL_RTC_Init+0x148>)
 80110e6:	4013      	ands	r3, r2
 80110e8:	0019      	movs	r1, r3
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110f2:	431a      	orrs	r2, r3
 80110f4:	4b20      	ldr	r3, [pc, #128]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110f6:	430a      	orrs	r2, r1
 80110f8:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80110fa:	4b1f      	ldr	r3, [pc, #124]	@ (8011178 <HAL_RTC_Init+0x140>)
 80110fc:	68da      	ldr	r2, [r3, #12]
 80110fe:	4b1e      	ldr	r3, [pc, #120]	@ (8011178 <HAL_RTC_Init+0x140>)
 8011100:	2180      	movs	r1, #128	@ 0x80
 8011102:	438a      	bics	r2, r1
 8011104:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8011106:	4b1c      	ldr	r3, [pc, #112]	@ (8011178 <HAL_RTC_Init+0x140>)
 8011108:	699b      	ldr	r3, [r3, #24]
 801110a:	2220      	movs	r2, #32
 801110c:	4013      	ands	r3, r2
 801110e:	d110      	bne.n	8011132 <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	0018      	movs	r0, r3
 8011114:	f000 fbcc 	bl	80118b0 <HAL_RTC_WaitForSynchro>
 8011118:	1e03      	subs	r3, r0, #0
 801111a:	d00a      	beq.n	8011132 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801111c:	4b16      	ldr	r3, [pc, #88]	@ (8011178 <HAL_RTC_Init+0x140>)
 801111e:	22ff      	movs	r2, #255	@ 0xff
 8011120:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	222d      	movs	r2, #45	@ 0x2d
 8011126:	2104      	movs	r1, #4
 8011128:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 801112a:	230f      	movs	r3, #15
 801112c:	18fb      	adds	r3, r7, r3
 801112e:	2201      	movs	r2, #1
 8011130:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8011132:	230f      	movs	r3, #15
 8011134:	18fb      	adds	r3, r7, r3
 8011136:	781b      	ldrb	r3, [r3, #0]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d115      	bne.n	8011168 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 801113c:	4b0e      	ldr	r3, [pc, #56]	@ (8011178 <HAL_RTC_Init+0x140>)
 801113e:	699b      	ldr	r3, [r3, #24]
 8011140:	00db      	lsls	r3, r3, #3
 8011142:	08d9      	lsrs	r1, r3, #3
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6a1a      	ldr	r2, [r3, #32]
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	69db      	ldr	r3, [r3, #28]
 801114c:	431a      	orrs	r2, r3
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	695b      	ldr	r3, [r3, #20]
 8011152:	431a      	orrs	r2, r3
 8011154:	4b08      	ldr	r3, [pc, #32]	@ (8011178 <HAL_RTC_Init+0x140>)
 8011156:	430a      	orrs	r2, r1
 8011158:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801115a:	4b07      	ldr	r3, [pc, #28]	@ (8011178 <HAL_RTC_Init+0x140>)
 801115c:	22ff      	movs	r2, #255	@ 0xff
 801115e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	222d      	movs	r2, #45	@ 0x2d
 8011164:	2101      	movs	r1, #1
 8011166:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8011168:	230f      	movs	r3, #15
 801116a:	18fb      	adds	r3, r7, r3
 801116c:	781b      	ldrb	r3, [r3, #0]
}
 801116e:	0018      	movs	r0, r3
 8011170:	46bd      	mov	sp, r7
 8011172:	b004      	add	sp, #16
 8011174:	bd80      	pop	{r7, pc}
 8011176:	46c0      	nop			@ (mov r8, r8)
 8011178:	40002800 	.word	0x40002800
 801117c:	fb8fffbf 	.word	0xfb8fffbf
 8011180:	ffffe0ff 	.word	0xffffe0ff

08011184 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011184:	b590      	push	{r4, r7, lr}
 8011186:	b087      	sub	sp, #28
 8011188:	af00      	add	r7, sp, #0
 801118a:	60f8      	str	r0, [r7, #12]
 801118c:	60b9      	str	r1, [r7, #8]
 801118e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	222c      	movs	r2, #44	@ 0x2c
 8011194:	5c9b      	ldrb	r3, [r3, r2]
 8011196:	2b01      	cmp	r3, #1
 8011198:	d101      	bne.n	801119e <HAL_RTC_SetTime+0x1a>
 801119a:	2302      	movs	r3, #2
 801119c:	e0a7      	b.n	80112ee <HAL_RTC_SetTime+0x16a>
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	222c      	movs	r2, #44	@ 0x2c
 80111a2:	2101      	movs	r1, #1
 80111a4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	222d      	movs	r2, #45	@ 0x2d
 80111aa:	2102      	movs	r1, #2
 80111ac:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80111ae:	4b52      	ldr	r3, [pc, #328]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80111b0:	22ca      	movs	r2, #202	@ 0xca
 80111b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80111b4:	4b50      	ldr	r3, [pc, #320]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80111b6:	2253      	movs	r2, #83	@ 0x53
 80111b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	0018      	movs	r0, r3
 80111be:	f000 fb9d 	bl	80118fc <RTC_EnterInitMode>
 80111c2:	1e03      	subs	r3, r0, #0
 80111c4:	d00c      	beq.n	80111e0 <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80111c6:	4b4c      	ldr	r3, [pc, #304]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80111c8:	22ff      	movs	r2, #255	@ 0xff
 80111ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	222d      	movs	r2, #45	@ 0x2d
 80111d0:	2104      	movs	r1, #4
 80111d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	222c      	movs	r2, #44	@ 0x2c
 80111d8:	2100      	movs	r1, #0
 80111da:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80111dc:	2301      	movs	r3, #1
 80111de:	e086      	b.n	80112ee <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80111e0:	4b45      	ldr	r3, [pc, #276]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80111e2:	68da      	ldr	r2, [r3, #12]
 80111e4:	23c0      	movs	r3, #192	@ 0xc0
 80111e6:	009b      	lsls	r3, r3, #2
 80111e8:	401a      	ands	r2, r3
 80111ea:	2380      	movs	r3, #128	@ 0x80
 80111ec:	005b      	lsls	r3, r3, #1
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d053      	beq.n	801129a <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d124      	bne.n	8011242 <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80111f8:	4b3f      	ldr	r3, [pc, #252]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80111fa:	699b      	ldr	r3, [r3, #24]
 80111fc:	2240      	movs	r2, #64	@ 0x40
 80111fe:	4013      	ands	r3, r2
 8011200:	d102      	bne.n	8011208 <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	2200      	movs	r2, #0
 8011206:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8011208:	68bb      	ldr	r3, [r7, #8]
 801120a:	781b      	ldrb	r3, [r3, #0]
 801120c:	0018      	movs	r0, r3
 801120e:	f000 fba1 	bl	8011954 <RTC_ByteToBcd2>
 8011212:	0003      	movs	r3, r0
 8011214:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011216:	68bb      	ldr	r3, [r7, #8]
 8011218:	785b      	ldrb	r3, [r3, #1]
 801121a:	0018      	movs	r0, r3
 801121c:	f000 fb9a 	bl	8011954 <RTC_ByteToBcd2>
 8011220:	0003      	movs	r3, r0
 8011222:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8011224:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8011226:	68bb      	ldr	r3, [r7, #8]
 8011228:	789b      	ldrb	r3, [r3, #2]
 801122a:	0018      	movs	r0, r3
 801122c:	f000 fb92 	bl	8011954 <RTC_ByteToBcd2>
 8011230:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011232:	0022      	movs	r2, r4
 8011234:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011236:	68bb      	ldr	r3, [r7, #8]
 8011238:	78db      	ldrb	r3, [r3, #3]
 801123a:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 801123c:	4313      	orrs	r3, r2
 801123e:	617b      	str	r3, [r7, #20]
 8011240:	e016      	b.n	8011270 <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8011242:	4b2d      	ldr	r3, [pc, #180]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	2240      	movs	r2, #64	@ 0x40
 8011248:	4013      	ands	r3, r2
 801124a:	d102      	bne.n	8011252 <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	2200      	movs	r2, #0
 8011250:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8011252:	68bb      	ldr	r3, [r7, #8]
 8011254:	781b      	ldrb	r3, [r3, #0]
 8011256:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	785b      	ldrb	r3, [r3, #1]
 801125c:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 801125e:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8011260:	68ba      	ldr	r2, [r7, #8]
 8011262:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011264:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011266:	68bb      	ldr	r3, [r7, #8]
 8011268:	78db      	ldrb	r3, [r3, #3]
 801126a:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 801126c:	4313      	orrs	r3, r2
 801126e:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8011270:	4b21      	ldr	r3, [pc, #132]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 8011272:	697a      	ldr	r2, [r7, #20]
 8011274:	4921      	ldr	r1, [pc, #132]	@ (80112fc <HAL_RTC_SetTime+0x178>)
 8011276:	400a      	ands	r2, r1
 8011278:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 801127a:	4b1f      	ldr	r3, [pc, #124]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 801127c:	699a      	ldr	r2, [r3, #24]
 801127e:	4b1e      	ldr	r3, [pc, #120]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 8011280:	491f      	ldr	r1, [pc, #124]	@ (8011300 <HAL_RTC_SetTime+0x17c>)
 8011282:	400a      	ands	r2, r1
 8011284:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8011286:	4b1c      	ldr	r3, [pc, #112]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 8011288:	6999      	ldr	r1, [r3, #24]
 801128a:	68bb      	ldr	r3, [r7, #8]
 801128c:	68da      	ldr	r2, [r3, #12]
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	691b      	ldr	r3, [r3, #16]
 8011292:	431a      	orrs	r2, r3
 8011294:	4b18      	ldr	r3, [pc, #96]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 8011296:	430a      	orrs	r2, r1
 8011298:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801129a:	4b17      	ldr	r3, [pc, #92]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 801129c:	68da      	ldr	r2, [r3, #12]
 801129e:	4b16      	ldr	r3, [pc, #88]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80112a0:	2180      	movs	r1, #128	@ 0x80
 80112a2:	438a      	bics	r2, r1
 80112a4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80112a6:	4b14      	ldr	r3, [pc, #80]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80112a8:	699b      	ldr	r3, [r3, #24]
 80112aa:	2220      	movs	r2, #32
 80112ac:	4013      	ands	r3, r2
 80112ae:	d112      	bne.n	80112d6 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	0018      	movs	r0, r3
 80112b4:	f000 fafc 	bl	80118b0 <HAL_RTC_WaitForSynchro>
 80112b8:	1e03      	subs	r3, r0, #0
 80112ba:	d00c      	beq.n	80112d6 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80112bc:	4b0e      	ldr	r3, [pc, #56]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80112be:	22ff      	movs	r2, #255	@ 0xff
 80112c0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	222d      	movs	r2, #45	@ 0x2d
 80112c6:	2104      	movs	r1, #4
 80112c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	222c      	movs	r2, #44	@ 0x2c
 80112ce:	2100      	movs	r1, #0
 80112d0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80112d2:	2301      	movs	r3, #1
 80112d4:	e00b      	b.n	80112ee <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80112d6:	4b08      	ldr	r3, [pc, #32]	@ (80112f8 <HAL_RTC_SetTime+0x174>)
 80112d8:	22ff      	movs	r2, #255	@ 0xff
 80112da:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	222d      	movs	r2, #45	@ 0x2d
 80112e0:	2101      	movs	r1, #1
 80112e2:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	222c      	movs	r2, #44	@ 0x2c
 80112e8:	2100      	movs	r1, #0
 80112ea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80112ec:	2300      	movs	r3, #0
  }
}
 80112ee:	0018      	movs	r0, r3
 80112f0:	46bd      	mov	sp, r7
 80112f2:	b007      	add	sp, #28
 80112f4:	bd90      	pop	{r4, r7, pc}
 80112f6:	46c0      	nop			@ (mov r8, r8)
 80112f8:	40002800 	.word	0x40002800
 80112fc:	007f7f7f 	.word	0x007f7f7f
 8011300:	fffbffff 	.word	0xfffbffff

08011304 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b086      	sub	sp, #24
 8011308:	af00      	add	r7, sp, #0
 801130a:	60f8      	str	r0, [r7, #12]
 801130c:	60b9      	str	r1, [r7, #8]
 801130e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8011310:	4b2c      	ldr	r3, [pc, #176]	@ (80113c4 <HAL_RTC_GetTime+0xc0>)
 8011312:	689a      	ldr	r2, [r3, #8]
 8011314:	68bb      	ldr	r3, [r7, #8]
 8011316:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8011318:	4b2a      	ldr	r3, [pc, #168]	@ (80113c4 <HAL_RTC_GetTime+0xc0>)
 801131a:	68da      	ldr	r2, [r3, #12]
 801131c:	23c0      	movs	r3, #192	@ 0xc0
 801131e:	009b      	lsls	r3, r3, #2
 8011320:	401a      	ands	r2, r3
 8011322:	2380      	movs	r3, #128	@ 0x80
 8011324:	005b      	lsls	r3, r3, #1
 8011326:	429a      	cmp	r2, r3
 8011328:	d047      	beq.n	80113ba <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 801132a:	4b26      	ldr	r3, [pc, #152]	@ (80113c4 <HAL_RTC_GetTime+0xc0>)
 801132c:	691b      	ldr	r3, [r3, #16]
 801132e:	045b      	lsls	r3, r3, #17
 8011330:	0c5a      	lsrs	r2, r3, #17
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8011336:	4b23      	ldr	r3, [pc, #140]	@ (80113c4 <HAL_RTC_GetTime+0xc0>)
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	4a23      	ldr	r2, [pc, #140]	@ (80113c8 <HAL_RTC_GetTime+0xc4>)
 801133c:	4013      	ands	r3, r2
 801133e:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8011340:	697b      	ldr	r3, [r7, #20]
 8011342:	0c1b      	lsrs	r3, r3, #16
 8011344:	b2db      	uxtb	r3, r3
 8011346:	223f      	movs	r2, #63	@ 0x3f
 8011348:	4013      	ands	r3, r2
 801134a:	b2da      	uxtb	r2, r3
 801134c:	68bb      	ldr	r3, [r7, #8]
 801134e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	0a1b      	lsrs	r3, r3, #8
 8011354:	b2db      	uxtb	r3, r3
 8011356:	227f      	movs	r2, #127	@ 0x7f
 8011358:	4013      	ands	r3, r2
 801135a:	b2da      	uxtb	r2, r3
 801135c:	68bb      	ldr	r3, [r7, #8]
 801135e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8011360:	697b      	ldr	r3, [r7, #20]
 8011362:	b2db      	uxtb	r3, r3
 8011364:	227f      	movs	r2, #127	@ 0x7f
 8011366:	4013      	ands	r3, r2
 8011368:	b2da      	uxtb	r2, r3
 801136a:	68bb      	ldr	r3, [r7, #8]
 801136c:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	0d9b      	lsrs	r3, r3, #22
 8011372:	b2db      	uxtb	r3, r3
 8011374:	2201      	movs	r2, #1
 8011376:	4013      	ands	r3, r2
 8011378:	b2da      	uxtb	r2, r3
 801137a:	68bb      	ldr	r3, [r7, #8]
 801137c:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d11a      	bne.n	80113ba <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	781b      	ldrb	r3, [r3, #0]
 8011388:	0018      	movs	r0, r3
 801138a:	f000 fb0b 	bl	80119a4 <RTC_Bcd2ToByte>
 801138e:	0003      	movs	r3, r0
 8011390:	001a      	movs	r2, r3
 8011392:	68bb      	ldr	r3, [r7, #8]
 8011394:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	785b      	ldrb	r3, [r3, #1]
 801139a:	0018      	movs	r0, r3
 801139c:	f000 fb02 	bl	80119a4 <RTC_Bcd2ToByte>
 80113a0:	0003      	movs	r3, r0
 80113a2:	001a      	movs	r2, r3
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	789b      	ldrb	r3, [r3, #2]
 80113ac:	0018      	movs	r0, r3
 80113ae:	f000 faf9 	bl	80119a4 <RTC_Bcd2ToByte>
 80113b2:	0003      	movs	r3, r0
 80113b4:	001a      	movs	r2, r3
 80113b6:	68bb      	ldr	r3, [r7, #8]
 80113b8:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 80113ba:	2300      	movs	r3, #0
}
 80113bc:	0018      	movs	r0, r3
 80113be:	46bd      	mov	sp, r7
 80113c0:	b006      	add	sp, #24
 80113c2:	bd80      	pop	{r7, pc}
 80113c4:	40002800 	.word	0x40002800
 80113c8:	007f7f7f 	.word	0x007f7f7f

080113cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80113cc:	b590      	push	{r4, r7, lr}
 80113ce:	b087      	sub	sp, #28
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	60f8      	str	r0, [r7, #12]
 80113d4:	60b9      	str	r1, [r7, #8]
 80113d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	222c      	movs	r2, #44	@ 0x2c
 80113dc:	5c9b      	ldrb	r3, [r3, r2]
 80113de:	2b01      	cmp	r3, #1
 80113e0:	d101      	bne.n	80113e6 <HAL_RTC_SetDate+0x1a>
 80113e2:	2302      	movs	r3, #2
 80113e4:	e090      	b.n	8011508 <HAL_RTC_SetDate+0x13c>
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	222c      	movs	r2, #44	@ 0x2c
 80113ea:	2101      	movs	r1, #1
 80113ec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	222d      	movs	r2, #45	@ 0x2d
 80113f2:	2102      	movs	r1, #2
 80113f4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d10e      	bne.n	801141a <HAL_RTC_SetDate+0x4e>
 80113fc:	68bb      	ldr	r3, [r7, #8]
 80113fe:	785b      	ldrb	r3, [r3, #1]
 8011400:	001a      	movs	r2, r3
 8011402:	2310      	movs	r3, #16
 8011404:	4013      	ands	r3, r2
 8011406:	d008      	beq.n	801141a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	785b      	ldrb	r3, [r3, #1]
 801140c:	2210      	movs	r2, #16
 801140e:	4393      	bics	r3, r2
 8011410:	b2db      	uxtb	r3, r3
 8011412:	330a      	adds	r3, #10
 8011414:	b2da      	uxtb	r2, r3
 8011416:	68bb      	ldr	r3, [r7, #8]
 8011418:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d11c      	bne.n	801145a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8011420:	68bb      	ldr	r3, [r7, #8]
 8011422:	78db      	ldrb	r3, [r3, #3]
 8011424:	0018      	movs	r0, r3
 8011426:	f000 fa95 	bl	8011954 <RTC_ByteToBcd2>
 801142a:	0003      	movs	r3, r0
 801142c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801142e:	68bb      	ldr	r3, [r7, #8]
 8011430:	785b      	ldrb	r3, [r3, #1]
 8011432:	0018      	movs	r0, r3
 8011434:	f000 fa8e 	bl	8011954 <RTC_ByteToBcd2>
 8011438:	0003      	movs	r3, r0
 801143a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801143c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 801143e:	68bb      	ldr	r3, [r7, #8]
 8011440:	789b      	ldrb	r3, [r3, #2]
 8011442:	0018      	movs	r0, r3
 8011444:	f000 fa86 	bl	8011954 <RTC_ByteToBcd2>
 8011448:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801144a:	0022      	movs	r2, r4
 801144c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 801144e:	68bb      	ldr	r3, [r7, #8]
 8011450:	781b      	ldrb	r3, [r3, #0]
 8011452:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8011454:	4313      	orrs	r3, r2
 8011456:	617b      	str	r3, [r7, #20]
 8011458:	e00e      	b.n	8011478 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	78db      	ldrb	r3, [r3, #3]
 801145e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	785b      	ldrb	r3, [r3, #1]
 8011464:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8011466:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8011468:	68ba      	ldr	r2, [r7, #8]
 801146a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 801146c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	781b      	ldrb	r3, [r3, #0]
 8011472:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8011474:	4313      	orrs	r3, r2
 8011476:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011478:	4b25      	ldr	r3, [pc, #148]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 801147a:	22ca      	movs	r2, #202	@ 0xca
 801147c:	625a      	str	r2, [r3, #36]	@ 0x24
 801147e:	4b24      	ldr	r3, [pc, #144]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 8011480:	2253      	movs	r2, #83	@ 0x53
 8011482:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	0018      	movs	r0, r3
 8011488:	f000 fa38 	bl	80118fc <RTC_EnterInitMode>
 801148c:	1e03      	subs	r3, r0, #0
 801148e:	d00c      	beq.n	80114aa <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011490:	4b1f      	ldr	r3, [pc, #124]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 8011492:	22ff      	movs	r2, #255	@ 0xff
 8011494:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	222d      	movs	r2, #45	@ 0x2d
 801149a:	2104      	movs	r1, #4
 801149c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	222c      	movs	r2, #44	@ 0x2c
 80114a2:	2100      	movs	r1, #0
 80114a4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80114a6:	2301      	movs	r3, #1
 80114a8:	e02e      	b.n	8011508 <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 80114aa:	4b19      	ldr	r3, [pc, #100]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114ac:	697a      	ldr	r2, [r7, #20]
 80114ae:	4919      	ldr	r1, [pc, #100]	@ (8011514 <HAL_RTC_SetDate+0x148>)
 80114b0:	400a      	ands	r2, r1
 80114b2:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80114b4:	4b16      	ldr	r3, [pc, #88]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114b6:	68da      	ldr	r2, [r3, #12]
 80114b8:	4b15      	ldr	r3, [pc, #84]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114ba:	2180      	movs	r1, #128	@ 0x80
 80114bc:	438a      	bics	r2, r1
 80114be:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80114c0:	4b13      	ldr	r3, [pc, #76]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114c2:	699b      	ldr	r3, [r3, #24]
 80114c4:	2220      	movs	r2, #32
 80114c6:	4013      	ands	r3, r2
 80114c8:	d112      	bne.n	80114f0 <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	0018      	movs	r0, r3
 80114ce:	f000 f9ef 	bl	80118b0 <HAL_RTC_WaitForSynchro>
 80114d2:	1e03      	subs	r3, r0, #0
 80114d4:	d00c      	beq.n	80114f0 <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80114d6:	4b0e      	ldr	r3, [pc, #56]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114d8:	22ff      	movs	r2, #255	@ 0xff
 80114da:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	222d      	movs	r2, #45	@ 0x2d
 80114e0:	2104      	movs	r1, #4
 80114e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	222c      	movs	r2, #44	@ 0x2c
 80114e8:	2100      	movs	r1, #0
 80114ea:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80114ec:	2301      	movs	r3, #1
 80114ee:	e00b      	b.n	8011508 <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80114f0:	4b07      	ldr	r3, [pc, #28]	@ (8011510 <HAL_RTC_SetDate+0x144>)
 80114f2:	22ff      	movs	r2, #255	@ 0xff
 80114f4:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	222d      	movs	r2, #45	@ 0x2d
 80114fa:	2101      	movs	r1, #1
 80114fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	222c      	movs	r2, #44	@ 0x2c
 8011502:	2100      	movs	r1, #0
 8011504:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011506:	2300      	movs	r3, #0
  }
}
 8011508:	0018      	movs	r0, r3
 801150a:	46bd      	mov	sp, r7
 801150c:	b007      	add	sp, #28
 801150e:	bd90      	pop	{r4, r7, pc}
 8011510:	40002800 	.word	0x40002800
 8011514:	00ffff3f 	.word	0x00ffff3f

08011518 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b086      	sub	sp, #24
 801151c:	af00      	add	r7, sp, #0
 801151e:	60f8      	str	r0, [r7, #12]
 8011520:	60b9      	str	r1, [r7, #8]
 8011522:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8011524:	4b21      	ldr	r3, [pc, #132]	@ (80115ac <HAL_RTC_GetDate+0x94>)
 8011526:	685b      	ldr	r3, [r3, #4]
 8011528:	4a21      	ldr	r2, [pc, #132]	@ (80115b0 <HAL_RTC_GetDate+0x98>)
 801152a:	4013      	ands	r3, r2
 801152c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 801152e:	697b      	ldr	r3, [r7, #20]
 8011530:	0c1b      	lsrs	r3, r3, #16
 8011532:	b2da      	uxtb	r2, r3
 8011534:	68bb      	ldr	r3, [r7, #8]
 8011536:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8011538:	697b      	ldr	r3, [r7, #20]
 801153a:	0a1b      	lsrs	r3, r3, #8
 801153c:	b2db      	uxtb	r3, r3
 801153e:	221f      	movs	r2, #31
 8011540:	4013      	ands	r3, r2
 8011542:	b2da      	uxtb	r2, r3
 8011544:	68bb      	ldr	r3, [r7, #8]
 8011546:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8011548:	697b      	ldr	r3, [r7, #20]
 801154a:	b2db      	uxtb	r3, r3
 801154c:	223f      	movs	r2, #63	@ 0x3f
 801154e:	4013      	ands	r3, r2
 8011550:	b2da      	uxtb	r2, r3
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8011556:	697b      	ldr	r3, [r7, #20]
 8011558:	0b5b      	lsrs	r3, r3, #13
 801155a:	b2db      	uxtb	r3, r3
 801155c:	2207      	movs	r2, #7
 801155e:	4013      	ands	r3, r2
 8011560:	b2da      	uxtb	r2, r3
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d11a      	bne.n	80115a2 <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 801156c:	68bb      	ldr	r3, [r7, #8]
 801156e:	78db      	ldrb	r3, [r3, #3]
 8011570:	0018      	movs	r0, r3
 8011572:	f000 fa17 	bl	80119a4 <RTC_Bcd2ToByte>
 8011576:	0003      	movs	r3, r0
 8011578:	001a      	movs	r2, r3
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 801157e:	68bb      	ldr	r3, [r7, #8]
 8011580:	785b      	ldrb	r3, [r3, #1]
 8011582:	0018      	movs	r0, r3
 8011584:	f000 fa0e 	bl	80119a4 <RTC_Bcd2ToByte>
 8011588:	0003      	movs	r3, r0
 801158a:	001a      	movs	r2, r3
 801158c:	68bb      	ldr	r3, [r7, #8]
 801158e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8011590:	68bb      	ldr	r3, [r7, #8]
 8011592:	789b      	ldrb	r3, [r3, #2]
 8011594:	0018      	movs	r0, r3
 8011596:	f000 fa05 	bl	80119a4 <RTC_Bcd2ToByte>
 801159a:	0003      	movs	r3, r0
 801159c:	001a      	movs	r2, r3
 801159e:	68bb      	ldr	r3, [r7, #8]
 80115a0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80115a2:	2300      	movs	r3, #0
}
 80115a4:	0018      	movs	r0, r3
 80115a6:	46bd      	mov	sp, r7
 80115a8:	b006      	add	sp, #24
 80115aa:	bd80      	pop	{r7, pc}
 80115ac:	40002800 	.word	0x40002800
 80115b0:	00ffff3f 	.word	0x00ffff3f

080115b4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80115b4:	b590      	push	{r4, r7, lr}
 80115b6:	b087      	sub	sp, #28
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	60f8      	str	r0, [r7, #12]
 80115bc:	60b9      	str	r1, [r7, #8]
 80115be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80115c0:	2300      	movs	r3, #0
 80115c2:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	222c      	movs	r2, #44	@ 0x2c
 80115c8:	5c9b      	ldrb	r3, [r3, r2]
 80115ca:	2b01      	cmp	r3, #1
 80115cc:	d101      	bne.n	80115d2 <HAL_RTC_SetAlarm_IT+0x1e>
 80115ce:	2302      	movs	r3, #2
 80115d0:	e0f1      	b.n	80117b6 <HAL_RTC_SetAlarm_IT+0x202>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	222c      	movs	r2, #44	@ 0x2c
 80115d6:	2101      	movs	r1, #1
 80115d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	222d      	movs	r2, #45	@ 0x2d
 80115de:	2102      	movs	r1, #2
 80115e0:	5499      	strb	r1, [r3, r2]
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80115e2:	4b77      	ldr	r3, [pc, #476]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80115e4:	68da      	ldr	r2, [r3, #12]
 80115e6:	23c0      	movs	r3, #192	@ 0xc0
 80115e8:	009b      	lsls	r3, r3, #2
 80115ea:	4013      	ands	r3, r2
 80115ec:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80115ee:	693a      	ldr	r2, [r7, #16]
 80115f0:	2380      	movs	r3, #128	@ 0x80
 80115f2:	005b      	lsls	r3, r3, #1
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d05a      	beq.n	80116ae <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d135      	bne.n	801166a <HAL_RTC_SetAlarm_IT+0xb6>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80115fe:	4b70      	ldr	r3, [pc, #448]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011600:	699b      	ldr	r3, [r3, #24]
 8011602:	2240      	movs	r2, #64	@ 0x40
 8011604:	4013      	ands	r3, r2
 8011606:	d102      	bne.n	801160e <HAL_RTC_SetAlarm_IT+0x5a>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8011608:	68bb      	ldr	r3, [r7, #8]
 801160a:	2200      	movs	r2, #0
 801160c:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801160e:	68bb      	ldr	r3, [r7, #8]
 8011610:	781b      	ldrb	r3, [r3, #0]
 8011612:	0018      	movs	r0, r3
 8011614:	f000 f99e 	bl	8011954 <RTC_ByteToBcd2>
 8011618:	0003      	movs	r3, r0
 801161a:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	785b      	ldrb	r3, [r3, #1]
 8011620:	0018      	movs	r0, r3
 8011622:	f000 f997 	bl	8011954 <RTC_ByteToBcd2>
 8011626:	0003      	movs	r3, r0
 8011628:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801162a:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801162c:	68bb      	ldr	r3, [r7, #8]
 801162e:	789b      	ldrb	r3, [r3, #2]
 8011630:	0018      	movs	r0, r3
 8011632:	f000 f98f 	bl	8011954 <RTC_ByteToBcd2>
 8011636:	0003      	movs	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8011638:	0022      	movs	r2, r4
 801163a:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801163c:	68bb      	ldr	r3, [r7, #8]
 801163e:	78db      	ldrb	r3, [r3, #3]
 8011640:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8011642:	431a      	orrs	r2, r3
 8011644:	0014      	movs	r4, r2
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	2224      	movs	r2, #36	@ 0x24
 801164a:	5c9b      	ldrb	r3, [r3, r2]
 801164c:	0018      	movs	r0, r3
 801164e:	f000 f981 	bl	8011954 <RTC_ByteToBcd2>
 8011652:	0003      	movs	r3, r0
 8011654:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8011656:	0022      	movs	r2, r4
 8011658:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 801165a:	68bb      	ldr	r3, [r7, #8]
 801165c:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 801165e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8011664:	4313      	orrs	r3, r2
 8011666:	617b      	str	r3, [r7, #20]
 8011668:	e021      	b.n	80116ae <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801166a:	4b55      	ldr	r3, [pc, #340]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801166c:	699b      	ldr	r3, [r3, #24]
 801166e:	2240      	movs	r2, #64	@ 0x40
 8011670:	4013      	ands	r3, r2
 8011672:	d102      	bne.n	801167a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	2200      	movs	r2, #0
 8011678:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8011680:	68bb      	ldr	r3, [r7, #8]
 8011682:	785b      	ldrb	r3, [r3, #1]
 8011684:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8011686:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8011688:	68ba      	ldr	r2, [r7, #8]
 801168a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801168c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	78db      	ldrb	r3, [r3, #3]
 8011692:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8011694:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8011696:	68bb      	ldr	r3, [r7, #8]
 8011698:	2124      	movs	r1, #36	@ 0x24
 801169a:	5c5b      	ldrb	r3, [r3, r1]
 801169c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801169e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80116a0:	68bb      	ldr	r3, [r7, #8]
 80116a2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80116a4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80116aa:	4313      	orrs	r3, r2
 80116ac:	617b      	str	r3, [r7, #20]

    }
  }

  /* Configure the Alarm registers */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80116ae:	68bb      	ldr	r3, [r7, #8]
 80116b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116b2:	2380      	movs	r3, #128	@ 0x80
 80116b4:	005b      	lsls	r3, r3, #1
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d13a      	bne.n	8011730 <HAL_RTC_SetAlarm_IT+0x17c>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80116ba:	4b41      	ldr	r3, [pc, #260]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116bc:	699a      	ldr	r2, [r3, #24]
 80116be:	4b40      	ldr	r3, [pc, #256]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116c0:	4940      	ldr	r1, [pc, #256]	@ (80117c4 <HAL_RTC_SetAlarm_IT+0x210>)
 80116c2:	400a      	ands	r2, r1
 80116c4:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80116c6:	4b3e      	ldr	r3, [pc, #248]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116c8:	2201      	movs	r2, #1
 80116ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80116cc:	693a      	ldr	r2, [r7, #16]
 80116ce:	2380      	movs	r3, #128	@ 0x80
 80116d0:	005b      	lsls	r3, r3, #1
 80116d2:	429a      	cmp	r2, r3
 80116d4:	d107      	bne.n	80116e6 <HAL_RTC_SetAlarm_IT+0x132>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80116d6:	68bb      	ldr	r3, [r7, #8]
 80116d8:	6999      	ldr	r1, [r3, #24]
 80116da:	68bb      	ldr	r3, [r7, #8]
 80116dc:	69da      	ldr	r2, [r3, #28]
 80116de:	4b38      	ldr	r3, [pc, #224]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116e0:	430a      	orrs	r2, r1
 80116e2:	645a      	str	r2, [r3, #68]	@ 0x44
 80116e4:	e006      	b.n	80116f4 <HAL_RTC_SetAlarm_IT+0x140>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80116e6:	4b36      	ldr	r3, [pc, #216]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116e8:	697a      	ldr	r2, [r7, #20]
 80116ea:	641a      	str	r2, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80116ec:	4a34      	ldr	r2, [pc, #208]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116ee:	68bb      	ldr	r3, [r7, #8]
 80116f0:	699b      	ldr	r3, [r3, #24]
 80116f2:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80116f4:	4a32      	ldr	r2, [pc, #200]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 80116f6:	68bb      	ldr	r3, [r7, #8]
 80116f8:	685b      	ldr	r3, [r3, #4]
 80116fa:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 80116fc:	68bb      	ldr	r3, [r7, #8]
 80116fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011700:	2b01      	cmp	r3, #1
 8011702:	d107      	bne.n	8011714 <HAL_RTC_SetAlarm_IT+0x160>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8011704:	4b2e      	ldr	r3, [pc, #184]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011706:	699a      	ldr	r2, [r3, #24]
 8011708:	4b2d      	ldr	r3, [pc, #180]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801170a:	2180      	movs	r1, #128	@ 0x80
 801170c:	0509      	lsls	r1, r1, #20
 801170e:	430a      	orrs	r2, r1
 8011710:	619a      	str	r2, [r3, #24]
 8011712:	e005      	b.n	8011720 <HAL_RTC_SetAlarm_IT+0x16c>
    }
    else
    {
      /* Disable the  Alarm A output clear*/
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8011714:	4b2a      	ldr	r3, [pc, #168]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011716:	699a      	ldr	r2, [r3, #24]
 8011718:	4b29      	ldr	r3, [pc, #164]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801171a:	492b      	ldr	r1, [pc, #172]	@ (80117c8 <HAL_RTC_SetAlarm_IT+0x214>)
 801171c:	400a      	ands	r2, r1
 801171e:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8011720:	4b27      	ldr	r3, [pc, #156]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011722:	699a      	ldr	r2, [r3, #24]
 8011724:	4b26      	ldr	r3, [pc, #152]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011726:	2188      	movs	r1, #136	@ 0x88
 8011728:	0149      	lsls	r1, r1, #5
 801172a:	430a      	orrs	r2, r1
 801172c:	619a      	str	r2, [r3, #24]
 801172e:	e039      	b.n	80117a4 <HAL_RTC_SetAlarm_IT+0x1f0>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8011730:	4b23      	ldr	r3, [pc, #140]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011732:	699a      	ldr	r2, [r3, #24]
 8011734:	4b22      	ldr	r3, [pc, #136]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011736:	4925      	ldr	r1, [pc, #148]	@ (80117cc <HAL_RTC_SetAlarm_IT+0x218>)
 8011738:	400a      	ands	r2, r1
 801173a:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 801173c:	4b20      	ldr	r3, [pc, #128]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801173e:	2202      	movs	r2, #2
 8011740:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8011742:	693a      	ldr	r2, [r7, #16]
 8011744:	2380      	movs	r3, #128	@ 0x80
 8011746:	005b      	lsls	r3, r3, #1
 8011748:	429a      	cmp	r2, r3
 801174a:	d107      	bne.n	801175c <HAL_RTC_SetAlarm_IT+0x1a8>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 801174c:	68bb      	ldr	r3, [r7, #8]
 801174e:	6999      	ldr	r1, [r3, #24]
 8011750:	68bb      	ldr	r3, [r7, #8]
 8011752:	69da      	ldr	r2, [r3, #28]
 8011754:	4b1a      	ldr	r3, [pc, #104]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011756:	430a      	orrs	r2, r1
 8011758:	64da      	str	r2, [r3, #76]	@ 0x4c
 801175a:	e006      	b.n	801176a <HAL_RTC_SetAlarm_IT+0x1b6>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 801175c:	4b18      	ldr	r3, [pc, #96]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801175e:	697a      	ldr	r2, [r7, #20]
 8011760:	649a      	str	r2, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8011762:	4a17      	ldr	r2, [pc, #92]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011764:	68bb      	ldr	r3, [r7, #8]
 8011766:	699b      	ldr	r3, [r3, #24]
 8011768:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 801176a:	4a15      	ldr	r2, [pc, #84]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801176c:	68bb      	ldr	r3, [r7, #8]
 801176e:	685b      	ldr	r3, [r3, #4]
 8011770:	6753      	str	r3, [r2, #116]	@ 0x74

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8011772:	68bb      	ldr	r3, [r7, #8]
 8011774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011776:	2b01      	cmp	r3, #1
 8011778:	d107      	bne.n	801178a <HAL_RTC_SetAlarm_IT+0x1d6>
    {
      /* Configure the  Alarm B Output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 801177a:	4b11      	ldr	r3, [pc, #68]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801177c:	699a      	ldr	r2, [r3, #24]
 801177e:	4b10      	ldr	r3, [pc, #64]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011780:	2180      	movs	r1, #128	@ 0x80
 8011782:	0549      	lsls	r1, r1, #21
 8011784:	430a      	orrs	r2, r1
 8011786:	619a      	str	r2, [r3, #24]
 8011788:	e005      	b.n	8011796 <HAL_RTC_SetAlarm_IT+0x1e2>

    }
    else
    {
      /* Disable the  Alarm B Output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 801178a:	4b0d      	ldr	r3, [pc, #52]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801178c:	699a      	ldr	r2, [r3, #24]
 801178e:	4b0c      	ldr	r3, [pc, #48]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011790:	490f      	ldr	r1, [pc, #60]	@ (80117d0 <HAL_RTC_SetAlarm_IT+0x21c>)
 8011792:	400a      	ands	r2, r1
 8011794:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8011796:	4b0a      	ldr	r3, [pc, #40]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 8011798:	699a      	ldr	r2, [r3, #24]
 801179a:	4b09      	ldr	r3, [pc, #36]	@ (80117c0 <HAL_RTC_SetAlarm_IT+0x20c>)
 801179c:	2188      	movs	r1, #136	@ 0x88
 801179e:	0189      	lsls	r1, r1, #6
 80117a0:	430a      	orrs	r2, r1
 80117a2:	619a      	str	r2, [r3, #24]
  }

  hrtc->State = HAL_RTC_STATE_READY;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	222d      	movs	r2, #45	@ 0x2d
 80117a8:	2101      	movs	r1, #1
 80117aa:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	222c      	movs	r2, #44	@ 0x2c
 80117b0:	2100      	movs	r1, #0
 80117b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80117b4:	2300      	movs	r3, #0
}
 80117b6:	0018      	movs	r0, r3
 80117b8:	46bd      	mov	sp, r7
 80117ba:	b007      	add	sp, #28
 80117bc:	bd90      	pop	{r4, r7, pc}
 80117be:	46c0      	nop			@ (mov r8, r8)
 80117c0:	40002800 	.word	0x40002800
 80117c4:	ffffeeff 	.word	0xffffeeff
 80117c8:	f7ffffff 	.word	0xf7ffffff
 80117cc:	ffffddff 	.word	0xffffddff
 80117d0:	efffffff 	.word	0xefffffff

080117d4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b082      	sub	sp, #8
 80117d8:	af00      	add	r7, sp, #0
 80117da:	6078      	str	r0, [r7, #4]
 80117dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	222c      	movs	r2, #44	@ 0x2c
 80117e2:	5c9b      	ldrb	r3, [r3, r2]
 80117e4:	2b01      	cmp	r3, #1
 80117e6:	d101      	bne.n	80117ec <HAL_RTC_DeactivateAlarm+0x18>
 80117e8:	2302      	movs	r3, #2
 80117ea:	e02e      	b.n	801184a <HAL_RTC_DeactivateAlarm+0x76>
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	222c      	movs	r2, #44	@ 0x2c
 80117f0:	2101      	movs	r1, #1
 80117f2:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	222d      	movs	r2, #45	@ 0x2d
 80117f8:	2102      	movs	r1, #2
 80117fa:	5499      	strb	r1, [r3, r2]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 80117fc:	683a      	ldr	r2, [r7, #0]
 80117fe:	2380      	movs	r3, #128	@ 0x80
 8011800:	005b      	lsls	r3, r3, #1
 8011802:	429a      	cmp	r2, r3
 8011804:	d10c      	bne.n	8011820 <HAL_RTC_DeactivateAlarm+0x4c>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8011806:	4b13      	ldr	r3, [pc, #76]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011808:	699a      	ldr	r2, [r3, #24]
 801180a:	4b12      	ldr	r3, [pc, #72]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 801180c:	4912      	ldr	r1, [pc, #72]	@ (8011858 <HAL_RTC_DeactivateAlarm+0x84>)
 801180e:	400a      	ands	r2, r1
 8011810:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8011812:	4b10      	ldr	r3, [pc, #64]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011816:	4b0f      	ldr	r3, [pc, #60]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011818:	0052      	lsls	r2, r2, #1
 801181a:	0852      	lsrs	r2, r2, #1
 801181c:	645a      	str	r2, [r3, #68]	@ 0x44
 801181e:	e00b      	b.n	8011838 <HAL_RTC_DeactivateAlarm+0x64>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8011820:	4b0c      	ldr	r3, [pc, #48]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011822:	699a      	ldr	r2, [r3, #24]
 8011824:	4b0b      	ldr	r3, [pc, #44]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011826:	490d      	ldr	r1, [pc, #52]	@ (801185c <HAL_RTC_DeactivateAlarm+0x88>)
 8011828:	400a      	ands	r2, r1
 801182a:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 801182c:	4b09      	ldr	r3, [pc, #36]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 801182e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011830:	4b08      	ldr	r3, [pc, #32]	@ (8011854 <HAL_RTC_DeactivateAlarm+0x80>)
 8011832:	0052      	lsls	r2, r2, #1
 8011834:	0852      	lsrs	r2, r2, #1
 8011836:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	222d      	movs	r2, #45	@ 0x2d
 801183c:	2101      	movs	r1, #1
 801183e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	222c      	movs	r2, #44	@ 0x2c
 8011844:	2100      	movs	r1, #0
 8011846:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8011848:	2300      	movs	r3, #0
}
 801184a:	0018      	movs	r0, r3
 801184c:	46bd      	mov	sp, r7
 801184e:	b002      	add	sp, #8
 8011850:	bd80      	pop	{r7, pc}
 8011852:	46c0      	nop			@ (mov r8, r8)
 8011854:	40002800 	.word	0x40002800
 8011858:	ffffeeff 	.word	0xffffeeff
 801185c:	ffffddff 	.word	0xffffddff

08011860 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b084      	sub	sp, #16
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
  /* Get interrupt status */
  uint32_t tmp = READ_REG(RTC->MISR);
 8011868:	4b10      	ldr	r3, [pc, #64]	@ (80118ac <HAL_RTC_AlarmIRQHandler+0x4c>)
 801186a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801186c:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	2201      	movs	r2, #1
 8011872:	4013      	ands	r3, r2
 8011874:	d006      	beq.n	8011884 <HAL_RTC_AlarmIRQHandler+0x24>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8011876:	4b0d      	ldr	r3, [pc, #52]	@ (80118ac <HAL_RTC_AlarmIRQHandler+0x4c>)
 8011878:	2201      	movs	r2, #1
 801187a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	0018      	movs	r0, r3
 8011880:	f7f7 fc34 	bl	80090ec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	2202      	movs	r2, #2
 8011888:	4013      	ands	r3, r2
 801188a:	d006      	beq.n	801189a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 801188c:	4b07      	ldr	r3, [pc, #28]	@ (80118ac <HAL_RTC_AlarmIRQHandler+0x4c>)
 801188e:	2202      	movs	r2, #2
 8011890:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	0018      	movs	r0, r3
 8011896:	f000 f8a2 	bl	80119de <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	222d      	movs	r2, #45	@ 0x2d
 801189e:	2101      	movs	r1, #1
 80118a0:	5499      	strb	r1, [r3, r2]
}
 80118a2:	46c0      	nop			@ (mov r8, r8)
 80118a4:	46bd      	mov	sp, r7
 80118a6:	b004      	add	sp, #16
 80118a8:	bd80      	pop	{r7, pc}
 80118aa:	46c0      	nop			@ (mov r8, r8)
 80118ac:	40002800 	.word	0x40002800

080118b0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b084      	sub	sp, #16
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80118b8:	4b0f      	ldr	r3, [pc, #60]	@ (80118f8 <HAL_RTC_WaitForSynchro+0x48>)
 80118ba:	68da      	ldr	r2, [r3, #12]
 80118bc:	4b0e      	ldr	r3, [pc, #56]	@ (80118f8 <HAL_RTC_WaitForSynchro+0x48>)
 80118be:	2120      	movs	r1, #32
 80118c0:	438a      	bics	r2, r1
 80118c2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80118c4:	f7f7 fdb2 	bl	800942c <HAL_GetTick>
 80118c8:	0003      	movs	r3, r0
 80118ca:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80118cc:	e00a      	b.n	80118e4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80118ce:	f7f7 fdad 	bl	800942c <HAL_GetTick>
 80118d2:	0002      	movs	r2, r0
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	1ad2      	subs	r2, r2, r3
 80118d8:	23fa      	movs	r3, #250	@ 0xfa
 80118da:	009b      	lsls	r3, r3, #2
 80118dc:	429a      	cmp	r2, r3
 80118de:	d901      	bls.n	80118e4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80118e0:	2303      	movs	r3, #3
 80118e2:	e005      	b.n	80118f0 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80118e4:	4b04      	ldr	r3, [pc, #16]	@ (80118f8 <HAL_RTC_WaitForSynchro+0x48>)
 80118e6:	68db      	ldr	r3, [r3, #12]
 80118e8:	2220      	movs	r2, #32
 80118ea:	4013      	ands	r3, r2
 80118ec:	d0ef      	beq.n	80118ce <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80118ee:	2300      	movs	r3, #0
}
 80118f0:	0018      	movs	r0, r3
 80118f2:	46bd      	mov	sp, r7
 80118f4:	b004      	add	sp, #16
 80118f6:	bd80      	pop	{r7, pc}
 80118f8:	40002800 	.word	0x40002800

080118fc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b084      	sub	sp, #16
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8011904:	4b12      	ldr	r3, [pc, #72]	@ (8011950 <RTC_EnterInitMode+0x54>)
 8011906:	68db      	ldr	r3, [r3, #12]
 8011908:	2240      	movs	r2, #64	@ 0x40
 801190a:	4013      	ands	r3, r2
 801190c:	d11a      	bne.n	8011944 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801190e:	4b10      	ldr	r3, [pc, #64]	@ (8011950 <RTC_EnterInitMode+0x54>)
 8011910:	68da      	ldr	r2, [r3, #12]
 8011912:	4b0f      	ldr	r3, [pc, #60]	@ (8011950 <RTC_EnterInitMode+0x54>)
 8011914:	2180      	movs	r1, #128	@ 0x80
 8011916:	430a      	orrs	r2, r1
 8011918:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 801191a:	f7f7 fd87 	bl	800942c <HAL_GetTick>
 801191e:	0003      	movs	r3, r0
 8011920:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8011922:	e00a      	b.n	801193a <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8011924:	f7f7 fd82 	bl	800942c <HAL_GetTick>
 8011928:	0002      	movs	r2, r0
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	1ad2      	subs	r2, r2, r3
 801192e:	23fa      	movs	r3, #250	@ 0xfa
 8011930:	009b      	lsls	r3, r3, #2
 8011932:	429a      	cmp	r2, r3
 8011934:	d901      	bls.n	801193a <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8011936:	2303      	movs	r3, #3
 8011938:	e005      	b.n	8011946 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801193a:	4b05      	ldr	r3, [pc, #20]	@ (8011950 <RTC_EnterInitMode+0x54>)
 801193c:	68db      	ldr	r3, [r3, #12]
 801193e:	2240      	movs	r2, #64	@ 0x40
 8011940:	4013      	ands	r3, r2
 8011942:	d0ef      	beq.n	8011924 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8011944:	2300      	movs	r3, #0
}
 8011946:	0018      	movs	r0, r3
 8011948:	46bd      	mov	sp, r7
 801194a:	b004      	add	sp, #16
 801194c:	bd80      	pop	{r7, pc}
 801194e:	46c0      	nop			@ (mov r8, r8)
 8011950:	40002800 	.word	0x40002800

08011954 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8011954:	b580      	push	{r7, lr}
 8011956:	b084      	sub	sp, #16
 8011958:	af00      	add	r7, sp, #0
 801195a:	0002      	movs	r2, r0
 801195c:	1dfb      	adds	r3, r7, #7
 801195e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8011960:	2300      	movs	r3, #0
 8011962:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8011964:	230b      	movs	r3, #11
 8011966:	18fb      	adds	r3, r7, r3
 8011968:	1dfa      	adds	r2, r7, #7
 801196a:	7812      	ldrb	r2, [r2, #0]
 801196c:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 801196e:	e008      	b.n	8011982 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	3301      	adds	r3, #1
 8011974:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8011976:	220b      	movs	r2, #11
 8011978:	18bb      	adds	r3, r7, r2
 801197a:	18ba      	adds	r2, r7, r2
 801197c:	7812      	ldrb	r2, [r2, #0]
 801197e:	3a0a      	subs	r2, #10
 8011980:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 8011982:	210b      	movs	r1, #11
 8011984:	187b      	adds	r3, r7, r1
 8011986:	781b      	ldrb	r3, [r3, #0]
 8011988:	2b09      	cmp	r3, #9
 801198a:	d8f1      	bhi.n	8011970 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	b2db      	uxtb	r3, r3
 8011990:	011b      	lsls	r3, r3, #4
 8011992:	b2da      	uxtb	r2, r3
 8011994:	187b      	adds	r3, r7, r1
 8011996:	781b      	ldrb	r3, [r3, #0]
 8011998:	4313      	orrs	r3, r2
 801199a:	b2db      	uxtb	r3, r3
}
 801199c:	0018      	movs	r0, r3
 801199e:	46bd      	mov	sp, r7
 80119a0:	b004      	add	sp, #16
 80119a2:	bd80      	pop	{r7, pc}

080119a4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b084      	sub	sp, #16
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	0002      	movs	r2, r0
 80119ac:	1dfb      	adds	r3, r7, #7
 80119ae:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 80119b0:	1dfb      	adds	r3, r7, #7
 80119b2:	781b      	ldrb	r3, [r3, #0]
 80119b4:	091b      	lsrs	r3, r3, #4
 80119b6:	b2db      	uxtb	r3, r3
 80119b8:	001a      	movs	r2, r3
 80119ba:	0013      	movs	r3, r2
 80119bc:	009b      	lsls	r3, r3, #2
 80119be:	189b      	adds	r3, r3, r2
 80119c0:	005b      	lsls	r3, r3, #1
 80119c2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	b2da      	uxtb	r2, r3
 80119c8:	1dfb      	adds	r3, r7, #7
 80119ca:	781b      	ldrb	r3, [r3, #0]
 80119cc:	210f      	movs	r1, #15
 80119ce:	400b      	ands	r3, r1
 80119d0:	b2db      	uxtb	r3, r3
 80119d2:	18d3      	adds	r3, r2, r3
 80119d4:	b2db      	uxtb	r3, r3
}
 80119d6:	0018      	movs	r0, r3
 80119d8:	46bd      	mov	sp, r7
 80119da:	b004      	add	sp, #16
 80119dc:	bd80      	pop	{r7, pc}

080119de <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80119de:	b580      	push	{r7, lr}
 80119e0:	b082      	sub	sp, #8
 80119e2:	af00      	add	r7, sp, #0
 80119e4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80119e6:	46c0      	nop			@ (mov r8, r8)
 80119e8:	46bd      	mov	sp, r7
 80119ea:	b002      	add	sp, #8
 80119ec:	bd80      	pop	{r7, pc}

080119ee <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80119ee:	b580      	push	{r7, lr}
 80119f0:	b084      	sub	sp, #16
 80119f2:	af00      	add	r7, sp, #0
 80119f4:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d101      	bne.n	8011a00 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80119fc:	2301      	movs	r3, #1
 80119fe:	e0a0      	b.n	8011b42 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d109      	bne.n	8011a1c <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	685a      	ldr	r2, [r3, #4]
 8011a0c:	2382      	movs	r3, #130	@ 0x82
 8011a0e:	005b      	lsls	r3, r3, #1
 8011a10:	429a      	cmp	r2, r3
 8011a12:	d009      	beq.n	8011a28 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	2200      	movs	r2, #0
 8011a18:	61da      	str	r2, [r3, #28]
 8011a1a:	e005      	b.n	8011a28 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2200      	movs	r2, #0
 8011a20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	2200      	movs	r2, #0
 8011a26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	225d      	movs	r2, #93	@ 0x5d
 8011a32:	5c9b      	ldrb	r3, [r3, r2]
 8011a34:	b2db      	uxtb	r3, r3
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d107      	bne.n	8011a4a <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	225c      	movs	r2, #92	@ 0x5c
 8011a3e:	2100      	movs	r1, #0
 8011a40:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	0018      	movs	r0, r3
 8011a46:	f7f3 f909 	bl	8004c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	225d      	movs	r2, #93	@ 0x5d
 8011a4e:	2102      	movs	r1, #2
 8011a50:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	681a      	ldr	r2, [r3, #0]
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	2140      	movs	r1, #64	@ 0x40
 8011a5e:	438a      	bics	r2, r1
 8011a60:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	68da      	ldr	r2, [r3, #12]
 8011a66:	23e0      	movs	r3, #224	@ 0xe0
 8011a68:	00db      	lsls	r3, r3, #3
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d902      	bls.n	8011a74 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	60fb      	str	r3, [r7, #12]
 8011a72:	e002      	b.n	8011a7a <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8011a74:	2380      	movs	r3, #128	@ 0x80
 8011a76:	015b      	lsls	r3, r3, #5
 8011a78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	68da      	ldr	r2, [r3, #12]
 8011a7e:	23f0      	movs	r3, #240	@ 0xf0
 8011a80:	011b      	lsls	r3, r3, #4
 8011a82:	429a      	cmp	r2, r3
 8011a84:	d008      	beq.n	8011a98 <HAL_SPI_Init+0xaa>
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	68da      	ldr	r2, [r3, #12]
 8011a8a:	23e0      	movs	r3, #224	@ 0xe0
 8011a8c:	00db      	lsls	r3, r3, #3
 8011a8e:	429a      	cmp	r2, r3
 8011a90:	d002      	beq.n	8011a98 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2200      	movs	r2, #0
 8011a96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	685a      	ldr	r2, [r3, #4]
 8011a9c:	2382      	movs	r3, #130	@ 0x82
 8011a9e:	005b      	lsls	r3, r3, #1
 8011aa0:	401a      	ands	r2, r3
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	6899      	ldr	r1, [r3, #8]
 8011aa6:	2384      	movs	r3, #132	@ 0x84
 8011aa8:	021b      	lsls	r3, r3, #8
 8011aaa:	400b      	ands	r3, r1
 8011aac:	431a      	orrs	r2, r3
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	691b      	ldr	r3, [r3, #16]
 8011ab2:	2102      	movs	r1, #2
 8011ab4:	400b      	ands	r3, r1
 8011ab6:	431a      	orrs	r2, r3
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	695b      	ldr	r3, [r3, #20]
 8011abc:	2101      	movs	r1, #1
 8011abe:	400b      	ands	r3, r1
 8011ac0:	431a      	orrs	r2, r3
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	6999      	ldr	r1, [r3, #24]
 8011ac6:	2380      	movs	r3, #128	@ 0x80
 8011ac8:	009b      	lsls	r3, r3, #2
 8011aca:	400b      	ands	r3, r1
 8011acc:	431a      	orrs	r2, r3
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	69db      	ldr	r3, [r3, #28]
 8011ad2:	2138      	movs	r1, #56	@ 0x38
 8011ad4:	400b      	ands	r3, r1
 8011ad6:	431a      	orrs	r2, r3
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	6a1b      	ldr	r3, [r3, #32]
 8011adc:	2180      	movs	r1, #128	@ 0x80
 8011ade:	400b      	ands	r3, r1
 8011ae0:	431a      	orrs	r2, r3
 8011ae2:	0011      	movs	r1, r2
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011ae8:	2380      	movs	r3, #128	@ 0x80
 8011aea:	019b      	lsls	r3, r3, #6
 8011aec:	401a      	ands	r2, r3
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	430a      	orrs	r2, r1
 8011af4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	699b      	ldr	r3, [r3, #24]
 8011afa:	0c1b      	lsrs	r3, r3, #16
 8011afc:	2204      	movs	r2, #4
 8011afe:	401a      	ands	r2, r3
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b04:	2110      	movs	r1, #16
 8011b06:	400b      	ands	r3, r1
 8011b08:	431a      	orrs	r2, r3
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b0e:	2108      	movs	r1, #8
 8011b10:	400b      	ands	r3, r1
 8011b12:	431a      	orrs	r2, r3
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	68d9      	ldr	r1, [r3, #12]
 8011b18:	23f0      	movs	r3, #240	@ 0xf0
 8011b1a:	011b      	lsls	r3, r3, #4
 8011b1c:	400b      	ands	r3, r1
 8011b1e:	431a      	orrs	r2, r3
 8011b20:	0011      	movs	r1, r2
 8011b22:	68fa      	ldr	r2, [r7, #12]
 8011b24:	2380      	movs	r3, #128	@ 0x80
 8011b26:	015b      	lsls	r3, r3, #5
 8011b28:	401a      	ands	r2, r3
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	430a      	orrs	r2, r1
 8011b30:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	2200      	movs	r2, #0
 8011b36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	225d      	movs	r2, #93	@ 0x5d
 8011b3c:	2101      	movs	r1, #1
 8011b3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8011b40:	2300      	movs	r3, #0
}
 8011b42:	0018      	movs	r0, r3
 8011b44:	46bd      	mov	sp, r7
 8011b46:	b004      	add	sp, #16
 8011b48:	bd80      	pop	{r7, pc}
	...

08011b4c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8011b4c:	b590      	push	{r4, r7, lr}
 8011b4e:	b085      	sub	sp, #20
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	60f8      	str	r0, [r7, #12]
 8011b54:	60b9      	str	r1, [r7, #8]
 8011b56:	1dbb      	adds	r3, r7, #6
 8011b58:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	225d      	movs	r2, #93	@ 0x5d
 8011b5e:	5c9b      	ldrb	r3, [r3, r2]
 8011b60:	b2db      	uxtb	r3, r3
 8011b62:	2b01      	cmp	r3, #1
 8011b64:	d001      	beq.n	8011b6a <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8011b66:	2302      	movs	r3, #2
 8011b68:	e10f      	b.n	8011d8a <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 8011b6a:	68bb      	ldr	r3, [r7, #8]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d003      	beq.n	8011b78 <HAL_SPI_Receive_DMA+0x2c>
 8011b70:	1dbb      	adds	r3, r7, #6
 8011b72:	881b      	ldrh	r3, [r3, #0]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d101      	bne.n	8011b7c <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 8011b78:	2301      	movs	r3, #1
 8011b7a:	e106      	b.n	8011d8a <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	689b      	ldr	r3, [r3, #8]
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d112      	bne.n	8011baa <HAL_SPI_Receive_DMA+0x5e>
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	685a      	ldr	r2, [r3, #4]
 8011b88:	2382      	movs	r3, #130	@ 0x82
 8011b8a:	005b      	lsls	r3, r3, #1
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d10c      	bne.n	8011baa <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	225d      	movs	r2, #93	@ 0x5d
 8011b94:	2104      	movs	r1, #4
 8011b96:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8011b98:	1dbb      	adds	r3, r7, #6
 8011b9a:	881b      	ldrh	r3, [r3, #0]
 8011b9c:	68ba      	ldr	r2, [r7, #8]
 8011b9e:	68b9      	ldr	r1, [r7, #8]
 8011ba0:	68f8      	ldr	r0, [r7, #12]
 8011ba2:	f000 f903 	bl	8011dac <HAL_SPI_TransmitReceive_DMA>
 8011ba6:	0003      	movs	r3, r0
 8011ba8:	e0ef      	b.n	8011d8a <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	225c      	movs	r2, #92	@ 0x5c
 8011bae:	5c9b      	ldrb	r3, [r3, r2]
 8011bb0:	2b01      	cmp	r3, #1
 8011bb2:	d101      	bne.n	8011bb8 <HAL_SPI_Receive_DMA+0x6c>
 8011bb4:	2302      	movs	r3, #2
 8011bb6:	e0e8      	b.n	8011d8a <HAL_SPI_Receive_DMA+0x23e>
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	225c      	movs	r2, #92	@ 0x5c
 8011bbc:	2101      	movs	r1, #1
 8011bbe:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	225d      	movs	r2, #93	@ 0x5d
 8011bc4:	2104      	movs	r1, #4
 8011bc6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	2200      	movs	r2, #0
 8011bcc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	68ba      	ldr	r2, [r7, #8]
 8011bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	1dba      	adds	r2, r7, #6
 8011bd8:	2144      	movs	r1, #68	@ 0x44
 8011bda:	8812      	ldrh	r2, [r2, #0]
 8011bdc:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	1dba      	adds	r2, r7, #6
 8011be2:	2146      	movs	r1, #70	@ 0x46
 8011be4:	8812      	ldrh	r2, [r2, #0]
 8011be6:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	2200      	movs	r2, #0
 8011bec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	2200      	movs	r2, #0
 8011bf2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	689a      	ldr	r2, [r3, #8]
 8011c04:	2380      	movs	r3, #128	@ 0x80
 8011c06:	021b      	lsls	r3, r3, #8
 8011c08:	429a      	cmp	r2, r3
 8011c0a:	d10f      	bne.n	8011c2c <HAL_SPI_Receive_DMA+0xe0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	681a      	ldr	r2, [r3, #0]
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	2140      	movs	r1, #64	@ 0x40
 8011c18:	438a      	bics	r2, r1
 8011c1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8011c1c:	68fb      	ldr	r3, [r7, #12]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	681a      	ldr	r2, [r3, #0]
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	495b      	ldr	r1, [pc, #364]	@ (8011d94 <HAL_SPI_Receive_DMA+0x248>)
 8011c28:	400a      	ands	r2, r1
 8011c2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	685a      	ldr	r2, [r3, #4]
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	4958      	ldr	r1, [pc, #352]	@ (8011d98 <HAL_SPI_Receive_DMA+0x24c>)
 8011c38:	400a      	ands	r2, r1
 8011c3a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	68da      	ldr	r2, [r3, #12]
 8011c40:	23e0      	movs	r3, #224	@ 0xe0
 8011c42:	00db      	lsls	r3, r3, #3
 8011c44:	429a      	cmp	r2, r3
 8011c46:	d908      	bls.n	8011c5a <HAL_SPI_Receive_DMA+0x10e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	685a      	ldr	r2, [r3, #4]
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	4952      	ldr	r1, [pc, #328]	@ (8011d9c <HAL_SPI_Receive_DMA+0x250>)
 8011c54:	400a      	ands	r2, r1
 8011c56:	605a      	str	r2, [r3, #4]
 8011c58:	e045      	b.n	8011ce6 <HAL_SPI_Receive_DMA+0x19a>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	685a      	ldr	r2, [r3, #4]
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	2180      	movs	r1, #128	@ 0x80
 8011c66:	0149      	lsls	r1, r1, #5
 8011c68:	430a      	orrs	r2, r1
 8011c6a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c70:	699a      	ldr	r2, [r3, #24]
 8011c72:	2380      	movs	r3, #128	@ 0x80
 8011c74:	00db      	lsls	r3, r3, #3
 8011c76:	429a      	cmp	r2, r3
 8011c78:	d135      	bne.n	8011ce6 <HAL_SPI_Receive_DMA+0x19a>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	685a      	ldr	r2, [r3, #4]
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	4945      	ldr	r1, [pc, #276]	@ (8011d9c <HAL_SPI_Receive_DMA+0x250>)
 8011c86:	400a      	ands	r2, r1
 8011c88:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	2246      	movs	r2, #70	@ 0x46
 8011c8e:	5a9b      	ldrh	r3, [r3, r2]
 8011c90:	b29b      	uxth	r3, r3
 8011c92:	001a      	movs	r2, r3
 8011c94:	2301      	movs	r3, #1
 8011c96:	4013      	ands	r3, r2
 8011c98:	d111      	bne.n	8011cbe <HAL_SPI_Receive_DMA+0x172>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	685a      	ldr	r2, [r3, #4]
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	493c      	ldr	r1, [pc, #240]	@ (8011d98 <HAL_SPI_Receive_DMA+0x24c>)
 8011ca6:	400a      	ands	r2, r1
 8011ca8:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	2246      	movs	r2, #70	@ 0x46
 8011cae:	5a9b      	ldrh	r3, [r3, r2]
 8011cb0:	b29b      	uxth	r3, r3
 8011cb2:	085b      	lsrs	r3, r3, #1
 8011cb4:	b299      	uxth	r1, r3
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	2246      	movs	r2, #70	@ 0x46
 8011cba:	5299      	strh	r1, [r3, r2]
 8011cbc:	e013      	b.n	8011ce6 <HAL_SPI_Receive_DMA+0x19a>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	685a      	ldr	r2, [r3, #4]
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	2180      	movs	r1, #128	@ 0x80
 8011cca:	0189      	lsls	r1, r1, #6
 8011ccc:	430a      	orrs	r2, r1
 8011cce:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	2246      	movs	r2, #70	@ 0x46
 8011cd4:	5a9b      	ldrh	r3, [r3, r2]
 8011cd6:	b29b      	uxth	r3, r3
 8011cd8:	085b      	lsrs	r3, r3, #1
 8011cda:	b29b      	uxth	r3, r3
 8011cdc:	3301      	adds	r3, #1
 8011cde:	b299      	uxth	r1, r3
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	2246      	movs	r2, #70	@ 0x46
 8011ce4:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cea:	4a2d      	ldr	r2, [pc, #180]	@ (8011da0 <HAL_SPI_Receive_DMA+0x254>)
 8011cec:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8011da4 <HAL_SPI_Receive_DMA+0x258>)
 8011cf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011cfa:	4a2b      	ldr	r2, [pc, #172]	@ (8011da8 <HAL_SPI_Receive_DMA+0x25c>)
 8011cfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011d02:	2200      	movs	r2, #0
 8011d04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	330c      	adds	r3, #12
 8011d10:	0019      	movs	r1, r3
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d16:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	2246      	movs	r2, #70	@ 0x46
 8011d1c:	5a9b      	ldrh	r3, [r3, r2]
 8011d1e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011d20:	0022      	movs	r2, r4
 8011d22:	f7f9 f9ff 	bl	800b124 <HAL_DMA_Start_IT>
 8011d26:	1e03      	subs	r3, r0, #0
 8011d28:	d00b      	beq.n	8011d42 <HAL_SPI_Receive_DMA+0x1f6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011d2e:	2210      	movs	r2, #16
 8011d30:	431a      	orrs	r2, r3
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8011d36:	68fb      	ldr	r3, [r7, #12]
 8011d38:	225c      	movs	r2, #92	@ 0x5c
 8011d3a:	2100      	movs	r1, #0
 8011d3c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8011d3e:	2301      	movs	r3, #1
 8011d40:	e023      	b.n	8011d8a <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	2240      	movs	r2, #64	@ 0x40
 8011d4a:	4013      	ands	r3, r2
 8011d4c:	2b40      	cmp	r3, #64	@ 0x40
 8011d4e:	d007      	beq.n	8011d60 <HAL_SPI_Receive_DMA+0x214>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	681a      	ldr	r2, [r3, #0]
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	2140      	movs	r1, #64	@ 0x40
 8011d5c:	430a      	orrs	r2, r1
 8011d5e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	225c      	movs	r2, #92	@ 0x5c
 8011d64:	2100      	movs	r1, #0
 8011d66:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	685a      	ldr	r2, [r3, #4]
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	2120      	movs	r1, #32
 8011d74:	430a      	orrs	r2, r1
 8011d76:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	685a      	ldr	r2, [r3, #4]
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	2101      	movs	r1, #1
 8011d84:	430a      	orrs	r2, r1
 8011d86:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011d88:	2300      	movs	r3, #0
}
 8011d8a:	0018      	movs	r0, r3
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	b005      	add	sp, #20
 8011d90:	bd90      	pop	{r4, r7, pc}
 8011d92:	46c0      	nop			@ (mov r8, r8)
 8011d94:	ffffbfff 	.word	0xffffbfff
 8011d98:	ffffdfff 	.word	0xffffdfff
 8011d9c:	ffffefff 	.word	0xffffefff
 8011da0:	080126bb 	.word	0x080126bb
 8011da4:	08012575 	.word	0x08012575
 8011da8:	080126f7 	.word	0x080126f7

08011dac <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8011dac:	b590      	push	{r4, r7, lr}
 8011dae:	b087      	sub	sp, #28
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	60f8      	str	r0, [r7, #12]
 8011db4:	60b9      	str	r1, [r7, #8]
 8011db6:	607a      	str	r2, [r7, #4]
 8011db8:	001a      	movs	r2, r3
 8011dba:	1cbb      	adds	r3, r7, #2
 8011dbc:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011dbe:	2017      	movs	r0, #23
 8011dc0:	183b      	adds	r3, r7, r0
 8011dc2:	68fa      	ldr	r2, [r7, #12]
 8011dc4:	215d      	movs	r1, #93	@ 0x5d
 8011dc6:	5c52      	ldrb	r2, [r2, r1]
 8011dc8:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	685b      	ldr	r3, [r3, #4]
 8011dce:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8011dd0:	0001      	movs	r1, r0
 8011dd2:	187b      	adds	r3, r7, r1
 8011dd4:	781b      	ldrb	r3, [r3, #0]
 8011dd6:	2b01      	cmp	r3, #1
 8011dd8:	d00e      	beq.n	8011df8 <HAL_SPI_TransmitReceive_DMA+0x4c>
 8011dda:	693a      	ldr	r2, [r7, #16]
 8011ddc:	2382      	movs	r3, #130	@ 0x82
 8011dde:	005b      	lsls	r3, r3, #1
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d107      	bne.n	8011df4 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	689b      	ldr	r3, [r3, #8]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d103      	bne.n	8011df4 <HAL_SPI_TransmitReceive_DMA+0x48>
 8011dec:	187b      	adds	r3, r7, r1
 8011dee:	781b      	ldrb	r3, [r3, #0]
 8011df0:	2b04      	cmp	r3, #4
 8011df2:	d001      	beq.n	8011df8 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8011df4:	2302      	movs	r3, #2
 8011df6:	e162      	b.n	80120be <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011df8:	68bb      	ldr	r3, [r7, #8]
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d006      	beq.n	8011e0c <HAL_SPI_TransmitReceive_DMA+0x60>
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d003      	beq.n	8011e0c <HAL_SPI_TransmitReceive_DMA+0x60>
 8011e04:	1cbb      	adds	r3, r7, #2
 8011e06:	881b      	ldrh	r3, [r3, #0]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d101      	bne.n	8011e10 <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	e156      	b.n	80120be <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	225c      	movs	r2, #92	@ 0x5c
 8011e14:	5c9b      	ldrb	r3, [r3, r2]
 8011e16:	2b01      	cmp	r3, #1
 8011e18:	d101      	bne.n	8011e1e <HAL_SPI_TransmitReceive_DMA+0x72>
 8011e1a:	2302      	movs	r3, #2
 8011e1c:	e14f      	b.n	80120be <HAL_SPI_TransmitReceive_DMA+0x312>
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	225c      	movs	r2, #92	@ 0x5c
 8011e22:	2101      	movs	r1, #1
 8011e24:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	225d      	movs	r2, #93	@ 0x5d
 8011e2a:	5c9b      	ldrb	r3, [r3, r2]
 8011e2c:	b2db      	uxtb	r3, r3
 8011e2e:	2b04      	cmp	r3, #4
 8011e30:	d003      	beq.n	8011e3a <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	225d      	movs	r2, #93	@ 0x5d
 8011e36:	2105      	movs	r1, #5
 8011e38:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	68ba      	ldr	r2, [r7, #8]
 8011e44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	1cba      	adds	r2, r7, #2
 8011e4a:	8812      	ldrh	r2, [r2, #0]
 8011e4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	1cba      	adds	r2, r7, #2
 8011e52:	8812      	ldrh	r2, [r2, #0]
 8011e54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	687a      	ldr	r2, [r7, #4]
 8011e5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	1cba      	adds	r2, r7, #2
 8011e60:	2144      	movs	r1, #68	@ 0x44
 8011e62:	8812      	ldrh	r2, [r2, #0]
 8011e64:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	1cba      	adds	r2, r7, #2
 8011e6a:	2146      	movs	r1, #70	@ 0x46
 8011e6c:	8812      	ldrh	r2, [r2, #0]
 8011e6e:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	2200      	movs	r2, #0
 8011e74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	2200      	movs	r2, #0
 8011e7a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	685a      	ldr	r2, [r3, #4]
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	4990      	ldr	r1, [pc, #576]	@ (80120c8 <HAL_SPI_TransmitReceive_DMA+0x31c>)
 8011e88:	400a      	ands	r2, r1
 8011e8a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	68da      	ldr	r2, [r3, #12]
 8011e90:	23e0      	movs	r3, #224	@ 0xe0
 8011e92:	00db      	lsls	r3, r3, #3
 8011e94:	429a      	cmp	r2, r3
 8011e96:	d908      	bls.n	8011eaa <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	685a      	ldr	r2, [r3, #4]
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	498a      	ldr	r1, [pc, #552]	@ (80120cc <HAL_SPI_TransmitReceive_DMA+0x320>)
 8011ea4:	400a      	ands	r2, r1
 8011ea6:	605a      	str	r2, [r3, #4]
 8011ea8:	e074      	b.n	8011f94 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	685a      	ldr	r2, [r3, #4]
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	2180      	movs	r1, #128	@ 0x80
 8011eb6:	0149      	lsls	r1, r1, #5
 8011eb8:	430a      	orrs	r2, r1
 8011eba:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ec0:	699a      	ldr	r2, [r3, #24]
 8011ec2:	2380      	movs	r3, #128	@ 0x80
 8011ec4:	00db      	lsls	r3, r3, #3
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d127      	bne.n	8011f1a <HAL_SPI_TransmitReceive_DMA+0x16e>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8011ece:	001a      	movs	r2, r3
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	4013      	ands	r3, r2
 8011ed4:	d10f      	bne.n	8011ef6 <HAL_SPI_TransmitReceive_DMA+0x14a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	685a      	ldr	r2, [r3, #4]
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	497b      	ldr	r1, [pc, #492]	@ (80120d0 <HAL_SPI_TransmitReceive_DMA+0x324>)
 8011ee2:	400a      	ands	r2, r1
 8011ee4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	085b      	lsrs	r3, r3, #1
 8011eee:	b29a      	uxth	r2, r3
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8011ef4:	e011      	b.n	8011f1a <HAL_SPI_TransmitReceive_DMA+0x16e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	685a      	ldr	r2, [r3, #4]
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	2180      	movs	r1, #128	@ 0x80
 8011f02:	01c9      	lsls	r1, r1, #7
 8011f04:	430a      	orrs	r2, r1
 8011f06:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	085b      	lsrs	r3, r3, #1
 8011f10:	b29b      	uxth	r3, r3
 8011f12:	3301      	adds	r3, #1
 8011f14:	b29a      	uxth	r2, r3
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f1e:	699a      	ldr	r2, [r3, #24]
 8011f20:	2380      	movs	r3, #128	@ 0x80
 8011f22:	00db      	lsls	r3, r3, #3
 8011f24:	429a      	cmp	r2, r3
 8011f26:	d135      	bne.n	8011f94 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	685a      	ldr	r2, [r3, #4]
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	4966      	ldr	r1, [pc, #408]	@ (80120cc <HAL_SPI_TransmitReceive_DMA+0x320>)
 8011f34:	400a      	ands	r2, r1
 8011f36:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	2246      	movs	r2, #70	@ 0x46
 8011f3c:	5a9b      	ldrh	r3, [r3, r2]
 8011f3e:	b29b      	uxth	r3, r3
 8011f40:	001a      	movs	r2, r3
 8011f42:	2301      	movs	r3, #1
 8011f44:	4013      	ands	r3, r2
 8011f46:	d111      	bne.n	8011f6c <HAL_SPI_TransmitReceive_DMA+0x1c0>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	685a      	ldr	r2, [r3, #4]
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	4960      	ldr	r1, [pc, #384]	@ (80120d4 <HAL_SPI_TransmitReceive_DMA+0x328>)
 8011f54:	400a      	ands	r2, r1
 8011f56:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	2246      	movs	r2, #70	@ 0x46
 8011f5c:	5a9b      	ldrh	r3, [r3, r2]
 8011f5e:	b29b      	uxth	r3, r3
 8011f60:	085b      	lsrs	r3, r3, #1
 8011f62:	b299      	uxth	r1, r3
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2246      	movs	r2, #70	@ 0x46
 8011f68:	5299      	strh	r1, [r3, r2]
 8011f6a:	e013      	b.n	8011f94 <HAL_SPI_TransmitReceive_DMA+0x1e8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	685a      	ldr	r2, [r3, #4]
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	2180      	movs	r1, #128	@ 0x80
 8011f78:	0189      	lsls	r1, r1, #6
 8011f7a:	430a      	orrs	r2, r1
 8011f7c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	2246      	movs	r2, #70	@ 0x46
 8011f82:	5a9b      	ldrh	r3, [r3, r2]
 8011f84:	b29b      	uxth	r3, r3
 8011f86:	085b      	lsrs	r3, r3, #1
 8011f88:	b29b      	uxth	r3, r3
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	b299      	uxth	r1, r3
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	2246      	movs	r2, #70	@ 0x46
 8011f92:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	225d      	movs	r2, #93	@ 0x5d
 8011f98:	5c9b      	ldrb	r3, [r3, r2]
 8011f9a:	b2db      	uxtb	r3, r3
 8011f9c:	2b04      	cmp	r3, #4
 8011f9e:	d108      	bne.n	8011fb2 <HAL_SPI_TransmitReceive_DMA+0x206>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fa4:	4a4c      	ldr	r2, [pc, #304]	@ (80120d8 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 8011fa6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fac:	4a4b      	ldr	r2, [pc, #300]	@ (80120dc <HAL_SPI_TransmitReceive_DMA+0x330>)
 8011fae:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011fb0:	e007      	b.n	8011fc2 <HAL_SPI_TransmitReceive_DMA+0x216>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fb6:	4a4a      	ldr	r2, [pc, #296]	@ (80120e0 <HAL_SPI_TransmitReceive_DMA+0x334>)
 8011fb8:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fbe:	4a49      	ldr	r2, [pc, #292]	@ (80120e4 <HAL_SPI_TransmitReceive_DMA+0x338>)
 8011fc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fc6:	4a48      	ldr	r2, [pc, #288]	@ (80120e8 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8011fc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011fce:	2200      	movs	r2, #0
 8011fd0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	330c      	adds	r3, #12
 8011fdc:	0019      	movs	r1, r3
 8011fde:	68fb      	ldr	r3, [r7, #12]
 8011fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011fe2:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	2246      	movs	r2, #70	@ 0x46
 8011fe8:	5a9b      	ldrh	r3, [r3, r2]
 8011fea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011fec:	0022      	movs	r2, r4
 8011fee:	f7f9 f899 	bl	800b124 <HAL_DMA_Start_IT>
 8011ff2:	1e03      	subs	r3, r0, #0
 8011ff4:	d00b      	beq.n	801200e <HAL_SPI_TransmitReceive_DMA+0x262>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ffa:	2210      	movs	r2, #16
 8011ffc:	431a      	orrs	r2, r3
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	225c      	movs	r2, #92	@ 0x5c
 8012006:	2100      	movs	r1, #0
 8012008:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801200a:	2301      	movs	r3, #1
 801200c:	e057      	b.n	80120be <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	685a      	ldr	r2, [r3, #4]
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	2101      	movs	r1, #1
 801201a:	430a      	orrs	r2, r1
 801201c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012022:	2200      	movs	r2, #0
 8012024:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801202a:	2200      	movs	r2, #0
 801202c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012032:	2200      	movs	r2, #0
 8012034:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801203a:	2200      	movs	r2, #0
 801203c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012046:	0019      	movs	r1, r3
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	330c      	adds	r3, #12
 801204e:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012054:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8012056:	f7f9 f865 	bl	800b124 <HAL_DMA_Start_IT>
 801205a:	1e03      	subs	r3, r0, #0
 801205c:	d00b      	beq.n	8012076 <HAL_SPI_TransmitReceive_DMA+0x2ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012062:	2210      	movs	r2, #16
 8012064:	431a      	orrs	r2, r3
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	225c      	movs	r2, #92	@ 0x5c
 801206e:	2100      	movs	r1, #0
 8012070:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8012072:	2301      	movs	r3, #1
 8012074:	e023      	b.n	80120be <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012076:	68fb      	ldr	r3, [r7, #12]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	2240      	movs	r2, #64	@ 0x40
 801207e:	4013      	ands	r3, r2
 8012080:	2b40      	cmp	r3, #64	@ 0x40
 8012082:	d007      	beq.n	8012094 <HAL_SPI_TransmitReceive_DMA+0x2e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	681a      	ldr	r2, [r3, #0]
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	2140      	movs	r1, #64	@ 0x40
 8012090:	430a      	orrs	r2, r1
 8012092:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	225c      	movs	r2, #92	@ 0x5c
 8012098:	2100      	movs	r1, #0
 801209a:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	685a      	ldr	r2, [r3, #4]
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	2120      	movs	r1, #32
 80120a8:	430a      	orrs	r2, r1
 80120aa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	685a      	ldr	r2, [r3, #4]
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	2102      	movs	r1, #2
 80120b8:	430a      	orrs	r2, r1
 80120ba:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80120bc:	2300      	movs	r3, #0
}
 80120be:	0018      	movs	r0, r3
 80120c0:	46bd      	mov	sp, r7
 80120c2:	b007      	add	sp, #28
 80120c4:	bd90      	pop	{r4, r7, pc}
 80120c6:	46c0      	nop			@ (mov r8, r8)
 80120c8:	ffff9fff 	.word	0xffff9fff
 80120cc:	ffffefff 	.word	0xffffefff
 80120d0:	ffffbfff 	.word	0xffffbfff
 80120d4:	ffffdfff 	.word	0xffffdfff
 80120d8:	080126bb 	.word	0x080126bb
 80120dc:	08012575 	.word	0x08012575
 80120e0:	080126d9 	.word	0x080126d9
 80120e4:	08012625 	.word	0x08012625
 80120e8:	080126f7 	.word	0x080126f7

080120ec <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b08a      	sub	sp, #40	@ 0x28
 80120f0:	af02      	add	r7, sp, #8
 80120f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 80120f4:	231f      	movs	r3, #31
 80120f6:	18fb      	adds	r3, r7, r3
 80120f8:	2200      	movs	r2, #0
 80120fa:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80120fc:	4b88      	ldr	r3, [pc, #544]	@ (8012320 <HAL_SPI_Abort+0x234>)
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	4988      	ldr	r1, [pc, #544]	@ (8012324 <HAL_SPI_Abort+0x238>)
 8012102:	0018      	movs	r0, r3
 8012104:	f7ee f826 	bl	8000154 <__udivsi3>
 8012108:	0003      	movs	r3, r0
 801210a:	001a      	movs	r2, r3
 801210c:	2364      	movs	r3, #100	@ 0x64
 801210e:	4353      	muls	r3, r2
 8012110:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8012112:	697b      	ldr	r3, [r7, #20]
 8012114:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	685a      	ldr	r2, [r3, #4]
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	2120      	movs	r1, #32
 8012122:	438a      	bics	r2, r1
 8012124:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	685b      	ldr	r3, [r3, #4]
 801212c:	2280      	movs	r2, #128	@ 0x80
 801212e:	4013      	ands	r3, r2
 8012130:	2b80      	cmp	r3, #128	@ 0x80
 8012132:	d117      	bne.n	8012164 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	4a7c      	ldr	r2, [pc, #496]	@ (8012328 <HAL_SPI_Abort+0x23c>)
 8012138:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 801213a:	69bb      	ldr	r3, [r7, #24]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d106      	bne.n	801214e <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012144:	2240      	movs	r2, #64	@ 0x40
 8012146:	431a      	orrs	r2, r3
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801214c:	e008      	b.n	8012160 <HAL_SPI_Abort+0x74>
      }
      count--;
 801214e:	69bb      	ldr	r3, [r7, #24]
 8012150:	3b01      	subs	r3, #1
 8012152:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	225d      	movs	r2, #93	@ 0x5d
 8012158:	5c9b      	ldrb	r3, [r3, r2]
 801215a:	b2db      	uxtb	r3, r3
 801215c:	2b07      	cmp	r3, #7
 801215e:	d1ec      	bne.n	801213a <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 8012160:	697b      	ldr	r3, [r7, #20]
 8012162:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	685b      	ldr	r3, [r3, #4]
 801216a:	2240      	movs	r2, #64	@ 0x40
 801216c:	4013      	ands	r3, r2
 801216e:	2b40      	cmp	r3, #64	@ 0x40
 8012170:	d117      	bne.n	80121a2 <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	4a6d      	ldr	r2, [pc, #436]	@ (801232c <HAL_SPI_Abort+0x240>)
 8012176:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8012178:	69bb      	ldr	r3, [r7, #24]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d106      	bne.n	801218c <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012182:	2240      	movs	r2, #64	@ 0x40
 8012184:	431a      	orrs	r2, r3
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801218a:	e008      	b.n	801219e <HAL_SPI_Abort+0xb2>
      }
      count--;
 801218c:	69bb      	ldr	r3, [r7, #24]
 801218e:	3b01      	subs	r3, #1
 8012190:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	225d      	movs	r2, #93	@ 0x5d
 8012196:	5c9b      	ldrb	r3, [r3, r2]
 8012198:	b2db      	uxtb	r3, r3
 801219a:	2b07      	cmp	r3, #7
 801219c:	d1ec      	bne.n	8012178 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 801219e:	697b      	ldr	r3, [r7, #20]
 80121a0:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	685b      	ldr	r3, [r3, #4]
 80121a8:	2202      	movs	r2, #2
 80121aa:	4013      	ands	r3, r2
 80121ac:	2b02      	cmp	r3, #2
 80121ae:	d13e      	bne.n	801222e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d03a      	beq.n	801222e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80121bc:	2200      	movs	r2, #0
 80121be:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80121c4:	0018      	movs	r0, r3
 80121c6:	f7f9 f833 	bl	800b230 <HAL_DMA_Abort>
 80121ca:	1e03      	subs	r3, r0, #0
 80121cc:	d002      	beq.n	80121d4 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	2240      	movs	r2, #64	@ 0x40
 80121d2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	685a      	ldr	r2, [r3, #4]
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	2102      	movs	r1, #2
 80121e0:	438a      	bics	r2, r1
 80121e2:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80121e4:	f7f7 f922 	bl	800942c <HAL_GetTick>
 80121e8:	0002      	movs	r2, r0
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	2164      	movs	r1, #100	@ 0x64
 80121ee:	0018      	movs	r0, r3
 80121f0:	f000 fc46 	bl	8012a80 <SPI_EndRxTxTransaction>
 80121f4:	1e03      	subs	r3, r0, #0
 80121f6:	d002      	beq.n	80121fe <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	2240      	movs	r2, #64	@ 0x40
 80121fc:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	681a      	ldr	r2, [r3, #0]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	2140      	movs	r1, #64	@ 0x40
 801220a:	438a      	bics	r2, r1
 801220c:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801220e:	f7f7 f90d 	bl	800942c <HAL_GetTick>
 8012212:	0003      	movs	r3, r0
 8012214:	22c0      	movs	r2, #192	@ 0xc0
 8012216:	00d1      	lsls	r1, r2, #3
 8012218:	6878      	ldr	r0, [r7, #4]
 801221a:	9300      	str	r3, [sp, #0]
 801221c:	2364      	movs	r3, #100	@ 0x64
 801221e:	2200      	movs	r2, #0
 8012220:	f000 fb2e 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012224:	1e03      	subs	r3, r0, #0
 8012226:	d002      	beq.n	801222e <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	2240      	movs	r2, #64	@ 0x40
 801222c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	685b      	ldr	r3, [r3, #4]
 8012234:	2201      	movs	r2, #1
 8012236:	4013      	ands	r3, r2
 8012238:	2b01      	cmp	r3, #1
 801223a:	d140      	bne.n	80122be <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012240:	2b00      	cmp	r3, #0
 8012242:	d03c      	beq.n	80122be <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012248:	2200      	movs	r2, #0
 801224a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012250:	0018      	movs	r0, r3
 8012252:	f7f8 ffed 	bl	800b230 <HAL_DMA_Abort>
 8012256:	1e03      	subs	r3, r0, #0
 8012258:	d002      	beq.n	8012260 <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	2240      	movs	r2, #64	@ 0x40
 801225e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	681a      	ldr	r2, [r3, #0]
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	2140      	movs	r1, #64	@ 0x40
 801226c:	438a      	bics	r2, r1
 801226e:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8012270:	f7f7 f8dc 	bl	800942c <HAL_GetTick>
 8012274:	0003      	movs	r3, r0
 8012276:	6878      	ldr	r0, [r7, #4]
 8012278:	9300      	str	r3, [sp, #0]
 801227a:	2364      	movs	r3, #100	@ 0x64
 801227c:	2200      	movs	r2, #0
 801227e:	2180      	movs	r1, #128	@ 0x80
 8012280:	f000 fa70 	bl	8012764 <SPI_WaitFlagStateUntilTimeout>
 8012284:	1e03      	subs	r3, r0, #0
 8012286:	d002      	beq.n	801228e <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	2240      	movs	r2, #64	@ 0x40
 801228c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801228e:	f7f7 f8cd 	bl	800942c <HAL_GetTick>
 8012292:	0003      	movs	r3, r0
 8012294:	22c0      	movs	r2, #192	@ 0xc0
 8012296:	00d1      	lsls	r1, r2, #3
 8012298:	6878      	ldr	r0, [r7, #4]
 801229a:	9300      	str	r3, [sp, #0]
 801229c:	2364      	movs	r3, #100	@ 0x64
 801229e:	2200      	movs	r2, #0
 80122a0:	f000 faee 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 80122a4:	1e03      	subs	r3, r0, #0
 80122a6:	d002      	beq.n	80122ae <HAL_SPI_Abort+0x1c2>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2240      	movs	r2, #64	@ 0x40
 80122ac:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	685a      	ldr	r2, [r3, #4]
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	2101      	movs	r1, #1
 80122ba:	438a      	bics	r2, r1
 80122bc:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	2246      	movs	r2, #70	@ 0x46
 80122c2:	2100      	movs	r1, #0
 80122c4:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	2200      	movs	r2, #0
 80122ca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80122d0:	2b40      	cmp	r3, #64	@ 0x40
 80122d2:	d104      	bne.n	80122de <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80122d4:	231f      	movs	r3, #31
 80122d6:	18fb      	adds	r3, r7, r3
 80122d8:	2201      	movs	r2, #1
 80122da:	701a      	strb	r2, [r3, #0]
 80122dc:	e002      	b.n	80122e4 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	2200      	movs	r2, #0
 80122e2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80122e4:	2300      	movs	r3, #0
 80122e6:	613b      	str	r3, [r7, #16]
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	68db      	ldr	r3, [r3, #12]
 80122ee:	613b      	str	r3, [r7, #16]
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	689b      	ldr	r3, [r3, #8]
 80122f6:	613b      	str	r3, [r7, #16]
 80122f8:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80122fa:	2300      	movs	r3, #0
 80122fc:	60fb      	str	r3, [r7, #12]
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	689b      	ldr	r3, [r3, #8]
 8012304:	60fb      	str	r3, [r7, #12]
 8012306:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	225d      	movs	r2, #93	@ 0x5d
 801230c:	2101      	movs	r1, #1
 801230e:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8012310:	231f      	movs	r3, #31
 8012312:	18fb      	adds	r3, r7, r3
 8012314:	781b      	ldrb	r3, [r3, #0]
}
 8012316:	0018      	movs	r0, r3
 8012318:	46bd      	mov	sp, r7
 801231a:	b008      	add	sp, #32
 801231c:	bd80      	pop	{r7, pc}
 801231e:	46c0      	nop			@ (mov r8, r8)
 8012320:	20000000 	.word	0x20000000
 8012324:	00005dc0 	.word	0x00005dc0
 8012328:	08012bc9 	.word	0x08012bc9
 801232c:	08012b0d 	.word	0x08012b0d

08012330 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8012330:	b580      	push	{r7, lr}
 8012332:	b088      	sub	sp, #32
 8012334:	af00      	add	r7, sp, #0
 8012336:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	685b      	ldr	r3, [r3, #4]
 801233e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	689b      	ldr	r3, [r3, #8]
 8012346:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8012348:	69bb      	ldr	r3, [r7, #24]
 801234a:	099b      	lsrs	r3, r3, #6
 801234c:	001a      	movs	r2, r3
 801234e:	2301      	movs	r3, #1
 8012350:	4013      	ands	r3, r2
 8012352:	d10f      	bne.n	8012374 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8012354:	69bb      	ldr	r3, [r7, #24]
 8012356:	2201      	movs	r2, #1
 8012358:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801235a:	d00b      	beq.n	8012374 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801235c:	69fb      	ldr	r3, [r7, #28]
 801235e:	099b      	lsrs	r3, r3, #6
 8012360:	001a      	movs	r2, r3
 8012362:	2301      	movs	r3, #1
 8012364:	4013      	ands	r3, r2
 8012366:	d005      	beq.n	8012374 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801236c:	687a      	ldr	r2, [r7, #4]
 801236e:	0010      	movs	r0, r2
 8012370:	4798      	blx	r3
    return;
 8012372:	e0d5      	b.n	8012520 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8012374:	69bb      	ldr	r3, [r7, #24]
 8012376:	085b      	lsrs	r3, r3, #1
 8012378:	001a      	movs	r2, r3
 801237a:	2301      	movs	r3, #1
 801237c:	4013      	ands	r3, r2
 801237e:	d00b      	beq.n	8012398 <HAL_SPI_IRQHandler+0x68>
 8012380:	69fb      	ldr	r3, [r7, #28]
 8012382:	09db      	lsrs	r3, r3, #7
 8012384:	001a      	movs	r2, r3
 8012386:	2301      	movs	r3, #1
 8012388:	4013      	ands	r3, r2
 801238a:	d005      	beq.n	8012398 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012390:	687a      	ldr	r2, [r7, #4]
 8012392:	0010      	movs	r0, r2
 8012394:	4798      	blx	r3
    return;
 8012396:	e0c3      	b.n	8012520 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8012398:	69bb      	ldr	r3, [r7, #24]
 801239a:	095b      	lsrs	r3, r3, #5
 801239c:	001a      	movs	r2, r3
 801239e:	2301      	movs	r3, #1
 80123a0:	4013      	ands	r3, r2
 80123a2:	d10c      	bne.n	80123be <HAL_SPI_IRQHandler+0x8e>
 80123a4:	69bb      	ldr	r3, [r7, #24]
 80123a6:	099b      	lsrs	r3, r3, #6
 80123a8:	001a      	movs	r2, r3
 80123aa:	2301      	movs	r3, #1
 80123ac:	4013      	ands	r3, r2
 80123ae:	d106      	bne.n	80123be <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80123b0:	69bb      	ldr	r3, [r7, #24]
 80123b2:	0a1b      	lsrs	r3, r3, #8
 80123b4:	001a      	movs	r2, r3
 80123b6:	2301      	movs	r3, #1
 80123b8:	4013      	ands	r3, r2
 80123ba:	d100      	bne.n	80123be <HAL_SPI_IRQHandler+0x8e>
 80123bc:	e0b0      	b.n	8012520 <HAL_SPI_IRQHandler+0x1f0>
 80123be:	69fb      	ldr	r3, [r7, #28]
 80123c0:	095b      	lsrs	r3, r3, #5
 80123c2:	001a      	movs	r2, r3
 80123c4:	2301      	movs	r3, #1
 80123c6:	4013      	ands	r3, r2
 80123c8:	d100      	bne.n	80123cc <HAL_SPI_IRQHandler+0x9c>
 80123ca:	e0a9      	b.n	8012520 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80123cc:	69bb      	ldr	r3, [r7, #24]
 80123ce:	099b      	lsrs	r3, r3, #6
 80123d0:	001a      	movs	r2, r3
 80123d2:	2301      	movs	r3, #1
 80123d4:	4013      	ands	r3, r2
 80123d6:	d023      	beq.n	8012420 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	225d      	movs	r2, #93	@ 0x5d
 80123dc:	5c9b      	ldrb	r3, [r3, r2]
 80123de:	b2db      	uxtb	r3, r3
 80123e0:	2b03      	cmp	r3, #3
 80123e2:	d011      	beq.n	8012408 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80123e8:	2204      	movs	r2, #4
 80123ea:	431a      	orrs	r2, r3
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80123f0:	2300      	movs	r3, #0
 80123f2:	617b      	str	r3, [r7, #20]
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	68db      	ldr	r3, [r3, #12]
 80123fa:	617b      	str	r3, [r7, #20]
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	689b      	ldr	r3, [r3, #8]
 8012402:	617b      	str	r3, [r7, #20]
 8012404:	697b      	ldr	r3, [r7, #20]
 8012406:	e00b      	b.n	8012420 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012408:	2300      	movs	r3, #0
 801240a:	613b      	str	r3, [r7, #16]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	68db      	ldr	r3, [r3, #12]
 8012412:	613b      	str	r3, [r7, #16]
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	689b      	ldr	r3, [r3, #8]
 801241a:	613b      	str	r3, [r7, #16]
 801241c:	693b      	ldr	r3, [r7, #16]
        return;
 801241e:	e07f      	b.n	8012520 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8012420:	69bb      	ldr	r3, [r7, #24]
 8012422:	095b      	lsrs	r3, r3, #5
 8012424:	001a      	movs	r2, r3
 8012426:	2301      	movs	r3, #1
 8012428:	4013      	ands	r3, r2
 801242a:	d014      	beq.n	8012456 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012430:	2201      	movs	r2, #1
 8012432:	431a      	orrs	r2, r3
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012438:	2300      	movs	r3, #0
 801243a:	60fb      	str	r3, [r7, #12]
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	689b      	ldr	r3, [r3, #8]
 8012442:	60fb      	str	r3, [r7, #12]
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	681a      	ldr	r2, [r3, #0]
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	2140      	movs	r1, #64	@ 0x40
 8012450:	438a      	bics	r2, r1
 8012452:	601a      	str	r2, [r3, #0]
 8012454:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8012456:	69bb      	ldr	r3, [r7, #24]
 8012458:	0a1b      	lsrs	r3, r3, #8
 801245a:	001a      	movs	r2, r3
 801245c:	2301      	movs	r3, #1
 801245e:	4013      	ands	r3, r2
 8012460:	d00c      	beq.n	801247c <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012466:	2208      	movs	r2, #8
 8012468:	431a      	orrs	r2, r3
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801246e:	2300      	movs	r3, #0
 8012470:	60bb      	str	r3, [r7, #8]
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	689b      	ldr	r3, [r3, #8]
 8012478:	60bb      	str	r3, [r7, #8]
 801247a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012480:	2b00      	cmp	r3, #0
 8012482:	d04c      	beq.n	801251e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	685a      	ldr	r2, [r3, #4]
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	21e0      	movs	r1, #224	@ 0xe0
 8012490:	438a      	bics	r2, r1
 8012492:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	225d      	movs	r2, #93	@ 0x5d
 8012498:	2101      	movs	r1, #1
 801249a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801249c:	69fb      	ldr	r3, [r7, #28]
 801249e:	2202      	movs	r2, #2
 80124a0:	4013      	ands	r3, r2
 80124a2:	d103      	bne.n	80124ac <HAL_SPI_IRQHandler+0x17c>
 80124a4:	69fb      	ldr	r3, [r7, #28]
 80124a6:	2201      	movs	r2, #1
 80124a8:	4013      	ands	r3, r2
 80124aa:	d032      	beq.n	8012512 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	685a      	ldr	r2, [r3, #4]
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	2103      	movs	r1, #3
 80124b8:	438a      	bics	r2, r1
 80124ba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d010      	beq.n	80124e6 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80124c8:	4a17      	ldr	r2, [pc, #92]	@ (8012528 <HAL_SPI_IRQHandler+0x1f8>)
 80124ca:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80124d0:	0018      	movs	r0, r3
 80124d2:	f7f8 ff0d 	bl	800b2f0 <HAL_DMA_Abort_IT>
 80124d6:	1e03      	subs	r3, r0, #0
 80124d8:	d005      	beq.n	80124e6 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80124de:	2240      	movs	r2, #64	@ 0x40
 80124e0:	431a      	orrs	r2, r3
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d016      	beq.n	801251c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124f2:	4a0d      	ldr	r2, [pc, #52]	@ (8012528 <HAL_SPI_IRQHandler+0x1f8>)
 80124f4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124fa:	0018      	movs	r0, r3
 80124fc:	f7f8 fef8 	bl	800b2f0 <HAL_DMA_Abort_IT>
 8012500:	1e03      	subs	r3, r0, #0
 8012502:	d00b      	beq.n	801251c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012508:	2240      	movs	r2, #64	@ 0x40
 801250a:	431a      	orrs	r2, r3
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8012510:	e004      	b.n	801251c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	0018      	movs	r0, r3
 8012516:	f7f5 fec3 	bl	80082a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801251a:	e000      	b.n	801251e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 801251c:	46c0      	nop			@ (mov r8, r8)
    return;
 801251e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8012520:	46bd      	mov	sp, r7
 8012522:	b008      	add	sp, #32
 8012524:	bd80      	pop	{r7, pc}
 8012526:	46c0      	nop			@ (mov r8, r8)
 8012528:	08012739 	.word	0x08012739

0801252c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	b082      	sub	sp, #8
 8012530:	af00      	add	r7, sp, #0
 8012532:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8012534:	46c0      	nop			@ (mov r8, r8)
 8012536:	46bd      	mov	sp, r7
 8012538:	b002      	add	sp, #8
 801253a:	bd80      	pop	{r7, pc}

0801253c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b082      	sub	sp, #8
 8012540:	af00      	add	r7, sp, #0
 8012542:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8012544:	46c0      	nop			@ (mov r8, r8)
 8012546:	46bd      	mov	sp, r7
 8012548:	b002      	add	sp, #8
 801254a:	bd80      	pop	{r7, pc}

0801254c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801254c:	b580      	push	{r7, lr}
 801254e:	b082      	sub	sp, #8
 8012550:	af00      	add	r7, sp, #0
 8012552:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8012554:	46c0      	nop			@ (mov r8, r8)
 8012556:	46bd      	mov	sp, r7
 8012558:	b002      	add	sp, #8
 801255a:	bd80      	pop	{r7, pc}

0801255c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b082      	sub	sp, #8
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	225d      	movs	r2, #93	@ 0x5d
 8012568:	5c9b      	ldrb	r3, [r3, r2]
 801256a:	b2db      	uxtb	r3, r3
}
 801256c:	0018      	movs	r0, r3
 801256e:	46bd      	mov	sp, r7
 8012570:	b002      	add	sp, #8
 8012572:	bd80      	pop	{r7, pc}

08012574 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b084      	sub	sp, #16
 8012578:	af00      	add	r7, sp, #0
 801257a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012580:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012582:	f7f6 ff53 	bl	800942c <HAL_GetTick>
 8012586:	0003      	movs	r3, r0
 8012588:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	2220      	movs	r2, #32
 8012592:	4013      	ands	r3, r2
 8012594:	2b20      	cmp	r3, #32
 8012596:	d03e      	beq.n	8012616 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	685a      	ldr	r2, [r3, #4]
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	2120      	movs	r1, #32
 80125a4:	438a      	bics	r2, r1
 80125a6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	689b      	ldr	r3, [r3, #8]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d10e      	bne.n	80125ce <SPI_DMAReceiveCplt+0x5a>
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	685a      	ldr	r2, [r3, #4]
 80125b4:	2382      	movs	r3, #130	@ 0x82
 80125b6:	005b      	lsls	r3, r3, #1
 80125b8:	429a      	cmp	r2, r3
 80125ba:	d108      	bne.n	80125ce <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	685a      	ldr	r2, [r3, #4]
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	2103      	movs	r1, #3
 80125c8:	438a      	bics	r2, r1
 80125ca:	605a      	str	r2, [r3, #4]
 80125cc:	e007      	b.n	80125de <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	685a      	ldr	r2, [r3, #4]
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	2101      	movs	r1, #1
 80125da:	438a      	bics	r2, r1
 80125dc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80125de:	68ba      	ldr	r2, [r7, #8]
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	2164      	movs	r1, #100	@ 0x64
 80125e4:	0018      	movs	r0, r3
 80125e6:	f000 f9ed 	bl	80129c4 <SPI_EndRxTransaction>
 80125ea:	1e03      	subs	r3, r0, #0
 80125ec:	d002      	beq.n	80125f4 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	2220      	movs	r2, #32
 80125f2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	2246      	movs	r2, #70	@ 0x46
 80125f8:	2100      	movs	r1, #0
 80125fa:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	225d      	movs	r2, #93	@ 0x5d
 8012600:	2101      	movs	r1, #1
 8012602:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012608:	2b00      	cmp	r3, #0
 801260a:	d004      	beq.n	8012616 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	0018      	movs	r0, r3
 8012610:	f7f5 fe46 	bl	80082a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012614:	e003      	b.n	801261e <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	0018      	movs	r0, r3
 801261a:	f7f5 fe2d 	bl	8008278 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801261e:	46bd      	mov	sp, r7
 8012620:	b004      	add	sp, #16
 8012622:	bd80      	pop	{r7, pc}

08012624 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012624:	b580      	push	{r7, lr}
 8012626:	b084      	sub	sp, #16
 8012628:	af00      	add	r7, sp, #0
 801262a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012630:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012632:	f7f6 fefb 	bl	800942c <HAL_GetTick>
 8012636:	0003      	movs	r3, r0
 8012638:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	2220      	movs	r2, #32
 8012642:	4013      	ands	r3, r2
 8012644:	2b20      	cmp	r3, #32
 8012646:	d031      	beq.n	80126ac <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	685a      	ldr	r2, [r3, #4]
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	2120      	movs	r1, #32
 8012654:	438a      	bics	r2, r1
 8012656:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012658:	68ba      	ldr	r2, [r7, #8]
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	2164      	movs	r1, #100	@ 0x64
 801265e:	0018      	movs	r0, r3
 8012660:	f000 fa0e 	bl	8012a80 <SPI_EndRxTxTransaction>
 8012664:	1e03      	subs	r3, r0, #0
 8012666:	d005      	beq.n	8012674 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801266c:	2220      	movs	r2, #32
 801266e:	431a      	orrs	r2, r3
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	685a      	ldr	r2, [r3, #4]
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	681b      	ldr	r3, [r3, #0]
 801267e:	2103      	movs	r1, #3
 8012680:	438a      	bics	r2, r1
 8012682:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	2200      	movs	r2, #0
 8012688:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	2246      	movs	r2, #70	@ 0x46
 801268e:	2100      	movs	r1, #0
 8012690:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	225d      	movs	r2, #93	@ 0x5d
 8012696:	2101      	movs	r1, #1
 8012698:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d004      	beq.n	80126ac <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	0018      	movs	r0, r3
 80126a6:	f7f5 fdfb 	bl	80082a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80126aa:	e003      	b.n	80126b4 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	0018      	movs	r0, r3
 80126b0:	f7ff ff3c 	bl	801252c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80126b4:	46bd      	mov	sp, r7
 80126b6:	b004      	add	sp, #16
 80126b8:	bd80      	pop	{r7, pc}

080126ba <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80126ba:	b580      	push	{r7, lr}
 80126bc:	b084      	sub	sp, #16
 80126be:	af00      	add	r7, sp, #0
 80126c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126c6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	0018      	movs	r0, r3
 80126cc:	f7ff ff36 	bl	801253c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80126d0:	46c0      	nop			@ (mov r8, r8)
 80126d2:	46bd      	mov	sp, r7
 80126d4:	b004      	add	sp, #16
 80126d6:	bd80      	pop	{r7, pc}

080126d8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80126d8:	b580      	push	{r7, lr}
 80126da:	b084      	sub	sp, #16
 80126dc:	af00      	add	r7, sp, #0
 80126de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126e4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80126e6:	68fb      	ldr	r3, [r7, #12]
 80126e8:	0018      	movs	r0, r3
 80126ea:	f7ff ff2f 	bl	801254c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80126ee:	46c0      	nop			@ (mov r8, r8)
 80126f0:	46bd      	mov	sp, r7
 80126f2:	b004      	add	sp, #16
 80126f4:	bd80      	pop	{r7, pc}

080126f6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80126f6:	b580      	push	{r7, lr}
 80126f8:	b084      	sub	sp, #16
 80126fa:	af00      	add	r7, sp, #0
 80126fc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012702:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	685a      	ldr	r2, [r3, #4]
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	2103      	movs	r1, #3
 8012710:	438a      	bics	r2, r1
 8012712:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012718:	2210      	movs	r2, #16
 801271a:	431a      	orrs	r2, r3
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	225d      	movs	r2, #93	@ 0x5d
 8012724:	2101      	movs	r1, #1
 8012726:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	0018      	movs	r0, r3
 801272c:	f7f5 fdb8 	bl	80082a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012730:	46c0      	nop			@ (mov r8, r8)
 8012732:	46bd      	mov	sp, r7
 8012734:	b004      	add	sp, #16
 8012736:	bd80      	pop	{r7, pc}

08012738 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b084      	sub	sp, #16
 801273c:	af00      	add	r7, sp, #0
 801273e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012744:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	2246      	movs	r2, #70	@ 0x46
 801274a:	2100      	movs	r1, #0
 801274c:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	2200      	movs	r2, #0
 8012752:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	0018      	movs	r0, r3
 8012758:	f7f5 fda2 	bl	80082a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801275c:	46c0      	nop			@ (mov r8, r8)
 801275e:	46bd      	mov	sp, r7
 8012760:	b004      	add	sp, #16
 8012762:	bd80      	pop	{r7, pc}

08012764 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012764:	b580      	push	{r7, lr}
 8012766:	b088      	sub	sp, #32
 8012768:	af00      	add	r7, sp, #0
 801276a:	60f8      	str	r0, [r7, #12]
 801276c:	60b9      	str	r1, [r7, #8]
 801276e:	603b      	str	r3, [r7, #0]
 8012770:	1dfb      	adds	r3, r7, #7
 8012772:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8012774:	f7f6 fe5a 	bl	800942c <HAL_GetTick>
 8012778:	0002      	movs	r2, r0
 801277a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801277c:	1a9b      	subs	r3, r3, r2
 801277e:	683a      	ldr	r2, [r7, #0]
 8012780:	18d3      	adds	r3, r2, r3
 8012782:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8012784:	f7f6 fe52 	bl	800942c <HAL_GetTick>
 8012788:	0003      	movs	r3, r0
 801278a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 801278c:	4b3a      	ldr	r3, [pc, #232]	@ (8012878 <SPI_WaitFlagStateUntilTimeout+0x114>)
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	015b      	lsls	r3, r3, #5
 8012792:	0d1b      	lsrs	r3, r3, #20
 8012794:	69fa      	ldr	r2, [r7, #28]
 8012796:	4353      	muls	r3, r2
 8012798:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801279a:	e059      	b.n	8012850 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	3301      	adds	r3, #1
 80127a0:	d056      	beq.n	8012850 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80127a2:	f7f6 fe43 	bl	800942c <HAL_GetTick>
 80127a6:	0002      	movs	r2, r0
 80127a8:	69bb      	ldr	r3, [r7, #24]
 80127aa:	1ad3      	subs	r3, r2, r3
 80127ac:	69fa      	ldr	r2, [r7, #28]
 80127ae:	429a      	cmp	r2, r3
 80127b0:	d902      	bls.n	80127b8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80127b2:	69fb      	ldr	r3, [r7, #28]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d142      	bne.n	801283e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	685a      	ldr	r2, [r3, #4]
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	21e0      	movs	r1, #224	@ 0xe0
 80127c4:	438a      	bics	r2, r1
 80127c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80127c8:	68fb      	ldr	r3, [r7, #12]
 80127ca:	685a      	ldr	r2, [r3, #4]
 80127cc:	2382      	movs	r3, #130	@ 0x82
 80127ce:	005b      	lsls	r3, r3, #1
 80127d0:	429a      	cmp	r2, r3
 80127d2:	d113      	bne.n	80127fc <SPI_WaitFlagStateUntilTimeout+0x98>
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	689a      	ldr	r2, [r3, #8]
 80127d8:	2380      	movs	r3, #128	@ 0x80
 80127da:	021b      	lsls	r3, r3, #8
 80127dc:	429a      	cmp	r2, r3
 80127de:	d005      	beq.n	80127ec <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	689a      	ldr	r2, [r3, #8]
 80127e4:	2380      	movs	r3, #128	@ 0x80
 80127e6:	00db      	lsls	r3, r3, #3
 80127e8:	429a      	cmp	r2, r3
 80127ea:	d107      	bne.n	80127fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	681a      	ldr	r2, [r3, #0]
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	681b      	ldr	r3, [r3, #0]
 80127f6:	2140      	movs	r1, #64	@ 0x40
 80127f8:	438a      	bics	r2, r1
 80127fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012800:	2380      	movs	r3, #128	@ 0x80
 8012802:	019b      	lsls	r3, r3, #6
 8012804:	429a      	cmp	r2, r3
 8012806:	d110      	bne.n	801282a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	681a      	ldr	r2, [r3, #0]
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	491a      	ldr	r1, [pc, #104]	@ (801287c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8012814:	400a      	ands	r2, r1
 8012816:	601a      	str	r2, [r3, #0]
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	681a      	ldr	r2, [r3, #0]
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	2180      	movs	r1, #128	@ 0x80
 8012824:	0189      	lsls	r1, r1, #6
 8012826:	430a      	orrs	r2, r1
 8012828:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	225d      	movs	r2, #93	@ 0x5d
 801282e:	2101      	movs	r1, #1
 8012830:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	225c      	movs	r2, #92	@ 0x5c
 8012836:	2100      	movs	r1, #0
 8012838:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801283a:	2303      	movs	r3, #3
 801283c:	e018      	b.n	8012870 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801283e:	697b      	ldr	r3, [r7, #20]
 8012840:	2b00      	cmp	r3, #0
 8012842:	d102      	bne.n	801284a <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8012844:	2300      	movs	r3, #0
 8012846:	61fb      	str	r3, [r7, #28]
 8012848:	e002      	b.n	8012850 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 801284a:	697b      	ldr	r3, [r7, #20]
 801284c:	3b01      	subs	r3, #1
 801284e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	689b      	ldr	r3, [r3, #8]
 8012856:	68ba      	ldr	r2, [r7, #8]
 8012858:	4013      	ands	r3, r2
 801285a:	68ba      	ldr	r2, [r7, #8]
 801285c:	1ad3      	subs	r3, r2, r3
 801285e:	425a      	negs	r2, r3
 8012860:	4153      	adcs	r3, r2
 8012862:	b2db      	uxtb	r3, r3
 8012864:	001a      	movs	r2, r3
 8012866:	1dfb      	adds	r3, r7, #7
 8012868:	781b      	ldrb	r3, [r3, #0]
 801286a:	429a      	cmp	r2, r3
 801286c:	d196      	bne.n	801279c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 801286e:	2300      	movs	r3, #0
}
 8012870:	0018      	movs	r0, r3
 8012872:	46bd      	mov	sp, r7
 8012874:	b008      	add	sp, #32
 8012876:	bd80      	pop	{r7, pc}
 8012878:	20000000 	.word	0x20000000
 801287c:	ffffdfff 	.word	0xffffdfff

08012880 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b08a      	sub	sp, #40	@ 0x28
 8012884:	af00      	add	r7, sp, #0
 8012886:	60f8      	str	r0, [r7, #12]
 8012888:	60b9      	str	r1, [r7, #8]
 801288a:	607a      	str	r2, [r7, #4]
 801288c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801288e:	2317      	movs	r3, #23
 8012890:	18fb      	adds	r3, r7, r3
 8012892:	2200      	movs	r2, #0
 8012894:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8012896:	f7f6 fdc9 	bl	800942c <HAL_GetTick>
 801289a:	0002      	movs	r2, r0
 801289c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801289e:	1a9b      	subs	r3, r3, r2
 80128a0:	683a      	ldr	r2, [r7, #0]
 80128a2:	18d3      	adds	r3, r2, r3
 80128a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80128a6:	f7f6 fdc1 	bl	800942c <HAL_GetTick>
 80128aa:	0003      	movs	r3, r0
 80128ac:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	330c      	adds	r3, #12
 80128b4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80128b6:	4b41      	ldr	r3, [pc, #260]	@ (80129bc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80128b8:	681a      	ldr	r2, [r3, #0]
 80128ba:	0013      	movs	r3, r2
 80128bc:	009b      	lsls	r3, r3, #2
 80128be:	189b      	adds	r3, r3, r2
 80128c0:	00da      	lsls	r2, r3, #3
 80128c2:	1ad3      	subs	r3, r2, r3
 80128c4:	0d1b      	lsrs	r3, r3, #20
 80128c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80128c8:	4353      	muls	r3, r2
 80128ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80128cc:	e069      	b.n	80129a2 <SPI_WaitFifoStateUntilTimeout+0x122>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80128ce:	68ba      	ldr	r2, [r7, #8]
 80128d0:	23c0      	movs	r3, #192	@ 0xc0
 80128d2:	00db      	lsls	r3, r3, #3
 80128d4:	429a      	cmp	r2, r3
 80128d6:	d10a      	bne.n	80128ee <SPI_WaitFifoStateUntilTimeout+0x6e>
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d107      	bne.n	80128ee <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80128de:	69fb      	ldr	r3, [r7, #28]
 80128e0:	781b      	ldrb	r3, [r3, #0]
 80128e2:	b2da      	uxtb	r2, r3
 80128e4:	2117      	movs	r1, #23
 80128e6:	187b      	adds	r3, r7, r1
 80128e8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80128ea:	187b      	adds	r3, r7, r1
 80128ec:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	3301      	adds	r3, #1
 80128f2:	d056      	beq.n	80129a2 <SPI_WaitFifoStateUntilTimeout+0x122>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80128f4:	f7f6 fd9a 	bl	800942c <HAL_GetTick>
 80128f8:	0002      	movs	r2, r0
 80128fa:	6a3b      	ldr	r3, [r7, #32]
 80128fc:	1ad3      	subs	r3, r2, r3
 80128fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012900:	429a      	cmp	r2, r3
 8012902:	d902      	bls.n	801290a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8012904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012906:	2b00      	cmp	r3, #0
 8012908:	d142      	bne.n	8012990 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	685a      	ldr	r2, [r3, #4]
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	21e0      	movs	r1, #224	@ 0xe0
 8012916:	438a      	bics	r2, r1
 8012918:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	685a      	ldr	r2, [r3, #4]
 801291e:	2382      	movs	r3, #130	@ 0x82
 8012920:	005b      	lsls	r3, r3, #1
 8012922:	429a      	cmp	r2, r3
 8012924:	d113      	bne.n	801294e <SPI_WaitFifoStateUntilTimeout+0xce>
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	689a      	ldr	r2, [r3, #8]
 801292a:	2380      	movs	r3, #128	@ 0x80
 801292c:	021b      	lsls	r3, r3, #8
 801292e:	429a      	cmp	r2, r3
 8012930:	d005      	beq.n	801293e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012932:	68fb      	ldr	r3, [r7, #12]
 8012934:	689a      	ldr	r2, [r3, #8]
 8012936:	2380      	movs	r3, #128	@ 0x80
 8012938:	00db      	lsls	r3, r3, #3
 801293a:	429a      	cmp	r2, r3
 801293c:	d107      	bne.n	801294e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	681a      	ldr	r2, [r3, #0]
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	2140      	movs	r1, #64	@ 0x40
 801294a:	438a      	bics	r2, r1
 801294c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012952:	2380      	movs	r3, #128	@ 0x80
 8012954:	019b      	lsls	r3, r3, #6
 8012956:	429a      	cmp	r2, r3
 8012958:	d110      	bne.n	801297c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	681a      	ldr	r2, [r3, #0]
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	4916      	ldr	r1, [pc, #88]	@ (80129c0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8012966:	400a      	ands	r2, r1
 8012968:	601a      	str	r2, [r3, #0]
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	681a      	ldr	r2, [r3, #0]
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	2180      	movs	r1, #128	@ 0x80
 8012976:	0189      	lsls	r1, r1, #6
 8012978:	430a      	orrs	r2, r1
 801297a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	225d      	movs	r2, #93	@ 0x5d
 8012980:	2101      	movs	r1, #1
 8012982:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	225c      	movs	r2, #92	@ 0x5c
 8012988:	2100      	movs	r1, #0
 801298a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801298c:	2303      	movs	r3, #3
 801298e:	e011      	b.n	80129b4 <SPI_WaitFifoStateUntilTimeout+0x134>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8012990:	69bb      	ldr	r3, [r7, #24]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d102      	bne.n	801299c <SPI_WaitFifoStateUntilTimeout+0x11c>
      {
        tmp_timeout = 0U;
 8012996:	2300      	movs	r3, #0
 8012998:	627b      	str	r3, [r7, #36]	@ 0x24
 801299a:	e002      	b.n	80129a2 <SPI_WaitFifoStateUntilTimeout+0x122>
      }
      else
      {
        count--;
 801299c:	69bb      	ldr	r3, [r7, #24]
 801299e:	3b01      	subs	r3, #1
 80129a0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	689b      	ldr	r3, [r3, #8]
 80129a8:	68ba      	ldr	r2, [r7, #8]
 80129aa:	4013      	ands	r3, r2
 80129ac:	687a      	ldr	r2, [r7, #4]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d18d      	bne.n	80128ce <SPI_WaitFifoStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 80129b2:	2300      	movs	r3, #0
}
 80129b4:	0018      	movs	r0, r3
 80129b6:	46bd      	mov	sp, r7
 80129b8:	b00a      	add	sp, #40	@ 0x28
 80129ba:	bd80      	pop	{r7, pc}
 80129bc:	20000000 	.word	0x20000000
 80129c0:	ffffdfff 	.word	0xffffdfff

080129c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80129c4:	b580      	push	{r7, lr}
 80129c6:	b086      	sub	sp, #24
 80129c8:	af02      	add	r7, sp, #8
 80129ca:	60f8      	str	r0, [r7, #12]
 80129cc:	60b9      	str	r1, [r7, #8]
 80129ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	685a      	ldr	r2, [r3, #4]
 80129d4:	2382      	movs	r3, #130	@ 0x82
 80129d6:	005b      	lsls	r3, r3, #1
 80129d8:	429a      	cmp	r2, r3
 80129da:	d113      	bne.n	8012a04 <SPI_EndRxTransaction+0x40>
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	689a      	ldr	r2, [r3, #8]
 80129e0:	2380      	movs	r3, #128	@ 0x80
 80129e2:	021b      	lsls	r3, r3, #8
 80129e4:	429a      	cmp	r2, r3
 80129e6:	d005      	beq.n	80129f4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	689a      	ldr	r2, [r3, #8]
 80129ec:	2380      	movs	r3, #128	@ 0x80
 80129ee:	00db      	lsls	r3, r3, #3
 80129f0:	429a      	cmp	r2, r3
 80129f2:	d107      	bne.n	8012a04 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	681a      	ldr	r2, [r3, #0]
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	2140      	movs	r1, #64	@ 0x40
 8012a00:	438a      	bics	r2, r1
 8012a02:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012a04:	68ba      	ldr	r2, [r7, #8]
 8012a06:	68f8      	ldr	r0, [r7, #12]
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	9300      	str	r3, [sp, #0]
 8012a0c:	0013      	movs	r3, r2
 8012a0e:	2200      	movs	r2, #0
 8012a10:	2180      	movs	r1, #128	@ 0x80
 8012a12:	f7ff fea7 	bl	8012764 <SPI_WaitFlagStateUntilTimeout>
 8012a16:	1e03      	subs	r3, r0, #0
 8012a18:	d007      	beq.n	8012a2a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012a1e:	2220      	movs	r2, #32
 8012a20:	431a      	orrs	r2, r3
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012a26:	2303      	movs	r3, #3
 8012a28:	e026      	b.n	8012a78 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	685a      	ldr	r2, [r3, #4]
 8012a2e:	2382      	movs	r3, #130	@ 0x82
 8012a30:	005b      	lsls	r3, r3, #1
 8012a32:	429a      	cmp	r2, r3
 8012a34:	d11f      	bne.n	8012a76 <SPI_EndRxTransaction+0xb2>
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	689a      	ldr	r2, [r3, #8]
 8012a3a:	2380      	movs	r3, #128	@ 0x80
 8012a3c:	021b      	lsls	r3, r3, #8
 8012a3e:	429a      	cmp	r2, r3
 8012a40:	d005      	beq.n	8012a4e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	689a      	ldr	r2, [r3, #8]
 8012a46:	2380      	movs	r3, #128	@ 0x80
 8012a48:	00db      	lsls	r3, r3, #3
 8012a4a:	429a      	cmp	r2, r3
 8012a4c:	d113      	bne.n	8012a76 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012a4e:	68ba      	ldr	r2, [r7, #8]
 8012a50:	23c0      	movs	r3, #192	@ 0xc0
 8012a52:	00d9      	lsls	r1, r3, #3
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	9300      	str	r3, [sp, #0]
 8012a5a:	0013      	movs	r3, r2
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	f7ff ff0f 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012a62:	1e03      	subs	r3, r0, #0
 8012a64:	d007      	beq.n	8012a76 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012a66:	68fb      	ldr	r3, [r7, #12]
 8012a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012a6a:	2220      	movs	r2, #32
 8012a6c:	431a      	orrs	r2, r3
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8012a72:	2303      	movs	r3, #3
 8012a74:	e000      	b.n	8012a78 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8012a76:	2300      	movs	r3, #0
}
 8012a78:	0018      	movs	r0, r3
 8012a7a:	46bd      	mov	sp, r7
 8012a7c:	b004      	add	sp, #16
 8012a7e:	bd80      	pop	{r7, pc}

08012a80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b086      	sub	sp, #24
 8012a84:	af02      	add	r7, sp, #8
 8012a86:	60f8      	str	r0, [r7, #12]
 8012a88:	60b9      	str	r1, [r7, #8]
 8012a8a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012a8c:	68ba      	ldr	r2, [r7, #8]
 8012a8e:	23c0      	movs	r3, #192	@ 0xc0
 8012a90:	0159      	lsls	r1, r3, #5
 8012a92:	68f8      	ldr	r0, [r7, #12]
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	9300      	str	r3, [sp, #0]
 8012a98:	0013      	movs	r3, r2
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	f7ff fef0 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012aa0:	1e03      	subs	r3, r0, #0
 8012aa2:	d007      	beq.n	8012ab4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012aa8:	2220      	movs	r2, #32
 8012aaa:	431a      	orrs	r2, r3
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012ab0:	2303      	movs	r3, #3
 8012ab2:	e027      	b.n	8012b04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012ab4:	68ba      	ldr	r2, [r7, #8]
 8012ab6:	68f8      	ldr	r0, [r7, #12]
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	9300      	str	r3, [sp, #0]
 8012abc:	0013      	movs	r3, r2
 8012abe:	2200      	movs	r2, #0
 8012ac0:	2180      	movs	r1, #128	@ 0x80
 8012ac2:	f7ff fe4f 	bl	8012764 <SPI_WaitFlagStateUntilTimeout>
 8012ac6:	1e03      	subs	r3, r0, #0
 8012ac8:	d007      	beq.n	8012ada <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012ace:	2220      	movs	r2, #32
 8012ad0:	431a      	orrs	r2, r3
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012ad6:	2303      	movs	r3, #3
 8012ad8:	e014      	b.n	8012b04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012ada:	68ba      	ldr	r2, [r7, #8]
 8012adc:	23c0      	movs	r3, #192	@ 0xc0
 8012ade:	00d9      	lsls	r1, r3, #3
 8012ae0:	68f8      	ldr	r0, [r7, #12]
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	9300      	str	r3, [sp, #0]
 8012ae6:	0013      	movs	r3, r2
 8012ae8:	2200      	movs	r2, #0
 8012aea:	f7ff fec9 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012aee:	1e03      	subs	r3, r0, #0
 8012af0:	d007      	beq.n	8012b02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012af6:	2220      	movs	r2, #32
 8012af8:	431a      	orrs	r2, r3
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8012afe:	2303      	movs	r3, #3
 8012b00:	e000      	b.n	8012b04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8012b02:	2300      	movs	r3, #0
}
 8012b04:	0018      	movs	r0, r3
 8012b06:	46bd      	mov	sp, r7
 8012b08:	b004      	add	sp, #16
 8012b0a:	bd80      	pop	{r7, pc}

08012b0c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b086      	sub	sp, #24
 8012b10:	af02      	add	r7, sp, #8
 8012b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	681a      	ldr	r2, [r3, #0]
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	2140      	movs	r1, #64	@ 0x40
 8012b20:	438a      	bics	r2, r1
 8012b22:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8012b24:	4b26      	ldr	r3, [pc, #152]	@ (8012bc0 <SPI_AbortRx_ISR+0xb4>)
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	4926      	ldr	r1, [pc, #152]	@ (8012bc4 <SPI_AbortRx_ISR+0xb8>)
 8012b2a:	0018      	movs	r0, r3
 8012b2c:	f7ed fb12 	bl	8000154 <__udivsi3>
 8012b30:	0003      	movs	r3, r0
 8012b32:	001a      	movs	r2, r3
 8012b34:	2364      	movs	r3, #100	@ 0x64
 8012b36:	4353      	muls	r3, r2
 8012b38:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	685a      	ldr	r2, [r3, #4]
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	2140      	movs	r1, #64	@ 0x40
 8012b46:	438a      	bics	r2, r1
 8012b48:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d106      	bne.n	8012b5e <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012b54:	2240      	movs	r2, #64	@ 0x40
 8012b56:	431a      	orrs	r2, r3
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8012b5c:	e009      	b.n	8012b72 <SPI_AbortRx_ISR+0x66>
    }
    count--;
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	3b01      	subs	r3, #1
 8012b62:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	685b      	ldr	r3, [r3, #4]
 8012b6a:	2240      	movs	r2, #64	@ 0x40
 8012b6c:	4013      	ands	r3, r2
 8012b6e:	2b40      	cmp	r3, #64	@ 0x40
 8012b70:	d0eb      	beq.n	8012b4a <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8012b72:	f7f6 fc5b 	bl	800942c <HAL_GetTick>
 8012b76:	0003      	movs	r3, r0
 8012b78:	6878      	ldr	r0, [r7, #4]
 8012b7a:	9300      	str	r3, [sp, #0]
 8012b7c:	2364      	movs	r3, #100	@ 0x64
 8012b7e:	2200      	movs	r2, #0
 8012b80:	2180      	movs	r1, #128	@ 0x80
 8012b82:	f7ff fdef 	bl	8012764 <SPI_WaitFlagStateUntilTimeout>
 8012b86:	1e03      	subs	r3, r0, #0
 8012b88:	d002      	beq.n	8012b90 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	2240      	movs	r2, #64	@ 0x40
 8012b8e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8012b90:	f7f6 fc4c 	bl	800942c <HAL_GetTick>
 8012b94:	0003      	movs	r3, r0
 8012b96:	22c0      	movs	r2, #192	@ 0xc0
 8012b98:	00d1      	lsls	r1, r2, #3
 8012b9a:	6878      	ldr	r0, [r7, #4]
 8012b9c:	9300      	str	r3, [sp, #0]
 8012b9e:	2364      	movs	r3, #100	@ 0x64
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	f7ff fe6d 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012ba6:	1e03      	subs	r3, r0, #0
 8012ba8:	d002      	beq.n	8012bb0 <SPI_AbortRx_ISR+0xa4>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2240      	movs	r2, #64	@ 0x40
 8012bae:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	225d      	movs	r2, #93	@ 0x5d
 8012bb4:	2107      	movs	r1, #7
 8012bb6:	5499      	strb	r1, [r3, r2]
}
 8012bb8:	46c0      	nop			@ (mov r8, r8)
 8012bba:	46bd      	mov	sp, r7
 8012bbc:	b004      	add	sp, #16
 8012bbe:	bd80      	pop	{r7, pc}
 8012bc0:	20000000 	.word	0x20000000
 8012bc4:	00005dc0 	.word	0x00005dc0

08012bc8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8012bc8:	b580      	push	{r7, lr}
 8012bca:	b086      	sub	sp, #24
 8012bcc:	af02      	add	r7, sp, #8
 8012bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8012bd0:	4b4a      	ldr	r3, [pc, #296]	@ (8012cfc <SPI_AbortTx_ISR+0x134>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	494a      	ldr	r1, [pc, #296]	@ (8012d00 <SPI_AbortTx_ISR+0x138>)
 8012bd6:	0018      	movs	r0, r3
 8012bd8:	f7ed fabc 	bl	8000154 <__udivsi3>
 8012bdc:	0003      	movs	r3, r0
 8012bde:	001a      	movs	r2, r3
 8012be0:	2364      	movs	r3, #100	@ 0x64
 8012be2:	4353      	muls	r3, r2
 8012be4:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	685a      	ldr	r2, [r3, #4]
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	2180      	movs	r1, #128	@ 0x80
 8012bf2:	438a      	bics	r2, r1
 8012bf4:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d106      	bne.n	8012c0a <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012c00:	2240      	movs	r2, #64	@ 0x40
 8012c02:	431a      	orrs	r2, r3
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8012c08:	e009      	b.n	8012c1e <SPI_AbortTx_ISR+0x56>
    }
    count--;
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	3b01      	subs	r3, #1
 8012c0e:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	685b      	ldr	r3, [r3, #4]
 8012c16:	2280      	movs	r2, #128	@ 0x80
 8012c18:	4013      	ands	r3, r2
 8012c1a:	2b80      	cmp	r3, #128	@ 0x80
 8012c1c:	d0eb      	beq.n	8012bf6 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8012c1e:	f7f6 fc05 	bl	800942c <HAL_GetTick>
 8012c22:	0002      	movs	r2, r0
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	2164      	movs	r1, #100	@ 0x64
 8012c28:	0018      	movs	r0, r3
 8012c2a:	f7ff ff29 	bl	8012a80 <SPI_EndRxTxTransaction>
 8012c2e:	1e03      	subs	r3, r0, #0
 8012c30:	d002      	beq.n	8012c38 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	2240      	movs	r2, #64	@ 0x40
 8012c36:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	681a      	ldr	r2, [r3, #0]
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	2140      	movs	r1, #64	@ 0x40
 8012c44:	438a      	bics	r2, r1
 8012c46:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8012c48:	f7f6 fbf0 	bl	800942c <HAL_GetTick>
 8012c4c:	0003      	movs	r3, r0
 8012c4e:	22c0      	movs	r2, #192	@ 0xc0
 8012c50:	00d1      	lsls	r1, r2, #3
 8012c52:	6878      	ldr	r0, [r7, #4]
 8012c54:	9300      	str	r3, [sp, #0]
 8012c56:	2364      	movs	r3, #100	@ 0x64
 8012c58:	2200      	movs	r2, #0
 8012c5a:	f7ff fe11 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012c5e:	1e03      	subs	r3, r0, #0
 8012c60:	d002      	beq.n	8012c68 <SPI_AbortTx_ISR+0xa0>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	2240      	movs	r2, #64	@ 0x40
 8012c66:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	685b      	ldr	r3, [r3, #4]
 8012c6e:	2240      	movs	r2, #64	@ 0x40
 8012c70:	4013      	ands	r3, r2
 8012c72:	2b40      	cmp	r3, #64	@ 0x40
 8012c74:	d13a      	bne.n	8012cec <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	685a      	ldr	r2, [r3, #4]
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	2140      	movs	r1, #64	@ 0x40
 8012c82:	438a      	bics	r2, r1
 8012c84:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d106      	bne.n	8012c9a <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012c90:	2240      	movs	r2, #64	@ 0x40
 8012c92:	431a      	orrs	r2, r3
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8012c98:	e009      	b.n	8012cae <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 8012c9a:	68fb      	ldr	r3, [r7, #12]
 8012c9c:	3b01      	subs	r3, #1
 8012c9e:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	685b      	ldr	r3, [r3, #4]
 8012ca6:	2240      	movs	r2, #64	@ 0x40
 8012ca8:	4013      	ands	r3, r2
 8012caa:	2b40      	cmp	r3, #64	@ 0x40
 8012cac:	d0eb      	beq.n	8012c86 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8012cae:	f7f6 fbbd 	bl	800942c <HAL_GetTick>
 8012cb2:	0003      	movs	r3, r0
 8012cb4:	6878      	ldr	r0, [r7, #4]
 8012cb6:	9300      	str	r3, [sp, #0]
 8012cb8:	2364      	movs	r3, #100	@ 0x64
 8012cba:	2200      	movs	r2, #0
 8012cbc:	2180      	movs	r1, #128	@ 0x80
 8012cbe:	f7ff fd51 	bl	8012764 <SPI_WaitFlagStateUntilTimeout>
 8012cc2:	1e03      	subs	r3, r0, #0
 8012cc4:	d002      	beq.n	8012ccc <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	2240      	movs	r2, #64	@ 0x40
 8012cca:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8012ccc:	f7f6 fbae 	bl	800942c <HAL_GetTick>
 8012cd0:	0003      	movs	r3, r0
 8012cd2:	22c0      	movs	r2, #192	@ 0xc0
 8012cd4:	00d1      	lsls	r1, r2, #3
 8012cd6:	6878      	ldr	r0, [r7, #4]
 8012cd8:	9300      	str	r3, [sp, #0]
 8012cda:	2364      	movs	r3, #100	@ 0x64
 8012cdc:	2200      	movs	r2, #0
 8012cde:	f7ff fdcf 	bl	8012880 <SPI_WaitFifoStateUntilTimeout>
 8012ce2:	1e03      	subs	r3, r0, #0
 8012ce4:	d002      	beq.n	8012cec <SPI_AbortTx_ISR+0x124>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	2240      	movs	r2, #64	@ 0x40
 8012cea:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	225d      	movs	r2, #93	@ 0x5d
 8012cf0:	2107      	movs	r1, #7
 8012cf2:	5499      	strb	r1, [r3, r2]
}
 8012cf4:	46c0      	nop			@ (mov r8, r8)
 8012cf6:	46bd      	mov	sp, r7
 8012cf8:	b004      	add	sp, #16
 8012cfa:	bd80      	pop	{r7, pc}
 8012cfc:	20000000 	.word	0x20000000
 8012d00:	00005dc0 	.word	0x00005dc0

08012d04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b082      	sub	sp, #8
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d101      	bne.n	8012d16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012d12:	2301      	movs	r3, #1
 8012d14:	e04a      	b.n	8012dac <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	223d      	movs	r2, #61	@ 0x3d
 8012d1a:	5c9b      	ldrb	r3, [r3, r2]
 8012d1c:	b2db      	uxtb	r3, r3
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d107      	bne.n	8012d32 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	223c      	movs	r2, #60	@ 0x3c
 8012d26:	2100      	movs	r1, #0
 8012d28:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	0018      	movs	r0, r3
 8012d2e:	f7f2 f82d 	bl	8004d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	223d      	movs	r2, #61	@ 0x3d
 8012d36:	2102      	movs	r1, #2
 8012d38:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	681a      	ldr	r2, [r3, #0]
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	3304      	adds	r3, #4
 8012d42:	0019      	movs	r1, r3
 8012d44:	0010      	movs	r0, r2
 8012d46:	f000 ff67 	bl	8013c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	2248      	movs	r2, #72	@ 0x48
 8012d4e:	2101      	movs	r1, #1
 8012d50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	223e      	movs	r2, #62	@ 0x3e
 8012d56:	2101      	movs	r1, #1
 8012d58:	5499      	strb	r1, [r3, r2]
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	223f      	movs	r2, #63	@ 0x3f
 8012d5e:	2101      	movs	r1, #1
 8012d60:	5499      	strb	r1, [r3, r2]
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	2240      	movs	r2, #64	@ 0x40
 8012d66:	2101      	movs	r1, #1
 8012d68:	5499      	strb	r1, [r3, r2]
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	2241      	movs	r2, #65	@ 0x41
 8012d6e:	2101      	movs	r1, #1
 8012d70:	5499      	strb	r1, [r3, r2]
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	2242      	movs	r2, #66	@ 0x42
 8012d76:	2101      	movs	r1, #1
 8012d78:	5499      	strb	r1, [r3, r2]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	2243      	movs	r2, #67	@ 0x43
 8012d7e:	2101      	movs	r1, #1
 8012d80:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	2244      	movs	r2, #68	@ 0x44
 8012d86:	2101      	movs	r1, #1
 8012d88:	5499      	strb	r1, [r3, r2]
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2245      	movs	r2, #69	@ 0x45
 8012d8e:	2101      	movs	r1, #1
 8012d90:	5499      	strb	r1, [r3, r2]
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	2246      	movs	r2, #70	@ 0x46
 8012d96:	2101      	movs	r1, #1
 8012d98:	5499      	strb	r1, [r3, r2]
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	2247      	movs	r2, #71	@ 0x47
 8012d9e:	2101      	movs	r1, #1
 8012da0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	223d      	movs	r2, #61	@ 0x3d
 8012da6:	2101      	movs	r1, #1
 8012da8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012daa:	2300      	movs	r3, #0
}
 8012dac:	0018      	movs	r0, r3
 8012dae:	46bd      	mov	sp, r7
 8012db0:	b002      	add	sp, #8
 8012db2:	bd80      	pop	{r7, pc}

08012db4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8012db4:	b580      	push	{r7, lr}
 8012db6:	b082      	sub	sp, #8
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d101      	bne.n	8012dc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012dc2:	2301      	movs	r3, #1
 8012dc4:	e04a      	b.n	8012e5c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	223d      	movs	r2, #61	@ 0x3d
 8012dca:	5c9b      	ldrb	r3, [r3, r2]
 8012dcc:	b2db      	uxtb	r3, r3
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d107      	bne.n	8012de2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	223c      	movs	r2, #60	@ 0x3c
 8012dd6:	2100      	movs	r1, #0
 8012dd8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	0018      	movs	r0, r3
 8012dde:	f000 f841 	bl	8012e64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	223d      	movs	r2, #61	@ 0x3d
 8012de6:	2102      	movs	r1, #2
 8012de8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	681a      	ldr	r2, [r3, #0]
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	3304      	adds	r3, #4
 8012df2:	0019      	movs	r1, r3
 8012df4:	0010      	movs	r0, r2
 8012df6:	f000 ff0f 	bl	8013c18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	2248      	movs	r2, #72	@ 0x48
 8012dfe:	2101      	movs	r1, #1
 8012e00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	223e      	movs	r2, #62	@ 0x3e
 8012e06:	2101      	movs	r1, #1
 8012e08:	5499      	strb	r1, [r3, r2]
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	223f      	movs	r2, #63	@ 0x3f
 8012e0e:	2101      	movs	r1, #1
 8012e10:	5499      	strb	r1, [r3, r2]
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	2240      	movs	r2, #64	@ 0x40
 8012e16:	2101      	movs	r1, #1
 8012e18:	5499      	strb	r1, [r3, r2]
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	2241      	movs	r2, #65	@ 0x41
 8012e1e:	2101      	movs	r1, #1
 8012e20:	5499      	strb	r1, [r3, r2]
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	2242      	movs	r2, #66	@ 0x42
 8012e26:	2101      	movs	r1, #1
 8012e28:	5499      	strb	r1, [r3, r2]
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	2243      	movs	r2, #67	@ 0x43
 8012e2e:	2101      	movs	r1, #1
 8012e30:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	2244      	movs	r2, #68	@ 0x44
 8012e36:	2101      	movs	r1, #1
 8012e38:	5499      	strb	r1, [r3, r2]
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2245      	movs	r2, #69	@ 0x45
 8012e3e:	2101      	movs	r1, #1
 8012e40:	5499      	strb	r1, [r3, r2]
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	2246      	movs	r2, #70	@ 0x46
 8012e46:	2101      	movs	r1, #1
 8012e48:	5499      	strb	r1, [r3, r2]
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	2247      	movs	r2, #71	@ 0x47
 8012e4e:	2101      	movs	r1, #1
 8012e50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	223d      	movs	r2, #61	@ 0x3d
 8012e56:	2101      	movs	r1, #1
 8012e58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8012e5a:	2300      	movs	r3, #0
}
 8012e5c:	0018      	movs	r0, r3
 8012e5e:	46bd      	mov	sp, r7
 8012e60:	b002      	add	sp, #8
 8012e62:	bd80      	pop	{r7, pc}

08012e64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b082      	sub	sp, #8
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8012e6c:	46c0      	nop			@ (mov r8, r8)
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	b002      	add	sp, #8
 8012e72:	bd80      	pop	{r7, pc}

08012e74 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b086      	sub	sp, #24
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	60f8      	str	r0, [r7, #12]
 8012e7c:	60b9      	str	r1, [r7, #8]
 8012e7e:	607a      	str	r2, [r7, #4]
 8012e80:	001a      	movs	r2, r3
 8012e82:	1cbb      	adds	r3, r7, #2
 8012e84:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e86:	2317      	movs	r3, #23
 8012e88:	18fb      	adds	r3, r7, r3
 8012e8a:	2200      	movs	r2, #0
 8012e8c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8012e8e:	68bb      	ldr	r3, [r7, #8]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d108      	bne.n	8012ea6 <HAL_TIM_PWM_Start_DMA+0x32>
 8012e94:	68fb      	ldr	r3, [r7, #12]
 8012e96:	223e      	movs	r2, #62	@ 0x3e
 8012e98:	5c9b      	ldrb	r3, [r3, r2]
 8012e9a:	b2db      	uxtb	r3, r3
 8012e9c:	3b02      	subs	r3, #2
 8012e9e:	425a      	negs	r2, r3
 8012ea0:	4153      	adcs	r3, r2
 8012ea2:	b2db      	uxtb	r3, r3
 8012ea4:	e037      	b.n	8012f16 <HAL_TIM_PWM_Start_DMA+0xa2>
 8012ea6:	68bb      	ldr	r3, [r7, #8]
 8012ea8:	2b04      	cmp	r3, #4
 8012eaa:	d108      	bne.n	8012ebe <HAL_TIM_PWM_Start_DMA+0x4a>
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	223f      	movs	r2, #63	@ 0x3f
 8012eb0:	5c9b      	ldrb	r3, [r3, r2]
 8012eb2:	b2db      	uxtb	r3, r3
 8012eb4:	3b02      	subs	r3, #2
 8012eb6:	425a      	negs	r2, r3
 8012eb8:	4153      	adcs	r3, r2
 8012eba:	b2db      	uxtb	r3, r3
 8012ebc:	e02b      	b.n	8012f16 <HAL_TIM_PWM_Start_DMA+0xa2>
 8012ebe:	68bb      	ldr	r3, [r7, #8]
 8012ec0:	2b08      	cmp	r3, #8
 8012ec2:	d108      	bne.n	8012ed6 <HAL_TIM_PWM_Start_DMA+0x62>
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	2240      	movs	r2, #64	@ 0x40
 8012ec8:	5c9b      	ldrb	r3, [r3, r2]
 8012eca:	b2db      	uxtb	r3, r3
 8012ecc:	3b02      	subs	r3, #2
 8012ece:	425a      	negs	r2, r3
 8012ed0:	4153      	adcs	r3, r2
 8012ed2:	b2db      	uxtb	r3, r3
 8012ed4:	e01f      	b.n	8012f16 <HAL_TIM_PWM_Start_DMA+0xa2>
 8012ed6:	68bb      	ldr	r3, [r7, #8]
 8012ed8:	2b0c      	cmp	r3, #12
 8012eda:	d108      	bne.n	8012eee <HAL_TIM_PWM_Start_DMA+0x7a>
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	2241      	movs	r2, #65	@ 0x41
 8012ee0:	5c9b      	ldrb	r3, [r3, r2]
 8012ee2:	b2db      	uxtb	r3, r3
 8012ee4:	3b02      	subs	r3, #2
 8012ee6:	425a      	negs	r2, r3
 8012ee8:	4153      	adcs	r3, r2
 8012eea:	b2db      	uxtb	r3, r3
 8012eec:	e013      	b.n	8012f16 <HAL_TIM_PWM_Start_DMA+0xa2>
 8012eee:	68bb      	ldr	r3, [r7, #8]
 8012ef0:	2b10      	cmp	r3, #16
 8012ef2:	d108      	bne.n	8012f06 <HAL_TIM_PWM_Start_DMA+0x92>
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	2242      	movs	r2, #66	@ 0x42
 8012ef8:	5c9b      	ldrb	r3, [r3, r2]
 8012efa:	b2db      	uxtb	r3, r3
 8012efc:	3b02      	subs	r3, #2
 8012efe:	425a      	negs	r2, r3
 8012f00:	4153      	adcs	r3, r2
 8012f02:	b2db      	uxtb	r3, r3
 8012f04:	e007      	b.n	8012f16 <HAL_TIM_PWM_Start_DMA+0xa2>
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	2243      	movs	r2, #67	@ 0x43
 8012f0a:	5c9b      	ldrb	r3, [r3, r2]
 8012f0c:	b2db      	uxtb	r3, r3
 8012f0e:	3b02      	subs	r3, #2
 8012f10:	425a      	negs	r2, r3
 8012f12:	4153      	adcs	r3, r2
 8012f14:	b2db      	uxtb	r3, r3
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d001      	beq.n	8012f1e <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8012f1a:	2302      	movs	r3, #2
 8012f1c:	e18e      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8012f1e:	68bb      	ldr	r3, [r7, #8]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d108      	bne.n	8012f36 <HAL_TIM_PWM_Start_DMA+0xc2>
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	223e      	movs	r2, #62	@ 0x3e
 8012f28:	5c9b      	ldrb	r3, [r3, r2]
 8012f2a:	b2db      	uxtb	r3, r3
 8012f2c:	3b01      	subs	r3, #1
 8012f2e:	425a      	negs	r2, r3
 8012f30:	4153      	adcs	r3, r2
 8012f32:	b2db      	uxtb	r3, r3
 8012f34:	e037      	b.n	8012fa6 <HAL_TIM_PWM_Start_DMA+0x132>
 8012f36:	68bb      	ldr	r3, [r7, #8]
 8012f38:	2b04      	cmp	r3, #4
 8012f3a:	d108      	bne.n	8012f4e <HAL_TIM_PWM_Start_DMA+0xda>
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	223f      	movs	r2, #63	@ 0x3f
 8012f40:	5c9b      	ldrb	r3, [r3, r2]
 8012f42:	b2db      	uxtb	r3, r3
 8012f44:	3b01      	subs	r3, #1
 8012f46:	425a      	negs	r2, r3
 8012f48:	4153      	adcs	r3, r2
 8012f4a:	b2db      	uxtb	r3, r3
 8012f4c:	e02b      	b.n	8012fa6 <HAL_TIM_PWM_Start_DMA+0x132>
 8012f4e:	68bb      	ldr	r3, [r7, #8]
 8012f50:	2b08      	cmp	r3, #8
 8012f52:	d108      	bne.n	8012f66 <HAL_TIM_PWM_Start_DMA+0xf2>
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	2240      	movs	r2, #64	@ 0x40
 8012f58:	5c9b      	ldrb	r3, [r3, r2]
 8012f5a:	b2db      	uxtb	r3, r3
 8012f5c:	3b01      	subs	r3, #1
 8012f5e:	425a      	negs	r2, r3
 8012f60:	4153      	adcs	r3, r2
 8012f62:	b2db      	uxtb	r3, r3
 8012f64:	e01f      	b.n	8012fa6 <HAL_TIM_PWM_Start_DMA+0x132>
 8012f66:	68bb      	ldr	r3, [r7, #8]
 8012f68:	2b0c      	cmp	r3, #12
 8012f6a:	d108      	bne.n	8012f7e <HAL_TIM_PWM_Start_DMA+0x10a>
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	2241      	movs	r2, #65	@ 0x41
 8012f70:	5c9b      	ldrb	r3, [r3, r2]
 8012f72:	b2db      	uxtb	r3, r3
 8012f74:	3b01      	subs	r3, #1
 8012f76:	425a      	negs	r2, r3
 8012f78:	4153      	adcs	r3, r2
 8012f7a:	b2db      	uxtb	r3, r3
 8012f7c:	e013      	b.n	8012fa6 <HAL_TIM_PWM_Start_DMA+0x132>
 8012f7e:	68bb      	ldr	r3, [r7, #8]
 8012f80:	2b10      	cmp	r3, #16
 8012f82:	d108      	bne.n	8012f96 <HAL_TIM_PWM_Start_DMA+0x122>
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	2242      	movs	r2, #66	@ 0x42
 8012f88:	5c9b      	ldrb	r3, [r3, r2]
 8012f8a:	b2db      	uxtb	r3, r3
 8012f8c:	3b01      	subs	r3, #1
 8012f8e:	425a      	negs	r2, r3
 8012f90:	4153      	adcs	r3, r2
 8012f92:	b2db      	uxtb	r3, r3
 8012f94:	e007      	b.n	8012fa6 <HAL_TIM_PWM_Start_DMA+0x132>
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	2243      	movs	r2, #67	@ 0x43
 8012f9a:	5c9b      	ldrb	r3, [r3, r2]
 8012f9c:	b2db      	uxtb	r3, r3
 8012f9e:	3b01      	subs	r3, #1
 8012fa0:	425a      	negs	r2, r3
 8012fa2:	4153      	adcs	r3, r2
 8012fa4:	b2db      	uxtb	r3, r3
 8012fa6:	2b00      	cmp	r3, #0
 8012fa8:	d035      	beq.n	8013016 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d003      	beq.n	8012fb8 <HAL_TIM_PWM_Start_DMA+0x144>
 8012fb0:	1cbb      	adds	r3, r7, #2
 8012fb2:	881b      	ldrh	r3, [r3, #0]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d101      	bne.n	8012fbc <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8012fb8:	2301      	movs	r3, #1
 8012fba:	e13f      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012fbc:	68bb      	ldr	r3, [r7, #8]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d104      	bne.n	8012fcc <HAL_TIM_PWM_Start_DMA+0x158>
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	223e      	movs	r2, #62	@ 0x3e
 8012fc6:	2102      	movs	r1, #2
 8012fc8:	5499      	strb	r1, [r3, r2]
 8012fca:	e026      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8012fcc:	68bb      	ldr	r3, [r7, #8]
 8012fce:	2b04      	cmp	r3, #4
 8012fd0:	d104      	bne.n	8012fdc <HAL_TIM_PWM_Start_DMA+0x168>
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	223f      	movs	r2, #63	@ 0x3f
 8012fd6:	2102      	movs	r1, #2
 8012fd8:	5499      	strb	r1, [r3, r2]
 8012fda:	e01e      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8012fdc:	68bb      	ldr	r3, [r7, #8]
 8012fde:	2b08      	cmp	r3, #8
 8012fe0:	d104      	bne.n	8012fec <HAL_TIM_PWM_Start_DMA+0x178>
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	2240      	movs	r2, #64	@ 0x40
 8012fe6:	2102      	movs	r1, #2
 8012fe8:	5499      	strb	r1, [r3, r2]
 8012fea:	e016      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8012fec:	68bb      	ldr	r3, [r7, #8]
 8012fee:	2b0c      	cmp	r3, #12
 8012ff0:	d104      	bne.n	8012ffc <HAL_TIM_PWM_Start_DMA+0x188>
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	2241      	movs	r2, #65	@ 0x41
 8012ff6:	2102      	movs	r1, #2
 8012ff8:	5499      	strb	r1, [r3, r2]
 8012ffa:	e00e      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8012ffc:	68bb      	ldr	r3, [r7, #8]
 8012ffe:	2b10      	cmp	r3, #16
 8013000:	d104      	bne.n	801300c <HAL_TIM_PWM_Start_DMA+0x198>
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	2242      	movs	r2, #66	@ 0x42
 8013006:	2102      	movs	r1, #2
 8013008:	5499      	strb	r1, [r3, r2]
 801300a:	e006      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	2243      	movs	r2, #67	@ 0x43
 8013010:	2102      	movs	r1, #2
 8013012:	5499      	strb	r1, [r3, r2]
 8013014:	e001      	b.n	801301a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8013016:	2301      	movs	r3, #1
 8013018:	e110      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
  }

  switch (Channel)
 801301a:	68bb      	ldr	r3, [r7, #8]
 801301c:	2b0c      	cmp	r3, #12
 801301e:	d100      	bne.n	8013022 <HAL_TIM_PWM_Start_DMA+0x1ae>
 8013020:	e080      	b.n	8013124 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8013022:	68bb      	ldr	r3, [r7, #8]
 8013024:	2b0c      	cmp	r3, #12
 8013026:	d900      	bls.n	801302a <HAL_TIM_PWM_Start_DMA+0x1b6>
 8013028:	e0a1      	b.n	801316e <HAL_TIM_PWM_Start_DMA+0x2fa>
 801302a:	68bb      	ldr	r3, [r7, #8]
 801302c:	2b08      	cmp	r3, #8
 801302e:	d054      	beq.n	80130da <HAL_TIM_PWM_Start_DMA+0x266>
 8013030:	68bb      	ldr	r3, [r7, #8]
 8013032:	2b08      	cmp	r3, #8
 8013034:	d900      	bls.n	8013038 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8013036:	e09a      	b.n	801316e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8013038:	68bb      	ldr	r3, [r7, #8]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d003      	beq.n	8013046 <HAL_TIM_PWM_Start_DMA+0x1d2>
 801303e:	68bb      	ldr	r3, [r7, #8]
 8013040:	2b04      	cmp	r3, #4
 8013042:	d025      	beq.n	8013090 <HAL_TIM_PWM_Start_DMA+0x21c>
 8013044:	e093      	b.n	801316e <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801304a:	4a7e      	ldr	r2, [pc, #504]	@ (8013244 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801304c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013052:	4a7d      	ldr	r2, [pc, #500]	@ (8013248 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8013054:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8013056:	68fb      	ldr	r3, [r7, #12]
 8013058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801305a:	4a7c      	ldr	r2, [pc, #496]	@ (801324c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801305c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8013062:	6879      	ldr	r1, [r7, #4]
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	3334      	adds	r3, #52	@ 0x34
 801306a:	001a      	movs	r2, r3
 801306c:	1cbb      	adds	r3, r7, #2
 801306e:	881b      	ldrh	r3, [r3, #0]
 8013070:	f7f8 f858 	bl	800b124 <HAL_DMA_Start_IT>
 8013074:	1e03      	subs	r3, r0, #0
 8013076:	d001      	beq.n	801307c <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013078:	2301      	movs	r3, #1
 801307a:	e0df      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	68da      	ldr	r2, [r3, #12]
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	2180      	movs	r1, #128	@ 0x80
 8013088:	0089      	lsls	r1, r1, #2
 801308a:	430a      	orrs	r2, r1
 801308c:	60da      	str	r2, [r3, #12]
      break;
 801308e:	e073      	b.n	8013178 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013094:	4a6b      	ldr	r2, [pc, #428]	@ (8013244 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8013096:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801309c:	4a6a      	ldr	r2, [pc, #424]	@ (8013248 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801309e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80130a4:	4a69      	ldr	r2, [pc, #420]	@ (801324c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80130a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80130ac:	6879      	ldr	r1, [r7, #4]
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	3338      	adds	r3, #56	@ 0x38
 80130b4:	001a      	movs	r2, r3
 80130b6:	1cbb      	adds	r3, r7, #2
 80130b8:	881b      	ldrh	r3, [r3, #0]
 80130ba:	f7f8 f833 	bl	800b124 <HAL_DMA_Start_IT>
 80130be:	1e03      	subs	r3, r0, #0
 80130c0:	d001      	beq.n	80130c6 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80130c2:	2301      	movs	r3, #1
 80130c4:	e0ba      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	68da      	ldr	r2, [r3, #12]
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	2180      	movs	r1, #128	@ 0x80
 80130d2:	00c9      	lsls	r1, r1, #3
 80130d4:	430a      	orrs	r2, r1
 80130d6:	60da      	str	r2, [r3, #12]
      break;
 80130d8:	e04e      	b.n	8013178 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130de:	4a59      	ldr	r2, [pc, #356]	@ (8013244 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80130e0:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130e6:	4a58      	ldr	r2, [pc, #352]	@ (8013248 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80130e8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130ee:	4a57      	ldr	r2, [pc, #348]	@ (801324c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80130f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80130f6:	6879      	ldr	r1, [r7, #4]
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	333c      	adds	r3, #60	@ 0x3c
 80130fe:	001a      	movs	r2, r3
 8013100:	1cbb      	adds	r3, r7, #2
 8013102:	881b      	ldrh	r3, [r3, #0]
 8013104:	f7f8 f80e 	bl	800b124 <HAL_DMA_Start_IT>
 8013108:	1e03      	subs	r3, r0, #0
 801310a:	d001      	beq.n	8013110 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801310c:	2301      	movs	r3, #1
 801310e:	e095      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	68da      	ldr	r2, [r3, #12]
 8013116:	68fb      	ldr	r3, [r7, #12]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	2180      	movs	r1, #128	@ 0x80
 801311c:	0109      	lsls	r1, r1, #4
 801311e:	430a      	orrs	r2, r1
 8013120:	60da      	str	r2, [r3, #12]
      break;
 8013122:	e029      	b.n	8013178 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013128:	4a46      	ldr	r2, [pc, #280]	@ (8013244 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 801312a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013130:	4a45      	ldr	r2, [pc, #276]	@ (8013248 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8013132:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013138:	4a44      	ldr	r2, [pc, #272]	@ (801324c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 801313a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8013140:	6879      	ldr	r1, [r7, #4]
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	3340      	adds	r3, #64	@ 0x40
 8013148:	001a      	movs	r2, r3
 801314a:	1cbb      	adds	r3, r7, #2
 801314c:	881b      	ldrh	r3, [r3, #0]
 801314e:	f7f7 ffe9 	bl	800b124 <HAL_DMA_Start_IT>
 8013152:	1e03      	subs	r3, r0, #0
 8013154:	d001      	beq.n	801315a <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013156:	2301      	movs	r3, #1
 8013158:	e070      	b.n	801323c <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	68da      	ldr	r2, [r3, #12]
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	2180      	movs	r1, #128	@ 0x80
 8013166:	0149      	lsls	r1, r1, #5
 8013168:	430a      	orrs	r2, r1
 801316a:	60da      	str	r2, [r3, #12]
      break;
 801316c:	e004      	b.n	8013178 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 801316e:	2317      	movs	r3, #23
 8013170:	18fb      	adds	r3, r7, r3
 8013172:	2201      	movs	r2, #1
 8013174:	701a      	strb	r2, [r3, #0]
      break;
 8013176:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8013178:	2317      	movs	r3, #23
 801317a:	18fb      	adds	r3, r7, r3
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d159      	bne.n	8013236 <HAL_TIM_PWM_Start_DMA+0x3c2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013182:	68fb      	ldr	r3, [r7, #12]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	68b9      	ldr	r1, [r7, #8]
 8013188:	2201      	movs	r2, #1
 801318a:	0018      	movs	r0, r3
 801318c:	f001 f8fa 	bl	8014384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	4a2e      	ldr	r2, [pc, #184]	@ (8013250 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8013196:	4293      	cmp	r3, r2
 8013198:	d009      	beq.n	80131ae <HAL_TIM_PWM_Start_DMA+0x33a>
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	4a2d      	ldr	r2, [pc, #180]	@ (8013254 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 80131a0:	4293      	cmp	r3, r2
 80131a2:	d004      	beq.n	80131ae <HAL_TIM_PWM_Start_DMA+0x33a>
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	4a2b      	ldr	r2, [pc, #172]	@ (8013258 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 80131aa:	4293      	cmp	r3, r2
 80131ac:	d101      	bne.n	80131b2 <HAL_TIM_PWM_Start_DMA+0x33e>
 80131ae:	2301      	movs	r3, #1
 80131b0:	e000      	b.n	80131b4 <HAL_TIM_PWM_Start_DMA+0x340>
 80131b2:	2300      	movs	r3, #0
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d008      	beq.n	80131ca <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	2180      	movs	r1, #128	@ 0x80
 80131c4:	0209      	lsls	r1, r1, #8
 80131c6:	430a      	orrs	r2, r1
 80131c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	4a20      	ldr	r2, [pc, #128]	@ (8013250 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 80131d0:	4293      	cmp	r3, r2
 80131d2:	d00f      	beq.n	80131f4 <HAL_TIM_PWM_Start_DMA+0x380>
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	681a      	ldr	r2, [r3, #0]
 80131d8:	2380      	movs	r3, #128	@ 0x80
 80131da:	05db      	lsls	r3, r3, #23
 80131dc:	429a      	cmp	r2, r3
 80131de:	d009      	beq.n	80131f4 <HAL_TIM_PWM_Start_DMA+0x380>
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	4a1d      	ldr	r2, [pc, #116]	@ (801325c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 80131e6:	4293      	cmp	r3, r2
 80131e8:	d004      	beq.n	80131f4 <HAL_TIM_PWM_Start_DMA+0x380>
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	4a19      	ldr	r2, [pc, #100]	@ (8013254 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d116      	bne.n	8013222 <HAL_TIM_PWM_Start_DMA+0x3ae>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	689b      	ldr	r3, [r3, #8]
 80131fa:	4a19      	ldr	r2, [pc, #100]	@ (8013260 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 80131fc:	4013      	ands	r3, r2
 80131fe:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013200:	693b      	ldr	r3, [r7, #16]
 8013202:	2b06      	cmp	r3, #6
 8013204:	d016      	beq.n	8013234 <HAL_TIM_PWM_Start_DMA+0x3c0>
 8013206:	693a      	ldr	r2, [r7, #16]
 8013208:	2380      	movs	r3, #128	@ 0x80
 801320a:	025b      	lsls	r3, r3, #9
 801320c:	429a      	cmp	r2, r3
 801320e:	d011      	beq.n	8013234 <HAL_TIM_PWM_Start_DMA+0x3c0>
      {
        __HAL_TIM_ENABLE(htim);
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	681a      	ldr	r2, [r3, #0]
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	2101      	movs	r1, #1
 801321c:	430a      	orrs	r2, r1
 801321e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013220:	e008      	b.n	8013234 <HAL_TIM_PWM_Start_DMA+0x3c0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	681a      	ldr	r2, [r3, #0]
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	2101      	movs	r1, #1
 801322e:	430a      	orrs	r2, r1
 8013230:	601a      	str	r2, [r3, #0]
 8013232:	e000      	b.n	8013236 <HAL_TIM_PWM_Start_DMA+0x3c2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013234:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8013236:	2317      	movs	r3, #23
 8013238:	18fb      	adds	r3, r7, r3
 801323a:	781b      	ldrb	r3, [r3, #0]
}
 801323c:	0018      	movs	r0, r3
 801323e:	46bd      	mov	sp, r7
 8013240:	b006      	add	sp, #24
 8013242:	bd80      	pop	{r7, pc}
 8013244:	08013b05 	.word	0x08013b05
 8013248:	08013baf 	.word	0x08013baf
 801324c:	08013a71 	.word	0x08013a71
 8013250:	40012c00 	.word	0x40012c00
 8013254:	40014000 	.word	0x40014000
 8013258:	40014400 	.word	0x40014400
 801325c:	40000400 	.word	0x40000400
 8013260:	00010007 	.word	0x00010007

08013264 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b084      	sub	sp, #16
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
 801326c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801326e:	230f      	movs	r3, #15
 8013270:	18fb      	adds	r3, r7, r3
 8013272:	2200      	movs	r2, #0
 8013274:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8013276:	683b      	ldr	r3, [r7, #0]
 8013278:	2b0c      	cmp	r3, #12
 801327a:	d039      	beq.n	80132f0 <HAL_TIM_PWM_Stop_DMA+0x8c>
 801327c:	683b      	ldr	r3, [r7, #0]
 801327e:	2b0c      	cmp	r3, #12
 8013280:	d844      	bhi.n	801330c <HAL_TIM_PWM_Stop_DMA+0xa8>
 8013282:	683b      	ldr	r3, [r7, #0]
 8013284:	2b08      	cmp	r3, #8
 8013286:	d025      	beq.n	80132d4 <HAL_TIM_PWM_Stop_DMA+0x70>
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	2b08      	cmp	r3, #8
 801328c:	d83e      	bhi.n	801330c <HAL_TIM_PWM_Stop_DMA+0xa8>
 801328e:	683b      	ldr	r3, [r7, #0]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d003      	beq.n	801329c <HAL_TIM_PWM_Stop_DMA+0x38>
 8013294:	683b      	ldr	r3, [r7, #0]
 8013296:	2b04      	cmp	r3, #4
 8013298:	d00e      	beq.n	80132b8 <HAL_TIM_PWM_Stop_DMA+0x54>
 801329a:	e037      	b.n	801330c <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	68da      	ldr	r2, [r3, #12]
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	495a      	ldr	r1, [pc, #360]	@ (8013410 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80132a8:	400a      	ands	r2, r1
 80132aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80132b0:	0018      	movs	r0, r3
 80132b2:	f7f8 f81d 	bl	800b2f0 <HAL_DMA_Abort_IT>
      break;
 80132b6:	e02e      	b.n	8013316 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	68da      	ldr	r2, [r3, #12]
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	4954      	ldr	r1, [pc, #336]	@ (8013414 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 80132c4:	400a      	ands	r2, r1
 80132c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80132cc:	0018      	movs	r0, r3
 80132ce:	f7f8 f80f 	bl	800b2f0 <HAL_DMA_Abort_IT>
      break;
 80132d2:	e020      	b.n	8013316 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	68da      	ldr	r2, [r3, #12]
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	494e      	ldr	r1, [pc, #312]	@ (8013418 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 80132e0:	400a      	ands	r2, r1
 80132e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132e8:	0018      	movs	r0, r3
 80132ea:	f7f8 f801 	bl	800b2f0 <HAL_DMA_Abort_IT>
      break;
 80132ee:	e012      	b.n	8013316 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	68da      	ldr	r2, [r3, #12]
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	4948      	ldr	r1, [pc, #288]	@ (801341c <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 80132fc:	400a      	ands	r2, r1
 80132fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013304:	0018      	movs	r0, r3
 8013306:	f7f7 fff3 	bl	800b2f0 <HAL_DMA_Abort_IT>
      break;
 801330a:	e004      	b.n	8013316 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 801330c:	230f      	movs	r3, #15
 801330e:	18fb      	adds	r3, r7, r3
 8013310:	2201      	movs	r2, #1
 8013312:	701a      	strb	r2, [r3, #0]
      break;
 8013314:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8013316:	230f      	movs	r3, #15
 8013318:	18fb      	adds	r3, r7, r3
 801331a:	781b      	ldrb	r3, [r3, #0]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d000      	beq.n	8013322 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8013320:	e06e      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	6839      	ldr	r1, [r7, #0]
 8013328:	2200      	movs	r2, #0
 801332a:	0018      	movs	r0, r3
 801332c:	f001 f82a 	bl	8014384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	4a3a      	ldr	r2, [pc, #232]	@ (8013420 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8013336:	4293      	cmp	r3, r2
 8013338:	d009      	beq.n	801334e <HAL_TIM_PWM_Stop_DMA+0xea>
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	4a39      	ldr	r2, [pc, #228]	@ (8013424 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8013340:	4293      	cmp	r3, r2
 8013342:	d004      	beq.n	801334e <HAL_TIM_PWM_Stop_DMA+0xea>
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	4a37      	ldr	r2, [pc, #220]	@ (8013428 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 801334a:	4293      	cmp	r3, r2
 801334c:	d101      	bne.n	8013352 <HAL_TIM_PWM_Stop_DMA+0xee>
 801334e:	2301      	movs	r3, #1
 8013350:	e000      	b.n	8013354 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8013352:	2300      	movs	r3, #0
 8013354:	2b00      	cmp	r3, #0
 8013356:	d013      	beq.n	8013380 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	6a1b      	ldr	r3, [r3, #32]
 801335e:	4a33      	ldr	r2, [pc, #204]	@ (801342c <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8013360:	4013      	ands	r3, r2
 8013362:	d10d      	bne.n	8013380 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	6a1b      	ldr	r3, [r3, #32]
 801336a:	4a31      	ldr	r2, [pc, #196]	@ (8013430 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 801336c:	4013      	ands	r3, r2
 801336e:	d107      	bne.n	8013380 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	492e      	ldr	r1, [pc, #184]	@ (8013434 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 801337c:	400a      	ands	r2, r1
 801337e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	6a1b      	ldr	r3, [r3, #32]
 8013386:	4a29      	ldr	r2, [pc, #164]	@ (801342c <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8013388:	4013      	ands	r3, r2
 801338a:	d10d      	bne.n	80133a8 <HAL_TIM_PWM_Stop_DMA+0x144>
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	6a1b      	ldr	r3, [r3, #32]
 8013392:	4a27      	ldr	r2, [pc, #156]	@ (8013430 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8013394:	4013      	ands	r3, r2
 8013396:	d107      	bne.n	80133a8 <HAL_TIM_PWM_Stop_DMA+0x144>
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	681a      	ldr	r2, [r3, #0]
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	2101      	movs	r1, #1
 80133a4:	438a      	bics	r2, r1
 80133a6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d104      	bne.n	80133b8 <HAL_TIM_PWM_Stop_DMA+0x154>
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	223e      	movs	r2, #62	@ 0x3e
 80133b2:	2101      	movs	r1, #1
 80133b4:	5499      	strb	r1, [r3, r2]
 80133b6:	e023      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	2b04      	cmp	r3, #4
 80133bc:	d104      	bne.n	80133c8 <HAL_TIM_PWM_Stop_DMA+0x164>
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	223f      	movs	r2, #63	@ 0x3f
 80133c2:	2101      	movs	r1, #1
 80133c4:	5499      	strb	r1, [r3, r2]
 80133c6:	e01b      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	2b08      	cmp	r3, #8
 80133cc:	d104      	bne.n	80133d8 <HAL_TIM_PWM_Stop_DMA+0x174>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	2240      	movs	r2, #64	@ 0x40
 80133d2:	2101      	movs	r1, #1
 80133d4:	5499      	strb	r1, [r3, r2]
 80133d6:	e013      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80133d8:	683b      	ldr	r3, [r7, #0]
 80133da:	2b0c      	cmp	r3, #12
 80133dc:	d104      	bne.n	80133e8 <HAL_TIM_PWM_Stop_DMA+0x184>
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	2241      	movs	r2, #65	@ 0x41
 80133e2:	2101      	movs	r1, #1
 80133e4:	5499      	strb	r1, [r3, r2]
 80133e6:	e00b      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	2b10      	cmp	r3, #16
 80133ec:	d104      	bne.n	80133f8 <HAL_TIM_PWM_Stop_DMA+0x194>
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	2242      	movs	r2, #66	@ 0x42
 80133f2:	2101      	movs	r1, #1
 80133f4:	5499      	strb	r1, [r3, r2]
 80133f6:	e003      	b.n	8013400 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	2243      	movs	r2, #67	@ 0x43
 80133fc:	2101      	movs	r1, #1
 80133fe:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8013400:	230f      	movs	r3, #15
 8013402:	18fb      	adds	r3, r7, r3
 8013404:	781b      	ldrb	r3, [r3, #0]
}
 8013406:	0018      	movs	r0, r3
 8013408:	46bd      	mov	sp, r7
 801340a:	b004      	add	sp, #16
 801340c:	bd80      	pop	{r7, pc}
 801340e:	46c0      	nop			@ (mov r8, r8)
 8013410:	fffffdff 	.word	0xfffffdff
 8013414:	fffffbff 	.word	0xfffffbff
 8013418:	fffff7ff 	.word	0xfffff7ff
 801341c:	ffffefff 	.word	0xffffefff
 8013420:	40012c00 	.word	0x40012c00
 8013424:	40014000 	.word	0x40014000
 8013428:	40014400 	.word	0x40014400
 801342c:	00001111 	.word	0x00001111
 8013430:	00000444 	.word	0x00000444
 8013434:	ffff7fff 	.word	0xffff7fff

08013438 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b084      	sub	sp, #16
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	68db      	ldr	r3, [r3, #12]
 8013446:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	691b      	ldr	r3, [r3, #16]
 801344e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8013450:	68bb      	ldr	r3, [r7, #8]
 8013452:	2202      	movs	r2, #2
 8013454:	4013      	ands	r3, r2
 8013456:	d021      	beq.n	801349c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	2202      	movs	r2, #2
 801345c:	4013      	ands	r3, r2
 801345e:	d01d      	beq.n	801349c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	2203      	movs	r2, #3
 8013466:	4252      	negs	r2, r2
 8013468:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	2201      	movs	r2, #1
 801346e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	699b      	ldr	r3, [r3, #24]
 8013476:	2203      	movs	r2, #3
 8013478:	4013      	ands	r3, r2
 801347a:	d004      	beq.n	8013486 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	0018      	movs	r0, r3
 8013480:	f000 face 	bl	8013a20 <HAL_TIM_IC_CaptureCallback>
 8013484:	e007      	b.n	8013496 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	0018      	movs	r0, r3
 801348a:	f000 fac1 	bl	8013a10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	0018      	movs	r0, r3
 8013492:	f000 facd 	bl	8013a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	2200      	movs	r2, #0
 801349a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	2204      	movs	r2, #4
 80134a0:	4013      	ands	r3, r2
 80134a2:	d022      	beq.n	80134ea <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	2204      	movs	r2, #4
 80134a8:	4013      	ands	r3, r2
 80134aa:	d01e      	beq.n	80134ea <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	2205      	movs	r2, #5
 80134b2:	4252      	negs	r2, r2
 80134b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	2202      	movs	r2, #2
 80134ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	699a      	ldr	r2, [r3, #24]
 80134c2:	23c0      	movs	r3, #192	@ 0xc0
 80134c4:	009b      	lsls	r3, r3, #2
 80134c6:	4013      	ands	r3, r2
 80134c8:	d004      	beq.n	80134d4 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	0018      	movs	r0, r3
 80134ce:	f000 faa7 	bl	8013a20 <HAL_TIM_IC_CaptureCallback>
 80134d2:	e007      	b.n	80134e4 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	0018      	movs	r0, r3
 80134d8:	f000 fa9a 	bl	8013a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	0018      	movs	r0, r3
 80134e0:	f000 faa6 	bl	8013a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	2200      	movs	r2, #0
 80134e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80134ea:	68bb      	ldr	r3, [r7, #8]
 80134ec:	2208      	movs	r2, #8
 80134ee:	4013      	ands	r3, r2
 80134f0:	d021      	beq.n	8013536 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	2208      	movs	r2, #8
 80134f6:	4013      	ands	r3, r2
 80134f8:	d01d      	beq.n	8013536 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	2209      	movs	r2, #9
 8013500:	4252      	negs	r2, r2
 8013502:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013504:	687b      	ldr	r3, [r7, #4]
 8013506:	2204      	movs	r2, #4
 8013508:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	69db      	ldr	r3, [r3, #28]
 8013510:	2203      	movs	r2, #3
 8013512:	4013      	ands	r3, r2
 8013514:	d004      	beq.n	8013520 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	0018      	movs	r0, r3
 801351a:	f000 fa81 	bl	8013a20 <HAL_TIM_IC_CaptureCallback>
 801351e:	e007      	b.n	8013530 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	0018      	movs	r0, r3
 8013524:	f000 fa74 	bl	8013a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	0018      	movs	r0, r3
 801352c:	f000 fa80 	bl	8013a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2200      	movs	r2, #0
 8013534:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8013536:	68bb      	ldr	r3, [r7, #8]
 8013538:	2210      	movs	r2, #16
 801353a:	4013      	ands	r3, r2
 801353c:	d022      	beq.n	8013584 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	2210      	movs	r2, #16
 8013542:	4013      	ands	r3, r2
 8013544:	d01e      	beq.n	8013584 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	2211      	movs	r2, #17
 801354c:	4252      	negs	r2, r2
 801354e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	2208      	movs	r2, #8
 8013554:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	69da      	ldr	r2, [r3, #28]
 801355c:	23c0      	movs	r3, #192	@ 0xc0
 801355e:	009b      	lsls	r3, r3, #2
 8013560:	4013      	ands	r3, r2
 8013562:	d004      	beq.n	801356e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	0018      	movs	r0, r3
 8013568:	f000 fa5a 	bl	8013a20 <HAL_TIM_IC_CaptureCallback>
 801356c:	e007      	b.n	801357e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	0018      	movs	r0, r3
 8013572:	f000 fa4d 	bl	8013a10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	0018      	movs	r0, r3
 801357a:	f000 fa59 	bl	8013a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	2200      	movs	r2, #0
 8013582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8013584:	68bb      	ldr	r3, [r7, #8]
 8013586:	2201      	movs	r2, #1
 8013588:	4013      	ands	r3, r2
 801358a:	d00c      	beq.n	80135a6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	2201      	movs	r2, #1
 8013590:	4013      	ands	r3, r2
 8013592:	d008      	beq.n	80135a6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	2202      	movs	r2, #2
 801359a:	4252      	negs	r2, r2
 801359c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	0018      	movs	r0, r3
 80135a2:	f000 fa2d 	bl	8013a00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80135a6:	68bb      	ldr	r3, [r7, #8]
 80135a8:	2280      	movs	r2, #128	@ 0x80
 80135aa:	4013      	ands	r3, r2
 80135ac:	d104      	bne.n	80135b8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80135ae:	68ba      	ldr	r2, [r7, #8]
 80135b0:	2380      	movs	r3, #128	@ 0x80
 80135b2:	019b      	lsls	r3, r3, #6
 80135b4:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80135b6:	d00b      	beq.n	80135d0 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	2280      	movs	r2, #128	@ 0x80
 80135bc:	4013      	ands	r3, r2
 80135be:	d007      	beq.n	80135d0 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	4a1e      	ldr	r2, [pc, #120]	@ (8013640 <HAL_TIM_IRQHandler+0x208>)
 80135c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	0018      	movs	r0, r3
 80135cc:	f000 ff74 	bl	80144b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80135d0:	68ba      	ldr	r2, [r7, #8]
 80135d2:	2380      	movs	r3, #128	@ 0x80
 80135d4:	005b      	lsls	r3, r3, #1
 80135d6:	4013      	ands	r3, r2
 80135d8:	d00b      	beq.n	80135f2 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	2280      	movs	r2, #128	@ 0x80
 80135de:	4013      	ands	r3, r2
 80135e0:	d007      	beq.n	80135f2 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	4a17      	ldr	r2, [pc, #92]	@ (8013644 <HAL_TIM_IRQHandler+0x20c>)
 80135e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	0018      	movs	r0, r3
 80135ee:	f000 ff6b 	bl	80144c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80135f2:	68bb      	ldr	r3, [r7, #8]
 80135f4:	2240      	movs	r2, #64	@ 0x40
 80135f6:	4013      	ands	r3, r2
 80135f8:	d00c      	beq.n	8013614 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80135fa:	68fb      	ldr	r3, [r7, #12]
 80135fc:	2240      	movs	r2, #64	@ 0x40
 80135fe:	4013      	ands	r3, r2
 8013600:	d008      	beq.n	8013614 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	2241      	movs	r2, #65	@ 0x41
 8013608:	4252      	negs	r2, r2
 801360a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	0018      	movs	r0, r3
 8013610:	f000 fa1e 	bl	8013a50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8013614:	68bb      	ldr	r3, [r7, #8]
 8013616:	2220      	movs	r2, #32
 8013618:	4013      	ands	r3, r2
 801361a:	d00c      	beq.n	8013636 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801361c:	68fb      	ldr	r3, [r7, #12]
 801361e:	2220      	movs	r2, #32
 8013620:	4013      	ands	r3, r2
 8013622:	d008      	beq.n	8013636 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	2221      	movs	r2, #33	@ 0x21
 801362a:	4252      	negs	r2, r2
 801362c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	0018      	movs	r0, r3
 8013632:	f000 ff39 	bl	80144a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013636:	46c0      	nop			@ (mov r8, r8)
 8013638:	46bd      	mov	sp, r7
 801363a:	b004      	add	sp, #16
 801363c:	bd80      	pop	{r7, pc}
 801363e:	46c0      	nop			@ (mov r8, r8)
 8013640:	ffffdf7f 	.word	0xffffdf7f
 8013644:	fffffeff 	.word	0xfffffeff

08013648 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013648:	b580      	push	{r7, lr}
 801364a:	b086      	sub	sp, #24
 801364c:	af00      	add	r7, sp, #0
 801364e:	60f8      	str	r0, [r7, #12]
 8013650:	60b9      	str	r1, [r7, #8]
 8013652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013654:	2317      	movs	r3, #23
 8013656:	18fb      	adds	r3, r7, r3
 8013658:	2200      	movs	r2, #0
 801365a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801365c:	68fb      	ldr	r3, [r7, #12]
 801365e:	223c      	movs	r2, #60	@ 0x3c
 8013660:	5c9b      	ldrb	r3, [r3, r2]
 8013662:	2b01      	cmp	r3, #1
 8013664:	d101      	bne.n	801366a <HAL_TIM_PWM_ConfigChannel+0x22>
 8013666:	2302      	movs	r3, #2
 8013668:	e0e5      	b.n	8013836 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	223c      	movs	r2, #60	@ 0x3c
 801366e:	2101      	movs	r1, #1
 8013670:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	2b14      	cmp	r3, #20
 8013676:	d900      	bls.n	801367a <HAL_TIM_PWM_ConfigChannel+0x32>
 8013678:	e0d1      	b.n	801381e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	009a      	lsls	r2, r3, #2
 801367e:	4b70      	ldr	r3, [pc, #448]	@ (8013840 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8013680:	18d3      	adds	r3, r2, r3
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	68ba      	ldr	r2, [r7, #8]
 801368c:	0011      	movs	r1, r2
 801368e:	0018      	movs	r0, r3
 8013690:	f000 fb40 	bl	8013d14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013694:	68fb      	ldr	r3, [r7, #12]
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	699a      	ldr	r2, [r3, #24]
 801369a:	68fb      	ldr	r3, [r7, #12]
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	2108      	movs	r1, #8
 80136a0:	430a      	orrs	r2, r1
 80136a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	699a      	ldr	r2, [r3, #24]
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	2104      	movs	r1, #4
 80136b0:	438a      	bics	r2, r1
 80136b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	6999      	ldr	r1, [r3, #24]
 80136ba:	68bb      	ldr	r3, [r7, #8]
 80136bc:	691a      	ldr	r2, [r3, #16]
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	430a      	orrs	r2, r1
 80136c4:	619a      	str	r2, [r3, #24]
      break;
 80136c6:	e0af      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	68ba      	ldr	r2, [r7, #8]
 80136ce:	0011      	movs	r1, r2
 80136d0:	0018      	movs	r0, r3
 80136d2:	f000 fb9f 	bl	8013e14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	699a      	ldr	r2, [r3, #24]
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	681b      	ldr	r3, [r3, #0]
 80136e0:	2180      	movs	r1, #128	@ 0x80
 80136e2:	0109      	lsls	r1, r1, #4
 80136e4:	430a      	orrs	r2, r1
 80136e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	699a      	ldr	r2, [r3, #24]
 80136ee:	68fb      	ldr	r3, [r7, #12]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	4954      	ldr	r1, [pc, #336]	@ (8013844 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80136f4:	400a      	ands	r2, r1
 80136f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	6999      	ldr	r1, [r3, #24]
 80136fe:	68bb      	ldr	r3, [r7, #8]
 8013700:	691b      	ldr	r3, [r3, #16]
 8013702:	021a      	lsls	r2, r3, #8
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	430a      	orrs	r2, r1
 801370a:	619a      	str	r2, [r3, #24]
      break;
 801370c:	e08c      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	68ba      	ldr	r2, [r7, #8]
 8013714:	0011      	movs	r1, r2
 8013716:	0018      	movs	r0, r3
 8013718:	f000 fbfa 	bl	8013f10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	69da      	ldr	r2, [r3, #28]
 8013722:	68fb      	ldr	r3, [r7, #12]
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	2108      	movs	r1, #8
 8013728:	430a      	orrs	r2, r1
 801372a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	69da      	ldr	r2, [r3, #28]
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	2104      	movs	r1, #4
 8013738:	438a      	bics	r2, r1
 801373a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	69d9      	ldr	r1, [r3, #28]
 8013742:	68bb      	ldr	r3, [r7, #8]
 8013744:	691a      	ldr	r2, [r3, #16]
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	681b      	ldr	r3, [r3, #0]
 801374a:	430a      	orrs	r2, r1
 801374c:	61da      	str	r2, [r3, #28]
      break;
 801374e:	e06b      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	68ba      	ldr	r2, [r7, #8]
 8013756:	0011      	movs	r1, r2
 8013758:	0018      	movs	r0, r3
 801375a:	f000 fc5b 	bl	8014014 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	69da      	ldr	r2, [r3, #28]
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	2180      	movs	r1, #128	@ 0x80
 801376a:	0109      	lsls	r1, r1, #4
 801376c:	430a      	orrs	r2, r1
 801376e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	69da      	ldr	r2, [r3, #28]
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	4932      	ldr	r1, [pc, #200]	@ (8013844 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 801377c:	400a      	ands	r2, r1
 801377e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	69d9      	ldr	r1, [r3, #28]
 8013786:	68bb      	ldr	r3, [r7, #8]
 8013788:	691b      	ldr	r3, [r3, #16]
 801378a:	021a      	lsls	r2, r3, #8
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	430a      	orrs	r2, r1
 8013792:	61da      	str	r2, [r3, #28]
      break;
 8013794:	e048      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	68ba      	ldr	r2, [r7, #8]
 801379c:	0011      	movs	r1, r2
 801379e:	0018      	movs	r0, r3
 80137a0:	f000 fc9c 	bl	80140dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	2108      	movs	r1, #8
 80137b0:	430a      	orrs	r2, r1
 80137b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80137ba:	68fb      	ldr	r3, [r7, #12]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	2104      	movs	r1, #4
 80137c0:	438a      	bics	r2, r1
 80137c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	681b      	ldr	r3, [r3, #0]
 80137c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80137ca:	68bb      	ldr	r3, [r7, #8]
 80137cc:	691a      	ldr	r2, [r3, #16]
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	430a      	orrs	r2, r1
 80137d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80137d6:	e027      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	68ba      	ldr	r2, [r7, #8]
 80137de:	0011      	movs	r1, r2
 80137e0:	0018      	movs	r0, r3
 80137e2:	f000 fcd5 	bl	8014190 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	681b      	ldr	r3, [r3, #0]
 80137f0:	2180      	movs	r1, #128	@ 0x80
 80137f2:	0109      	lsls	r1, r1, #4
 80137f4:	430a      	orrs	r2, r1
 80137f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	4910      	ldr	r1, [pc, #64]	@ (8013844 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8013804:	400a      	ands	r2, r1
 8013806:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801380e:	68bb      	ldr	r3, [r7, #8]
 8013810:	691b      	ldr	r3, [r3, #16]
 8013812:	021a      	lsls	r2, r3, #8
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	430a      	orrs	r2, r1
 801381a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801381c:	e004      	b.n	8013828 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 801381e:	2317      	movs	r3, #23
 8013820:	18fb      	adds	r3, r7, r3
 8013822:	2201      	movs	r2, #1
 8013824:	701a      	strb	r2, [r3, #0]
      break;
 8013826:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	223c      	movs	r2, #60	@ 0x3c
 801382c:	2100      	movs	r1, #0
 801382e:	5499      	strb	r1, [r3, r2]

  return status;
 8013830:	2317      	movs	r3, #23
 8013832:	18fb      	adds	r3, r7, r3
 8013834:	781b      	ldrb	r3, [r3, #0]
}
 8013836:	0018      	movs	r0, r3
 8013838:	46bd      	mov	sp, r7
 801383a:	b006      	add	sp, #24
 801383c:	bd80      	pop	{r7, pc}
 801383e:	46c0      	nop			@ (mov r8, r8)
 8013840:	08021608 	.word	0x08021608
 8013844:	fffffbff 	.word	0xfffffbff

08013848 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013848:	b580      	push	{r7, lr}
 801384a:	b084      	sub	sp, #16
 801384c:	af00      	add	r7, sp, #0
 801384e:	6078      	str	r0, [r7, #4]
 8013850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8013852:	230f      	movs	r3, #15
 8013854:	18fb      	adds	r3, r7, r3
 8013856:	2200      	movs	r2, #0
 8013858:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	223c      	movs	r2, #60	@ 0x3c
 801385e:	5c9b      	ldrb	r3, [r3, r2]
 8013860:	2b01      	cmp	r3, #1
 8013862:	d101      	bne.n	8013868 <HAL_TIM_ConfigClockSource+0x20>
 8013864:	2302      	movs	r3, #2
 8013866:	e0c0      	b.n	80139ea <HAL_TIM_ConfigClockSource+0x1a2>
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	223c      	movs	r2, #60	@ 0x3c
 801386c:	2101      	movs	r1, #1
 801386e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	223d      	movs	r2, #61	@ 0x3d
 8013874:	2102      	movs	r1, #2
 8013876:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	689b      	ldr	r3, [r3, #8]
 801387e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013880:	68bb      	ldr	r3, [r7, #8]
 8013882:	4a5c      	ldr	r2, [pc, #368]	@ (80139f4 <HAL_TIM_ConfigClockSource+0x1ac>)
 8013884:	4013      	ands	r3, r2
 8013886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	4a5b      	ldr	r2, [pc, #364]	@ (80139f8 <HAL_TIM_ConfigClockSource+0x1b0>)
 801388c:	4013      	ands	r3, r2
 801388e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	68ba      	ldr	r2, [r7, #8]
 8013896:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013898:	683b      	ldr	r3, [r7, #0]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	4a57      	ldr	r2, [pc, #348]	@ (80139fc <HAL_TIM_ConfigClockSource+0x1b4>)
 801389e:	4293      	cmp	r3, r2
 80138a0:	d100      	bne.n	80138a4 <HAL_TIM_ConfigClockSource+0x5c>
 80138a2:	e088      	b.n	80139b6 <HAL_TIM_ConfigClockSource+0x16e>
 80138a4:	4a55      	ldr	r2, [pc, #340]	@ (80139fc <HAL_TIM_ConfigClockSource+0x1b4>)
 80138a6:	4293      	cmp	r3, r2
 80138a8:	d900      	bls.n	80138ac <HAL_TIM_ConfigClockSource+0x64>
 80138aa:	e08d      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138ac:	2280      	movs	r2, #128	@ 0x80
 80138ae:	0192      	lsls	r2, r2, #6
 80138b0:	4293      	cmp	r3, r2
 80138b2:	d03c      	beq.n	801392e <HAL_TIM_ConfigClockSource+0xe6>
 80138b4:	2280      	movs	r2, #128	@ 0x80
 80138b6:	0192      	lsls	r2, r2, #6
 80138b8:	4293      	cmp	r3, r2
 80138ba:	d900      	bls.n	80138be <HAL_TIM_ConfigClockSource+0x76>
 80138bc:	e084      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138be:	2280      	movs	r2, #128	@ 0x80
 80138c0:	0152      	lsls	r2, r2, #5
 80138c2:	4293      	cmp	r3, r2
 80138c4:	d100      	bne.n	80138c8 <HAL_TIM_ConfigClockSource+0x80>
 80138c6:	e084      	b.n	80139d2 <HAL_TIM_ConfigClockSource+0x18a>
 80138c8:	2280      	movs	r2, #128	@ 0x80
 80138ca:	0152      	lsls	r2, r2, #5
 80138cc:	4293      	cmp	r3, r2
 80138ce:	d900      	bls.n	80138d2 <HAL_TIM_ConfigClockSource+0x8a>
 80138d0:	e07a      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138d2:	2b70      	cmp	r3, #112	@ 0x70
 80138d4:	d014      	beq.n	8013900 <HAL_TIM_ConfigClockSource+0xb8>
 80138d6:	d900      	bls.n	80138da <HAL_TIM_ConfigClockSource+0x92>
 80138d8:	e076      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138da:	2b60      	cmp	r3, #96	@ 0x60
 80138dc:	d04b      	beq.n	8013976 <HAL_TIM_ConfigClockSource+0x12e>
 80138de:	d900      	bls.n	80138e2 <HAL_TIM_ConfigClockSource+0x9a>
 80138e0:	e072      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138e2:	2b50      	cmp	r3, #80	@ 0x50
 80138e4:	d037      	beq.n	8013956 <HAL_TIM_ConfigClockSource+0x10e>
 80138e6:	d900      	bls.n	80138ea <HAL_TIM_ConfigClockSource+0xa2>
 80138e8:	e06e      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138ea:	2b40      	cmp	r3, #64	@ 0x40
 80138ec:	d053      	beq.n	8013996 <HAL_TIM_ConfigClockSource+0x14e>
 80138ee:	d86b      	bhi.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138f0:	2b20      	cmp	r3, #32
 80138f2:	d060      	beq.n	80139b6 <HAL_TIM_ConfigClockSource+0x16e>
 80138f4:	d868      	bhi.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d05d      	beq.n	80139b6 <HAL_TIM_ConfigClockSource+0x16e>
 80138fa:	2b10      	cmp	r3, #16
 80138fc:	d05b      	beq.n	80139b6 <HAL_TIM_ConfigClockSource+0x16e>
 80138fe:	e063      	b.n	80139c8 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013904:	683b      	ldr	r3, [r7, #0]
 8013906:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8013908:	683b      	ldr	r3, [r7, #0]
 801390a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801390c:	683b      	ldr	r3, [r7, #0]
 801390e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8013910:	f000 fd18 	bl	8014344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	689b      	ldr	r3, [r3, #8]
 801391a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801391c:	68bb      	ldr	r3, [r7, #8]
 801391e:	2277      	movs	r2, #119	@ 0x77
 8013920:	4313      	orrs	r3, r2
 8013922:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	68ba      	ldr	r2, [r7, #8]
 801392a:	609a      	str	r2, [r3, #8]
      break;
 801392c:	e052      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8013932:	683b      	ldr	r3, [r7, #0]
 8013934:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8013936:	683b      	ldr	r3, [r7, #0]
 8013938:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801393a:	683b      	ldr	r3, [r7, #0]
 801393c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801393e:	f000 fd01 	bl	8014344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	689a      	ldr	r2, [r3, #8]
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	2180      	movs	r1, #128	@ 0x80
 801394e:	01c9      	lsls	r1, r1, #7
 8013950:	430a      	orrs	r2, r1
 8013952:	609a      	str	r2, [r3, #8]
      break;
 8013954:	e03e      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801395a:	683b      	ldr	r3, [r7, #0]
 801395c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801395e:	683b      	ldr	r3, [r7, #0]
 8013960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013962:	001a      	movs	r2, r3
 8013964:	f000 fc72 	bl	801424c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	2150      	movs	r1, #80	@ 0x50
 801396e:	0018      	movs	r0, r3
 8013970:	f000 fccc 	bl	801430c <TIM_ITRx_SetConfig>
      break;
 8013974:	e02e      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801397e:	683b      	ldr	r3, [r7, #0]
 8013980:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013982:	001a      	movs	r2, r3
 8013984:	f000 fc90 	bl	80142a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	2160      	movs	r1, #96	@ 0x60
 801398e:	0018      	movs	r0, r3
 8013990:	f000 fcbc 	bl	801430c <TIM_ITRx_SetConfig>
      break;
 8013994:	e01e      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801399e:	683b      	ldr	r3, [r7, #0]
 80139a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80139a2:	001a      	movs	r2, r3
 80139a4:	f000 fc52 	bl	801424c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	2140      	movs	r1, #64	@ 0x40
 80139ae:	0018      	movs	r0, r3
 80139b0:	f000 fcac 	bl	801430c <TIM_ITRx_SetConfig>
      break;
 80139b4:	e00e      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	681a      	ldr	r2, [r3, #0]
 80139ba:	683b      	ldr	r3, [r7, #0]
 80139bc:	681b      	ldr	r3, [r3, #0]
 80139be:	0019      	movs	r1, r3
 80139c0:	0010      	movs	r0, r2
 80139c2:	f000 fca3 	bl	801430c <TIM_ITRx_SetConfig>
      break;
 80139c6:	e005      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 80139c8:	230f      	movs	r3, #15
 80139ca:	18fb      	adds	r3, r7, r3
 80139cc:	2201      	movs	r2, #1
 80139ce:	701a      	strb	r2, [r3, #0]
      break;
 80139d0:	e000      	b.n	80139d4 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 80139d2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	223d      	movs	r2, #61	@ 0x3d
 80139d8:	2101      	movs	r1, #1
 80139da:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	223c      	movs	r2, #60	@ 0x3c
 80139e0:	2100      	movs	r1, #0
 80139e2:	5499      	strb	r1, [r3, r2]

  return status;
 80139e4:	230f      	movs	r3, #15
 80139e6:	18fb      	adds	r3, r7, r3
 80139e8:	781b      	ldrb	r3, [r3, #0]
}
 80139ea:	0018      	movs	r0, r3
 80139ec:	46bd      	mov	sp, r7
 80139ee:	b004      	add	sp, #16
 80139f0:	bd80      	pop	{r7, pc}
 80139f2:	46c0      	nop			@ (mov r8, r8)
 80139f4:	ffceff88 	.word	0xffceff88
 80139f8:	ffff00ff 	.word	0xffff00ff
 80139fc:	00100030 	.word	0x00100030

08013a00 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b082      	sub	sp, #8
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8013a08:	46c0      	nop			@ (mov r8, r8)
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	b002      	add	sp, #8
 8013a0e:	bd80      	pop	{r7, pc}

08013a10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b082      	sub	sp, #8
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013a18:	46c0      	nop			@ (mov r8, r8)
 8013a1a:	46bd      	mov	sp, r7
 8013a1c:	b002      	add	sp, #8
 8013a1e:	bd80      	pop	{r7, pc}

08013a20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b082      	sub	sp, #8
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013a28:	46c0      	nop			@ (mov r8, r8)
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	b002      	add	sp, #8
 8013a2e:	bd80      	pop	{r7, pc}

08013a30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	b082      	sub	sp, #8
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013a38:	46c0      	nop			@ (mov r8, r8)
 8013a3a:	46bd      	mov	sp, r7
 8013a3c:	b002      	add	sp, #8
 8013a3e:	bd80      	pop	{r7, pc}

08013a40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8013a40:	b580      	push	{r7, lr}
 8013a42:	b082      	sub	sp, #8
 8013a44:	af00      	add	r7, sp, #0
 8013a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8013a48:	46c0      	nop			@ (mov r8, r8)
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	b002      	add	sp, #8
 8013a4e:	bd80      	pop	{r7, pc}

08013a50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b082      	sub	sp, #8
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013a58:	46c0      	nop			@ (mov r8, r8)
 8013a5a:	46bd      	mov	sp, r7
 8013a5c:	b002      	add	sp, #8
 8013a5e:	bd80      	pop	{r7, pc}

08013a60 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b082      	sub	sp, #8
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8013a68:	46c0      	nop			@ (mov r8, r8)
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	b002      	add	sp, #8
 8013a6e:	bd80      	pop	{r7, pc}

08013a70 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b084      	sub	sp, #16
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013a7c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8013a7e:	68fb      	ldr	r3, [r7, #12]
 8013a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a82:	687a      	ldr	r2, [r7, #4]
 8013a84:	429a      	cmp	r2, r3
 8013a86:	d107      	bne.n	8013a98 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	2201      	movs	r2, #1
 8013a8c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	223e      	movs	r2, #62	@ 0x3e
 8013a92:	2101      	movs	r1, #1
 8013a94:	5499      	strb	r1, [r3, r2]
 8013a96:	e02a      	b.n	8013aee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013a9c:	687a      	ldr	r2, [r7, #4]
 8013a9e:	429a      	cmp	r2, r3
 8013aa0:	d107      	bne.n	8013ab2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	2202      	movs	r2, #2
 8013aa6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013aa8:	68fb      	ldr	r3, [r7, #12]
 8013aaa:	223f      	movs	r2, #63	@ 0x3f
 8013aac:	2101      	movs	r1, #1
 8013aae:	5499      	strb	r1, [r3, r2]
 8013ab0:	e01d      	b.n	8013aee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ab6:	687a      	ldr	r2, [r7, #4]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d107      	bne.n	8013acc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	2204      	movs	r2, #4
 8013ac0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	2240      	movs	r2, #64	@ 0x40
 8013ac6:	2101      	movs	r1, #1
 8013ac8:	5499      	strb	r1, [r3, r2]
 8013aca:	e010      	b.n	8013aee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8013acc:	68fb      	ldr	r3, [r7, #12]
 8013ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ad0:	687a      	ldr	r2, [r7, #4]
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d107      	bne.n	8013ae6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	2208      	movs	r2, #8
 8013ada:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	2241      	movs	r2, #65	@ 0x41
 8013ae0:	2101      	movs	r1, #1
 8013ae2:	5499      	strb	r1, [r3, r2]
 8013ae4:	e003      	b.n	8013aee <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	223d      	movs	r2, #61	@ 0x3d
 8013aea:	2101      	movs	r1, #1
 8013aec:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	0018      	movs	r0, r3
 8013af2:	f7ff ffb5 	bl	8013a60 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	2200      	movs	r2, #0
 8013afa:	771a      	strb	r2, [r3, #28]
}
 8013afc:	46c0      	nop			@ (mov r8, r8)
 8013afe:	46bd      	mov	sp, r7
 8013b00:	b004      	add	sp, #16
 8013b02:	bd80      	pop	{r7, pc}

08013b04 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8013b04:	b580      	push	{r7, lr}
 8013b06:	b084      	sub	sp, #16
 8013b08:	af00      	add	r7, sp, #0
 8013b0a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b10:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013b16:	687a      	ldr	r2, [r7, #4]
 8013b18:	429a      	cmp	r2, r3
 8013b1a:	d10b      	bne.n	8013b34 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2201      	movs	r2, #1
 8013b20:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	69db      	ldr	r3, [r3, #28]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d136      	bne.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	223e      	movs	r2, #62	@ 0x3e
 8013b2e:	2101      	movs	r1, #1
 8013b30:	5499      	strb	r1, [r3, r2]
 8013b32:	e031      	b.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b38:	687a      	ldr	r2, [r7, #4]
 8013b3a:	429a      	cmp	r2, r3
 8013b3c:	d10b      	bne.n	8013b56 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	2202      	movs	r2, #2
 8013b42:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	69db      	ldr	r3, [r3, #28]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d125      	bne.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	223f      	movs	r2, #63	@ 0x3f
 8013b50:	2101      	movs	r1, #1
 8013b52:	5499      	strb	r1, [r3, r2]
 8013b54:	e020      	b.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8013b56:	68fb      	ldr	r3, [r7, #12]
 8013b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b5a:	687a      	ldr	r2, [r7, #4]
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	d10b      	bne.n	8013b78 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013b60:	68fb      	ldr	r3, [r7, #12]
 8013b62:	2204      	movs	r2, #4
 8013b64:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	69db      	ldr	r3, [r3, #28]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d114      	bne.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	2240      	movs	r2, #64	@ 0x40
 8013b72:	2101      	movs	r1, #1
 8013b74:	5499      	strb	r1, [r3, r2]
 8013b76:	e00f      	b.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b7c:	687a      	ldr	r2, [r7, #4]
 8013b7e:	429a      	cmp	r2, r3
 8013b80:	d10a      	bne.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	2208      	movs	r2, #8
 8013b86:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	69db      	ldr	r3, [r3, #28]
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d103      	bne.n	8013b98 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	2241      	movs	r2, #65	@ 0x41
 8013b94:	2101      	movs	r1, #1
 8013b96:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	0018      	movs	r0, r3
 8013b9c:	f7ff ff48 	bl	8013a30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	2200      	movs	r2, #0
 8013ba4:	771a      	strb	r2, [r3, #28]
}
 8013ba6:	46c0      	nop			@ (mov r8, r8)
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	b004      	add	sp, #16
 8013bac:	bd80      	pop	{r7, pc}

08013bae <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013bae:	b580      	push	{r7, lr}
 8013bb0:	b084      	sub	sp, #16
 8013bb2:	af00      	add	r7, sp, #0
 8013bb4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013bc0:	687a      	ldr	r2, [r7, #4]
 8013bc2:	429a      	cmp	r2, r3
 8013bc4:	d103      	bne.n	8013bce <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	2201      	movs	r2, #1
 8013bca:	771a      	strb	r2, [r3, #28]
 8013bcc:	e019      	b.n	8013c02 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013bd2:	687a      	ldr	r2, [r7, #4]
 8013bd4:	429a      	cmp	r2, r3
 8013bd6:	d103      	bne.n	8013be0 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013bd8:	68fb      	ldr	r3, [r7, #12]
 8013bda:	2202      	movs	r2, #2
 8013bdc:	771a      	strb	r2, [r3, #28]
 8013bde:	e010      	b.n	8013c02 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8013be0:	68fb      	ldr	r3, [r7, #12]
 8013be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013be4:	687a      	ldr	r2, [r7, #4]
 8013be6:	429a      	cmp	r2, r3
 8013be8:	d103      	bne.n	8013bf2 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	2204      	movs	r2, #4
 8013bee:	771a      	strb	r2, [r3, #28]
 8013bf0:	e007      	b.n	8013c02 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013bf6:	687a      	ldr	r2, [r7, #4]
 8013bf8:	429a      	cmp	r2, r3
 8013bfa:	d102      	bne.n	8013c02 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	2208      	movs	r2, #8
 8013c00:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	0018      	movs	r0, r3
 8013c06:	f7ff ff1b 	bl	8013a40 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	771a      	strb	r2, [r3, #28]
}
 8013c10:	46c0      	nop			@ (mov r8, r8)
 8013c12:	46bd      	mov	sp, r7
 8013c14:	b004      	add	sp, #16
 8013c16:	bd80      	pop	{r7, pc}

08013c18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8013c18:	b580      	push	{r7, lr}
 8013c1a:	b084      	sub	sp, #16
 8013c1c:	af00      	add	r7, sp, #0
 8013c1e:	6078      	str	r0, [r7, #4]
 8013c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	4a35      	ldr	r2, [pc, #212]	@ (8013d00 <TIM_Base_SetConfig+0xe8>)
 8013c2c:	4293      	cmp	r3, r2
 8013c2e:	d008      	beq.n	8013c42 <TIM_Base_SetConfig+0x2a>
 8013c30:	687a      	ldr	r2, [r7, #4]
 8013c32:	2380      	movs	r3, #128	@ 0x80
 8013c34:	05db      	lsls	r3, r3, #23
 8013c36:	429a      	cmp	r2, r3
 8013c38:	d003      	beq.n	8013c42 <TIM_Base_SetConfig+0x2a>
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	4a31      	ldr	r2, [pc, #196]	@ (8013d04 <TIM_Base_SetConfig+0xec>)
 8013c3e:	4293      	cmp	r3, r2
 8013c40:	d108      	bne.n	8013c54 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	2270      	movs	r2, #112	@ 0x70
 8013c46:	4393      	bics	r3, r2
 8013c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013c4a:	683b      	ldr	r3, [r7, #0]
 8013c4c:	685b      	ldr	r3, [r3, #4]
 8013c4e:	68fa      	ldr	r2, [r7, #12]
 8013c50:	4313      	orrs	r3, r2
 8013c52:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	4a2a      	ldr	r2, [pc, #168]	@ (8013d00 <TIM_Base_SetConfig+0xe8>)
 8013c58:	4293      	cmp	r3, r2
 8013c5a:	d010      	beq.n	8013c7e <TIM_Base_SetConfig+0x66>
 8013c5c:	687a      	ldr	r2, [r7, #4]
 8013c5e:	2380      	movs	r3, #128	@ 0x80
 8013c60:	05db      	lsls	r3, r3, #23
 8013c62:	429a      	cmp	r2, r3
 8013c64:	d00b      	beq.n	8013c7e <TIM_Base_SetConfig+0x66>
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	4a26      	ldr	r2, [pc, #152]	@ (8013d04 <TIM_Base_SetConfig+0xec>)
 8013c6a:	4293      	cmp	r3, r2
 8013c6c:	d007      	beq.n	8013c7e <TIM_Base_SetConfig+0x66>
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	4a25      	ldr	r2, [pc, #148]	@ (8013d08 <TIM_Base_SetConfig+0xf0>)
 8013c72:	4293      	cmp	r3, r2
 8013c74:	d003      	beq.n	8013c7e <TIM_Base_SetConfig+0x66>
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	4a24      	ldr	r2, [pc, #144]	@ (8013d0c <TIM_Base_SetConfig+0xf4>)
 8013c7a:	4293      	cmp	r3, r2
 8013c7c:	d108      	bne.n	8013c90 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	4a23      	ldr	r2, [pc, #140]	@ (8013d10 <TIM_Base_SetConfig+0xf8>)
 8013c82:	4013      	ands	r3, r2
 8013c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013c86:	683b      	ldr	r3, [r7, #0]
 8013c88:	68db      	ldr	r3, [r3, #12]
 8013c8a:	68fa      	ldr	r2, [r7, #12]
 8013c8c:	4313      	orrs	r3, r2
 8013c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	2280      	movs	r2, #128	@ 0x80
 8013c94:	4393      	bics	r3, r2
 8013c96:	001a      	movs	r2, r3
 8013c98:	683b      	ldr	r3, [r7, #0]
 8013c9a:	695b      	ldr	r3, [r3, #20]
 8013c9c:	4313      	orrs	r3, r2
 8013c9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	68fa      	ldr	r2, [r7, #12]
 8013ca4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	689a      	ldr	r2, [r3, #8]
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013cae:	683b      	ldr	r3, [r7, #0]
 8013cb0:	681a      	ldr	r2, [r3, #0]
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	4a11      	ldr	r2, [pc, #68]	@ (8013d00 <TIM_Base_SetConfig+0xe8>)
 8013cba:	4293      	cmp	r3, r2
 8013cbc:	d007      	beq.n	8013cce <TIM_Base_SetConfig+0xb6>
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	4a11      	ldr	r2, [pc, #68]	@ (8013d08 <TIM_Base_SetConfig+0xf0>)
 8013cc2:	4293      	cmp	r3, r2
 8013cc4:	d003      	beq.n	8013cce <TIM_Base_SetConfig+0xb6>
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	4a10      	ldr	r2, [pc, #64]	@ (8013d0c <TIM_Base_SetConfig+0xf4>)
 8013cca:	4293      	cmp	r3, r2
 8013ccc:	d103      	bne.n	8013cd6 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013cce:	683b      	ldr	r3, [r7, #0]
 8013cd0:	691a      	ldr	r2, [r3, #16]
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	2201      	movs	r2, #1
 8013cda:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	691b      	ldr	r3, [r3, #16]
 8013ce0:	2201      	movs	r2, #1
 8013ce2:	4013      	ands	r3, r2
 8013ce4:	2b01      	cmp	r3, #1
 8013ce6:	d106      	bne.n	8013cf6 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	691b      	ldr	r3, [r3, #16]
 8013cec:	2201      	movs	r2, #1
 8013cee:	4393      	bics	r3, r2
 8013cf0:	001a      	movs	r2, r3
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	611a      	str	r2, [r3, #16]
  }
}
 8013cf6:	46c0      	nop			@ (mov r8, r8)
 8013cf8:	46bd      	mov	sp, r7
 8013cfa:	b004      	add	sp, #16
 8013cfc:	bd80      	pop	{r7, pc}
 8013cfe:	46c0      	nop			@ (mov r8, r8)
 8013d00:	40012c00 	.word	0x40012c00
 8013d04:	40000400 	.word	0x40000400
 8013d08:	40014000 	.word	0x40014000
 8013d0c:	40014400 	.word	0x40014400
 8013d10:	fffffcff 	.word	0xfffffcff

08013d14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	b086      	sub	sp, #24
 8013d18:	af00      	add	r7, sp, #0
 8013d1a:	6078      	str	r0, [r7, #4]
 8013d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	6a1b      	ldr	r3, [r3, #32]
 8013d22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6a1b      	ldr	r3, [r3, #32]
 8013d28:	2201      	movs	r2, #1
 8013d2a:	4393      	bics	r3, r2
 8013d2c:	001a      	movs	r2, r3
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	685b      	ldr	r3, [r3, #4]
 8013d36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	699b      	ldr	r3, [r3, #24]
 8013d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	4a2e      	ldr	r2, [pc, #184]	@ (8013dfc <TIM_OC1_SetConfig+0xe8>)
 8013d42:	4013      	ands	r3, r2
 8013d44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	2203      	movs	r2, #3
 8013d4a:	4393      	bics	r3, r2
 8013d4c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013d4e:	683b      	ldr	r3, [r7, #0]
 8013d50:	681b      	ldr	r3, [r3, #0]
 8013d52:	68fa      	ldr	r2, [r7, #12]
 8013d54:	4313      	orrs	r3, r2
 8013d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013d58:	697b      	ldr	r3, [r7, #20]
 8013d5a:	2202      	movs	r2, #2
 8013d5c:	4393      	bics	r3, r2
 8013d5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013d60:	683b      	ldr	r3, [r7, #0]
 8013d62:	689b      	ldr	r3, [r3, #8]
 8013d64:	697a      	ldr	r2, [r7, #20]
 8013d66:	4313      	orrs	r3, r2
 8013d68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	4a24      	ldr	r2, [pc, #144]	@ (8013e00 <TIM_OC1_SetConfig+0xec>)
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d007      	beq.n	8013d82 <TIM_OC1_SetConfig+0x6e>
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	4a23      	ldr	r2, [pc, #140]	@ (8013e04 <TIM_OC1_SetConfig+0xf0>)
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d003      	beq.n	8013d82 <TIM_OC1_SetConfig+0x6e>
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	4a22      	ldr	r2, [pc, #136]	@ (8013e08 <TIM_OC1_SetConfig+0xf4>)
 8013d7e:	4293      	cmp	r3, r2
 8013d80:	d10c      	bne.n	8013d9c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013d82:	697b      	ldr	r3, [r7, #20]
 8013d84:	2208      	movs	r2, #8
 8013d86:	4393      	bics	r3, r2
 8013d88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013d8a:	683b      	ldr	r3, [r7, #0]
 8013d8c:	68db      	ldr	r3, [r3, #12]
 8013d8e:	697a      	ldr	r2, [r7, #20]
 8013d90:	4313      	orrs	r3, r2
 8013d92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013d94:	697b      	ldr	r3, [r7, #20]
 8013d96:	2204      	movs	r2, #4
 8013d98:	4393      	bics	r3, r2
 8013d9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	4a18      	ldr	r2, [pc, #96]	@ (8013e00 <TIM_OC1_SetConfig+0xec>)
 8013da0:	4293      	cmp	r3, r2
 8013da2:	d007      	beq.n	8013db4 <TIM_OC1_SetConfig+0xa0>
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	4a17      	ldr	r2, [pc, #92]	@ (8013e04 <TIM_OC1_SetConfig+0xf0>)
 8013da8:	4293      	cmp	r3, r2
 8013daa:	d003      	beq.n	8013db4 <TIM_OC1_SetConfig+0xa0>
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	4a16      	ldr	r2, [pc, #88]	@ (8013e08 <TIM_OC1_SetConfig+0xf4>)
 8013db0:	4293      	cmp	r3, r2
 8013db2:	d111      	bne.n	8013dd8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013db4:	693b      	ldr	r3, [r7, #16]
 8013db6:	4a15      	ldr	r2, [pc, #84]	@ (8013e0c <TIM_OC1_SetConfig+0xf8>)
 8013db8:	4013      	ands	r3, r2
 8013dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013dbc:	693b      	ldr	r3, [r7, #16]
 8013dbe:	4a14      	ldr	r2, [pc, #80]	@ (8013e10 <TIM_OC1_SetConfig+0xfc>)
 8013dc0:	4013      	ands	r3, r2
 8013dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	695b      	ldr	r3, [r3, #20]
 8013dc8:	693a      	ldr	r2, [r7, #16]
 8013dca:	4313      	orrs	r3, r2
 8013dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013dce:	683b      	ldr	r3, [r7, #0]
 8013dd0:	699b      	ldr	r3, [r3, #24]
 8013dd2:	693a      	ldr	r2, [r7, #16]
 8013dd4:	4313      	orrs	r3, r2
 8013dd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	693a      	ldr	r2, [r7, #16]
 8013ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8013de4:	683b      	ldr	r3, [r7, #0]
 8013de6:	685a      	ldr	r2, [r3, #4]
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	697a      	ldr	r2, [r7, #20]
 8013df0:	621a      	str	r2, [r3, #32]
}
 8013df2:	46c0      	nop			@ (mov r8, r8)
 8013df4:	46bd      	mov	sp, r7
 8013df6:	b006      	add	sp, #24
 8013df8:	bd80      	pop	{r7, pc}
 8013dfa:	46c0      	nop			@ (mov r8, r8)
 8013dfc:	fffeff8f 	.word	0xfffeff8f
 8013e00:	40012c00 	.word	0x40012c00
 8013e04:	40014000 	.word	0x40014000
 8013e08:	40014400 	.word	0x40014400
 8013e0c:	fffffeff 	.word	0xfffffeff
 8013e10:	fffffdff 	.word	0xfffffdff

08013e14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	b086      	sub	sp, #24
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	6078      	str	r0, [r7, #4]
 8013e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	6a1b      	ldr	r3, [r3, #32]
 8013e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6a1b      	ldr	r3, [r3, #32]
 8013e28:	2210      	movs	r2, #16
 8013e2a:	4393      	bics	r3, r2
 8013e2c:	001a      	movs	r2, r3
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	685b      	ldr	r3, [r3, #4]
 8013e36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	699b      	ldr	r3, [r3, #24]
 8013e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013e3e:	68fb      	ldr	r3, [r7, #12]
 8013e40:	4a2c      	ldr	r2, [pc, #176]	@ (8013ef4 <TIM_OC2_SetConfig+0xe0>)
 8013e42:	4013      	ands	r3, r2
 8013e44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	4a2b      	ldr	r2, [pc, #172]	@ (8013ef8 <TIM_OC2_SetConfig+0xe4>)
 8013e4a:	4013      	ands	r3, r2
 8013e4c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	021b      	lsls	r3, r3, #8
 8013e54:	68fa      	ldr	r2, [r7, #12]
 8013e56:	4313      	orrs	r3, r2
 8013e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013e5a:	697b      	ldr	r3, [r7, #20]
 8013e5c:	2220      	movs	r2, #32
 8013e5e:	4393      	bics	r3, r2
 8013e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	689b      	ldr	r3, [r3, #8]
 8013e66:	011b      	lsls	r3, r3, #4
 8013e68:	697a      	ldr	r2, [r7, #20]
 8013e6a:	4313      	orrs	r3, r2
 8013e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	4a22      	ldr	r2, [pc, #136]	@ (8013efc <TIM_OC2_SetConfig+0xe8>)
 8013e72:	4293      	cmp	r3, r2
 8013e74:	d10d      	bne.n	8013e92 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013e76:	697b      	ldr	r3, [r7, #20]
 8013e78:	2280      	movs	r2, #128	@ 0x80
 8013e7a:	4393      	bics	r3, r2
 8013e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013e7e:	683b      	ldr	r3, [r7, #0]
 8013e80:	68db      	ldr	r3, [r3, #12]
 8013e82:	011b      	lsls	r3, r3, #4
 8013e84:	697a      	ldr	r2, [r7, #20]
 8013e86:	4313      	orrs	r3, r2
 8013e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013e8a:	697b      	ldr	r3, [r7, #20]
 8013e8c:	2240      	movs	r2, #64	@ 0x40
 8013e8e:	4393      	bics	r3, r2
 8013e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	4a19      	ldr	r2, [pc, #100]	@ (8013efc <TIM_OC2_SetConfig+0xe8>)
 8013e96:	4293      	cmp	r3, r2
 8013e98:	d007      	beq.n	8013eaa <TIM_OC2_SetConfig+0x96>
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	4a18      	ldr	r2, [pc, #96]	@ (8013f00 <TIM_OC2_SetConfig+0xec>)
 8013e9e:	4293      	cmp	r3, r2
 8013ea0:	d003      	beq.n	8013eaa <TIM_OC2_SetConfig+0x96>
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	4a17      	ldr	r2, [pc, #92]	@ (8013f04 <TIM_OC2_SetConfig+0xf0>)
 8013ea6:	4293      	cmp	r3, r2
 8013ea8:	d113      	bne.n	8013ed2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013eaa:	693b      	ldr	r3, [r7, #16]
 8013eac:	4a16      	ldr	r2, [pc, #88]	@ (8013f08 <TIM_OC2_SetConfig+0xf4>)
 8013eae:	4013      	ands	r3, r2
 8013eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013eb2:	693b      	ldr	r3, [r7, #16]
 8013eb4:	4a15      	ldr	r2, [pc, #84]	@ (8013f0c <TIM_OC2_SetConfig+0xf8>)
 8013eb6:	4013      	ands	r3, r2
 8013eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013eba:	683b      	ldr	r3, [r7, #0]
 8013ebc:	695b      	ldr	r3, [r3, #20]
 8013ebe:	009b      	lsls	r3, r3, #2
 8013ec0:	693a      	ldr	r2, [r7, #16]
 8013ec2:	4313      	orrs	r3, r2
 8013ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013ec6:	683b      	ldr	r3, [r7, #0]
 8013ec8:	699b      	ldr	r3, [r3, #24]
 8013eca:	009b      	lsls	r3, r3, #2
 8013ecc:	693a      	ldr	r2, [r7, #16]
 8013ece:	4313      	orrs	r3, r2
 8013ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	693a      	ldr	r2, [r7, #16]
 8013ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	68fa      	ldr	r2, [r7, #12]
 8013edc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013ede:	683b      	ldr	r3, [r7, #0]
 8013ee0:	685a      	ldr	r2, [r3, #4]
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	697a      	ldr	r2, [r7, #20]
 8013eea:	621a      	str	r2, [r3, #32]
}
 8013eec:	46c0      	nop			@ (mov r8, r8)
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	b006      	add	sp, #24
 8013ef2:	bd80      	pop	{r7, pc}
 8013ef4:	feff8fff 	.word	0xfeff8fff
 8013ef8:	fffffcff 	.word	0xfffffcff
 8013efc:	40012c00 	.word	0x40012c00
 8013f00:	40014000 	.word	0x40014000
 8013f04:	40014400 	.word	0x40014400
 8013f08:	fffffbff 	.word	0xfffffbff
 8013f0c:	fffff7ff 	.word	0xfffff7ff

08013f10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b086      	sub	sp, #24
 8013f14:	af00      	add	r7, sp, #0
 8013f16:	6078      	str	r0, [r7, #4]
 8013f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	6a1b      	ldr	r3, [r3, #32]
 8013f1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	6a1b      	ldr	r3, [r3, #32]
 8013f24:	4a31      	ldr	r2, [pc, #196]	@ (8013fec <TIM_OC3_SetConfig+0xdc>)
 8013f26:	401a      	ands	r2, r3
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	685b      	ldr	r3, [r3, #4]
 8013f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	69db      	ldr	r3, [r3, #28]
 8013f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	4a2d      	ldr	r2, [pc, #180]	@ (8013ff0 <TIM_OC3_SetConfig+0xe0>)
 8013f3c:	4013      	ands	r3, r2
 8013f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	2203      	movs	r2, #3
 8013f44:	4393      	bics	r3, r2
 8013f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013f48:	683b      	ldr	r3, [r7, #0]
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	68fa      	ldr	r2, [r7, #12]
 8013f4e:	4313      	orrs	r3, r2
 8013f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013f52:	697b      	ldr	r3, [r7, #20]
 8013f54:	4a27      	ldr	r2, [pc, #156]	@ (8013ff4 <TIM_OC3_SetConfig+0xe4>)
 8013f56:	4013      	ands	r3, r2
 8013f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013f5a:	683b      	ldr	r3, [r7, #0]
 8013f5c:	689b      	ldr	r3, [r3, #8]
 8013f5e:	021b      	lsls	r3, r3, #8
 8013f60:	697a      	ldr	r2, [r7, #20]
 8013f62:	4313      	orrs	r3, r2
 8013f64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	4a23      	ldr	r2, [pc, #140]	@ (8013ff8 <TIM_OC3_SetConfig+0xe8>)
 8013f6a:	4293      	cmp	r3, r2
 8013f6c:	d10d      	bne.n	8013f8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	4a22      	ldr	r2, [pc, #136]	@ (8013ffc <TIM_OC3_SetConfig+0xec>)
 8013f72:	4013      	ands	r3, r2
 8013f74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013f76:	683b      	ldr	r3, [r7, #0]
 8013f78:	68db      	ldr	r3, [r3, #12]
 8013f7a:	021b      	lsls	r3, r3, #8
 8013f7c:	697a      	ldr	r2, [r7, #20]
 8013f7e:	4313      	orrs	r3, r2
 8013f80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013f82:	697b      	ldr	r3, [r7, #20]
 8013f84:	4a1e      	ldr	r2, [pc, #120]	@ (8014000 <TIM_OC3_SetConfig+0xf0>)
 8013f86:	4013      	ands	r3, r2
 8013f88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8013ff8 <TIM_OC3_SetConfig+0xe8>)
 8013f8e:	4293      	cmp	r3, r2
 8013f90:	d007      	beq.n	8013fa2 <TIM_OC3_SetConfig+0x92>
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	4a1b      	ldr	r2, [pc, #108]	@ (8014004 <TIM_OC3_SetConfig+0xf4>)
 8013f96:	4293      	cmp	r3, r2
 8013f98:	d003      	beq.n	8013fa2 <TIM_OC3_SetConfig+0x92>
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8014008 <TIM_OC3_SetConfig+0xf8>)
 8013f9e:	4293      	cmp	r3, r2
 8013fa0:	d113      	bne.n	8013fca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013fa2:	693b      	ldr	r3, [r7, #16]
 8013fa4:	4a19      	ldr	r2, [pc, #100]	@ (801400c <TIM_OC3_SetConfig+0xfc>)
 8013fa6:	4013      	ands	r3, r2
 8013fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013faa:	693b      	ldr	r3, [r7, #16]
 8013fac:	4a18      	ldr	r2, [pc, #96]	@ (8014010 <TIM_OC3_SetConfig+0x100>)
 8013fae:	4013      	ands	r3, r2
 8013fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013fb2:	683b      	ldr	r3, [r7, #0]
 8013fb4:	695b      	ldr	r3, [r3, #20]
 8013fb6:	011b      	lsls	r3, r3, #4
 8013fb8:	693a      	ldr	r2, [r7, #16]
 8013fba:	4313      	orrs	r3, r2
 8013fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013fbe:	683b      	ldr	r3, [r7, #0]
 8013fc0:	699b      	ldr	r3, [r3, #24]
 8013fc2:	011b      	lsls	r3, r3, #4
 8013fc4:	693a      	ldr	r2, [r7, #16]
 8013fc6:	4313      	orrs	r3, r2
 8013fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	693a      	ldr	r2, [r7, #16]
 8013fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	68fa      	ldr	r2, [r7, #12]
 8013fd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013fd6:	683b      	ldr	r3, [r7, #0]
 8013fd8:	685a      	ldr	r2, [r3, #4]
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	697a      	ldr	r2, [r7, #20]
 8013fe2:	621a      	str	r2, [r3, #32]
}
 8013fe4:	46c0      	nop			@ (mov r8, r8)
 8013fe6:	46bd      	mov	sp, r7
 8013fe8:	b006      	add	sp, #24
 8013fea:	bd80      	pop	{r7, pc}
 8013fec:	fffffeff 	.word	0xfffffeff
 8013ff0:	fffeff8f 	.word	0xfffeff8f
 8013ff4:	fffffdff 	.word	0xfffffdff
 8013ff8:	40012c00 	.word	0x40012c00
 8013ffc:	fffff7ff 	.word	0xfffff7ff
 8014000:	fffffbff 	.word	0xfffffbff
 8014004:	40014000 	.word	0x40014000
 8014008:	40014400 	.word	0x40014400
 801400c:	ffffefff 	.word	0xffffefff
 8014010:	ffffdfff 	.word	0xffffdfff

08014014 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014014:	b580      	push	{r7, lr}
 8014016:	b086      	sub	sp, #24
 8014018:	af00      	add	r7, sp, #0
 801401a:	6078      	str	r0, [r7, #4]
 801401c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	6a1b      	ldr	r3, [r3, #32]
 8014022:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	6a1b      	ldr	r3, [r3, #32]
 8014028:	4a24      	ldr	r2, [pc, #144]	@ (80140bc <TIM_OC4_SetConfig+0xa8>)
 801402a:	401a      	ands	r2, r3
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	685b      	ldr	r3, [r3, #4]
 8014034:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	69db      	ldr	r3, [r3, #28]
 801403a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	4a20      	ldr	r2, [pc, #128]	@ (80140c0 <TIM_OC4_SetConfig+0xac>)
 8014040:	4013      	ands	r3, r2
 8014042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	4a1f      	ldr	r2, [pc, #124]	@ (80140c4 <TIM_OC4_SetConfig+0xb0>)
 8014048:	4013      	ands	r3, r2
 801404a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801404c:	683b      	ldr	r3, [r7, #0]
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	021b      	lsls	r3, r3, #8
 8014052:	68fa      	ldr	r2, [r7, #12]
 8014054:	4313      	orrs	r3, r2
 8014056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8014058:	693b      	ldr	r3, [r7, #16]
 801405a:	4a1b      	ldr	r2, [pc, #108]	@ (80140c8 <TIM_OC4_SetConfig+0xb4>)
 801405c:	4013      	ands	r3, r2
 801405e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8014060:	683b      	ldr	r3, [r7, #0]
 8014062:	689b      	ldr	r3, [r3, #8]
 8014064:	031b      	lsls	r3, r3, #12
 8014066:	693a      	ldr	r2, [r7, #16]
 8014068:	4313      	orrs	r3, r2
 801406a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	4a17      	ldr	r2, [pc, #92]	@ (80140cc <TIM_OC4_SetConfig+0xb8>)
 8014070:	4293      	cmp	r3, r2
 8014072:	d007      	beq.n	8014084 <TIM_OC4_SetConfig+0x70>
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	4a16      	ldr	r2, [pc, #88]	@ (80140d0 <TIM_OC4_SetConfig+0xbc>)
 8014078:	4293      	cmp	r3, r2
 801407a:	d003      	beq.n	8014084 <TIM_OC4_SetConfig+0x70>
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	4a15      	ldr	r2, [pc, #84]	@ (80140d4 <TIM_OC4_SetConfig+0xc0>)
 8014080:	4293      	cmp	r3, r2
 8014082:	d109      	bne.n	8014098 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	4a14      	ldr	r2, [pc, #80]	@ (80140d8 <TIM_OC4_SetConfig+0xc4>)
 8014088:	4013      	ands	r3, r2
 801408a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801408c:	683b      	ldr	r3, [r7, #0]
 801408e:	695b      	ldr	r3, [r3, #20]
 8014090:	019b      	lsls	r3, r3, #6
 8014092:	697a      	ldr	r2, [r7, #20]
 8014094:	4313      	orrs	r3, r2
 8014096:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	697a      	ldr	r2, [r7, #20]
 801409c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	68fa      	ldr	r2, [r7, #12]
 80140a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	685a      	ldr	r2, [r3, #4]
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	693a      	ldr	r2, [r7, #16]
 80140b0:	621a      	str	r2, [r3, #32]
}
 80140b2:	46c0      	nop			@ (mov r8, r8)
 80140b4:	46bd      	mov	sp, r7
 80140b6:	b006      	add	sp, #24
 80140b8:	bd80      	pop	{r7, pc}
 80140ba:	46c0      	nop			@ (mov r8, r8)
 80140bc:	ffffefff 	.word	0xffffefff
 80140c0:	feff8fff 	.word	0xfeff8fff
 80140c4:	fffffcff 	.word	0xfffffcff
 80140c8:	ffffdfff 	.word	0xffffdfff
 80140cc:	40012c00 	.word	0x40012c00
 80140d0:	40014000 	.word	0x40014000
 80140d4:	40014400 	.word	0x40014400
 80140d8:	ffffbfff 	.word	0xffffbfff

080140dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80140dc:	b580      	push	{r7, lr}
 80140de:	b086      	sub	sp, #24
 80140e0:	af00      	add	r7, sp, #0
 80140e2:	6078      	str	r0, [r7, #4]
 80140e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	6a1b      	ldr	r3, [r3, #32]
 80140ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	6a1b      	ldr	r3, [r3, #32]
 80140f0:	4a21      	ldr	r2, [pc, #132]	@ (8014178 <TIM_OC5_SetConfig+0x9c>)
 80140f2:	401a      	ands	r2, r3
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	685b      	ldr	r3, [r3, #4]
 80140fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8014104:	68fb      	ldr	r3, [r7, #12]
 8014106:	4a1d      	ldr	r2, [pc, #116]	@ (801417c <TIM_OC5_SetConfig+0xa0>)
 8014108:	4013      	ands	r3, r2
 801410a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801410c:	683b      	ldr	r3, [r7, #0]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	68fa      	ldr	r2, [r7, #12]
 8014112:	4313      	orrs	r3, r2
 8014114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8014116:	693b      	ldr	r3, [r7, #16]
 8014118:	4a19      	ldr	r2, [pc, #100]	@ (8014180 <TIM_OC5_SetConfig+0xa4>)
 801411a:	4013      	ands	r3, r2
 801411c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801411e:	683b      	ldr	r3, [r7, #0]
 8014120:	689b      	ldr	r3, [r3, #8]
 8014122:	041b      	lsls	r3, r3, #16
 8014124:	693a      	ldr	r2, [r7, #16]
 8014126:	4313      	orrs	r3, r2
 8014128:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	4a15      	ldr	r2, [pc, #84]	@ (8014184 <TIM_OC5_SetConfig+0xa8>)
 801412e:	4293      	cmp	r3, r2
 8014130:	d007      	beq.n	8014142 <TIM_OC5_SetConfig+0x66>
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	4a14      	ldr	r2, [pc, #80]	@ (8014188 <TIM_OC5_SetConfig+0xac>)
 8014136:	4293      	cmp	r3, r2
 8014138:	d003      	beq.n	8014142 <TIM_OC5_SetConfig+0x66>
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	4a13      	ldr	r2, [pc, #76]	@ (801418c <TIM_OC5_SetConfig+0xb0>)
 801413e:	4293      	cmp	r3, r2
 8014140:	d109      	bne.n	8014156 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8014142:	697b      	ldr	r3, [r7, #20]
 8014144:	4a0c      	ldr	r2, [pc, #48]	@ (8014178 <TIM_OC5_SetConfig+0x9c>)
 8014146:	4013      	ands	r3, r2
 8014148:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801414a:	683b      	ldr	r3, [r7, #0]
 801414c:	695b      	ldr	r3, [r3, #20]
 801414e:	021b      	lsls	r3, r3, #8
 8014150:	697a      	ldr	r2, [r7, #20]
 8014152:	4313      	orrs	r3, r2
 8014154:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	697a      	ldr	r2, [r7, #20]
 801415a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	68fa      	ldr	r2, [r7, #12]
 8014160:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8014162:	683b      	ldr	r3, [r7, #0]
 8014164:	685a      	ldr	r2, [r3, #4]
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	693a      	ldr	r2, [r7, #16]
 801416e:	621a      	str	r2, [r3, #32]
}
 8014170:	46c0      	nop			@ (mov r8, r8)
 8014172:	46bd      	mov	sp, r7
 8014174:	b006      	add	sp, #24
 8014176:	bd80      	pop	{r7, pc}
 8014178:	fffeffff 	.word	0xfffeffff
 801417c:	fffeff8f 	.word	0xfffeff8f
 8014180:	fffdffff 	.word	0xfffdffff
 8014184:	40012c00 	.word	0x40012c00
 8014188:	40014000 	.word	0x40014000
 801418c:	40014400 	.word	0x40014400

08014190 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8014190:	b580      	push	{r7, lr}
 8014192:	b086      	sub	sp, #24
 8014194:	af00      	add	r7, sp, #0
 8014196:	6078      	str	r0, [r7, #4]
 8014198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	6a1b      	ldr	r3, [r3, #32]
 801419e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	6a1b      	ldr	r3, [r3, #32]
 80141a4:	4a22      	ldr	r2, [pc, #136]	@ (8014230 <TIM_OC6_SetConfig+0xa0>)
 80141a6:	401a      	ands	r2, r3
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	685b      	ldr	r3, [r3, #4]
 80141b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80141b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	4a1e      	ldr	r2, [pc, #120]	@ (8014234 <TIM_OC6_SetConfig+0xa4>)
 80141bc:	4013      	ands	r3, r2
 80141be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80141c0:	683b      	ldr	r3, [r7, #0]
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	021b      	lsls	r3, r3, #8
 80141c6:	68fa      	ldr	r2, [r7, #12]
 80141c8:	4313      	orrs	r3, r2
 80141ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80141cc:	693b      	ldr	r3, [r7, #16]
 80141ce:	4a1a      	ldr	r2, [pc, #104]	@ (8014238 <TIM_OC6_SetConfig+0xa8>)
 80141d0:	4013      	ands	r3, r2
 80141d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80141d4:	683b      	ldr	r3, [r7, #0]
 80141d6:	689b      	ldr	r3, [r3, #8]
 80141d8:	051b      	lsls	r3, r3, #20
 80141da:	693a      	ldr	r2, [r7, #16]
 80141dc:	4313      	orrs	r3, r2
 80141de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	4a16      	ldr	r2, [pc, #88]	@ (801423c <TIM_OC6_SetConfig+0xac>)
 80141e4:	4293      	cmp	r3, r2
 80141e6:	d007      	beq.n	80141f8 <TIM_OC6_SetConfig+0x68>
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	4a15      	ldr	r2, [pc, #84]	@ (8014240 <TIM_OC6_SetConfig+0xb0>)
 80141ec:	4293      	cmp	r3, r2
 80141ee:	d003      	beq.n	80141f8 <TIM_OC6_SetConfig+0x68>
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	4a14      	ldr	r2, [pc, #80]	@ (8014244 <TIM_OC6_SetConfig+0xb4>)
 80141f4:	4293      	cmp	r3, r2
 80141f6:	d109      	bne.n	801420c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80141f8:	697b      	ldr	r3, [r7, #20]
 80141fa:	4a13      	ldr	r2, [pc, #76]	@ (8014248 <TIM_OC6_SetConfig+0xb8>)
 80141fc:	4013      	ands	r3, r2
 80141fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8014200:	683b      	ldr	r3, [r7, #0]
 8014202:	695b      	ldr	r3, [r3, #20]
 8014204:	029b      	lsls	r3, r3, #10
 8014206:	697a      	ldr	r2, [r7, #20]
 8014208:	4313      	orrs	r3, r2
 801420a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	697a      	ldr	r2, [r7, #20]
 8014210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	68fa      	ldr	r2, [r7, #12]
 8014216:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8014218:	683b      	ldr	r3, [r7, #0]
 801421a:	685a      	ldr	r2, [r3, #4]
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	693a      	ldr	r2, [r7, #16]
 8014224:	621a      	str	r2, [r3, #32]
}
 8014226:	46c0      	nop			@ (mov r8, r8)
 8014228:	46bd      	mov	sp, r7
 801422a:	b006      	add	sp, #24
 801422c:	bd80      	pop	{r7, pc}
 801422e:	46c0      	nop			@ (mov r8, r8)
 8014230:	ffefffff 	.word	0xffefffff
 8014234:	feff8fff 	.word	0xfeff8fff
 8014238:	ffdfffff 	.word	0xffdfffff
 801423c:	40012c00 	.word	0x40012c00
 8014240:	40014000 	.word	0x40014000
 8014244:	40014400 	.word	0x40014400
 8014248:	fffbffff 	.word	0xfffbffff

0801424c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801424c:	b580      	push	{r7, lr}
 801424e:	b086      	sub	sp, #24
 8014250:	af00      	add	r7, sp, #0
 8014252:	60f8      	str	r0, [r7, #12]
 8014254:	60b9      	str	r1, [r7, #8]
 8014256:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	6a1b      	ldr	r3, [r3, #32]
 801425c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	6a1b      	ldr	r3, [r3, #32]
 8014262:	2201      	movs	r2, #1
 8014264:	4393      	bics	r3, r2
 8014266:	001a      	movs	r2, r3
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	699b      	ldr	r3, [r3, #24]
 8014270:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014272:	693b      	ldr	r3, [r7, #16]
 8014274:	22f0      	movs	r2, #240	@ 0xf0
 8014276:	4393      	bics	r3, r2
 8014278:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	011b      	lsls	r3, r3, #4
 801427e:	693a      	ldr	r2, [r7, #16]
 8014280:	4313      	orrs	r3, r2
 8014282:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8014284:	697b      	ldr	r3, [r7, #20]
 8014286:	220a      	movs	r2, #10
 8014288:	4393      	bics	r3, r2
 801428a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801428c:	697a      	ldr	r2, [r7, #20]
 801428e:	68bb      	ldr	r3, [r7, #8]
 8014290:	4313      	orrs	r3, r2
 8014292:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8014294:	68fb      	ldr	r3, [r7, #12]
 8014296:	693a      	ldr	r2, [r7, #16]
 8014298:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801429a:	68fb      	ldr	r3, [r7, #12]
 801429c:	697a      	ldr	r2, [r7, #20]
 801429e:	621a      	str	r2, [r3, #32]
}
 80142a0:	46c0      	nop			@ (mov r8, r8)
 80142a2:	46bd      	mov	sp, r7
 80142a4:	b006      	add	sp, #24
 80142a6:	bd80      	pop	{r7, pc}

080142a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b086      	sub	sp, #24
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	60f8      	str	r0, [r7, #12]
 80142b0:	60b9      	str	r1, [r7, #8]
 80142b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	6a1b      	ldr	r3, [r3, #32]
 80142b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	6a1b      	ldr	r3, [r3, #32]
 80142be:	2210      	movs	r2, #16
 80142c0:	4393      	bics	r3, r2
 80142c2:	001a      	movs	r2, r3
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	699b      	ldr	r3, [r3, #24]
 80142cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80142ce:	693b      	ldr	r3, [r7, #16]
 80142d0:	4a0d      	ldr	r2, [pc, #52]	@ (8014308 <TIM_TI2_ConfigInputStage+0x60>)
 80142d2:	4013      	ands	r3, r2
 80142d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	031b      	lsls	r3, r3, #12
 80142da:	693a      	ldr	r2, [r7, #16]
 80142dc:	4313      	orrs	r3, r2
 80142de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80142e0:	697b      	ldr	r3, [r7, #20]
 80142e2:	22a0      	movs	r2, #160	@ 0xa0
 80142e4:	4393      	bics	r3, r2
 80142e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80142e8:	68bb      	ldr	r3, [r7, #8]
 80142ea:	011b      	lsls	r3, r3, #4
 80142ec:	697a      	ldr	r2, [r7, #20]
 80142ee:	4313      	orrs	r3, r2
 80142f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	693a      	ldr	r2, [r7, #16]
 80142f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80142f8:	68fb      	ldr	r3, [r7, #12]
 80142fa:	697a      	ldr	r2, [r7, #20]
 80142fc:	621a      	str	r2, [r3, #32]
}
 80142fe:	46c0      	nop			@ (mov r8, r8)
 8014300:	46bd      	mov	sp, r7
 8014302:	b006      	add	sp, #24
 8014304:	bd80      	pop	{r7, pc}
 8014306:	46c0      	nop			@ (mov r8, r8)
 8014308:	ffff0fff 	.word	0xffff0fff

0801430c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801430c:	b580      	push	{r7, lr}
 801430e:	b084      	sub	sp, #16
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
 8014314:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	689b      	ldr	r3, [r3, #8]
 801431a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	4a08      	ldr	r2, [pc, #32]	@ (8014340 <TIM_ITRx_SetConfig+0x34>)
 8014320:	4013      	ands	r3, r2
 8014322:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8014324:	683a      	ldr	r2, [r7, #0]
 8014326:	68fb      	ldr	r3, [r7, #12]
 8014328:	4313      	orrs	r3, r2
 801432a:	2207      	movs	r2, #7
 801432c:	4313      	orrs	r3, r2
 801432e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	68fa      	ldr	r2, [r7, #12]
 8014334:	609a      	str	r2, [r3, #8]
}
 8014336:	46c0      	nop			@ (mov r8, r8)
 8014338:	46bd      	mov	sp, r7
 801433a:	b004      	add	sp, #16
 801433c:	bd80      	pop	{r7, pc}
 801433e:	46c0      	nop			@ (mov r8, r8)
 8014340:	ffcfff8f 	.word	0xffcfff8f

08014344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8014344:	b580      	push	{r7, lr}
 8014346:	b086      	sub	sp, #24
 8014348:	af00      	add	r7, sp, #0
 801434a:	60f8      	str	r0, [r7, #12]
 801434c:	60b9      	str	r1, [r7, #8]
 801434e:	607a      	str	r2, [r7, #4]
 8014350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	689b      	ldr	r3, [r3, #8]
 8014356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014358:	697b      	ldr	r3, [r7, #20]
 801435a:	4a09      	ldr	r2, [pc, #36]	@ (8014380 <TIM_ETR_SetConfig+0x3c>)
 801435c:	4013      	ands	r3, r2
 801435e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8014360:	683b      	ldr	r3, [r7, #0]
 8014362:	021a      	lsls	r2, r3, #8
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	431a      	orrs	r2, r3
 8014368:	68bb      	ldr	r3, [r7, #8]
 801436a:	4313      	orrs	r3, r2
 801436c:	697a      	ldr	r2, [r7, #20]
 801436e:	4313      	orrs	r3, r2
 8014370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	697a      	ldr	r2, [r7, #20]
 8014376:	609a      	str	r2, [r3, #8]
}
 8014378:	46c0      	nop			@ (mov r8, r8)
 801437a:	46bd      	mov	sp, r7
 801437c:	b006      	add	sp, #24
 801437e:	bd80      	pop	{r7, pc}
 8014380:	ffff00ff 	.word	0xffff00ff

08014384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b086      	sub	sp, #24
 8014388:	af00      	add	r7, sp, #0
 801438a:	60f8      	str	r0, [r7, #12]
 801438c:	60b9      	str	r1, [r7, #8]
 801438e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014390:	68bb      	ldr	r3, [r7, #8]
 8014392:	221f      	movs	r2, #31
 8014394:	4013      	ands	r3, r2
 8014396:	2201      	movs	r2, #1
 8014398:	409a      	lsls	r2, r3
 801439a:	0013      	movs	r3, r2
 801439c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	6a1b      	ldr	r3, [r3, #32]
 80143a2:	697a      	ldr	r2, [r7, #20]
 80143a4:	43d2      	mvns	r2, r2
 80143a6:	401a      	ands	r2, r3
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	6a1a      	ldr	r2, [r3, #32]
 80143b0:	68bb      	ldr	r3, [r7, #8]
 80143b2:	211f      	movs	r1, #31
 80143b4:	400b      	ands	r3, r1
 80143b6:	6879      	ldr	r1, [r7, #4]
 80143b8:	4099      	lsls	r1, r3
 80143ba:	000b      	movs	r3, r1
 80143bc:	431a      	orrs	r2, r3
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	621a      	str	r2, [r3, #32]
}
 80143c2:	46c0      	nop			@ (mov r8, r8)
 80143c4:	46bd      	mov	sp, r7
 80143c6:	b006      	add	sp, #24
 80143c8:	bd80      	pop	{r7, pc}
	...

080143cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b084      	sub	sp, #16
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
 80143d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	223c      	movs	r2, #60	@ 0x3c
 80143da:	5c9b      	ldrb	r3, [r3, r2]
 80143dc:	2b01      	cmp	r3, #1
 80143de:	d101      	bne.n	80143e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80143e0:	2302      	movs	r3, #2
 80143e2:	e055      	b.n	8014490 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	223c      	movs	r2, #60	@ 0x3c
 80143e8:	2101      	movs	r1, #1
 80143ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	223d      	movs	r2, #61	@ 0x3d
 80143f0:	2102      	movs	r1, #2
 80143f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	685b      	ldr	r3, [r3, #4]
 80143fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	681b      	ldr	r3, [r3, #0]
 8014400:	689b      	ldr	r3, [r3, #8]
 8014402:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	4a23      	ldr	r2, [pc, #140]	@ (8014498 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801440a:	4293      	cmp	r3, r2
 801440c:	d108      	bne.n	8014420 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	4a22      	ldr	r2, [pc, #136]	@ (801449c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8014412:	4013      	ands	r3, r2
 8014414:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	685b      	ldr	r3, [r3, #4]
 801441a:	68fa      	ldr	r2, [r7, #12]
 801441c:	4313      	orrs	r3, r2
 801441e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	2270      	movs	r2, #112	@ 0x70
 8014424:	4393      	bics	r3, r2
 8014426:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014428:	683b      	ldr	r3, [r7, #0]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	68fa      	ldr	r2, [r7, #12]
 801442e:	4313      	orrs	r3, r2
 8014430:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	68fa      	ldr	r2, [r7, #12]
 8014438:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	4a16      	ldr	r2, [pc, #88]	@ (8014498 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8014440:	4293      	cmp	r3, r2
 8014442:	d00f      	beq.n	8014464 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	681a      	ldr	r2, [r3, #0]
 8014448:	2380      	movs	r3, #128	@ 0x80
 801444a:	05db      	lsls	r3, r3, #23
 801444c:	429a      	cmp	r2, r3
 801444e:	d009      	beq.n	8014464 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	681b      	ldr	r3, [r3, #0]
 8014454:	4a12      	ldr	r2, [pc, #72]	@ (80144a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8014456:	4293      	cmp	r3, r2
 8014458:	d004      	beq.n	8014464 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	4a11      	ldr	r2, [pc, #68]	@ (80144a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8014460:	4293      	cmp	r3, r2
 8014462:	d10c      	bne.n	801447e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014464:	68bb      	ldr	r3, [r7, #8]
 8014466:	2280      	movs	r2, #128	@ 0x80
 8014468:	4393      	bics	r3, r2
 801446a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801446c:	683b      	ldr	r3, [r7, #0]
 801446e:	689b      	ldr	r3, [r3, #8]
 8014470:	68ba      	ldr	r2, [r7, #8]
 8014472:	4313      	orrs	r3, r2
 8014474:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	68ba      	ldr	r2, [r7, #8]
 801447c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	223d      	movs	r2, #61	@ 0x3d
 8014482:	2101      	movs	r1, #1
 8014484:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	223c      	movs	r2, #60	@ 0x3c
 801448a:	2100      	movs	r1, #0
 801448c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801448e:	2300      	movs	r3, #0
}
 8014490:	0018      	movs	r0, r3
 8014492:	46bd      	mov	sp, r7
 8014494:	b004      	add	sp, #16
 8014496:	bd80      	pop	{r7, pc}
 8014498:	40012c00 	.word	0x40012c00
 801449c:	ff0fffff 	.word	0xff0fffff
 80144a0:	40000400 	.word	0x40000400
 80144a4:	40014000 	.word	0x40014000

080144a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80144b0:	46c0      	nop			@ (mov r8, r8)
 80144b2:	46bd      	mov	sp, r7
 80144b4:	b002      	add	sp, #8
 80144b6:	bd80      	pop	{r7, pc}

080144b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80144b8:	b580      	push	{r7, lr}
 80144ba:	b082      	sub	sp, #8
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80144c0:	46c0      	nop			@ (mov r8, r8)
 80144c2:	46bd      	mov	sp, r7
 80144c4:	b002      	add	sp, #8
 80144c6:	bd80      	pop	{r7, pc}

080144c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80144c8:	b580      	push	{r7, lr}
 80144ca:	b082      	sub	sp, #8
 80144cc:	af00      	add	r7, sp, #0
 80144ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80144d0:	46c0      	nop			@ (mov r8, r8)
 80144d2:	46bd      	mov	sp, r7
 80144d4:	b002      	add	sp, #8
 80144d6:	bd80      	pop	{r7, pc}

080144d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 80144d8:	b580      	push	{r7, lr}
 80144da:	b084      	sub	sp, #16
 80144dc:	af00      	add	r7, sp, #0
 80144de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	2200      	movs	r2, #0
 80144e4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80144e6:	4b05      	ldr	r3, [pc, #20]	@ (80144fc <USB_EnableGlobalInt+0x24>)
 80144e8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	68fa      	ldr	r2, [r7, #12]
 80144ee:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80144f0:	2300      	movs	r3, #0
}
 80144f2:	0018      	movs	r0, r3
 80144f4:	46bd      	mov	sp, r7
 80144f6:	b004      	add	sp, #16
 80144f8:	bd80      	pop	{r7, pc}
 80144fa:	46c0      	nop			@ (mov r8, r8)
 80144fc:	0000bf80 	.word	0x0000bf80

08014500 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b084      	sub	sp, #16
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8014508:	4b06      	ldr	r3, [pc, #24]	@ (8014524 <USB_DisableGlobalInt+0x24>)
 801450a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014510:	68fa      	ldr	r2, [r7, #12]
 8014512:	43d2      	mvns	r2, r2
 8014514:	401a      	ands	r2, r3
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801451a:	2300      	movs	r3, #0
}
 801451c:	0018      	movs	r0, r3
 801451e:	46bd      	mov	sp, r7
 8014520:	b004      	add	sp, #16
 8014522:	bd80      	pop	{r7, pc}
 8014524:	0000bf80 	.word	0x0000bf80

08014528 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b082      	sub	sp, #8
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
 8014530:	000a      	movs	r2, r1
 8014532:	1cfb      	adds	r3, r7, #3
 8014534:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8014536:	1cfb      	adds	r3, r7, #3
 8014538:	781b      	ldrb	r3, [r3, #0]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d107      	bne.n	801454e <USB_SetCurrentMode+0x26>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014542:	005b      	lsls	r3, r3, #1
 8014544:	085a      	lsrs	r2, r3, #1
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 801454a:	2300      	movs	r3, #0
 801454c:	e000      	b.n	8014550 <USB_SetCurrentMode+0x28>
    return HAL_ERROR;
 801454e:	2301      	movs	r3, #1
}
 8014550:	0018      	movs	r0, r3
 8014552:	46bd      	mov	sp, r7
 8014554:	b002      	add	sp, #8
 8014556:	bd80      	pop	{r7, pc}

08014558 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8014558:	b5b0      	push	{r4, r5, r7, lr}
 801455a:	b086      	sub	sp, #24
 801455c:	af00      	add	r7, sp, #0
 801455e:	60f8      	str	r0, [r7, #12]
 8014560:	1d3b      	adds	r3, r7, #4
 8014562:	6019      	str	r1, [r3, #0]
 8014564:	605a      	str	r2, [r3, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	2201      	movs	r2, #1
 801456a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014570:	2201      	movs	r2, #1
 8014572:	4393      	bics	r3, r2
 8014574:	001a      	movs	r2, r3
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 801457a:	2517      	movs	r5, #23
 801457c:	197c      	adds	r4, r7, r5
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	2100      	movs	r1, #0
 8014582:	0018      	movs	r0, r3
 8014584:	f7ff ffd0 	bl	8014528 <USB_SetCurrentMode>
 8014588:	0003      	movs	r3, r0
 801458a:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	2200      	movs	r2, #0
 8014590:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8014592:	197b      	adds	r3, r7, r5
 8014594:	781b      	ldrb	r3, [r3, #0]
}
 8014596:	0018      	movs	r0, r3
 8014598:	46bd      	mov	sp, r7
 801459a:	b006      	add	sp, #24
 801459c:	bdb0      	pop	{r4, r5, r7, pc}

0801459e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 801459e:	b580      	push	{r7, lr}
 80145a0:	b082      	sub	sp, #8
 80145a2:	af00      	add	r7, sp, #0
 80145a4:	6078      	str	r0, [r7, #4]
 80145a6:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80145a8:	2300      	movs	r3, #0
}
 80145aa:	0018      	movs	r0, r3
 80145ac:	46bd      	mov	sp, r7
 80145ae:	b002      	add	sp, #8
 80145b0:	bd80      	pop	{r7, pc}

080145b2 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 80145b2:	b580      	push	{r7, lr}
 80145b4:	b082      	sub	sp, #8
 80145b6:	af00      	add	r7, sp, #0
 80145b8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80145ba:	2300      	movs	r3, #0
}
 80145bc:	0018      	movs	r0, r3
 80145be:	46bd      	mov	sp, r7
 80145c0:	b002      	add	sp, #8
 80145c2:	bd80      	pop	{r7, pc}

080145c4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80145c4:	b580      	push	{r7, lr}
 80145c6:	b0a0      	sub	sp, #128	@ 0x80
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
 80145cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80145ce:	237f      	movs	r3, #127	@ 0x7f
 80145d0:	18fb      	adds	r3, r7, r3
 80145d2:	2200      	movs	r2, #0
 80145d4:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80145d6:	687a      	ldr	r2, [r7, #4]
 80145d8:	683b      	ldr	r3, [r7, #0]
 80145da:	781b      	ldrb	r3, [r3, #0]
 80145dc:	009b      	lsls	r3, r3, #2
 80145de:	18d3      	adds	r3, r2, r3
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	4adc      	ldr	r2, [pc, #880]	@ (8014954 <USB_ActivateEndpoint+0x390>)
 80145e4:	4013      	ands	r3, r2
 80145e6:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 80145e8:	683b      	ldr	r3, [r7, #0]
 80145ea:	78db      	ldrb	r3, [r3, #3]
 80145ec:	2b03      	cmp	r3, #3
 80145ee:	d00e      	beq.n	801460e <USB_ActivateEndpoint+0x4a>
 80145f0:	dc19      	bgt.n	8014626 <USB_ActivateEndpoint+0x62>
 80145f2:	2b02      	cmp	r3, #2
 80145f4:	d01c      	beq.n	8014630 <USB_ActivateEndpoint+0x6c>
 80145f6:	dc16      	bgt.n	8014626 <USB_ActivateEndpoint+0x62>
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d002      	beq.n	8014602 <USB_ActivateEndpoint+0x3e>
 80145fc:	2b01      	cmp	r3, #1
 80145fe:	d00c      	beq.n	801461a <USB_ActivateEndpoint+0x56>
 8014600:	e011      	b.n	8014626 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8014602:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014604:	2280      	movs	r2, #128	@ 0x80
 8014606:	0092      	lsls	r2, r2, #2
 8014608:	4313      	orrs	r3, r2
 801460a:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 801460c:	e011      	b.n	8014632 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801460e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014610:	22c0      	movs	r2, #192	@ 0xc0
 8014612:	00d2      	lsls	r2, r2, #3
 8014614:	4313      	orrs	r3, r2
 8014616:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8014618:	e00b      	b.n	8014632 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 801461a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801461c:	2280      	movs	r2, #128	@ 0x80
 801461e:	00d2      	lsls	r2, r2, #3
 8014620:	4313      	orrs	r3, r2
 8014622:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8014624:	e005      	b.n	8014632 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8014626:	237f      	movs	r3, #127	@ 0x7f
 8014628:	18fb      	adds	r3, r7, r3
 801462a:	2201      	movs	r2, #1
 801462c:	701a      	strb	r2, [r3, #0]
      break;
 801462e:	e000      	b.n	8014632 <USB_ActivateEndpoint+0x6e>
      break;
 8014630:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8014632:	687a      	ldr	r2, [r7, #4]
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	781b      	ldrb	r3, [r3, #0]
 8014638:	009b      	lsls	r3, r3, #2
 801463a:	18d3      	adds	r3, r2, r3
 801463c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801463e:	49c6      	ldr	r1, [pc, #792]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 8014640:	430a      	orrs	r2, r1
 8014642:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8014644:	687a      	ldr	r2, [r7, #4]
 8014646:	683b      	ldr	r3, [r7, #0]
 8014648:	781b      	ldrb	r3, [r3, #0]
 801464a:	009b      	lsls	r3, r3, #2
 801464c:	18d3      	adds	r3, r2, r3
 801464e:	681b      	ldr	r3, [r3, #0]
 8014650:	4ac2      	ldr	r2, [pc, #776]	@ (801495c <USB_ActivateEndpoint+0x398>)
 8014652:	4013      	ands	r3, r2
 8014654:	683a      	ldr	r2, [r7, #0]
 8014656:	7812      	ldrb	r2, [r2, #0]
 8014658:	4313      	orrs	r3, r2
 801465a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801465c:	687a      	ldr	r2, [r7, #4]
 801465e:	683b      	ldr	r3, [r7, #0]
 8014660:	781b      	ldrb	r3, [r3, #0]
 8014662:	009b      	lsls	r3, r3, #2
 8014664:	18d3      	adds	r3, r2, r3
 8014666:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8014668:	49bb      	ldr	r1, [pc, #748]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 801466a:	430a      	orrs	r2, r1
 801466c:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 801466e:	683b      	ldr	r3, [r7, #0]
 8014670:	7b1b      	ldrb	r3, [r3, #12]
 8014672:	2b00      	cmp	r3, #0
 8014674:	d000      	beq.n	8014678 <USB_ActivateEndpoint+0xb4>
 8014676:	e155      	b.n	8014924 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8014678:	683b      	ldr	r3, [r7, #0]
 801467a:	785b      	ldrb	r3, [r3, #1]
 801467c:	2b00      	cmp	r3, #0
 801467e:	d06e      	beq.n	801475e <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8014680:	683b      	ldr	r3, [r7, #0]
 8014682:	781b      	ldrb	r3, [r3, #0]
 8014684:	00db      	lsls	r3, r3, #3
 8014686:	4ab6      	ldr	r2, [pc, #728]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014688:	4694      	mov	ip, r2
 801468a:	4463      	add	r3, ip
 801468c:	681a      	ldr	r2, [r3, #0]
 801468e:	683b      	ldr	r3, [r7, #0]
 8014690:	781b      	ldrb	r3, [r3, #0]
 8014692:	00db      	lsls	r3, r3, #3
 8014694:	49b2      	ldr	r1, [pc, #712]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014696:	468c      	mov	ip, r1
 8014698:	4463      	add	r3, ip
 801469a:	0c12      	lsrs	r2, r2, #16
 801469c:	0412      	lsls	r2, r2, #16
 801469e:	601a      	str	r2, [r3, #0]
 80146a0:	683b      	ldr	r3, [r7, #0]
 80146a2:	781b      	ldrb	r3, [r3, #0]
 80146a4:	00db      	lsls	r3, r3, #3
 80146a6:	4aae      	ldr	r2, [pc, #696]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80146a8:	4694      	mov	ip, r2
 80146aa:	4463      	add	r3, ip
 80146ac:	6819      	ldr	r1, [r3, #0]
 80146ae:	683b      	ldr	r3, [r7, #0]
 80146b0:	88db      	ldrh	r3, [r3, #6]
 80146b2:	089b      	lsrs	r3, r3, #2
 80146b4:	b29b      	uxth	r3, r3
 80146b6:	009a      	lsls	r2, r3, #2
 80146b8:	683b      	ldr	r3, [r7, #0]
 80146ba:	781b      	ldrb	r3, [r3, #0]
 80146bc:	00db      	lsls	r3, r3, #3
 80146be:	48a8      	ldr	r0, [pc, #672]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80146c0:	4684      	mov	ip, r0
 80146c2:	4463      	add	r3, ip
 80146c4:	430a      	orrs	r2, r1
 80146c6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80146c8:	687a      	ldr	r2, [r7, #4]
 80146ca:	683b      	ldr	r3, [r7, #0]
 80146cc:	781b      	ldrb	r3, [r3, #0]
 80146ce:	009b      	lsls	r3, r3, #2
 80146d0:	18d3      	adds	r3, r2, r3
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	61bb      	str	r3, [r7, #24]
 80146d6:	69bb      	ldr	r3, [r7, #24]
 80146d8:	2240      	movs	r2, #64	@ 0x40
 80146da:	4013      	ands	r3, r2
 80146dc:	d011      	beq.n	8014702 <USB_ActivateEndpoint+0x13e>
 80146de:	687a      	ldr	r2, [r7, #4]
 80146e0:	683b      	ldr	r3, [r7, #0]
 80146e2:	781b      	ldrb	r3, [r3, #0]
 80146e4:	009b      	lsls	r3, r3, #2
 80146e6:	18d3      	adds	r3, r2, r3
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	4a9c      	ldr	r2, [pc, #624]	@ (801495c <USB_ActivateEndpoint+0x398>)
 80146ec:	4013      	ands	r3, r2
 80146ee:	617b      	str	r3, [r7, #20]
 80146f0:	687a      	ldr	r2, [r7, #4]
 80146f2:	683b      	ldr	r3, [r7, #0]
 80146f4:	781b      	ldrb	r3, [r3, #0]
 80146f6:	009b      	lsls	r3, r3, #2
 80146f8:	18d3      	adds	r3, r2, r3
 80146fa:	697a      	ldr	r2, [r7, #20]
 80146fc:	4999      	ldr	r1, [pc, #612]	@ (8014964 <USB_ActivateEndpoint+0x3a0>)
 80146fe:	430a      	orrs	r2, r1
 8014700:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014702:	683b      	ldr	r3, [r7, #0]
 8014704:	78db      	ldrb	r3, [r3, #3]
 8014706:	2b01      	cmp	r3, #1
 8014708:	d016      	beq.n	8014738 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801470a:	687a      	ldr	r2, [r7, #4]
 801470c:	683b      	ldr	r3, [r7, #0]
 801470e:	781b      	ldrb	r3, [r3, #0]
 8014710:	009b      	lsls	r3, r3, #2
 8014712:	18d3      	adds	r3, r2, r3
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	4a94      	ldr	r2, [pc, #592]	@ (8014968 <USB_ActivateEndpoint+0x3a4>)
 8014718:	4013      	ands	r3, r2
 801471a:	60fb      	str	r3, [r7, #12]
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	2220      	movs	r2, #32
 8014720:	4053      	eors	r3, r2
 8014722:	60fb      	str	r3, [r7, #12]
 8014724:	687a      	ldr	r2, [r7, #4]
 8014726:	683b      	ldr	r3, [r7, #0]
 8014728:	781b      	ldrb	r3, [r3, #0]
 801472a:	009b      	lsls	r3, r3, #2
 801472c:	18d3      	adds	r3, r2, r3
 801472e:	68fa      	ldr	r2, [r7, #12]
 8014730:	4989      	ldr	r1, [pc, #548]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 8014732:	430a      	orrs	r2, r1
 8014734:	601a      	str	r2, [r3, #0]
 8014736:	e396      	b.n	8014e66 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8014738:	687a      	ldr	r2, [r7, #4]
 801473a:	683b      	ldr	r3, [r7, #0]
 801473c:	781b      	ldrb	r3, [r3, #0]
 801473e:	009b      	lsls	r3, r3, #2
 8014740:	18d3      	adds	r3, r2, r3
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	4a88      	ldr	r2, [pc, #544]	@ (8014968 <USB_ActivateEndpoint+0x3a4>)
 8014746:	4013      	ands	r3, r2
 8014748:	613b      	str	r3, [r7, #16]
 801474a:	687a      	ldr	r2, [r7, #4]
 801474c:	683b      	ldr	r3, [r7, #0]
 801474e:	781b      	ldrb	r3, [r3, #0]
 8014750:	009b      	lsls	r3, r3, #2
 8014752:	18d3      	adds	r3, r2, r3
 8014754:	693a      	ldr	r2, [r7, #16]
 8014756:	4980      	ldr	r1, [pc, #512]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 8014758:	430a      	orrs	r2, r1
 801475a:	601a      	str	r2, [r3, #0]
 801475c:	e383      	b.n	8014e66 <USB_ActivateEndpoint+0x8a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801475e:	683b      	ldr	r3, [r7, #0]
 8014760:	781b      	ldrb	r3, [r3, #0]
 8014762:	00db      	lsls	r3, r3, #3
 8014764:	4a7e      	ldr	r2, [pc, #504]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014766:	4694      	mov	ip, r2
 8014768:	4463      	add	r3, ip
 801476a:	685a      	ldr	r2, [r3, #4]
 801476c:	683b      	ldr	r3, [r7, #0]
 801476e:	781b      	ldrb	r3, [r3, #0]
 8014770:	00db      	lsls	r3, r3, #3
 8014772:	497b      	ldr	r1, [pc, #492]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014774:	468c      	mov	ip, r1
 8014776:	4463      	add	r3, ip
 8014778:	0c12      	lsrs	r2, r2, #16
 801477a:	0412      	lsls	r2, r2, #16
 801477c:	605a      	str	r2, [r3, #4]
 801477e:	683b      	ldr	r3, [r7, #0]
 8014780:	781b      	ldrb	r3, [r3, #0]
 8014782:	00db      	lsls	r3, r3, #3
 8014784:	4a76      	ldr	r2, [pc, #472]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014786:	4694      	mov	ip, r2
 8014788:	4463      	add	r3, ip
 801478a:	6859      	ldr	r1, [r3, #4]
 801478c:	683b      	ldr	r3, [r7, #0]
 801478e:	88db      	ldrh	r3, [r3, #6]
 8014790:	089b      	lsrs	r3, r3, #2
 8014792:	b29b      	uxth	r3, r3
 8014794:	009a      	lsls	r2, r3, #2
 8014796:	683b      	ldr	r3, [r7, #0]
 8014798:	781b      	ldrb	r3, [r3, #0]
 801479a:	00db      	lsls	r3, r3, #3
 801479c:	4870      	ldr	r0, [pc, #448]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 801479e:	4684      	mov	ip, r0
 80147a0:	4463      	add	r3, ip
 80147a2:	430a      	orrs	r2, r1
 80147a4:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80147a6:	683b      	ldr	r3, [r7, #0]
 80147a8:	781b      	ldrb	r3, [r3, #0]
 80147aa:	00db      	lsls	r3, r3, #3
 80147ac:	4a6c      	ldr	r2, [pc, #432]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80147ae:	4694      	mov	ip, r2
 80147b0:	4463      	add	r3, ip
 80147b2:	685a      	ldr	r2, [r3, #4]
 80147b4:	683b      	ldr	r3, [r7, #0]
 80147b6:	781b      	ldrb	r3, [r3, #0]
 80147b8:	00db      	lsls	r3, r3, #3
 80147ba:	4969      	ldr	r1, [pc, #420]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80147bc:	468c      	mov	ip, r1
 80147be:	4463      	add	r3, ip
 80147c0:	0192      	lsls	r2, r2, #6
 80147c2:	0992      	lsrs	r2, r2, #6
 80147c4:	605a      	str	r2, [r3, #4]
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	691b      	ldr	r3, [r3, #16]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d111      	bne.n	80147f2 <USB_ActivateEndpoint+0x22e>
 80147ce:	683b      	ldr	r3, [r7, #0]
 80147d0:	781b      	ldrb	r3, [r3, #0]
 80147d2:	00db      	lsls	r3, r3, #3
 80147d4:	4a62      	ldr	r2, [pc, #392]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80147d6:	4694      	mov	ip, r2
 80147d8:	4463      	add	r3, ip
 80147da:	685a      	ldr	r2, [r3, #4]
 80147dc:	683b      	ldr	r3, [r7, #0]
 80147de:	781b      	ldrb	r3, [r3, #0]
 80147e0:	00db      	lsls	r3, r3, #3
 80147e2:	495f      	ldr	r1, [pc, #380]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 80147e4:	468c      	mov	ip, r1
 80147e6:	4463      	add	r3, ip
 80147e8:	2180      	movs	r1, #128	@ 0x80
 80147ea:	0609      	lsls	r1, r1, #24
 80147ec:	430a      	orrs	r2, r1
 80147ee:	605a      	str	r2, [r3, #4]
 80147f0:	e041      	b.n	8014876 <USB_ActivateEndpoint+0x2b2>
 80147f2:	683b      	ldr	r3, [r7, #0]
 80147f4:	691b      	ldr	r3, [r3, #16]
 80147f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80147f8:	d81d      	bhi.n	8014836 <USB_ActivateEndpoint+0x272>
 80147fa:	683b      	ldr	r3, [r7, #0]
 80147fc:	691b      	ldr	r3, [r3, #16]
 80147fe:	085b      	lsrs	r3, r3, #1
 8014800:	677b      	str	r3, [r7, #116]	@ 0x74
 8014802:	683b      	ldr	r3, [r7, #0]
 8014804:	691b      	ldr	r3, [r3, #16]
 8014806:	2201      	movs	r2, #1
 8014808:	4013      	ands	r3, r2
 801480a:	d002      	beq.n	8014812 <USB_ActivateEndpoint+0x24e>
 801480c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801480e:	3301      	adds	r3, #1
 8014810:	677b      	str	r3, [r7, #116]	@ 0x74
 8014812:	683b      	ldr	r3, [r7, #0]
 8014814:	781b      	ldrb	r3, [r3, #0]
 8014816:	00db      	lsls	r3, r3, #3
 8014818:	4a51      	ldr	r2, [pc, #324]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 801481a:	4694      	mov	ip, r2
 801481c:	4463      	add	r3, ip
 801481e:	6859      	ldr	r1, [r3, #4]
 8014820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014822:	069a      	lsls	r2, r3, #26
 8014824:	683b      	ldr	r3, [r7, #0]
 8014826:	781b      	ldrb	r3, [r3, #0]
 8014828:	00db      	lsls	r3, r3, #3
 801482a:	484d      	ldr	r0, [pc, #308]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 801482c:	4684      	mov	ip, r0
 801482e:	4463      	add	r3, ip
 8014830:	430a      	orrs	r2, r1
 8014832:	605a      	str	r2, [r3, #4]
 8014834:	e01f      	b.n	8014876 <USB_ActivateEndpoint+0x2b2>
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	691b      	ldr	r3, [r3, #16]
 801483a:	095b      	lsrs	r3, r3, #5
 801483c:	677b      	str	r3, [r7, #116]	@ 0x74
 801483e:	683b      	ldr	r3, [r7, #0]
 8014840:	691b      	ldr	r3, [r3, #16]
 8014842:	221f      	movs	r2, #31
 8014844:	4013      	ands	r3, r2
 8014846:	d102      	bne.n	801484e <USB_ActivateEndpoint+0x28a>
 8014848:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801484a:	3b01      	subs	r3, #1
 801484c:	677b      	str	r3, [r7, #116]	@ 0x74
 801484e:	683b      	ldr	r3, [r7, #0]
 8014850:	781b      	ldrb	r3, [r3, #0]
 8014852:	00db      	lsls	r3, r3, #3
 8014854:	4a42      	ldr	r2, [pc, #264]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 8014856:	4694      	mov	ip, r2
 8014858:	4463      	add	r3, ip
 801485a:	685a      	ldr	r2, [r3, #4]
 801485c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801485e:	069b      	lsls	r3, r3, #26
 8014860:	431a      	orrs	r2, r3
 8014862:	683b      	ldr	r3, [r7, #0]
 8014864:	781b      	ldrb	r3, [r3, #0]
 8014866:	00db      	lsls	r3, r3, #3
 8014868:	493d      	ldr	r1, [pc, #244]	@ (8014960 <USB_ActivateEndpoint+0x39c>)
 801486a:	468c      	mov	ip, r1
 801486c:	4463      	add	r3, ip
 801486e:	2180      	movs	r1, #128	@ 0x80
 8014870:	0609      	lsls	r1, r1, #24
 8014872:	430a      	orrs	r2, r1
 8014874:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014876:	687a      	ldr	r2, [r7, #4]
 8014878:	683b      	ldr	r3, [r7, #0]
 801487a:	781b      	ldrb	r3, [r3, #0]
 801487c:	009b      	lsls	r3, r3, #2
 801487e:	18d3      	adds	r3, r2, r3
 8014880:	681b      	ldr	r3, [r3, #0]
 8014882:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014884:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014886:	2380      	movs	r3, #128	@ 0x80
 8014888:	01db      	lsls	r3, r3, #7
 801488a:	4013      	ands	r3, r2
 801488c:	d011      	beq.n	80148b2 <USB_ActivateEndpoint+0x2ee>
 801488e:	687a      	ldr	r2, [r7, #4]
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	781b      	ldrb	r3, [r3, #0]
 8014894:	009b      	lsls	r3, r3, #2
 8014896:	18d3      	adds	r3, r2, r3
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	4a30      	ldr	r2, [pc, #192]	@ (801495c <USB_ActivateEndpoint+0x398>)
 801489c:	4013      	ands	r3, r2
 801489e:	627b      	str	r3, [r7, #36]	@ 0x24
 80148a0:	687a      	ldr	r2, [r7, #4]
 80148a2:	683b      	ldr	r3, [r7, #0]
 80148a4:	781b      	ldrb	r3, [r3, #0]
 80148a6:	009b      	lsls	r3, r3, #2
 80148a8:	18d3      	adds	r3, r2, r3
 80148aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80148ac:	492f      	ldr	r1, [pc, #188]	@ (801496c <USB_ActivateEndpoint+0x3a8>)
 80148ae:	430a      	orrs	r2, r1
 80148b0:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 80148b2:	683b      	ldr	r3, [r7, #0]
 80148b4:	781b      	ldrb	r3, [r3, #0]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d11c      	bne.n	80148f4 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80148ba:	687a      	ldr	r2, [r7, #4]
 80148bc:	683b      	ldr	r3, [r7, #0]
 80148be:	781b      	ldrb	r3, [r3, #0]
 80148c0:	009b      	lsls	r3, r3, #2
 80148c2:	18d3      	adds	r3, r2, r3
 80148c4:	681b      	ldr	r3, [r3, #0]
 80148c6:	4a2a      	ldr	r2, [pc, #168]	@ (8014970 <USB_ActivateEndpoint+0x3ac>)
 80148c8:	4013      	ands	r3, r2
 80148ca:	61fb      	str	r3, [r7, #28]
 80148cc:	69fb      	ldr	r3, [r7, #28]
 80148ce:	2280      	movs	r2, #128	@ 0x80
 80148d0:	0152      	lsls	r2, r2, #5
 80148d2:	4053      	eors	r3, r2
 80148d4:	61fb      	str	r3, [r7, #28]
 80148d6:	69fb      	ldr	r3, [r7, #28]
 80148d8:	2280      	movs	r2, #128	@ 0x80
 80148da:	0192      	lsls	r2, r2, #6
 80148dc:	4053      	eors	r3, r2
 80148de:	61fb      	str	r3, [r7, #28]
 80148e0:	687a      	ldr	r2, [r7, #4]
 80148e2:	683b      	ldr	r3, [r7, #0]
 80148e4:	781b      	ldrb	r3, [r3, #0]
 80148e6:	009b      	lsls	r3, r3, #2
 80148e8:	18d3      	adds	r3, r2, r3
 80148ea:	69fa      	ldr	r2, [r7, #28]
 80148ec:	491a      	ldr	r1, [pc, #104]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 80148ee:	430a      	orrs	r2, r1
 80148f0:	601a      	str	r2, [r3, #0]
 80148f2:	e2b8      	b.n	8014e66 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80148f4:	687a      	ldr	r2, [r7, #4]
 80148f6:	683b      	ldr	r3, [r7, #0]
 80148f8:	781b      	ldrb	r3, [r3, #0]
 80148fa:	009b      	lsls	r3, r3, #2
 80148fc:	18d3      	adds	r3, r2, r3
 80148fe:	681b      	ldr	r3, [r3, #0]
 8014900:	4a1b      	ldr	r2, [pc, #108]	@ (8014970 <USB_ActivateEndpoint+0x3ac>)
 8014902:	4013      	ands	r3, r2
 8014904:	623b      	str	r3, [r7, #32]
 8014906:	6a3b      	ldr	r3, [r7, #32]
 8014908:	2280      	movs	r2, #128	@ 0x80
 801490a:	0192      	lsls	r2, r2, #6
 801490c:	4053      	eors	r3, r2
 801490e:	623b      	str	r3, [r7, #32]
 8014910:	687a      	ldr	r2, [r7, #4]
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	781b      	ldrb	r3, [r3, #0]
 8014916:	009b      	lsls	r3, r3, #2
 8014918:	18d3      	adds	r3, r2, r3
 801491a:	6a3a      	ldr	r2, [r7, #32]
 801491c:	490e      	ldr	r1, [pc, #56]	@ (8014958 <USB_ActivateEndpoint+0x394>)
 801491e:	430a      	orrs	r2, r1
 8014920:	601a      	str	r2, [r3, #0]
 8014922:	e2a0      	b.n	8014e66 <USB_ActivateEndpoint+0x8a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	78db      	ldrb	r3, [r3, #3]
 8014928:	2b02      	cmp	r3, #2
 801492a:	d125      	bne.n	8014978 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801492c:	687a      	ldr	r2, [r7, #4]
 801492e:	683b      	ldr	r3, [r7, #0]
 8014930:	781b      	ldrb	r3, [r3, #0]
 8014932:	009b      	lsls	r3, r3, #2
 8014934:	18d3      	adds	r3, r2, r3
 8014936:	681b      	ldr	r3, [r3, #0]
 8014938:	4a08      	ldr	r2, [pc, #32]	@ (801495c <USB_ActivateEndpoint+0x398>)
 801493a:	4013      	ands	r3, r2
 801493c:	663b      	str	r3, [r7, #96]	@ 0x60
 801493e:	687a      	ldr	r2, [r7, #4]
 8014940:	683b      	ldr	r3, [r7, #0]
 8014942:	781b      	ldrb	r3, [r3, #0]
 8014944:	009b      	lsls	r3, r3, #2
 8014946:	18d3      	adds	r3, r2, r3
 8014948:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801494a:	490a      	ldr	r1, [pc, #40]	@ (8014974 <USB_ActivateEndpoint+0x3b0>)
 801494c:	430a      	orrs	r2, r1
 801494e:	601a      	str	r2, [r3, #0]
 8014950:	e024      	b.n	801499c <USB_ActivateEndpoint+0x3d8>
 8014952:	46c0      	nop			@ (mov r8, r8)
 8014954:	07ff898f 	.word	0x07ff898f
 8014958:	00008080 	.word	0x00008080
 801495c:	07ff8f8f 	.word	0x07ff8f8f
 8014960:	40009800 	.word	0x40009800
 8014964:	000080c0 	.word	0x000080c0
 8014968:	07ff8fbf 	.word	0x07ff8fbf
 801496c:	0000c080 	.word	0x0000c080
 8014970:	07ffbf8f 	.word	0x07ffbf8f
 8014974:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8014978:	687a      	ldr	r2, [r7, #4]
 801497a:	683b      	ldr	r3, [r7, #0]
 801497c:	781b      	ldrb	r3, [r3, #0]
 801497e:	009b      	lsls	r3, r3, #2
 8014980:	18d3      	adds	r3, r2, r3
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	4aca      	ldr	r2, [pc, #808]	@ (8014cb0 <USB_ActivateEndpoint+0x6ec>)
 8014986:	4013      	ands	r3, r2
 8014988:	667b      	str	r3, [r7, #100]	@ 0x64
 801498a:	687a      	ldr	r2, [r7, #4]
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	781b      	ldrb	r3, [r3, #0]
 8014990:	009b      	lsls	r3, r3, #2
 8014992:	18d3      	adds	r3, r2, r3
 8014994:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014996:	49c7      	ldr	r1, [pc, #796]	@ (8014cb4 <USB_ActivateEndpoint+0x6f0>)
 8014998:	430a      	orrs	r2, r1
 801499a:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801499c:	683b      	ldr	r3, [r7, #0]
 801499e:	781b      	ldrb	r3, [r3, #0]
 80149a0:	00db      	lsls	r3, r3, #3
 80149a2:	4ac5      	ldr	r2, [pc, #788]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149a4:	4694      	mov	ip, r2
 80149a6:	4463      	add	r3, ip
 80149a8:	681a      	ldr	r2, [r3, #0]
 80149aa:	683b      	ldr	r3, [r7, #0]
 80149ac:	781b      	ldrb	r3, [r3, #0]
 80149ae:	00db      	lsls	r3, r3, #3
 80149b0:	49c1      	ldr	r1, [pc, #772]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149b2:	468c      	mov	ip, r1
 80149b4:	4463      	add	r3, ip
 80149b6:	0c12      	lsrs	r2, r2, #16
 80149b8:	0412      	lsls	r2, r2, #16
 80149ba:	601a      	str	r2, [r3, #0]
 80149bc:	683b      	ldr	r3, [r7, #0]
 80149be:	781b      	ldrb	r3, [r3, #0]
 80149c0:	00db      	lsls	r3, r3, #3
 80149c2:	4abd      	ldr	r2, [pc, #756]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149c4:	4694      	mov	ip, r2
 80149c6:	4463      	add	r3, ip
 80149c8:	6819      	ldr	r1, [r3, #0]
 80149ca:	683b      	ldr	r3, [r7, #0]
 80149cc:	891b      	ldrh	r3, [r3, #8]
 80149ce:	089b      	lsrs	r3, r3, #2
 80149d0:	b29b      	uxth	r3, r3
 80149d2:	009a      	lsls	r2, r3, #2
 80149d4:	683b      	ldr	r3, [r7, #0]
 80149d6:	781b      	ldrb	r3, [r3, #0]
 80149d8:	00db      	lsls	r3, r3, #3
 80149da:	48b7      	ldr	r0, [pc, #732]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149dc:	4684      	mov	ip, r0
 80149de:	4463      	add	r3, ip
 80149e0:	430a      	orrs	r2, r1
 80149e2:	601a      	str	r2, [r3, #0]
 80149e4:	683b      	ldr	r3, [r7, #0]
 80149e6:	781b      	ldrb	r3, [r3, #0]
 80149e8:	00db      	lsls	r3, r3, #3
 80149ea:	4ab3      	ldr	r2, [pc, #716]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149ec:	4694      	mov	ip, r2
 80149ee:	4463      	add	r3, ip
 80149f0:	685a      	ldr	r2, [r3, #4]
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	781b      	ldrb	r3, [r3, #0]
 80149f6:	00db      	lsls	r3, r3, #3
 80149f8:	49af      	ldr	r1, [pc, #700]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 80149fa:	468c      	mov	ip, r1
 80149fc:	4463      	add	r3, ip
 80149fe:	0c12      	lsrs	r2, r2, #16
 8014a00:	0412      	lsls	r2, r2, #16
 8014a02:	605a      	str	r2, [r3, #4]
 8014a04:	683b      	ldr	r3, [r7, #0]
 8014a06:	781b      	ldrb	r3, [r3, #0]
 8014a08:	00db      	lsls	r3, r3, #3
 8014a0a:	4aab      	ldr	r2, [pc, #684]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014a0c:	4694      	mov	ip, r2
 8014a0e:	4463      	add	r3, ip
 8014a10:	6859      	ldr	r1, [r3, #4]
 8014a12:	683b      	ldr	r3, [r7, #0]
 8014a14:	895b      	ldrh	r3, [r3, #10]
 8014a16:	089b      	lsrs	r3, r3, #2
 8014a18:	b29b      	uxth	r3, r3
 8014a1a:	009a      	lsls	r2, r3, #2
 8014a1c:	683b      	ldr	r3, [r7, #0]
 8014a1e:	781b      	ldrb	r3, [r3, #0]
 8014a20:	00db      	lsls	r3, r3, #3
 8014a22:	48a5      	ldr	r0, [pc, #660]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014a24:	4684      	mov	ip, r0
 8014a26:	4463      	add	r3, ip
 8014a28:	430a      	orrs	r2, r1
 8014a2a:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8014a2c:	683b      	ldr	r3, [r7, #0]
 8014a2e:	785b      	ldrb	r3, [r3, #1]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d000      	beq.n	8014a36 <USB_ActivateEndpoint+0x472>
 8014a34:	e19d      	b.n	8014d72 <USB_ActivateEndpoint+0x7ae>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014a36:	687a      	ldr	r2, [r7, #4]
 8014a38:	683b      	ldr	r3, [r7, #0]
 8014a3a:	781b      	ldrb	r3, [r3, #0]
 8014a3c:	009b      	lsls	r3, r3, #2
 8014a3e:	18d3      	adds	r3, r2, r3
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	643b      	str	r3, [r7, #64]	@ 0x40
 8014a44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014a46:	2380      	movs	r3, #128	@ 0x80
 8014a48:	01db      	lsls	r3, r3, #7
 8014a4a:	4013      	ands	r3, r2
 8014a4c:	d011      	beq.n	8014a72 <USB_ActivateEndpoint+0x4ae>
 8014a4e:	687a      	ldr	r2, [r7, #4]
 8014a50:	683b      	ldr	r3, [r7, #0]
 8014a52:	781b      	ldrb	r3, [r3, #0]
 8014a54:	009b      	lsls	r3, r3, #2
 8014a56:	18d3      	adds	r3, r2, r3
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	4a98      	ldr	r2, [pc, #608]	@ (8014cbc <USB_ActivateEndpoint+0x6f8>)
 8014a5c:	4013      	ands	r3, r2
 8014a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014a60:	687a      	ldr	r2, [r7, #4]
 8014a62:	683b      	ldr	r3, [r7, #0]
 8014a64:	781b      	ldrb	r3, [r3, #0]
 8014a66:	009b      	lsls	r3, r3, #2
 8014a68:	18d3      	adds	r3, r2, r3
 8014a6a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014a6c:	4994      	ldr	r1, [pc, #592]	@ (8014cc0 <USB_ActivateEndpoint+0x6fc>)
 8014a6e:	430a      	orrs	r2, r1
 8014a70:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8014a72:	687a      	ldr	r2, [r7, #4]
 8014a74:	683b      	ldr	r3, [r7, #0]
 8014a76:	781b      	ldrb	r3, [r3, #0]
 8014a78:	009b      	lsls	r3, r3, #2
 8014a7a:	18d3      	adds	r3, r2, r3
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a82:	2240      	movs	r2, #64	@ 0x40
 8014a84:	4013      	ands	r3, r2
 8014a86:	d011      	beq.n	8014aac <USB_ActivateEndpoint+0x4e8>
 8014a88:	687a      	ldr	r2, [r7, #4]
 8014a8a:	683b      	ldr	r3, [r7, #0]
 8014a8c:	781b      	ldrb	r3, [r3, #0]
 8014a8e:	009b      	lsls	r3, r3, #2
 8014a90:	18d3      	adds	r3, r2, r3
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	4a89      	ldr	r2, [pc, #548]	@ (8014cbc <USB_ActivateEndpoint+0x6f8>)
 8014a96:	4013      	ands	r3, r2
 8014a98:	637b      	str	r3, [r7, #52]	@ 0x34
 8014a9a:	687a      	ldr	r2, [r7, #4]
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	781b      	ldrb	r3, [r3, #0]
 8014aa0:	009b      	lsls	r3, r3, #2
 8014aa2:	18d3      	adds	r3, r2, r3
 8014aa4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014aa6:	4987      	ldr	r1, [pc, #540]	@ (8014cc4 <USB_ActivateEndpoint+0x700>)
 8014aa8:	430a      	orrs	r2, r1
 8014aaa:	601a      	str	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8014aac:	683b      	ldr	r3, [r7, #0]
 8014aae:	785b      	ldrb	r3, [r3, #1]
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d168      	bne.n	8014b86 <USB_ActivateEndpoint+0x5c2>
 8014ab4:	683b      	ldr	r3, [r7, #0]
 8014ab6:	781b      	ldrb	r3, [r3, #0]
 8014ab8:	00db      	lsls	r3, r3, #3
 8014aba:	4a7f      	ldr	r2, [pc, #508]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014abc:	4694      	mov	ip, r2
 8014abe:	4463      	add	r3, ip
 8014ac0:	681a      	ldr	r2, [r3, #0]
 8014ac2:	683b      	ldr	r3, [r7, #0]
 8014ac4:	781b      	ldrb	r3, [r3, #0]
 8014ac6:	00db      	lsls	r3, r3, #3
 8014ac8:	497b      	ldr	r1, [pc, #492]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014aca:	468c      	mov	ip, r1
 8014acc:	4463      	add	r3, ip
 8014ace:	0192      	lsls	r2, r2, #6
 8014ad0:	0992      	lsrs	r2, r2, #6
 8014ad2:	601a      	str	r2, [r3, #0]
 8014ad4:	683b      	ldr	r3, [r7, #0]
 8014ad6:	691b      	ldr	r3, [r3, #16]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d111      	bne.n	8014b00 <USB_ActivateEndpoint+0x53c>
 8014adc:	683b      	ldr	r3, [r7, #0]
 8014ade:	781b      	ldrb	r3, [r3, #0]
 8014ae0:	00db      	lsls	r3, r3, #3
 8014ae2:	4a75      	ldr	r2, [pc, #468]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014ae4:	4694      	mov	ip, r2
 8014ae6:	4463      	add	r3, ip
 8014ae8:	681a      	ldr	r2, [r3, #0]
 8014aea:	683b      	ldr	r3, [r7, #0]
 8014aec:	781b      	ldrb	r3, [r3, #0]
 8014aee:	00db      	lsls	r3, r3, #3
 8014af0:	4971      	ldr	r1, [pc, #452]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014af2:	468c      	mov	ip, r1
 8014af4:	4463      	add	r3, ip
 8014af6:	2180      	movs	r1, #128	@ 0x80
 8014af8:	0609      	lsls	r1, r1, #24
 8014afa:	430a      	orrs	r2, r1
 8014afc:	601a      	str	r2, [r3, #0]
 8014afe:	e068      	b.n	8014bd2 <USB_ActivateEndpoint+0x60e>
 8014b00:	683b      	ldr	r3, [r7, #0]
 8014b02:	691b      	ldr	r3, [r3, #16]
 8014b04:	2b3e      	cmp	r3, #62	@ 0x3e
 8014b06:	d81d      	bhi.n	8014b44 <USB_ActivateEndpoint+0x580>
 8014b08:	683b      	ldr	r3, [r7, #0]
 8014b0a:	691b      	ldr	r3, [r3, #16]
 8014b0c:	085b      	lsrs	r3, r3, #1
 8014b0e:	673b      	str	r3, [r7, #112]	@ 0x70
 8014b10:	683b      	ldr	r3, [r7, #0]
 8014b12:	691b      	ldr	r3, [r3, #16]
 8014b14:	2201      	movs	r2, #1
 8014b16:	4013      	ands	r3, r2
 8014b18:	d002      	beq.n	8014b20 <USB_ActivateEndpoint+0x55c>
 8014b1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014b1c:	3301      	adds	r3, #1
 8014b1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8014b20:	683b      	ldr	r3, [r7, #0]
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	00db      	lsls	r3, r3, #3
 8014b26:	4a64      	ldr	r2, [pc, #400]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014b28:	4694      	mov	ip, r2
 8014b2a:	4463      	add	r3, ip
 8014b2c:	6819      	ldr	r1, [r3, #0]
 8014b2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014b30:	069a      	lsls	r2, r3, #26
 8014b32:	683b      	ldr	r3, [r7, #0]
 8014b34:	781b      	ldrb	r3, [r3, #0]
 8014b36:	00db      	lsls	r3, r3, #3
 8014b38:	485f      	ldr	r0, [pc, #380]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014b3a:	4684      	mov	ip, r0
 8014b3c:	4463      	add	r3, ip
 8014b3e:	430a      	orrs	r2, r1
 8014b40:	601a      	str	r2, [r3, #0]
 8014b42:	e046      	b.n	8014bd2 <USB_ActivateEndpoint+0x60e>
 8014b44:	683b      	ldr	r3, [r7, #0]
 8014b46:	691b      	ldr	r3, [r3, #16]
 8014b48:	095b      	lsrs	r3, r3, #5
 8014b4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8014b4c:	683b      	ldr	r3, [r7, #0]
 8014b4e:	691b      	ldr	r3, [r3, #16]
 8014b50:	221f      	movs	r2, #31
 8014b52:	4013      	ands	r3, r2
 8014b54:	d102      	bne.n	8014b5c <USB_ActivateEndpoint+0x598>
 8014b56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014b58:	3b01      	subs	r3, #1
 8014b5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8014b5c:	683b      	ldr	r3, [r7, #0]
 8014b5e:	781b      	ldrb	r3, [r3, #0]
 8014b60:	00db      	lsls	r3, r3, #3
 8014b62:	4a55      	ldr	r2, [pc, #340]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014b64:	4694      	mov	ip, r2
 8014b66:	4463      	add	r3, ip
 8014b68:	681a      	ldr	r2, [r3, #0]
 8014b6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014b6c:	069b      	lsls	r3, r3, #26
 8014b6e:	431a      	orrs	r2, r3
 8014b70:	683b      	ldr	r3, [r7, #0]
 8014b72:	781b      	ldrb	r3, [r3, #0]
 8014b74:	00db      	lsls	r3, r3, #3
 8014b76:	4950      	ldr	r1, [pc, #320]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014b78:	468c      	mov	ip, r1
 8014b7a:	4463      	add	r3, ip
 8014b7c:	2180      	movs	r1, #128	@ 0x80
 8014b7e:	0609      	lsls	r1, r1, #24
 8014b80:	430a      	orrs	r2, r1
 8014b82:	601a      	str	r2, [r3, #0]
 8014b84:	e025      	b.n	8014bd2 <USB_ActivateEndpoint+0x60e>
 8014b86:	683b      	ldr	r3, [r7, #0]
 8014b88:	785b      	ldrb	r3, [r3, #1]
 8014b8a:	2b01      	cmp	r3, #1
 8014b8c:	d121      	bne.n	8014bd2 <USB_ActivateEndpoint+0x60e>
 8014b8e:	683b      	ldr	r3, [r7, #0]
 8014b90:	781b      	ldrb	r3, [r3, #0]
 8014b92:	00db      	lsls	r3, r3, #3
 8014b94:	4a48      	ldr	r2, [pc, #288]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014b96:	4694      	mov	ip, r2
 8014b98:	4463      	add	r3, ip
 8014b9a:	681a      	ldr	r2, [r3, #0]
 8014b9c:	683b      	ldr	r3, [r7, #0]
 8014b9e:	781b      	ldrb	r3, [r3, #0]
 8014ba0:	00db      	lsls	r3, r3, #3
 8014ba2:	4945      	ldr	r1, [pc, #276]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014ba4:	468c      	mov	ip, r1
 8014ba6:	4463      	add	r3, ip
 8014ba8:	0412      	lsls	r2, r2, #16
 8014baa:	0c12      	lsrs	r2, r2, #16
 8014bac:	601a      	str	r2, [r3, #0]
 8014bae:	683b      	ldr	r3, [r7, #0]
 8014bb0:	781b      	ldrb	r3, [r3, #0]
 8014bb2:	00db      	lsls	r3, r3, #3
 8014bb4:	4a40      	ldr	r2, [pc, #256]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014bb6:	4694      	mov	ip, r2
 8014bb8:	4463      	add	r3, ip
 8014bba:	6819      	ldr	r1, [r3, #0]
 8014bbc:	683b      	ldr	r3, [r7, #0]
 8014bbe:	691b      	ldr	r3, [r3, #16]
 8014bc0:	041a      	lsls	r2, r3, #16
 8014bc2:	683b      	ldr	r3, [r7, #0]
 8014bc4:	781b      	ldrb	r3, [r3, #0]
 8014bc6:	00db      	lsls	r3, r3, #3
 8014bc8:	483b      	ldr	r0, [pc, #236]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014bca:	4684      	mov	ip, r0
 8014bcc:	4463      	add	r3, ip
 8014bce:	430a      	orrs	r2, r1
 8014bd0:	601a      	str	r2, [r3, #0]
 8014bd2:	683b      	ldr	r3, [r7, #0]
 8014bd4:	785b      	ldrb	r3, [r3, #1]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d000      	beq.n	8014bdc <USB_ActivateEndpoint+0x618>
 8014bda:	e075      	b.n	8014cc8 <USB_ActivateEndpoint+0x704>
 8014bdc:	683b      	ldr	r3, [r7, #0]
 8014bde:	781b      	ldrb	r3, [r3, #0]
 8014be0:	00db      	lsls	r3, r3, #3
 8014be2:	4a35      	ldr	r2, [pc, #212]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014be4:	4694      	mov	ip, r2
 8014be6:	4463      	add	r3, ip
 8014be8:	685a      	ldr	r2, [r3, #4]
 8014bea:	683b      	ldr	r3, [r7, #0]
 8014bec:	781b      	ldrb	r3, [r3, #0]
 8014bee:	00db      	lsls	r3, r3, #3
 8014bf0:	4931      	ldr	r1, [pc, #196]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014bf2:	468c      	mov	ip, r1
 8014bf4:	4463      	add	r3, ip
 8014bf6:	0192      	lsls	r2, r2, #6
 8014bf8:	0992      	lsrs	r2, r2, #6
 8014bfa:	605a      	str	r2, [r3, #4]
 8014bfc:	683b      	ldr	r3, [r7, #0]
 8014bfe:	691b      	ldr	r3, [r3, #16]
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d111      	bne.n	8014c28 <USB_ActivateEndpoint+0x664>
 8014c04:	683b      	ldr	r3, [r7, #0]
 8014c06:	781b      	ldrb	r3, [r3, #0]
 8014c08:	00db      	lsls	r3, r3, #3
 8014c0a:	4a2b      	ldr	r2, [pc, #172]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014c0c:	4694      	mov	ip, r2
 8014c0e:	4463      	add	r3, ip
 8014c10:	685a      	ldr	r2, [r3, #4]
 8014c12:	683b      	ldr	r3, [r7, #0]
 8014c14:	781b      	ldrb	r3, [r3, #0]
 8014c16:	00db      	lsls	r3, r3, #3
 8014c18:	4927      	ldr	r1, [pc, #156]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014c1a:	468c      	mov	ip, r1
 8014c1c:	4463      	add	r3, ip
 8014c1e:	2180      	movs	r1, #128	@ 0x80
 8014c20:	0609      	lsls	r1, r1, #24
 8014c22:	430a      	orrs	r2, r1
 8014c24:	605a      	str	r2, [r3, #4]
 8014c26:	e075      	b.n	8014d14 <USB_ActivateEndpoint+0x750>
 8014c28:	683b      	ldr	r3, [r7, #0]
 8014c2a:	691b      	ldr	r3, [r3, #16]
 8014c2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8014c2e:	d81d      	bhi.n	8014c6c <USB_ActivateEndpoint+0x6a8>
 8014c30:	683b      	ldr	r3, [r7, #0]
 8014c32:	691b      	ldr	r3, [r3, #16]
 8014c34:	085b      	lsrs	r3, r3, #1
 8014c36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014c38:	683b      	ldr	r3, [r7, #0]
 8014c3a:	691b      	ldr	r3, [r3, #16]
 8014c3c:	2201      	movs	r2, #1
 8014c3e:	4013      	ands	r3, r2
 8014c40:	d002      	beq.n	8014c48 <USB_ActivateEndpoint+0x684>
 8014c42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014c44:	3301      	adds	r3, #1
 8014c46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014c48:	683b      	ldr	r3, [r7, #0]
 8014c4a:	781b      	ldrb	r3, [r3, #0]
 8014c4c:	00db      	lsls	r3, r3, #3
 8014c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014c50:	4694      	mov	ip, r2
 8014c52:	4463      	add	r3, ip
 8014c54:	6859      	ldr	r1, [r3, #4]
 8014c56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014c58:	069a      	lsls	r2, r3, #26
 8014c5a:	683b      	ldr	r3, [r7, #0]
 8014c5c:	781b      	ldrb	r3, [r3, #0]
 8014c5e:	00db      	lsls	r3, r3, #3
 8014c60:	4815      	ldr	r0, [pc, #84]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014c62:	4684      	mov	ip, r0
 8014c64:	4463      	add	r3, ip
 8014c66:	430a      	orrs	r2, r1
 8014c68:	605a      	str	r2, [r3, #4]
 8014c6a:	e053      	b.n	8014d14 <USB_ActivateEndpoint+0x750>
 8014c6c:	683b      	ldr	r3, [r7, #0]
 8014c6e:	691b      	ldr	r3, [r3, #16]
 8014c70:	095b      	lsrs	r3, r3, #5
 8014c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014c74:	683b      	ldr	r3, [r7, #0]
 8014c76:	691b      	ldr	r3, [r3, #16]
 8014c78:	221f      	movs	r2, #31
 8014c7a:	4013      	ands	r3, r2
 8014c7c:	d102      	bne.n	8014c84 <USB_ActivateEndpoint+0x6c0>
 8014c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014c80:	3b01      	subs	r3, #1
 8014c82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014c84:	683b      	ldr	r3, [r7, #0]
 8014c86:	781b      	ldrb	r3, [r3, #0]
 8014c88:	00db      	lsls	r3, r3, #3
 8014c8a:	4a0b      	ldr	r2, [pc, #44]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014c8c:	4694      	mov	ip, r2
 8014c8e:	4463      	add	r3, ip
 8014c90:	685a      	ldr	r2, [r3, #4]
 8014c92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014c94:	069b      	lsls	r3, r3, #26
 8014c96:	431a      	orrs	r2, r3
 8014c98:	683b      	ldr	r3, [r7, #0]
 8014c9a:	781b      	ldrb	r3, [r3, #0]
 8014c9c:	00db      	lsls	r3, r3, #3
 8014c9e:	4906      	ldr	r1, [pc, #24]	@ (8014cb8 <USB_ActivateEndpoint+0x6f4>)
 8014ca0:	468c      	mov	ip, r1
 8014ca2:	4463      	add	r3, ip
 8014ca4:	2180      	movs	r1, #128	@ 0x80
 8014ca6:	0609      	lsls	r1, r1, #24
 8014ca8:	430a      	orrs	r2, r1
 8014caa:	605a      	str	r2, [r3, #4]
 8014cac:	e032      	b.n	8014d14 <USB_ActivateEndpoint+0x750>
 8014cae:	46c0      	nop			@ (mov r8, r8)
 8014cb0:	07ff8e8f 	.word	0x07ff8e8f
 8014cb4:	00008080 	.word	0x00008080
 8014cb8:	40009800 	.word	0x40009800
 8014cbc:	07ff8f8f 	.word	0x07ff8f8f
 8014cc0:	0000c080 	.word	0x0000c080
 8014cc4:	000080c0 	.word	0x000080c0
 8014cc8:	683b      	ldr	r3, [r7, #0]
 8014cca:	785b      	ldrb	r3, [r3, #1]
 8014ccc:	2b01      	cmp	r3, #1
 8014cce:	d121      	bne.n	8014d14 <USB_ActivateEndpoint+0x750>
 8014cd0:	683b      	ldr	r3, [r7, #0]
 8014cd2:	781b      	ldrb	r3, [r3, #0]
 8014cd4:	00db      	lsls	r3, r3, #3
 8014cd6:	4a67      	ldr	r2, [pc, #412]	@ (8014e74 <USB_ActivateEndpoint+0x8b0>)
 8014cd8:	4694      	mov	ip, r2
 8014cda:	4463      	add	r3, ip
 8014cdc:	685a      	ldr	r2, [r3, #4]
 8014cde:	683b      	ldr	r3, [r7, #0]
 8014ce0:	781b      	ldrb	r3, [r3, #0]
 8014ce2:	00db      	lsls	r3, r3, #3
 8014ce4:	4963      	ldr	r1, [pc, #396]	@ (8014e74 <USB_ActivateEndpoint+0x8b0>)
 8014ce6:	468c      	mov	ip, r1
 8014ce8:	4463      	add	r3, ip
 8014cea:	0412      	lsls	r2, r2, #16
 8014cec:	0c12      	lsrs	r2, r2, #16
 8014cee:	605a      	str	r2, [r3, #4]
 8014cf0:	683b      	ldr	r3, [r7, #0]
 8014cf2:	781b      	ldrb	r3, [r3, #0]
 8014cf4:	00db      	lsls	r3, r3, #3
 8014cf6:	4a5f      	ldr	r2, [pc, #380]	@ (8014e74 <USB_ActivateEndpoint+0x8b0>)
 8014cf8:	4694      	mov	ip, r2
 8014cfa:	4463      	add	r3, ip
 8014cfc:	6859      	ldr	r1, [r3, #4]
 8014cfe:	683b      	ldr	r3, [r7, #0]
 8014d00:	691b      	ldr	r3, [r3, #16]
 8014d02:	041a      	lsls	r2, r3, #16
 8014d04:	683b      	ldr	r3, [r7, #0]
 8014d06:	781b      	ldrb	r3, [r3, #0]
 8014d08:	00db      	lsls	r3, r3, #3
 8014d0a:	485a      	ldr	r0, [pc, #360]	@ (8014e74 <USB_ActivateEndpoint+0x8b0>)
 8014d0c:	4684      	mov	ip, r0
 8014d0e:	4463      	add	r3, ip
 8014d10:	430a      	orrs	r2, r1
 8014d12:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8014d14:	687a      	ldr	r2, [r7, #4]
 8014d16:	683b      	ldr	r3, [r7, #0]
 8014d18:	781b      	ldrb	r3, [r3, #0]
 8014d1a:	009b      	lsls	r3, r3, #2
 8014d1c:	18d3      	adds	r3, r2, r3
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	4a55      	ldr	r2, [pc, #340]	@ (8014e78 <USB_ActivateEndpoint+0x8b4>)
 8014d22:	4013      	ands	r3, r2
 8014d24:	633b      	str	r3, [r7, #48]	@ 0x30
 8014d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d28:	2280      	movs	r2, #128	@ 0x80
 8014d2a:	0152      	lsls	r2, r2, #5
 8014d2c:	4053      	eors	r3, r2
 8014d2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8014d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d32:	2280      	movs	r2, #128	@ 0x80
 8014d34:	0192      	lsls	r2, r2, #6
 8014d36:	4053      	eors	r3, r2
 8014d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8014d3a:	687a      	ldr	r2, [r7, #4]
 8014d3c:	683b      	ldr	r3, [r7, #0]
 8014d3e:	781b      	ldrb	r3, [r3, #0]
 8014d40:	009b      	lsls	r3, r3, #2
 8014d42:	18d3      	adds	r3, r2, r3
 8014d44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014d46:	494d      	ldr	r1, [pc, #308]	@ (8014e7c <USB_ActivateEndpoint+0x8b8>)
 8014d48:	430a      	orrs	r2, r1
 8014d4a:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8014d4c:	687a      	ldr	r2, [r7, #4]
 8014d4e:	683b      	ldr	r3, [r7, #0]
 8014d50:	781b      	ldrb	r3, [r3, #0]
 8014d52:	009b      	lsls	r3, r3, #2
 8014d54:	18d3      	adds	r3, r2, r3
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	4a49      	ldr	r2, [pc, #292]	@ (8014e80 <USB_ActivateEndpoint+0x8bc>)
 8014d5a:	4013      	ands	r3, r2
 8014d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014d5e:	687a      	ldr	r2, [r7, #4]
 8014d60:	683b      	ldr	r3, [r7, #0]
 8014d62:	781b      	ldrb	r3, [r3, #0]
 8014d64:	009b      	lsls	r3, r3, #2
 8014d66:	18d3      	adds	r3, r2, r3
 8014d68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014d6a:	4944      	ldr	r1, [pc, #272]	@ (8014e7c <USB_ActivateEndpoint+0x8b8>)
 8014d6c:	430a      	orrs	r2, r1
 8014d6e:	601a      	str	r2, [r3, #0]
 8014d70:	e079      	b.n	8014e66 <USB_ActivateEndpoint+0x8a2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014d72:	687a      	ldr	r2, [r7, #4]
 8014d74:	683b      	ldr	r3, [r7, #0]
 8014d76:	781b      	ldrb	r3, [r3, #0]
 8014d78:	009b      	lsls	r3, r3, #2
 8014d7a:	18d3      	adds	r3, r2, r3
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014d80:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014d82:	2380      	movs	r3, #128	@ 0x80
 8014d84:	01db      	lsls	r3, r3, #7
 8014d86:	4013      	ands	r3, r2
 8014d88:	d011      	beq.n	8014dae <USB_ActivateEndpoint+0x7ea>
 8014d8a:	687a      	ldr	r2, [r7, #4]
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	781b      	ldrb	r3, [r3, #0]
 8014d90:	009b      	lsls	r3, r3, #2
 8014d92:	18d3      	adds	r3, r2, r3
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	4a3b      	ldr	r2, [pc, #236]	@ (8014e84 <USB_ActivateEndpoint+0x8c0>)
 8014d98:	4013      	ands	r3, r2
 8014d9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014d9c:	687a      	ldr	r2, [r7, #4]
 8014d9e:	683b      	ldr	r3, [r7, #0]
 8014da0:	781b      	ldrb	r3, [r3, #0]
 8014da2:	009b      	lsls	r3, r3, #2
 8014da4:	18d3      	adds	r3, r2, r3
 8014da6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014da8:	4937      	ldr	r1, [pc, #220]	@ (8014e88 <USB_ActivateEndpoint+0x8c4>)
 8014daa:	430a      	orrs	r2, r1
 8014dac:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8014dae:	687a      	ldr	r2, [r7, #4]
 8014db0:	683b      	ldr	r3, [r7, #0]
 8014db2:	781b      	ldrb	r3, [r3, #0]
 8014db4:	009b      	lsls	r3, r3, #2
 8014db6:	18d3      	adds	r3, r2, r3
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	657b      	str	r3, [r7, #84]	@ 0x54
 8014dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014dbe:	2240      	movs	r2, #64	@ 0x40
 8014dc0:	4013      	ands	r3, r2
 8014dc2:	d011      	beq.n	8014de8 <USB_ActivateEndpoint+0x824>
 8014dc4:	687a      	ldr	r2, [r7, #4]
 8014dc6:	683b      	ldr	r3, [r7, #0]
 8014dc8:	781b      	ldrb	r3, [r3, #0]
 8014dca:	009b      	lsls	r3, r3, #2
 8014dcc:	18d3      	adds	r3, r2, r3
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	4a2c      	ldr	r2, [pc, #176]	@ (8014e84 <USB_ActivateEndpoint+0x8c0>)
 8014dd2:	4013      	ands	r3, r2
 8014dd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8014dd6:	687a      	ldr	r2, [r7, #4]
 8014dd8:	683b      	ldr	r3, [r7, #0]
 8014dda:	781b      	ldrb	r3, [r3, #0]
 8014ddc:	009b      	lsls	r3, r3, #2
 8014dde:	18d3      	adds	r3, r2, r3
 8014de0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8014de2:	492a      	ldr	r1, [pc, #168]	@ (8014e8c <USB_ActivateEndpoint+0x8c8>)
 8014de4:	430a      	orrs	r2, r1
 8014de6:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014de8:	683b      	ldr	r3, [r7, #0]
 8014dea:	78db      	ldrb	r3, [r3, #3]
 8014dec:	2b01      	cmp	r3, #1
 8014dee:	d016      	beq.n	8014e1e <USB_ActivateEndpoint+0x85a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8014df0:	687a      	ldr	r2, [r7, #4]
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	781b      	ldrb	r3, [r3, #0]
 8014df6:	009b      	lsls	r3, r3, #2
 8014df8:	18d3      	adds	r3, r2, r3
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	4a20      	ldr	r2, [pc, #128]	@ (8014e80 <USB_ActivateEndpoint+0x8bc>)
 8014dfe:	4013      	ands	r3, r2
 8014e00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014e02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014e04:	2220      	movs	r2, #32
 8014e06:	4053      	eors	r3, r2
 8014e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014e0a:	687a      	ldr	r2, [r7, #4]
 8014e0c:	683b      	ldr	r3, [r7, #0]
 8014e0e:	781b      	ldrb	r3, [r3, #0]
 8014e10:	009b      	lsls	r3, r3, #2
 8014e12:	18d3      	adds	r3, r2, r3
 8014e14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014e16:	4919      	ldr	r1, [pc, #100]	@ (8014e7c <USB_ActivateEndpoint+0x8b8>)
 8014e18:	430a      	orrs	r2, r1
 8014e1a:	601a      	str	r2, [r3, #0]
 8014e1c:	e011      	b.n	8014e42 <USB_ActivateEndpoint+0x87e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8014e1e:	687a      	ldr	r2, [r7, #4]
 8014e20:	683b      	ldr	r3, [r7, #0]
 8014e22:	781b      	ldrb	r3, [r3, #0]
 8014e24:	009b      	lsls	r3, r3, #2
 8014e26:	18d3      	adds	r3, r2, r3
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	4a15      	ldr	r2, [pc, #84]	@ (8014e80 <USB_ActivateEndpoint+0x8bc>)
 8014e2c:	4013      	ands	r3, r2
 8014e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014e30:	687a      	ldr	r2, [r7, #4]
 8014e32:	683b      	ldr	r3, [r7, #0]
 8014e34:	781b      	ldrb	r3, [r3, #0]
 8014e36:	009b      	lsls	r3, r3, #2
 8014e38:	18d3      	adds	r3, r2, r3
 8014e3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8014e3c:	490f      	ldr	r1, [pc, #60]	@ (8014e7c <USB_ActivateEndpoint+0x8b8>)
 8014e3e:	430a      	orrs	r2, r1
 8014e40:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8014e42:	687a      	ldr	r2, [r7, #4]
 8014e44:	683b      	ldr	r3, [r7, #0]
 8014e46:	781b      	ldrb	r3, [r3, #0]
 8014e48:	009b      	lsls	r3, r3, #2
 8014e4a:	18d3      	adds	r3, r2, r3
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8014e78 <USB_ActivateEndpoint+0x8b4>)
 8014e50:	4013      	ands	r3, r2
 8014e52:	647b      	str	r3, [r7, #68]	@ 0x44
 8014e54:	687a      	ldr	r2, [r7, #4]
 8014e56:	683b      	ldr	r3, [r7, #0]
 8014e58:	781b      	ldrb	r3, [r3, #0]
 8014e5a:	009b      	lsls	r3, r3, #2
 8014e5c:	18d3      	adds	r3, r2, r3
 8014e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014e60:	4906      	ldr	r1, [pc, #24]	@ (8014e7c <USB_ActivateEndpoint+0x8b8>)
 8014e62:	430a      	orrs	r2, r1
 8014e64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8014e66:	237f      	movs	r3, #127	@ 0x7f
 8014e68:	18fb      	adds	r3, r7, r3
 8014e6a:	781b      	ldrb	r3, [r3, #0]
}
 8014e6c:	0018      	movs	r0, r3
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	b020      	add	sp, #128	@ 0x80
 8014e72:	bd80      	pop	{r7, pc}
 8014e74:	40009800 	.word	0x40009800
 8014e78:	07ffbf8f 	.word	0x07ffbf8f
 8014e7c:	00008080 	.word	0x00008080
 8014e80:	07ff8fbf 	.word	0x07ff8fbf
 8014e84:	07ff8f8f 	.word	0x07ff8f8f
 8014e88:	0000c080 	.word	0x0000c080
 8014e8c:	000080c0 	.word	0x000080c0

08014e90 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8014e90:	b580      	push	{r7, lr}
 8014e92:	b096      	sub	sp, #88	@ 0x58
 8014e94:	af00      	add	r7, sp, #0
 8014e96:	6078      	str	r0, [r7, #4]
 8014e98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8014e9a:	683b      	ldr	r3, [r7, #0]
 8014e9c:	7b1b      	ldrb	r3, [r3, #12]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d164      	bne.n	8014f6c <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 8014ea2:	683b      	ldr	r3, [r7, #0]
 8014ea4:	785b      	ldrb	r3, [r3, #1]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d02f      	beq.n	8014f0a <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8014eaa:	687a      	ldr	r2, [r7, #4]
 8014eac:	683b      	ldr	r3, [r7, #0]
 8014eae:	781b      	ldrb	r3, [r3, #0]
 8014eb0:	009b      	lsls	r3, r3, #2
 8014eb2:	18d3      	adds	r3, r2, r3
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	613b      	str	r3, [r7, #16]
 8014eb8:	693b      	ldr	r3, [r7, #16]
 8014eba:	2240      	movs	r2, #64	@ 0x40
 8014ebc:	4013      	ands	r3, r2
 8014ebe:	d011      	beq.n	8014ee4 <USB_DeactivateEndpoint+0x54>
 8014ec0:	687a      	ldr	r2, [r7, #4]
 8014ec2:	683b      	ldr	r3, [r7, #0]
 8014ec4:	781b      	ldrb	r3, [r3, #0]
 8014ec6:	009b      	lsls	r3, r3, #2
 8014ec8:	18d3      	adds	r3, r2, r3
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	4a9d      	ldr	r2, [pc, #628]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 8014ece:	4013      	ands	r3, r2
 8014ed0:	60fb      	str	r3, [r7, #12]
 8014ed2:	687a      	ldr	r2, [r7, #4]
 8014ed4:	683b      	ldr	r3, [r7, #0]
 8014ed6:	781b      	ldrb	r3, [r3, #0]
 8014ed8:	009b      	lsls	r3, r3, #2
 8014eda:	18d3      	adds	r3, r2, r3
 8014edc:	68fa      	ldr	r2, [r7, #12]
 8014ede:	499a      	ldr	r1, [pc, #616]	@ (8015148 <USB_DeactivateEndpoint+0x2b8>)
 8014ee0:	430a      	orrs	r2, r1
 8014ee2:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8014ee4:	687a      	ldr	r2, [r7, #4]
 8014ee6:	683b      	ldr	r3, [r7, #0]
 8014ee8:	781b      	ldrb	r3, [r3, #0]
 8014eea:	009b      	lsls	r3, r3, #2
 8014eec:	18d3      	adds	r3, r2, r3
 8014eee:	681b      	ldr	r3, [r3, #0]
 8014ef0:	4a96      	ldr	r2, [pc, #600]	@ (801514c <USB_DeactivateEndpoint+0x2bc>)
 8014ef2:	4013      	ands	r3, r2
 8014ef4:	60bb      	str	r3, [r7, #8]
 8014ef6:	687a      	ldr	r2, [r7, #4]
 8014ef8:	683b      	ldr	r3, [r7, #0]
 8014efa:	781b      	ldrb	r3, [r3, #0]
 8014efc:	009b      	lsls	r3, r3, #2
 8014efe:	18d3      	adds	r3, r2, r3
 8014f00:	68ba      	ldr	r2, [r7, #8]
 8014f02:	4993      	ldr	r1, [pc, #588]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 8014f04:	430a      	orrs	r2, r1
 8014f06:	601a      	str	r2, [r3, #0]
 8014f08:	e117      	b.n	801513a <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014f0a:	687a      	ldr	r2, [r7, #4]
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	781b      	ldrb	r3, [r3, #0]
 8014f10:	009b      	lsls	r3, r3, #2
 8014f12:	18d3      	adds	r3, r2, r3
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	61fb      	str	r3, [r7, #28]
 8014f18:	69fa      	ldr	r2, [r7, #28]
 8014f1a:	2380      	movs	r3, #128	@ 0x80
 8014f1c:	01db      	lsls	r3, r3, #7
 8014f1e:	4013      	ands	r3, r2
 8014f20:	d011      	beq.n	8014f46 <USB_DeactivateEndpoint+0xb6>
 8014f22:	687a      	ldr	r2, [r7, #4]
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	781b      	ldrb	r3, [r3, #0]
 8014f28:	009b      	lsls	r3, r3, #2
 8014f2a:	18d3      	adds	r3, r2, r3
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	4a85      	ldr	r2, [pc, #532]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 8014f30:	4013      	ands	r3, r2
 8014f32:	61bb      	str	r3, [r7, #24]
 8014f34:	687a      	ldr	r2, [r7, #4]
 8014f36:	683b      	ldr	r3, [r7, #0]
 8014f38:	781b      	ldrb	r3, [r3, #0]
 8014f3a:	009b      	lsls	r3, r3, #2
 8014f3c:	18d3      	adds	r3, r2, r3
 8014f3e:	69ba      	ldr	r2, [r7, #24]
 8014f40:	4984      	ldr	r1, [pc, #528]	@ (8015154 <USB_DeactivateEndpoint+0x2c4>)
 8014f42:	430a      	orrs	r2, r1
 8014f44:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8014f46:	687a      	ldr	r2, [r7, #4]
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	781b      	ldrb	r3, [r3, #0]
 8014f4c:	009b      	lsls	r3, r3, #2
 8014f4e:	18d3      	adds	r3, r2, r3
 8014f50:	681b      	ldr	r3, [r3, #0]
 8014f52:	4a81      	ldr	r2, [pc, #516]	@ (8015158 <USB_DeactivateEndpoint+0x2c8>)
 8014f54:	4013      	ands	r3, r2
 8014f56:	617b      	str	r3, [r7, #20]
 8014f58:	687a      	ldr	r2, [r7, #4]
 8014f5a:	683b      	ldr	r3, [r7, #0]
 8014f5c:	781b      	ldrb	r3, [r3, #0]
 8014f5e:	009b      	lsls	r3, r3, #2
 8014f60:	18d3      	adds	r3, r2, r3
 8014f62:	697a      	ldr	r2, [r7, #20]
 8014f64:	497a      	ldr	r1, [pc, #488]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 8014f66:	430a      	orrs	r2, r1
 8014f68:	601a      	str	r2, [r3, #0]
 8014f6a:	e0e6      	b.n	801513a <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8014f6c:	683b      	ldr	r3, [r7, #0]
 8014f6e:	785b      	ldrb	r3, [r3, #1]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d171      	bne.n	8015058 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8014f74:	687a      	ldr	r2, [r7, #4]
 8014f76:	683b      	ldr	r3, [r7, #0]
 8014f78:	781b      	ldrb	r3, [r3, #0]
 8014f7a:	009b      	lsls	r3, r3, #2
 8014f7c:	18d3      	adds	r3, r2, r3
 8014f7e:	681b      	ldr	r3, [r3, #0]
 8014f80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8014f82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014f84:	2380      	movs	r3, #128	@ 0x80
 8014f86:	01db      	lsls	r3, r3, #7
 8014f88:	4013      	ands	r3, r2
 8014f8a:	d011      	beq.n	8014fb0 <USB_DeactivateEndpoint+0x120>
 8014f8c:	687a      	ldr	r2, [r7, #4]
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	781b      	ldrb	r3, [r3, #0]
 8014f92:	009b      	lsls	r3, r3, #2
 8014f94:	18d3      	adds	r3, r2, r3
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	4a6a      	ldr	r2, [pc, #424]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 8014f9a:	4013      	ands	r3, r2
 8014f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8014f9e:	687a      	ldr	r2, [r7, #4]
 8014fa0:	683b      	ldr	r3, [r7, #0]
 8014fa2:	781b      	ldrb	r3, [r3, #0]
 8014fa4:	009b      	lsls	r3, r3, #2
 8014fa6:	18d3      	adds	r3, r2, r3
 8014fa8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014faa:	496a      	ldr	r1, [pc, #424]	@ (8015154 <USB_DeactivateEndpoint+0x2c4>)
 8014fac:	430a      	orrs	r2, r1
 8014fae:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8014fb0:	687a      	ldr	r2, [r7, #4]
 8014fb2:	683b      	ldr	r3, [r7, #0]
 8014fb4:	781b      	ldrb	r3, [r3, #0]
 8014fb6:	009b      	lsls	r3, r3, #2
 8014fb8:	18d3      	adds	r3, r2, r3
 8014fba:	681b      	ldr	r3, [r3, #0]
 8014fbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8014fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fc0:	2240      	movs	r2, #64	@ 0x40
 8014fc2:	4013      	ands	r3, r2
 8014fc4:	d011      	beq.n	8014fea <USB_DeactivateEndpoint+0x15a>
 8014fc6:	687a      	ldr	r2, [r7, #4]
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	781b      	ldrb	r3, [r3, #0]
 8014fcc:	009b      	lsls	r3, r3, #2
 8014fce:	18d3      	adds	r3, r2, r3
 8014fd0:	681b      	ldr	r3, [r3, #0]
 8014fd2:	4a5c      	ldr	r2, [pc, #368]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 8014fd4:	4013      	ands	r3, r2
 8014fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014fd8:	687a      	ldr	r2, [r7, #4]
 8014fda:	683b      	ldr	r3, [r7, #0]
 8014fdc:	781b      	ldrb	r3, [r3, #0]
 8014fde:	009b      	lsls	r3, r3, #2
 8014fe0:	18d3      	adds	r3, r2, r3
 8014fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014fe4:	4958      	ldr	r1, [pc, #352]	@ (8015148 <USB_DeactivateEndpoint+0x2b8>)
 8014fe6:	430a      	orrs	r2, r1
 8014fe8:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8014fea:	687a      	ldr	r2, [r7, #4]
 8014fec:	683b      	ldr	r3, [r7, #0]
 8014fee:	781b      	ldrb	r3, [r3, #0]
 8014ff0:	009b      	lsls	r3, r3, #2
 8014ff2:	18d3      	adds	r3, r2, r3
 8014ff4:	681b      	ldr	r3, [r3, #0]
 8014ff6:	4a53      	ldr	r2, [pc, #332]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 8014ff8:	4013      	ands	r3, r2
 8014ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014ffc:	687a      	ldr	r2, [r7, #4]
 8014ffe:	683b      	ldr	r3, [r7, #0]
 8015000:	781b      	ldrb	r3, [r3, #0]
 8015002:	009b      	lsls	r3, r3, #2
 8015004:	18d3      	adds	r3, r2, r3
 8015006:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015008:	494f      	ldr	r1, [pc, #316]	@ (8015148 <USB_DeactivateEndpoint+0x2b8>)
 801500a:	430a      	orrs	r2, r1
 801500c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801500e:	687a      	ldr	r2, [r7, #4]
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	781b      	ldrb	r3, [r3, #0]
 8015014:	009b      	lsls	r3, r3, #2
 8015016:	18d3      	adds	r3, r2, r3
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	4a4f      	ldr	r2, [pc, #316]	@ (8015158 <USB_DeactivateEndpoint+0x2c8>)
 801501c:	4013      	ands	r3, r2
 801501e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015020:	687a      	ldr	r2, [r7, #4]
 8015022:	683b      	ldr	r3, [r7, #0]
 8015024:	781b      	ldrb	r3, [r3, #0]
 8015026:	009b      	lsls	r3, r3, #2
 8015028:	18d3      	adds	r3, r2, r3
 801502a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801502c:	4948      	ldr	r1, [pc, #288]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 801502e:	430a      	orrs	r2, r1
 8015030:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8015032:	687a      	ldr	r2, [r7, #4]
 8015034:	683b      	ldr	r3, [r7, #0]
 8015036:	781b      	ldrb	r3, [r3, #0]
 8015038:	009b      	lsls	r3, r3, #2
 801503a:	18d3      	adds	r3, r2, r3
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	4a43      	ldr	r2, [pc, #268]	@ (801514c <USB_DeactivateEndpoint+0x2bc>)
 8015040:	4013      	ands	r3, r2
 8015042:	623b      	str	r3, [r7, #32]
 8015044:	687a      	ldr	r2, [r7, #4]
 8015046:	683b      	ldr	r3, [r7, #0]
 8015048:	781b      	ldrb	r3, [r3, #0]
 801504a:	009b      	lsls	r3, r3, #2
 801504c:	18d3      	adds	r3, r2, r3
 801504e:	6a3a      	ldr	r2, [r7, #32]
 8015050:	493f      	ldr	r1, [pc, #252]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 8015052:	430a      	orrs	r2, r1
 8015054:	601a      	str	r2, [r3, #0]
 8015056:	e070      	b.n	801513a <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8015058:	687a      	ldr	r2, [r7, #4]
 801505a:	683b      	ldr	r3, [r7, #0]
 801505c:	781b      	ldrb	r3, [r3, #0]
 801505e:	009b      	lsls	r3, r3, #2
 8015060:	18d3      	adds	r3, r2, r3
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	657b      	str	r3, [r7, #84]	@ 0x54
 8015066:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015068:	2380      	movs	r3, #128	@ 0x80
 801506a:	01db      	lsls	r3, r3, #7
 801506c:	4013      	ands	r3, r2
 801506e:	d011      	beq.n	8015094 <USB_DeactivateEndpoint+0x204>
 8015070:	687a      	ldr	r2, [r7, #4]
 8015072:	683b      	ldr	r3, [r7, #0]
 8015074:	781b      	ldrb	r3, [r3, #0]
 8015076:	009b      	lsls	r3, r3, #2
 8015078:	18d3      	adds	r3, r2, r3
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	4a31      	ldr	r2, [pc, #196]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 801507e:	4013      	ands	r3, r2
 8015080:	653b      	str	r3, [r7, #80]	@ 0x50
 8015082:	687a      	ldr	r2, [r7, #4]
 8015084:	683b      	ldr	r3, [r7, #0]
 8015086:	781b      	ldrb	r3, [r3, #0]
 8015088:	009b      	lsls	r3, r3, #2
 801508a:	18d3      	adds	r3, r2, r3
 801508c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801508e:	4931      	ldr	r1, [pc, #196]	@ (8015154 <USB_DeactivateEndpoint+0x2c4>)
 8015090:	430a      	orrs	r2, r1
 8015092:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8015094:	687a      	ldr	r2, [r7, #4]
 8015096:	683b      	ldr	r3, [r7, #0]
 8015098:	781b      	ldrb	r3, [r3, #0]
 801509a:	009b      	lsls	r3, r3, #2
 801509c:	18d3      	adds	r3, r2, r3
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80150a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80150a4:	2240      	movs	r2, #64	@ 0x40
 80150a6:	4013      	ands	r3, r2
 80150a8:	d011      	beq.n	80150ce <USB_DeactivateEndpoint+0x23e>
 80150aa:	687a      	ldr	r2, [r7, #4]
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	781b      	ldrb	r3, [r3, #0]
 80150b0:	009b      	lsls	r3, r3, #2
 80150b2:	18d3      	adds	r3, r2, r3
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	4a23      	ldr	r2, [pc, #140]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 80150b8:	4013      	ands	r3, r2
 80150ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80150bc:	687a      	ldr	r2, [r7, #4]
 80150be:	683b      	ldr	r3, [r7, #0]
 80150c0:	781b      	ldrb	r3, [r3, #0]
 80150c2:	009b      	lsls	r3, r3, #2
 80150c4:	18d3      	adds	r3, r2, r3
 80150c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80150c8:	491f      	ldr	r1, [pc, #124]	@ (8015148 <USB_DeactivateEndpoint+0x2b8>)
 80150ca:	430a      	orrs	r2, r1
 80150cc:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80150ce:	687a      	ldr	r2, [r7, #4]
 80150d0:	683b      	ldr	r3, [r7, #0]
 80150d2:	781b      	ldrb	r3, [r3, #0]
 80150d4:	009b      	lsls	r3, r3, #2
 80150d6:	18d3      	adds	r3, r2, r3
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	4a1a      	ldr	r2, [pc, #104]	@ (8015144 <USB_DeactivateEndpoint+0x2b4>)
 80150dc:	4013      	ands	r3, r2
 80150de:	647b      	str	r3, [r7, #68]	@ 0x44
 80150e0:	687a      	ldr	r2, [r7, #4]
 80150e2:	683b      	ldr	r3, [r7, #0]
 80150e4:	781b      	ldrb	r3, [r3, #0]
 80150e6:	009b      	lsls	r3, r3, #2
 80150e8:	18d3      	adds	r3, r2, r3
 80150ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80150ec:	4919      	ldr	r1, [pc, #100]	@ (8015154 <USB_DeactivateEndpoint+0x2c4>)
 80150ee:	430a      	orrs	r2, r1
 80150f0:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80150f2:	687a      	ldr	r2, [r7, #4]
 80150f4:	683b      	ldr	r3, [r7, #0]
 80150f6:	781b      	ldrb	r3, [r3, #0]
 80150f8:	009b      	lsls	r3, r3, #2
 80150fa:	18d3      	adds	r3, r2, r3
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	4a13      	ldr	r2, [pc, #76]	@ (801514c <USB_DeactivateEndpoint+0x2bc>)
 8015100:	4013      	ands	r3, r2
 8015102:	643b      	str	r3, [r7, #64]	@ 0x40
 8015104:	687a      	ldr	r2, [r7, #4]
 8015106:	683b      	ldr	r3, [r7, #0]
 8015108:	781b      	ldrb	r3, [r3, #0]
 801510a:	009b      	lsls	r3, r3, #2
 801510c:	18d3      	adds	r3, r2, r3
 801510e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015110:	490f      	ldr	r1, [pc, #60]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 8015112:	430a      	orrs	r2, r1
 8015114:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8015116:	687a      	ldr	r2, [r7, #4]
 8015118:	683b      	ldr	r3, [r7, #0]
 801511a:	781b      	ldrb	r3, [r3, #0]
 801511c:	009b      	lsls	r3, r3, #2
 801511e:	18d3      	adds	r3, r2, r3
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	4a0d      	ldr	r2, [pc, #52]	@ (8015158 <USB_DeactivateEndpoint+0x2c8>)
 8015124:	4013      	ands	r3, r2
 8015126:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015128:	687a      	ldr	r2, [r7, #4]
 801512a:	683b      	ldr	r3, [r7, #0]
 801512c:	781b      	ldrb	r3, [r3, #0]
 801512e:	009b      	lsls	r3, r3, #2
 8015130:	18d3      	adds	r3, r2, r3
 8015132:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015134:	4906      	ldr	r1, [pc, #24]	@ (8015150 <USB_DeactivateEndpoint+0x2c0>)
 8015136:	430a      	orrs	r2, r1
 8015138:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801513a:	2300      	movs	r3, #0
}
 801513c:	0018      	movs	r0, r3
 801513e:	46bd      	mov	sp, r7
 8015140:	b016      	add	sp, #88	@ 0x58
 8015142:	bd80      	pop	{r7, pc}
 8015144:	07ff8f8f 	.word	0x07ff8f8f
 8015148:	000080c0 	.word	0x000080c0
 801514c:	07ff8fbf 	.word	0x07ff8fbf
 8015150:	00008080 	.word	0x00008080
 8015154:	0000c080 	.word	0x0000c080
 8015158:	07ffbf8f 	.word	0x07ffbf8f

0801515c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801515c:	b590      	push	{r4, r7, lr}
 801515e:	b093      	sub	sp, #76	@ 0x4c
 8015160:	af00      	add	r7, sp, #0
 8015162:	6078      	str	r0, [r7, #4]
 8015164:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015166:	683b      	ldr	r3, [r7, #0]
 8015168:	785b      	ldrb	r3, [r3, #1]
 801516a:	2b01      	cmp	r3, #1
 801516c:	d001      	beq.n	8015172 <USB_EPStartXfer+0x16>
 801516e:	f000 fcc1 	bl	8015af4 <USB_EPStartXfer+0x998>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8015172:	683b      	ldr	r3, [r7, #0]
 8015174:	699a      	ldr	r2, [r3, #24]
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	691b      	ldr	r3, [r3, #16]
 801517a:	429a      	cmp	r2, r3
 801517c:	d903      	bls.n	8015186 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801517e:	683b      	ldr	r3, [r7, #0]
 8015180:	691b      	ldr	r3, [r3, #16]
 8015182:	647b      	str	r3, [r7, #68]	@ 0x44
 8015184:	e002      	b.n	801518c <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 8015186:	683b      	ldr	r3, [r7, #0]
 8015188:	699b      	ldr	r3, [r3, #24]
 801518a:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801518c:	683b      	ldr	r3, [r7, #0]
 801518e:	7b1b      	ldrb	r3, [r3, #12]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d12b      	bne.n	80151ec <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8015194:	683b      	ldr	r3, [r7, #0]
 8015196:	6959      	ldr	r1, [r3, #20]
 8015198:	683b      	ldr	r3, [r7, #0]
 801519a:	88da      	ldrh	r2, [r3, #6]
 801519c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801519e:	b29b      	uxth	r3, r3
 80151a0:	6878      	ldr	r0, [r7, #4]
 80151a2:	f000 fee9 	bl	8015f78 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80151a6:	683b      	ldr	r3, [r7, #0]
 80151a8:	781b      	ldrb	r3, [r3, #0]
 80151aa:	00db      	lsls	r3, r3, #3
 80151ac:	4ae3      	ldr	r2, [pc, #908]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80151ae:	4694      	mov	ip, r2
 80151b0:	4463      	add	r3, ip
 80151b2:	681a      	ldr	r2, [r3, #0]
 80151b4:	683b      	ldr	r3, [r7, #0]
 80151b6:	781b      	ldrb	r3, [r3, #0]
 80151b8:	00db      	lsls	r3, r3, #3
 80151ba:	49e0      	ldr	r1, [pc, #896]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80151bc:	468c      	mov	ip, r1
 80151be:	4463      	add	r3, ip
 80151c0:	0412      	lsls	r2, r2, #16
 80151c2:	0c12      	lsrs	r2, r2, #16
 80151c4:	601a      	str	r2, [r3, #0]
 80151c6:	683b      	ldr	r3, [r7, #0]
 80151c8:	781b      	ldrb	r3, [r3, #0]
 80151ca:	00db      	lsls	r3, r3, #3
 80151cc:	4adb      	ldr	r2, [pc, #876]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80151ce:	4694      	mov	ip, r2
 80151d0:	4463      	add	r3, ip
 80151d2:	6819      	ldr	r1, [r3, #0]
 80151d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80151d6:	041a      	lsls	r2, r3, #16
 80151d8:	683b      	ldr	r3, [r7, #0]
 80151da:	781b      	ldrb	r3, [r3, #0]
 80151dc:	00db      	lsls	r3, r3, #3
 80151de:	48d7      	ldr	r0, [pc, #860]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80151e0:	4684      	mov	ip, r0
 80151e2:	4463      	add	r3, ip
 80151e4:	430a      	orrs	r2, r1
 80151e6:	601a      	str	r2, [r3, #0]
 80151e8:	f000 fc69 	bl	8015abe <USB_EPStartXfer+0x962>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80151ec:	683b      	ldr	r3, [r7, #0]
 80151ee:	78db      	ldrb	r3, [r3, #3]
 80151f0:	2b02      	cmp	r3, #2
 80151f2:	d000      	beq.n	80151f6 <USB_EPStartXfer+0x9a>
 80151f4:	e315      	b.n	8015822 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80151f6:	683b      	ldr	r3, [r7, #0]
 80151f8:	6a1a      	ldr	r2, [r3, #32]
 80151fa:	683b      	ldr	r3, [r7, #0]
 80151fc:	691b      	ldr	r3, [r3, #16]
 80151fe:	429a      	cmp	r2, r3
 8015200:	d800      	bhi.n	8015204 <USB_EPStartXfer+0xa8>
 8015202:	e2c8      	b.n	8015796 <USB_EPStartXfer+0x63a>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8015204:	687a      	ldr	r2, [r7, #4]
 8015206:	683b      	ldr	r3, [r7, #0]
 8015208:	781b      	ldrb	r3, [r3, #0]
 801520a:	009b      	lsls	r3, r3, #2
 801520c:	18d3      	adds	r3, r2, r3
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	4acb      	ldr	r2, [pc, #812]	@ (8015540 <USB_EPStartXfer+0x3e4>)
 8015212:	4013      	ands	r3, r2
 8015214:	60fb      	str	r3, [r7, #12]
 8015216:	687a      	ldr	r2, [r7, #4]
 8015218:	683b      	ldr	r3, [r7, #0]
 801521a:	781b      	ldrb	r3, [r3, #0]
 801521c:	009b      	lsls	r3, r3, #2
 801521e:	18d3      	adds	r3, r2, r3
 8015220:	68fa      	ldr	r2, [r7, #12]
 8015222:	49c8      	ldr	r1, [pc, #800]	@ (8015544 <USB_EPStartXfer+0x3e8>)
 8015224:	430a      	orrs	r2, r1
 8015226:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8015228:	683b      	ldr	r3, [r7, #0]
 801522a:	6a1a      	ldr	r2, [r3, #32]
 801522c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801522e:	1ad2      	subs	r2, r2, r3
 8015230:	683b      	ldr	r3, [r7, #0]
 8015232:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8015234:	687a      	ldr	r2, [r7, #4]
 8015236:	683b      	ldr	r3, [r7, #0]
 8015238:	781b      	ldrb	r3, [r3, #0]
 801523a:	009b      	lsls	r3, r3, #2
 801523c:	18d3      	adds	r3, r2, r3
 801523e:	681b      	ldr	r3, [r3, #0]
 8015240:	2240      	movs	r2, #64	@ 0x40
 8015242:	4013      	ands	r3, r2
 8015244:	d100      	bne.n	8015248 <USB_EPStartXfer+0xec>
 8015246:	e14f      	b.n	80154e8 <USB_EPStartXfer+0x38c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8015248:	683b      	ldr	r3, [r7, #0]
 801524a:	785b      	ldrb	r3, [r3, #1]
 801524c:	2b00      	cmp	r3, #0
 801524e:	d162      	bne.n	8015316 <USB_EPStartXfer+0x1ba>
 8015250:	683b      	ldr	r3, [r7, #0]
 8015252:	781b      	ldrb	r3, [r3, #0]
 8015254:	00db      	lsls	r3, r3, #3
 8015256:	4ab9      	ldr	r2, [pc, #740]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015258:	4694      	mov	ip, r2
 801525a:	4463      	add	r3, ip
 801525c:	685a      	ldr	r2, [r3, #4]
 801525e:	683b      	ldr	r3, [r7, #0]
 8015260:	781b      	ldrb	r3, [r3, #0]
 8015262:	00db      	lsls	r3, r3, #3
 8015264:	49b5      	ldr	r1, [pc, #724]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015266:	468c      	mov	ip, r1
 8015268:	4463      	add	r3, ip
 801526a:	0192      	lsls	r2, r2, #6
 801526c:	0992      	lsrs	r2, r2, #6
 801526e:	605a      	str	r2, [r3, #4]
 8015270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015272:	2b00      	cmp	r3, #0
 8015274:	d111      	bne.n	801529a <USB_EPStartXfer+0x13e>
 8015276:	683b      	ldr	r3, [r7, #0]
 8015278:	781b      	ldrb	r3, [r3, #0]
 801527a:	00db      	lsls	r3, r3, #3
 801527c:	4aaf      	ldr	r2, [pc, #700]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801527e:	4694      	mov	ip, r2
 8015280:	4463      	add	r3, ip
 8015282:	685a      	ldr	r2, [r3, #4]
 8015284:	683b      	ldr	r3, [r7, #0]
 8015286:	781b      	ldrb	r3, [r3, #0]
 8015288:	00db      	lsls	r3, r3, #3
 801528a:	49ac      	ldr	r1, [pc, #688]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801528c:	468c      	mov	ip, r1
 801528e:	4463      	add	r3, ip
 8015290:	2180      	movs	r1, #128	@ 0x80
 8015292:	0609      	lsls	r1, r1, #24
 8015294:	430a      	orrs	r2, r1
 8015296:	605a      	str	r2, [r3, #4]
 8015298:	e062      	b.n	8015360 <USB_EPStartXfer+0x204>
 801529a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801529c:	2b3e      	cmp	r3, #62	@ 0x3e
 801529e:	d81b      	bhi.n	80152d8 <USB_EPStartXfer+0x17c>
 80152a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80152a2:	085b      	lsrs	r3, r3, #1
 80152a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80152a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80152a8:	2201      	movs	r2, #1
 80152aa:	4013      	ands	r3, r2
 80152ac:	d002      	beq.n	80152b4 <USB_EPStartXfer+0x158>
 80152ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80152b0:	3301      	adds	r3, #1
 80152b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80152b4:	683b      	ldr	r3, [r7, #0]
 80152b6:	781b      	ldrb	r3, [r3, #0]
 80152b8:	00db      	lsls	r3, r3, #3
 80152ba:	4aa0      	ldr	r2, [pc, #640]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80152bc:	4694      	mov	ip, r2
 80152be:	4463      	add	r3, ip
 80152c0:	6859      	ldr	r1, [r3, #4]
 80152c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80152c4:	069a      	lsls	r2, r3, #26
 80152c6:	683b      	ldr	r3, [r7, #0]
 80152c8:	781b      	ldrb	r3, [r3, #0]
 80152ca:	00db      	lsls	r3, r3, #3
 80152cc:	489b      	ldr	r0, [pc, #620]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80152ce:	4684      	mov	ip, r0
 80152d0:	4463      	add	r3, ip
 80152d2:	430a      	orrs	r2, r1
 80152d4:	605a      	str	r2, [r3, #4]
 80152d6:	e043      	b.n	8015360 <USB_EPStartXfer+0x204>
 80152d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80152da:	095b      	lsrs	r3, r3, #5
 80152dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80152de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80152e0:	221f      	movs	r2, #31
 80152e2:	4013      	ands	r3, r2
 80152e4:	d102      	bne.n	80152ec <USB_EPStartXfer+0x190>
 80152e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80152e8:	3b01      	subs	r3, #1
 80152ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80152ec:	683b      	ldr	r3, [r7, #0]
 80152ee:	781b      	ldrb	r3, [r3, #0]
 80152f0:	00db      	lsls	r3, r3, #3
 80152f2:	4a92      	ldr	r2, [pc, #584]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80152f4:	4694      	mov	ip, r2
 80152f6:	4463      	add	r3, ip
 80152f8:	685a      	ldr	r2, [r3, #4]
 80152fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80152fc:	069b      	lsls	r3, r3, #26
 80152fe:	431a      	orrs	r2, r3
 8015300:	683b      	ldr	r3, [r7, #0]
 8015302:	781b      	ldrb	r3, [r3, #0]
 8015304:	00db      	lsls	r3, r3, #3
 8015306:	498d      	ldr	r1, [pc, #564]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015308:	468c      	mov	ip, r1
 801530a:	4463      	add	r3, ip
 801530c:	2180      	movs	r1, #128	@ 0x80
 801530e:	0609      	lsls	r1, r1, #24
 8015310:	430a      	orrs	r2, r1
 8015312:	605a      	str	r2, [r3, #4]
 8015314:	e024      	b.n	8015360 <USB_EPStartXfer+0x204>
 8015316:	683b      	ldr	r3, [r7, #0]
 8015318:	785b      	ldrb	r3, [r3, #1]
 801531a:	2b01      	cmp	r3, #1
 801531c:	d120      	bne.n	8015360 <USB_EPStartXfer+0x204>
 801531e:	683b      	ldr	r3, [r7, #0]
 8015320:	781b      	ldrb	r3, [r3, #0]
 8015322:	00db      	lsls	r3, r3, #3
 8015324:	4a85      	ldr	r2, [pc, #532]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015326:	4694      	mov	ip, r2
 8015328:	4463      	add	r3, ip
 801532a:	685a      	ldr	r2, [r3, #4]
 801532c:	683b      	ldr	r3, [r7, #0]
 801532e:	781b      	ldrb	r3, [r3, #0]
 8015330:	00db      	lsls	r3, r3, #3
 8015332:	4982      	ldr	r1, [pc, #520]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015334:	468c      	mov	ip, r1
 8015336:	4463      	add	r3, ip
 8015338:	0412      	lsls	r2, r2, #16
 801533a:	0c12      	lsrs	r2, r2, #16
 801533c:	605a      	str	r2, [r3, #4]
 801533e:	683b      	ldr	r3, [r7, #0]
 8015340:	781b      	ldrb	r3, [r3, #0]
 8015342:	00db      	lsls	r3, r3, #3
 8015344:	4a7d      	ldr	r2, [pc, #500]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015346:	4694      	mov	ip, r2
 8015348:	4463      	add	r3, ip
 801534a:	6859      	ldr	r1, [r3, #4]
 801534c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801534e:	041a      	lsls	r2, r3, #16
 8015350:	683b      	ldr	r3, [r7, #0]
 8015352:	781b      	ldrb	r3, [r3, #0]
 8015354:	00db      	lsls	r3, r3, #3
 8015356:	4879      	ldr	r0, [pc, #484]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015358:	4684      	mov	ip, r0
 801535a:	4463      	add	r3, ip
 801535c:	430a      	orrs	r2, r1
 801535e:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8015360:	2016      	movs	r0, #22
 8015362:	183b      	adds	r3, r7, r0
 8015364:	683a      	ldr	r2, [r7, #0]
 8015366:	8952      	ldrh	r2, [r2, #10]
 8015368:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801536a:	683b      	ldr	r3, [r7, #0]
 801536c:	6959      	ldr	r1, [r3, #20]
 801536e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015370:	b29c      	uxth	r4, r3
 8015372:	183b      	adds	r3, r7, r0
 8015374:	881a      	ldrh	r2, [r3, #0]
 8015376:	6878      	ldr	r0, [r7, #4]
 8015378:	0023      	movs	r3, r4
 801537a:	f000 fdfd 	bl	8015f78 <USB_WritePMA>
            ep->xfer_buff += len;
 801537e:	683b      	ldr	r3, [r7, #0]
 8015380:	695a      	ldr	r2, [r3, #20]
 8015382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015384:	18d2      	adds	r2, r2, r3
 8015386:	683b      	ldr	r3, [r7, #0]
 8015388:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801538a:	683b      	ldr	r3, [r7, #0]
 801538c:	6a1a      	ldr	r2, [r3, #32]
 801538e:	683b      	ldr	r3, [r7, #0]
 8015390:	691b      	ldr	r3, [r3, #16]
 8015392:	429a      	cmp	r2, r3
 8015394:	d906      	bls.n	80153a4 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 8015396:	683b      	ldr	r3, [r7, #0]
 8015398:	6a1a      	ldr	r2, [r3, #32]
 801539a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801539c:	1ad2      	subs	r2, r2, r3
 801539e:	683b      	ldr	r3, [r7, #0]
 80153a0:	621a      	str	r2, [r3, #32]
 80153a2:	e005      	b.n	80153b0 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80153a4:	683b      	ldr	r3, [r7, #0]
 80153a6:	6a1b      	ldr	r3, [r3, #32]
 80153a8:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 80153aa:	683b      	ldr	r3, [r7, #0]
 80153ac:	2200      	movs	r2, #0
 80153ae:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80153b0:	683b      	ldr	r3, [r7, #0]
 80153b2:	785b      	ldrb	r3, [r3, #1]
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d162      	bne.n	801547e <USB_EPStartXfer+0x322>
 80153b8:	683b      	ldr	r3, [r7, #0]
 80153ba:	781b      	ldrb	r3, [r3, #0]
 80153bc:	00db      	lsls	r3, r3, #3
 80153be:	4a5f      	ldr	r2, [pc, #380]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80153c0:	4694      	mov	ip, r2
 80153c2:	4463      	add	r3, ip
 80153c4:	681a      	ldr	r2, [r3, #0]
 80153c6:	683b      	ldr	r3, [r7, #0]
 80153c8:	781b      	ldrb	r3, [r3, #0]
 80153ca:	00db      	lsls	r3, r3, #3
 80153cc:	495b      	ldr	r1, [pc, #364]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80153ce:	468c      	mov	ip, r1
 80153d0:	4463      	add	r3, ip
 80153d2:	0192      	lsls	r2, r2, #6
 80153d4:	0992      	lsrs	r2, r2, #6
 80153d6:	601a      	str	r2, [r3, #0]
 80153d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80153da:	2b00      	cmp	r3, #0
 80153dc:	d111      	bne.n	8015402 <USB_EPStartXfer+0x2a6>
 80153de:	683b      	ldr	r3, [r7, #0]
 80153e0:	781b      	ldrb	r3, [r3, #0]
 80153e2:	00db      	lsls	r3, r3, #3
 80153e4:	4a55      	ldr	r2, [pc, #340]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80153e6:	4694      	mov	ip, r2
 80153e8:	4463      	add	r3, ip
 80153ea:	681a      	ldr	r2, [r3, #0]
 80153ec:	683b      	ldr	r3, [r7, #0]
 80153ee:	781b      	ldrb	r3, [r3, #0]
 80153f0:	00db      	lsls	r3, r3, #3
 80153f2:	4952      	ldr	r1, [pc, #328]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80153f4:	468c      	mov	ip, r1
 80153f6:	4463      	add	r3, ip
 80153f8:	2180      	movs	r1, #128	@ 0x80
 80153fa:	0609      	lsls	r1, r1, #24
 80153fc:	430a      	orrs	r2, r1
 80153fe:	601a      	str	r2, [r3, #0]
 8015400:	e062      	b.n	80154c8 <USB_EPStartXfer+0x36c>
 8015402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015404:	2b3e      	cmp	r3, #62	@ 0x3e
 8015406:	d81b      	bhi.n	8015440 <USB_EPStartXfer+0x2e4>
 8015408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801540a:	085b      	lsrs	r3, r3, #1
 801540c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801540e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015410:	2201      	movs	r2, #1
 8015412:	4013      	ands	r3, r2
 8015414:	d002      	beq.n	801541c <USB_EPStartXfer+0x2c0>
 8015416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015418:	3301      	adds	r3, #1
 801541a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801541c:	683b      	ldr	r3, [r7, #0]
 801541e:	781b      	ldrb	r3, [r3, #0]
 8015420:	00db      	lsls	r3, r3, #3
 8015422:	4a46      	ldr	r2, [pc, #280]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015424:	4694      	mov	ip, r2
 8015426:	4463      	add	r3, ip
 8015428:	6819      	ldr	r1, [r3, #0]
 801542a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801542c:	069a      	lsls	r2, r3, #26
 801542e:	683b      	ldr	r3, [r7, #0]
 8015430:	781b      	ldrb	r3, [r3, #0]
 8015432:	00db      	lsls	r3, r3, #3
 8015434:	4841      	ldr	r0, [pc, #260]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015436:	4684      	mov	ip, r0
 8015438:	4463      	add	r3, ip
 801543a:	430a      	orrs	r2, r1
 801543c:	601a      	str	r2, [r3, #0]
 801543e:	e043      	b.n	80154c8 <USB_EPStartXfer+0x36c>
 8015440:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015442:	095b      	lsrs	r3, r3, #5
 8015444:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015448:	221f      	movs	r2, #31
 801544a:	4013      	ands	r3, r2
 801544c:	d102      	bne.n	8015454 <USB_EPStartXfer+0x2f8>
 801544e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015450:	3b01      	subs	r3, #1
 8015452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015454:	683b      	ldr	r3, [r7, #0]
 8015456:	781b      	ldrb	r3, [r3, #0]
 8015458:	00db      	lsls	r3, r3, #3
 801545a:	4a38      	ldr	r2, [pc, #224]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801545c:	4694      	mov	ip, r2
 801545e:	4463      	add	r3, ip
 8015460:	681a      	ldr	r2, [r3, #0]
 8015462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015464:	069b      	lsls	r3, r3, #26
 8015466:	431a      	orrs	r2, r3
 8015468:	683b      	ldr	r3, [r7, #0]
 801546a:	781b      	ldrb	r3, [r3, #0]
 801546c:	00db      	lsls	r3, r3, #3
 801546e:	4933      	ldr	r1, [pc, #204]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015470:	468c      	mov	ip, r1
 8015472:	4463      	add	r3, ip
 8015474:	2180      	movs	r1, #128	@ 0x80
 8015476:	0609      	lsls	r1, r1, #24
 8015478:	430a      	orrs	r2, r1
 801547a:	601a      	str	r2, [r3, #0]
 801547c:	e024      	b.n	80154c8 <USB_EPStartXfer+0x36c>
 801547e:	683b      	ldr	r3, [r7, #0]
 8015480:	785b      	ldrb	r3, [r3, #1]
 8015482:	2b01      	cmp	r3, #1
 8015484:	d120      	bne.n	80154c8 <USB_EPStartXfer+0x36c>
 8015486:	683b      	ldr	r3, [r7, #0]
 8015488:	781b      	ldrb	r3, [r3, #0]
 801548a:	00db      	lsls	r3, r3, #3
 801548c:	4a2b      	ldr	r2, [pc, #172]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801548e:	4694      	mov	ip, r2
 8015490:	4463      	add	r3, ip
 8015492:	681a      	ldr	r2, [r3, #0]
 8015494:	683b      	ldr	r3, [r7, #0]
 8015496:	781b      	ldrb	r3, [r3, #0]
 8015498:	00db      	lsls	r3, r3, #3
 801549a:	4928      	ldr	r1, [pc, #160]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801549c:	468c      	mov	ip, r1
 801549e:	4463      	add	r3, ip
 80154a0:	0412      	lsls	r2, r2, #16
 80154a2:	0c12      	lsrs	r2, r2, #16
 80154a4:	601a      	str	r2, [r3, #0]
 80154a6:	683b      	ldr	r3, [r7, #0]
 80154a8:	781b      	ldrb	r3, [r3, #0]
 80154aa:	00db      	lsls	r3, r3, #3
 80154ac:	4a23      	ldr	r2, [pc, #140]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80154ae:	4694      	mov	ip, r2
 80154b0:	4463      	add	r3, ip
 80154b2:	6819      	ldr	r1, [r3, #0]
 80154b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80154b6:	041a      	lsls	r2, r3, #16
 80154b8:	683b      	ldr	r3, [r7, #0]
 80154ba:	781b      	ldrb	r3, [r3, #0]
 80154bc:	00db      	lsls	r3, r3, #3
 80154be:	481f      	ldr	r0, [pc, #124]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80154c0:	4684      	mov	ip, r0
 80154c2:	4463      	add	r3, ip
 80154c4:	430a      	orrs	r2, r1
 80154c6:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80154c8:	2016      	movs	r0, #22
 80154ca:	183b      	adds	r3, r7, r0
 80154cc:	683a      	ldr	r2, [r7, #0]
 80154ce:	8912      	ldrh	r2, [r2, #8]
 80154d0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80154d2:	683b      	ldr	r3, [r7, #0]
 80154d4:	6959      	ldr	r1, [r3, #20]
 80154d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80154d8:	b29c      	uxth	r4, r3
 80154da:	183b      	adds	r3, r7, r0
 80154dc:	881a      	ldrh	r2, [r3, #0]
 80154de:	6878      	ldr	r0, [r7, #4]
 80154e0:	0023      	movs	r3, r4
 80154e2:	f000 fd49 	bl	8015f78 <USB_WritePMA>
 80154e6:	e2ea      	b.n	8015abe <USB_EPStartXfer+0x962>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80154e8:	683b      	ldr	r3, [r7, #0]
 80154ea:	785b      	ldrb	r3, [r3, #1]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d169      	bne.n	80155c4 <USB_EPStartXfer+0x468>
 80154f0:	683b      	ldr	r3, [r7, #0]
 80154f2:	781b      	ldrb	r3, [r3, #0]
 80154f4:	00db      	lsls	r3, r3, #3
 80154f6:	4a11      	ldr	r2, [pc, #68]	@ (801553c <USB_EPStartXfer+0x3e0>)
 80154f8:	4694      	mov	ip, r2
 80154fa:	4463      	add	r3, ip
 80154fc:	681a      	ldr	r2, [r3, #0]
 80154fe:	683b      	ldr	r3, [r7, #0]
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	00db      	lsls	r3, r3, #3
 8015504:	490d      	ldr	r1, [pc, #52]	@ (801553c <USB_EPStartXfer+0x3e0>)
 8015506:	468c      	mov	ip, r1
 8015508:	4463      	add	r3, ip
 801550a:	0192      	lsls	r2, r2, #6
 801550c:	0992      	lsrs	r2, r2, #6
 801550e:	601a      	str	r2, [r3, #0]
 8015510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015512:	2b00      	cmp	r3, #0
 8015514:	d118      	bne.n	8015548 <USB_EPStartXfer+0x3ec>
 8015516:	683b      	ldr	r3, [r7, #0]
 8015518:	781b      	ldrb	r3, [r3, #0]
 801551a:	00db      	lsls	r3, r3, #3
 801551c:	4a07      	ldr	r2, [pc, #28]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801551e:	4694      	mov	ip, r2
 8015520:	4463      	add	r3, ip
 8015522:	681a      	ldr	r2, [r3, #0]
 8015524:	683b      	ldr	r3, [r7, #0]
 8015526:	781b      	ldrb	r3, [r3, #0]
 8015528:	00db      	lsls	r3, r3, #3
 801552a:	4904      	ldr	r1, [pc, #16]	@ (801553c <USB_EPStartXfer+0x3e0>)
 801552c:	468c      	mov	ip, r1
 801552e:	4463      	add	r3, ip
 8015530:	2180      	movs	r1, #128	@ 0x80
 8015532:	0609      	lsls	r1, r1, #24
 8015534:	430a      	orrs	r2, r1
 8015536:	601a      	str	r2, [r3, #0]
 8015538:	e069      	b.n	801560e <USB_EPStartXfer+0x4b2>
 801553a:	46c0      	nop			@ (mov r8, r8)
 801553c:	40009800 	.word	0x40009800
 8015540:	07ff8f8f 	.word	0x07ff8f8f
 8015544:	00008180 	.word	0x00008180
 8015548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801554a:	2b3e      	cmp	r3, #62	@ 0x3e
 801554c:	d81b      	bhi.n	8015586 <USB_EPStartXfer+0x42a>
 801554e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015550:	085b      	lsrs	r3, r3, #1
 8015552:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015556:	2201      	movs	r2, #1
 8015558:	4013      	ands	r3, r2
 801555a:	d002      	beq.n	8015562 <USB_EPStartXfer+0x406>
 801555c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801555e:	3301      	adds	r3, #1
 8015560:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015562:	683b      	ldr	r3, [r7, #0]
 8015564:	781b      	ldrb	r3, [r3, #0]
 8015566:	00db      	lsls	r3, r3, #3
 8015568:	4ada      	ldr	r2, [pc, #872]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801556a:	4694      	mov	ip, r2
 801556c:	4463      	add	r3, ip
 801556e:	6819      	ldr	r1, [r3, #0]
 8015570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015572:	069a      	lsls	r2, r3, #26
 8015574:	683b      	ldr	r3, [r7, #0]
 8015576:	781b      	ldrb	r3, [r3, #0]
 8015578:	00db      	lsls	r3, r3, #3
 801557a:	48d6      	ldr	r0, [pc, #856]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801557c:	4684      	mov	ip, r0
 801557e:	4463      	add	r3, ip
 8015580:	430a      	orrs	r2, r1
 8015582:	601a      	str	r2, [r3, #0]
 8015584:	e043      	b.n	801560e <USB_EPStartXfer+0x4b2>
 8015586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015588:	095b      	lsrs	r3, r3, #5
 801558a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801558c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801558e:	221f      	movs	r2, #31
 8015590:	4013      	ands	r3, r2
 8015592:	d102      	bne.n	801559a <USB_EPStartXfer+0x43e>
 8015594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015596:	3b01      	subs	r3, #1
 8015598:	63bb      	str	r3, [r7, #56]	@ 0x38
 801559a:	683b      	ldr	r3, [r7, #0]
 801559c:	781b      	ldrb	r3, [r3, #0]
 801559e:	00db      	lsls	r3, r3, #3
 80155a0:	4acc      	ldr	r2, [pc, #816]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80155a2:	4694      	mov	ip, r2
 80155a4:	4463      	add	r3, ip
 80155a6:	681a      	ldr	r2, [r3, #0]
 80155a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155aa:	069b      	lsls	r3, r3, #26
 80155ac:	431a      	orrs	r2, r3
 80155ae:	683b      	ldr	r3, [r7, #0]
 80155b0:	781b      	ldrb	r3, [r3, #0]
 80155b2:	00db      	lsls	r3, r3, #3
 80155b4:	49c7      	ldr	r1, [pc, #796]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80155b6:	468c      	mov	ip, r1
 80155b8:	4463      	add	r3, ip
 80155ba:	2180      	movs	r1, #128	@ 0x80
 80155bc:	0609      	lsls	r1, r1, #24
 80155be:	430a      	orrs	r2, r1
 80155c0:	601a      	str	r2, [r3, #0]
 80155c2:	e024      	b.n	801560e <USB_EPStartXfer+0x4b2>
 80155c4:	683b      	ldr	r3, [r7, #0]
 80155c6:	785b      	ldrb	r3, [r3, #1]
 80155c8:	2b01      	cmp	r3, #1
 80155ca:	d120      	bne.n	801560e <USB_EPStartXfer+0x4b2>
 80155cc:	683b      	ldr	r3, [r7, #0]
 80155ce:	781b      	ldrb	r3, [r3, #0]
 80155d0:	00db      	lsls	r3, r3, #3
 80155d2:	4ac0      	ldr	r2, [pc, #768]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80155d4:	4694      	mov	ip, r2
 80155d6:	4463      	add	r3, ip
 80155d8:	681a      	ldr	r2, [r3, #0]
 80155da:	683b      	ldr	r3, [r7, #0]
 80155dc:	781b      	ldrb	r3, [r3, #0]
 80155de:	00db      	lsls	r3, r3, #3
 80155e0:	49bc      	ldr	r1, [pc, #752]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80155e2:	468c      	mov	ip, r1
 80155e4:	4463      	add	r3, ip
 80155e6:	0412      	lsls	r2, r2, #16
 80155e8:	0c12      	lsrs	r2, r2, #16
 80155ea:	601a      	str	r2, [r3, #0]
 80155ec:	683b      	ldr	r3, [r7, #0]
 80155ee:	781b      	ldrb	r3, [r3, #0]
 80155f0:	00db      	lsls	r3, r3, #3
 80155f2:	4ab8      	ldr	r2, [pc, #736]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80155f4:	4694      	mov	ip, r2
 80155f6:	4463      	add	r3, ip
 80155f8:	6819      	ldr	r1, [r3, #0]
 80155fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80155fc:	041a      	lsls	r2, r3, #16
 80155fe:	683b      	ldr	r3, [r7, #0]
 8015600:	781b      	ldrb	r3, [r3, #0]
 8015602:	00db      	lsls	r3, r3, #3
 8015604:	48b3      	ldr	r0, [pc, #716]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015606:	4684      	mov	ip, r0
 8015608:	4463      	add	r3, ip
 801560a:	430a      	orrs	r2, r1
 801560c:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801560e:	2016      	movs	r0, #22
 8015610:	183b      	adds	r3, r7, r0
 8015612:	683a      	ldr	r2, [r7, #0]
 8015614:	8912      	ldrh	r2, [r2, #8]
 8015616:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8015618:	683b      	ldr	r3, [r7, #0]
 801561a:	6959      	ldr	r1, [r3, #20]
 801561c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801561e:	b29c      	uxth	r4, r3
 8015620:	183b      	adds	r3, r7, r0
 8015622:	881a      	ldrh	r2, [r3, #0]
 8015624:	6878      	ldr	r0, [r7, #4]
 8015626:	0023      	movs	r3, r4
 8015628:	f000 fca6 	bl	8015f78 <USB_WritePMA>
            ep->xfer_buff += len;
 801562c:	683b      	ldr	r3, [r7, #0]
 801562e:	695a      	ldr	r2, [r3, #20]
 8015630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015632:	18d2      	adds	r2, r2, r3
 8015634:	683b      	ldr	r3, [r7, #0]
 8015636:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8015638:	683b      	ldr	r3, [r7, #0]
 801563a:	6a1a      	ldr	r2, [r3, #32]
 801563c:	683b      	ldr	r3, [r7, #0]
 801563e:	691b      	ldr	r3, [r3, #16]
 8015640:	429a      	cmp	r2, r3
 8015642:	d906      	bls.n	8015652 <USB_EPStartXfer+0x4f6>
            {
              ep->xfer_len_db -= len;
 8015644:	683b      	ldr	r3, [r7, #0]
 8015646:	6a1a      	ldr	r2, [r3, #32]
 8015648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801564a:	1ad2      	subs	r2, r2, r3
 801564c:	683b      	ldr	r3, [r7, #0]
 801564e:	621a      	str	r2, [r3, #32]
 8015650:	e005      	b.n	801565e <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8015652:	683b      	ldr	r3, [r7, #0]
 8015654:	6a1b      	ldr	r3, [r3, #32]
 8015656:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 8015658:	683b      	ldr	r3, [r7, #0]
 801565a:	2200      	movs	r2, #0
 801565c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801565e:	683b      	ldr	r3, [r7, #0]
 8015660:	785b      	ldrb	r3, [r3, #1]
 8015662:	2b00      	cmp	r3, #0
 8015664:	d162      	bne.n	801572c <USB_EPStartXfer+0x5d0>
 8015666:	683b      	ldr	r3, [r7, #0]
 8015668:	781b      	ldrb	r3, [r3, #0]
 801566a:	00db      	lsls	r3, r3, #3
 801566c:	4a99      	ldr	r2, [pc, #612]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801566e:	4694      	mov	ip, r2
 8015670:	4463      	add	r3, ip
 8015672:	685a      	ldr	r2, [r3, #4]
 8015674:	683b      	ldr	r3, [r7, #0]
 8015676:	781b      	ldrb	r3, [r3, #0]
 8015678:	00db      	lsls	r3, r3, #3
 801567a:	4996      	ldr	r1, [pc, #600]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801567c:	468c      	mov	ip, r1
 801567e:	4463      	add	r3, ip
 8015680:	0192      	lsls	r2, r2, #6
 8015682:	0992      	lsrs	r2, r2, #6
 8015684:	605a      	str	r2, [r3, #4]
 8015686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015688:	2b00      	cmp	r3, #0
 801568a:	d111      	bne.n	80156b0 <USB_EPStartXfer+0x554>
 801568c:	683b      	ldr	r3, [r7, #0]
 801568e:	781b      	ldrb	r3, [r3, #0]
 8015690:	00db      	lsls	r3, r3, #3
 8015692:	4a90      	ldr	r2, [pc, #576]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015694:	4694      	mov	ip, r2
 8015696:	4463      	add	r3, ip
 8015698:	685a      	ldr	r2, [r3, #4]
 801569a:	683b      	ldr	r3, [r7, #0]
 801569c:	781b      	ldrb	r3, [r3, #0]
 801569e:	00db      	lsls	r3, r3, #3
 80156a0:	498c      	ldr	r1, [pc, #560]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80156a2:	468c      	mov	ip, r1
 80156a4:	4463      	add	r3, ip
 80156a6:	2180      	movs	r1, #128	@ 0x80
 80156a8:	0609      	lsls	r1, r1, #24
 80156aa:	430a      	orrs	r2, r1
 80156ac:	605a      	str	r2, [r3, #4]
 80156ae:	e062      	b.n	8015776 <USB_EPStartXfer+0x61a>
 80156b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80156b4:	d81b      	bhi.n	80156ee <USB_EPStartXfer+0x592>
 80156b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156b8:	085b      	lsrs	r3, r3, #1
 80156ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80156bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156be:	2201      	movs	r2, #1
 80156c0:	4013      	ands	r3, r2
 80156c2:	d002      	beq.n	80156ca <USB_EPStartXfer+0x56e>
 80156c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156c6:	3301      	adds	r3, #1
 80156c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80156ca:	683b      	ldr	r3, [r7, #0]
 80156cc:	781b      	ldrb	r3, [r3, #0]
 80156ce:	00db      	lsls	r3, r3, #3
 80156d0:	4a80      	ldr	r2, [pc, #512]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80156d2:	4694      	mov	ip, r2
 80156d4:	4463      	add	r3, ip
 80156d6:	6859      	ldr	r1, [r3, #4]
 80156d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156da:	069a      	lsls	r2, r3, #26
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	781b      	ldrb	r3, [r3, #0]
 80156e0:	00db      	lsls	r3, r3, #3
 80156e2:	487c      	ldr	r0, [pc, #496]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80156e4:	4684      	mov	ip, r0
 80156e6:	4463      	add	r3, ip
 80156e8:	430a      	orrs	r2, r1
 80156ea:	605a      	str	r2, [r3, #4]
 80156ec:	e043      	b.n	8015776 <USB_EPStartXfer+0x61a>
 80156ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156f0:	095b      	lsrs	r3, r3, #5
 80156f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80156f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80156f6:	221f      	movs	r2, #31
 80156f8:	4013      	ands	r3, r2
 80156fa:	d102      	bne.n	8015702 <USB_EPStartXfer+0x5a6>
 80156fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156fe:	3b01      	subs	r3, #1
 8015700:	637b      	str	r3, [r7, #52]	@ 0x34
 8015702:	683b      	ldr	r3, [r7, #0]
 8015704:	781b      	ldrb	r3, [r3, #0]
 8015706:	00db      	lsls	r3, r3, #3
 8015708:	4a72      	ldr	r2, [pc, #456]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801570a:	4694      	mov	ip, r2
 801570c:	4463      	add	r3, ip
 801570e:	685a      	ldr	r2, [r3, #4]
 8015710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015712:	069b      	lsls	r3, r3, #26
 8015714:	431a      	orrs	r2, r3
 8015716:	683b      	ldr	r3, [r7, #0]
 8015718:	781b      	ldrb	r3, [r3, #0]
 801571a:	00db      	lsls	r3, r3, #3
 801571c:	496d      	ldr	r1, [pc, #436]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801571e:	468c      	mov	ip, r1
 8015720:	4463      	add	r3, ip
 8015722:	2180      	movs	r1, #128	@ 0x80
 8015724:	0609      	lsls	r1, r1, #24
 8015726:	430a      	orrs	r2, r1
 8015728:	605a      	str	r2, [r3, #4]
 801572a:	e024      	b.n	8015776 <USB_EPStartXfer+0x61a>
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	785b      	ldrb	r3, [r3, #1]
 8015730:	2b01      	cmp	r3, #1
 8015732:	d120      	bne.n	8015776 <USB_EPStartXfer+0x61a>
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	00db      	lsls	r3, r3, #3
 801573a:	4a66      	ldr	r2, [pc, #408]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801573c:	4694      	mov	ip, r2
 801573e:	4463      	add	r3, ip
 8015740:	685a      	ldr	r2, [r3, #4]
 8015742:	683b      	ldr	r3, [r7, #0]
 8015744:	781b      	ldrb	r3, [r3, #0]
 8015746:	00db      	lsls	r3, r3, #3
 8015748:	4962      	ldr	r1, [pc, #392]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801574a:	468c      	mov	ip, r1
 801574c:	4463      	add	r3, ip
 801574e:	0412      	lsls	r2, r2, #16
 8015750:	0c12      	lsrs	r2, r2, #16
 8015752:	605a      	str	r2, [r3, #4]
 8015754:	683b      	ldr	r3, [r7, #0]
 8015756:	781b      	ldrb	r3, [r3, #0]
 8015758:	00db      	lsls	r3, r3, #3
 801575a:	4a5e      	ldr	r2, [pc, #376]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801575c:	4694      	mov	ip, r2
 801575e:	4463      	add	r3, ip
 8015760:	6859      	ldr	r1, [r3, #4]
 8015762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015764:	041a      	lsls	r2, r3, #16
 8015766:	683b      	ldr	r3, [r7, #0]
 8015768:	781b      	ldrb	r3, [r3, #0]
 801576a:	00db      	lsls	r3, r3, #3
 801576c:	4859      	ldr	r0, [pc, #356]	@ (80158d4 <USB_EPStartXfer+0x778>)
 801576e:	4684      	mov	ip, r0
 8015770:	4463      	add	r3, ip
 8015772:	430a      	orrs	r2, r1
 8015774:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8015776:	2016      	movs	r0, #22
 8015778:	183b      	adds	r3, r7, r0
 801577a:	683a      	ldr	r2, [r7, #0]
 801577c:	8952      	ldrh	r2, [r2, #10]
 801577e:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8015780:	683b      	ldr	r3, [r7, #0]
 8015782:	6959      	ldr	r1, [r3, #20]
 8015784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015786:	b29c      	uxth	r4, r3
 8015788:	183b      	adds	r3, r7, r0
 801578a:	881a      	ldrh	r2, [r3, #0]
 801578c:	6878      	ldr	r0, [r7, #4]
 801578e:	0023      	movs	r3, r4
 8015790:	f000 fbf2 	bl	8015f78 <USB_WritePMA>
 8015794:	e193      	b.n	8015abe <USB_EPStartXfer+0x962>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8015796:	683b      	ldr	r3, [r7, #0]
 8015798:	6a1b      	ldr	r3, [r3, #32]
 801579a:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801579c:	687a      	ldr	r2, [r7, #4]
 801579e:	683b      	ldr	r3, [r7, #0]
 80157a0:	781b      	ldrb	r3, [r3, #0]
 80157a2:	009b      	lsls	r3, r3, #2
 80157a4:	18d3      	adds	r3, r2, r3
 80157a6:	681b      	ldr	r3, [r3, #0]
 80157a8:	4a4b      	ldr	r2, [pc, #300]	@ (80158d8 <USB_EPStartXfer+0x77c>)
 80157aa:	4013      	ands	r3, r2
 80157ac:	613b      	str	r3, [r7, #16]
 80157ae:	687a      	ldr	r2, [r7, #4]
 80157b0:	683b      	ldr	r3, [r7, #0]
 80157b2:	781b      	ldrb	r3, [r3, #0]
 80157b4:	009b      	lsls	r3, r3, #2
 80157b6:	18d3      	adds	r3, r2, r3
 80157b8:	693a      	ldr	r2, [r7, #16]
 80157ba:	4948      	ldr	r1, [pc, #288]	@ (80158dc <USB_EPStartXfer+0x780>)
 80157bc:	430a      	orrs	r2, r1
 80157be:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80157c0:	683b      	ldr	r3, [r7, #0]
 80157c2:	781b      	ldrb	r3, [r3, #0]
 80157c4:	00db      	lsls	r3, r3, #3
 80157c6:	4a43      	ldr	r2, [pc, #268]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80157c8:	4694      	mov	ip, r2
 80157ca:	4463      	add	r3, ip
 80157cc:	681a      	ldr	r2, [r3, #0]
 80157ce:	683b      	ldr	r3, [r7, #0]
 80157d0:	781b      	ldrb	r3, [r3, #0]
 80157d2:	00db      	lsls	r3, r3, #3
 80157d4:	493f      	ldr	r1, [pc, #252]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80157d6:	468c      	mov	ip, r1
 80157d8:	4463      	add	r3, ip
 80157da:	0412      	lsls	r2, r2, #16
 80157dc:	0c12      	lsrs	r2, r2, #16
 80157de:	601a      	str	r2, [r3, #0]
 80157e0:	683b      	ldr	r3, [r7, #0]
 80157e2:	781b      	ldrb	r3, [r3, #0]
 80157e4:	00db      	lsls	r3, r3, #3
 80157e6:	4a3b      	ldr	r2, [pc, #236]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80157e8:	4694      	mov	ip, r2
 80157ea:	4463      	add	r3, ip
 80157ec:	6819      	ldr	r1, [r3, #0]
 80157ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80157f0:	041a      	lsls	r2, r3, #16
 80157f2:	683b      	ldr	r3, [r7, #0]
 80157f4:	781b      	ldrb	r3, [r3, #0]
 80157f6:	00db      	lsls	r3, r3, #3
 80157f8:	4836      	ldr	r0, [pc, #216]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80157fa:	4684      	mov	ip, r0
 80157fc:	4463      	add	r3, ip
 80157fe:	430a      	orrs	r2, r1
 8015800:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8015802:	2016      	movs	r0, #22
 8015804:	183b      	adds	r3, r7, r0
 8015806:	683a      	ldr	r2, [r7, #0]
 8015808:	8912      	ldrh	r2, [r2, #8]
 801580a:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801580c:	683b      	ldr	r3, [r7, #0]
 801580e:	6959      	ldr	r1, [r3, #20]
 8015810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015812:	b29c      	uxth	r4, r3
 8015814:	183b      	adds	r3, r7, r0
 8015816:	881a      	ldrh	r2, [r3, #0]
 8015818:	6878      	ldr	r0, [r7, #4]
 801581a:	0023      	movs	r3, r4
 801581c:	f000 fbac 	bl	8015f78 <USB_WritePMA>
 8015820:	e14d      	b.n	8015abe <USB_EPStartXfer+0x962>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8015822:	683b      	ldr	r3, [r7, #0]
 8015824:	6a1a      	ldr	r2, [r3, #32]
 8015826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015828:	1ad2      	subs	r2, r2, r3
 801582a:	683b      	ldr	r3, [r7, #0]
 801582c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801582e:	687a      	ldr	r2, [r7, #4]
 8015830:	683b      	ldr	r3, [r7, #0]
 8015832:	781b      	ldrb	r3, [r3, #0]
 8015834:	009b      	lsls	r3, r3, #2
 8015836:	18d3      	adds	r3, r2, r3
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	2240      	movs	r2, #64	@ 0x40
 801583c:	4013      	ands	r3, r2
 801583e:	d100      	bne.n	8015842 <USB_EPStartXfer+0x6e6>
 8015840:	e0a2      	b.n	8015988 <USB_EPStartXfer+0x82c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8015842:	683b      	ldr	r3, [r7, #0]
 8015844:	785b      	ldrb	r3, [r3, #1]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d169      	bne.n	801591e <USB_EPStartXfer+0x7c2>
 801584a:	683b      	ldr	r3, [r7, #0]
 801584c:	781b      	ldrb	r3, [r3, #0]
 801584e:	00db      	lsls	r3, r3, #3
 8015850:	4a20      	ldr	r2, [pc, #128]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015852:	4694      	mov	ip, r2
 8015854:	4463      	add	r3, ip
 8015856:	685a      	ldr	r2, [r3, #4]
 8015858:	683b      	ldr	r3, [r7, #0]
 801585a:	781b      	ldrb	r3, [r3, #0]
 801585c:	00db      	lsls	r3, r3, #3
 801585e:	491d      	ldr	r1, [pc, #116]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015860:	468c      	mov	ip, r1
 8015862:	4463      	add	r3, ip
 8015864:	0192      	lsls	r2, r2, #6
 8015866:	0992      	lsrs	r2, r2, #6
 8015868:	605a      	str	r2, [r3, #4]
 801586a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801586c:	2b00      	cmp	r3, #0
 801586e:	d111      	bne.n	8015894 <USB_EPStartXfer+0x738>
 8015870:	683b      	ldr	r3, [r7, #0]
 8015872:	781b      	ldrb	r3, [r3, #0]
 8015874:	00db      	lsls	r3, r3, #3
 8015876:	4a17      	ldr	r2, [pc, #92]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015878:	4694      	mov	ip, r2
 801587a:	4463      	add	r3, ip
 801587c:	685a      	ldr	r2, [r3, #4]
 801587e:	683b      	ldr	r3, [r7, #0]
 8015880:	781b      	ldrb	r3, [r3, #0]
 8015882:	00db      	lsls	r3, r3, #3
 8015884:	4913      	ldr	r1, [pc, #76]	@ (80158d4 <USB_EPStartXfer+0x778>)
 8015886:	468c      	mov	ip, r1
 8015888:	4463      	add	r3, ip
 801588a:	2180      	movs	r1, #128	@ 0x80
 801588c:	0609      	lsls	r1, r1, #24
 801588e:	430a      	orrs	r2, r1
 8015890:	605a      	str	r2, [r3, #4]
 8015892:	e069      	b.n	8015968 <USB_EPStartXfer+0x80c>
 8015894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015896:	2b3e      	cmp	r3, #62	@ 0x3e
 8015898:	d822      	bhi.n	80158e0 <USB_EPStartXfer+0x784>
 801589a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801589c:	085b      	lsrs	r3, r3, #1
 801589e:	633b      	str	r3, [r7, #48]	@ 0x30
 80158a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80158a2:	2201      	movs	r2, #1
 80158a4:	4013      	ands	r3, r2
 80158a6:	d002      	beq.n	80158ae <USB_EPStartXfer+0x752>
 80158a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158aa:	3301      	adds	r3, #1
 80158ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80158ae:	683b      	ldr	r3, [r7, #0]
 80158b0:	781b      	ldrb	r3, [r3, #0]
 80158b2:	00db      	lsls	r3, r3, #3
 80158b4:	4a07      	ldr	r2, [pc, #28]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80158b6:	4694      	mov	ip, r2
 80158b8:	4463      	add	r3, ip
 80158ba:	6859      	ldr	r1, [r3, #4]
 80158bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158be:	069a      	lsls	r2, r3, #26
 80158c0:	683b      	ldr	r3, [r7, #0]
 80158c2:	781b      	ldrb	r3, [r3, #0]
 80158c4:	00db      	lsls	r3, r3, #3
 80158c6:	4803      	ldr	r0, [pc, #12]	@ (80158d4 <USB_EPStartXfer+0x778>)
 80158c8:	4684      	mov	ip, r0
 80158ca:	4463      	add	r3, ip
 80158cc:	430a      	orrs	r2, r1
 80158ce:	605a      	str	r2, [r3, #4]
 80158d0:	e04a      	b.n	8015968 <USB_EPStartXfer+0x80c>
 80158d2:	46c0      	nop			@ (mov r8, r8)
 80158d4:	40009800 	.word	0x40009800
 80158d8:	07ff8e8f 	.word	0x07ff8e8f
 80158dc:	00008080 	.word	0x00008080
 80158e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80158e2:	095b      	lsrs	r3, r3, #5
 80158e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80158e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80158e8:	221f      	movs	r2, #31
 80158ea:	4013      	ands	r3, r2
 80158ec:	d102      	bne.n	80158f4 <USB_EPStartXfer+0x798>
 80158ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158f0:	3b01      	subs	r3, #1
 80158f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80158f4:	683b      	ldr	r3, [r7, #0]
 80158f6:	781b      	ldrb	r3, [r3, #0]
 80158f8:	00db      	lsls	r3, r3, #3
 80158fa:	4ad3      	ldr	r2, [pc, #844]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 80158fc:	4694      	mov	ip, r2
 80158fe:	4463      	add	r3, ip
 8015900:	685a      	ldr	r2, [r3, #4]
 8015902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015904:	069b      	lsls	r3, r3, #26
 8015906:	431a      	orrs	r2, r3
 8015908:	683b      	ldr	r3, [r7, #0]
 801590a:	781b      	ldrb	r3, [r3, #0]
 801590c:	00db      	lsls	r3, r3, #3
 801590e:	49ce      	ldr	r1, [pc, #824]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015910:	468c      	mov	ip, r1
 8015912:	4463      	add	r3, ip
 8015914:	2180      	movs	r1, #128	@ 0x80
 8015916:	0609      	lsls	r1, r1, #24
 8015918:	430a      	orrs	r2, r1
 801591a:	605a      	str	r2, [r3, #4]
 801591c:	e024      	b.n	8015968 <USB_EPStartXfer+0x80c>
 801591e:	683b      	ldr	r3, [r7, #0]
 8015920:	785b      	ldrb	r3, [r3, #1]
 8015922:	2b01      	cmp	r3, #1
 8015924:	d120      	bne.n	8015968 <USB_EPStartXfer+0x80c>
 8015926:	683b      	ldr	r3, [r7, #0]
 8015928:	781b      	ldrb	r3, [r3, #0]
 801592a:	00db      	lsls	r3, r3, #3
 801592c:	4ac6      	ldr	r2, [pc, #792]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 801592e:	4694      	mov	ip, r2
 8015930:	4463      	add	r3, ip
 8015932:	685a      	ldr	r2, [r3, #4]
 8015934:	683b      	ldr	r3, [r7, #0]
 8015936:	781b      	ldrb	r3, [r3, #0]
 8015938:	00db      	lsls	r3, r3, #3
 801593a:	49c3      	ldr	r1, [pc, #780]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 801593c:	468c      	mov	ip, r1
 801593e:	4463      	add	r3, ip
 8015940:	0412      	lsls	r2, r2, #16
 8015942:	0c12      	lsrs	r2, r2, #16
 8015944:	605a      	str	r2, [r3, #4]
 8015946:	683b      	ldr	r3, [r7, #0]
 8015948:	781b      	ldrb	r3, [r3, #0]
 801594a:	00db      	lsls	r3, r3, #3
 801594c:	4abe      	ldr	r2, [pc, #760]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 801594e:	4694      	mov	ip, r2
 8015950:	4463      	add	r3, ip
 8015952:	6859      	ldr	r1, [r3, #4]
 8015954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015956:	041a      	lsls	r2, r3, #16
 8015958:	683b      	ldr	r3, [r7, #0]
 801595a:	781b      	ldrb	r3, [r3, #0]
 801595c:	00db      	lsls	r3, r3, #3
 801595e:	48ba      	ldr	r0, [pc, #744]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015960:	4684      	mov	ip, r0
 8015962:	4463      	add	r3, ip
 8015964:	430a      	orrs	r2, r1
 8015966:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8015968:	2016      	movs	r0, #22
 801596a:	183b      	adds	r3, r7, r0
 801596c:	683a      	ldr	r2, [r7, #0]
 801596e:	8952      	ldrh	r2, [r2, #10]
 8015970:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8015972:	683b      	ldr	r3, [r7, #0]
 8015974:	6959      	ldr	r1, [r3, #20]
 8015976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015978:	b29c      	uxth	r4, r3
 801597a:	183b      	adds	r3, r7, r0
 801597c:	881a      	ldrh	r2, [r3, #0]
 801597e:	6878      	ldr	r0, [r7, #4]
 8015980:	0023      	movs	r3, r4
 8015982:	f000 faf9 	bl	8015f78 <USB_WritePMA>
 8015986:	e09a      	b.n	8015abe <USB_EPStartXfer+0x962>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8015988:	683b      	ldr	r3, [r7, #0]
 801598a:	785b      	ldrb	r3, [r3, #1]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d162      	bne.n	8015a56 <USB_EPStartXfer+0x8fa>
 8015990:	683b      	ldr	r3, [r7, #0]
 8015992:	781b      	ldrb	r3, [r3, #0]
 8015994:	00db      	lsls	r3, r3, #3
 8015996:	4aac      	ldr	r2, [pc, #688]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015998:	4694      	mov	ip, r2
 801599a:	4463      	add	r3, ip
 801599c:	681a      	ldr	r2, [r3, #0]
 801599e:	683b      	ldr	r3, [r7, #0]
 80159a0:	781b      	ldrb	r3, [r3, #0]
 80159a2:	00db      	lsls	r3, r3, #3
 80159a4:	49a8      	ldr	r1, [pc, #672]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 80159a6:	468c      	mov	ip, r1
 80159a8:	4463      	add	r3, ip
 80159aa:	0192      	lsls	r2, r2, #6
 80159ac:	0992      	lsrs	r2, r2, #6
 80159ae:	601a      	str	r2, [r3, #0]
 80159b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d111      	bne.n	80159da <USB_EPStartXfer+0x87e>
 80159b6:	683b      	ldr	r3, [r7, #0]
 80159b8:	781b      	ldrb	r3, [r3, #0]
 80159ba:	00db      	lsls	r3, r3, #3
 80159bc:	4aa2      	ldr	r2, [pc, #648]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 80159be:	4694      	mov	ip, r2
 80159c0:	4463      	add	r3, ip
 80159c2:	681a      	ldr	r2, [r3, #0]
 80159c4:	683b      	ldr	r3, [r7, #0]
 80159c6:	781b      	ldrb	r3, [r3, #0]
 80159c8:	00db      	lsls	r3, r3, #3
 80159ca:	499f      	ldr	r1, [pc, #636]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 80159cc:	468c      	mov	ip, r1
 80159ce:	4463      	add	r3, ip
 80159d0:	2180      	movs	r1, #128	@ 0x80
 80159d2:	0609      	lsls	r1, r1, #24
 80159d4:	430a      	orrs	r2, r1
 80159d6:	601a      	str	r2, [r3, #0]
 80159d8:	e062      	b.n	8015aa0 <USB_EPStartXfer+0x944>
 80159da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80159de:	d81b      	bhi.n	8015a18 <USB_EPStartXfer+0x8bc>
 80159e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159e2:	085b      	lsrs	r3, r3, #1
 80159e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80159e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80159e8:	2201      	movs	r2, #1
 80159ea:	4013      	ands	r3, r2
 80159ec:	d002      	beq.n	80159f4 <USB_EPStartXfer+0x898>
 80159ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159f0:	3301      	adds	r3, #1
 80159f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80159f4:	683b      	ldr	r3, [r7, #0]
 80159f6:	781b      	ldrb	r3, [r3, #0]
 80159f8:	00db      	lsls	r3, r3, #3
 80159fa:	4a93      	ldr	r2, [pc, #588]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 80159fc:	4694      	mov	ip, r2
 80159fe:	4463      	add	r3, ip
 8015a00:	6819      	ldr	r1, [r3, #0]
 8015a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a04:	069a      	lsls	r2, r3, #26
 8015a06:	683b      	ldr	r3, [r7, #0]
 8015a08:	781b      	ldrb	r3, [r3, #0]
 8015a0a:	00db      	lsls	r3, r3, #3
 8015a0c:	488e      	ldr	r0, [pc, #568]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a0e:	4684      	mov	ip, r0
 8015a10:	4463      	add	r3, ip
 8015a12:	430a      	orrs	r2, r1
 8015a14:	601a      	str	r2, [r3, #0]
 8015a16:	e043      	b.n	8015aa0 <USB_EPStartXfer+0x944>
 8015a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015a1a:	095b      	lsrs	r3, r3, #5
 8015a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015a1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015a20:	221f      	movs	r2, #31
 8015a22:	4013      	ands	r3, r2
 8015a24:	d102      	bne.n	8015a2c <USB_EPStartXfer+0x8d0>
 8015a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a28:	3b01      	subs	r3, #1
 8015a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015a2c:	683b      	ldr	r3, [r7, #0]
 8015a2e:	781b      	ldrb	r3, [r3, #0]
 8015a30:	00db      	lsls	r3, r3, #3
 8015a32:	4a85      	ldr	r2, [pc, #532]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a34:	4694      	mov	ip, r2
 8015a36:	4463      	add	r3, ip
 8015a38:	681a      	ldr	r2, [r3, #0]
 8015a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a3c:	069b      	lsls	r3, r3, #26
 8015a3e:	431a      	orrs	r2, r3
 8015a40:	683b      	ldr	r3, [r7, #0]
 8015a42:	781b      	ldrb	r3, [r3, #0]
 8015a44:	00db      	lsls	r3, r3, #3
 8015a46:	4980      	ldr	r1, [pc, #512]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a48:	468c      	mov	ip, r1
 8015a4a:	4463      	add	r3, ip
 8015a4c:	2180      	movs	r1, #128	@ 0x80
 8015a4e:	0609      	lsls	r1, r1, #24
 8015a50:	430a      	orrs	r2, r1
 8015a52:	601a      	str	r2, [r3, #0]
 8015a54:	e024      	b.n	8015aa0 <USB_EPStartXfer+0x944>
 8015a56:	683b      	ldr	r3, [r7, #0]
 8015a58:	785b      	ldrb	r3, [r3, #1]
 8015a5a:	2b01      	cmp	r3, #1
 8015a5c:	d120      	bne.n	8015aa0 <USB_EPStartXfer+0x944>
 8015a5e:	683b      	ldr	r3, [r7, #0]
 8015a60:	781b      	ldrb	r3, [r3, #0]
 8015a62:	00db      	lsls	r3, r3, #3
 8015a64:	4a78      	ldr	r2, [pc, #480]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a66:	4694      	mov	ip, r2
 8015a68:	4463      	add	r3, ip
 8015a6a:	681a      	ldr	r2, [r3, #0]
 8015a6c:	683b      	ldr	r3, [r7, #0]
 8015a6e:	781b      	ldrb	r3, [r3, #0]
 8015a70:	00db      	lsls	r3, r3, #3
 8015a72:	4975      	ldr	r1, [pc, #468]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a74:	468c      	mov	ip, r1
 8015a76:	4463      	add	r3, ip
 8015a78:	0412      	lsls	r2, r2, #16
 8015a7a:	0c12      	lsrs	r2, r2, #16
 8015a7c:	601a      	str	r2, [r3, #0]
 8015a7e:	683b      	ldr	r3, [r7, #0]
 8015a80:	781b      	ldrb	r3, [r3, #0]
 8015a82:	00db      	lsls	r3, r3, #3
 8015a84:	4a70      	ldr	r2, [pc, #448]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a86:	4694      	mov	ip, r2
 8015a88:	4463      	add	r3, ip
 8015a8a:	6819      	ldr	r1, [r3, #0]
 8015a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015a8e:	041a      	lsls	r2, r3, #16
 8015a90:	683b      	ldr	r3, [r7, #0]
 8015a92:	781b      	ldrb	r3, [r3, #0]
 8015a94:	00db      	lsls	r3, r3, #3
 8015a96:	486c      	ldr	r0, [pc, #432]	@ (8015c48 <USB_EPStartXfer+0xaec>)
 8015a98:	4684      	mov	ip, r0
 8015a9a:	4463      	add	r3, ip
 8015a9c:	430a      	orrs	r2, r1
 8015a9e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8015aa0:	2016      	movs	r0, #22
 8015aa2:	183b      	adds	r3, r7, r0
 8015aa4:	683a      	ldr	r2, [r7, #0]
 8015aa6:	8912      	ldrh	r2, [r2, #8]
 8015aa8:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8015aaa:	683b      	ldr	r3, [r7, #0]
 8015aac:	6959      	ldr	r1, [r3, #20]
 8015aae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015ab0:	b29c      	uxth	r4, r3
 8015ab2:	183b      	adds	r3, r7, r0
 8015ab4:	881a      	ldrh	r2, [r3, #0]
 8015ab6:	6878      	ldr	r0, [r7, #4]
 8015ab8:	0023      	movs	r3, r4
 8015aba:	f000 fa5d 	bl	8015f78 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8015abe:	687a      	ldr	r2, [r7, #4]
 8015ac0:	683b      	ldr	r3, [r7, #0]
 8015ac2:	781b      	ldrb	r3, [r3, #0]
 8015ac4:	009b      	lsls	r3, r3, #2
 8015ac6:	18d3      	adds	r3, r2, r3
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	4a60      	ldr	r2, [pc, #384]	@ (8015c4c <USB_EPStartXfer+0xaf0>)
 8015acc:	4013      	ands	r3, r2
 8015ace:	60bb      	str	r3, [r7, #8]
 8015ad0:	68bb      	ldr	r3, [r7, #8]
 8015ad2:	2210      	movs	r2, #16
 8015ad4:	4053      	eors	r3, r2
 8015ad6:	60bb      	str	r3, [r7, #8]
 8015ad8:	68bb      	ldr	r3, [r7, #8]
 8015ada:	2220      	movs	r2, #32
 8015adc:	4053      	eors	r3, r2
 8015ade:	60bb      	str	r3, [r7, #8]
 8015ae0:	687a      	ldr	r2, [r7, #4]
 8015ae2:	683b      	ldr	r3, [r7, #0]
 8015ae4:	781b      	ldrb	r3, [r3, #0]
 8015ae6:	009b      	lsls	r3, r3, #2
 8015ae8:	18d3      	adds	r3, r2, r3
 8015aea:	68ba      	ldr	r2, [r7, #8]
 8015aec:	4958      	ldr	r1, [pc, #352]	@ (8015c50 <USB_EPStartXfer+0xaf4>)
 8015aee:	430a      	orrs	r2, r1
 8015af0:	601a      	str	r2, [r3, #0]
 8015af2:	e0a3      	b.n	8015c3c <USB_EPStartXfer+0xae0>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8015af4:	683b      	ldr	r3, [r7, #0]
 8015af6:	7b1b      	ldrb	r3, [r3, #12]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d13e      	bne.n	8015b7a <USB_EPStartXfer+0xa1e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8015afc:	683b      	ldr	r3, [r7, #0]
 8015afe:	699b      	ldr	r3, [r3, #24]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d116      	bne.n	8015b32 <USB_EPStartXfer+0x9d6>
 8015b04:	683b      	ldr	r3, [r7, #0]
 8015b06:	78db      	ldrb	r3, [r3, #3]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d112      	bne.n	8015b32 <USB_EPStartXfer+0x9d6>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8015b0c:	687a      	ldr	r2, [r7, #4]
 8015b0e:	683b      	ldr	r3, [r7, #0]
 8015b10:	781b      	ldrb	r3, [r3, #0]
 8015b12:	009b      	lsls	r3, r3, #2
 8015b14:	18d3      	adds	r3, r2, r3
 8015b16:	681b      	ldr	r3, [r3, #0]
 8015b18:	4a4e      	ldr	r2, [pc, #312]	@ (8015c54 <USB_EPStartXfer+0xaf8>)
 8015b1a:	4013      	ands	r3, r2
 8015b1c:	623b      	str	r3, [r7, #32]
 8015b1e:	687a      	ldr	r2, [r7, #4]
 8015b20:	683b      	ldr	r3, [r7, #0]
 8015b22:	781b      	ldrb	r3, [r3, #0]
 8015b24:	009b      	lsls	r3, r3, #2
 8015b26:	18d3      	adds	r3, r2, r3
 8015b28:	6a3a      	ldr	r2, [r7, #32]
 8015b2a:	494b      	ldr	r1, [pc, #300]	@ (8015c58 <USB_EPStartXfer+0xafc>)
 8015b2c:	430a      	orrs	r2, r1
 8015b2e:	601a      	str	r2, [r3, #0]
 8015b30:	e011      	b.n	8015b56 <USB_EPStartXfer+0x9fa>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8015b32:	687a      	ldr	r2, [r7, #4]
 8015b34:	683b      	ldr	r3, [r7, #0]
 8015b36:	781b      	ldrb	r3, [r3, #0]
 8015b38:	009b      	lsls	r3, r3, #2
 8015b3a:	18d3      	adds	r3, r2, r3
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	4a47      	ldr	r2, [pc, #284]	@ (8015c5c <USB_EPStartXfer+0xb00>)
 8015b40:	4013      	ands	r3, r2
 8015b42:	61fb      	str	r3, [r7, #28]
 8015b44:	687a      	ldr	r2, [r7, #4]
 8015b46:	683b      	ldr	r3, [r7, #0]
 8015b48:	781b      	ldrb	r3, [r3, #0]
 8015b4a:	009b      	lsls	r3, r3, #2
 8015b4c:	18d3      	adds	r3, r2, r3
 8015b4e:	69fa      	ldr	r2, [r7, #28]
 8015b50:	493f      	ldr	r1, [pc, #252]	@ (8015c50 <USB_EPStartXfer+0xaf4>)
 8015b52:	430a      	orrs	r2, r1
 8015b54:	601a      	str	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8015b56:	683b      	ldr	r3, [r7, #0]
 8015b58:	699a      	ldr	r2, [r3, #24]
 8015b5a:	683b      	ldr	r3, [r7, #0]
 8015b5c:	691b      	ldr	r3, [r3, #16]
 8015b5e:	429a      	cmp	r2, r3
 8015b60:	d907      	bls.n	8015b72 <USB_EPStartXfer+0xa16>
      {
        ep->xfer_len -= ep->maxpacket;
 8015b62:	683b      	ldr	r3, [r7, #0]
 8015b64:	699a      	ldr	r2, [r3, #24]
 8015b66:	683b      	ldr	r3, [r7, #0]
 8015b68:	691b      	ldr	r3, [r3, #16]
 8015b6a:	1ad2      	subs	r2, r2, r3
 8015b6c:	683b      	ldr	r3, [r7, #0]
 8015b6e:	619a      	str	r2, [r3, #24]
 8015b70:	e048      	b.n	8015c04 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        ep->xfer_len = 0U;
 8015b72:	683b      	ldr	r3, [r7, #0]
 8015b74:	2200      	movs	r2, #0
 8015b76:	619a      	str	r2, [r3, #24]
 8015b78:	e044      	b.n	8015c04 <USB_EPStartXfer+0xaa8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8015b7a:	683b      	ldr	r3, [r7, #0]
 8015b7c:	78db      	ldrb	r3, [r3, #3]
 8015b7e:	2b02      	cmp	r3, #2
 8015b80:	d136      	bne.n	8015bf0 <USB_EPStartXfer+0xa94>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8015b82:	683b      	ldr	r3, [r7, #0]
 8015b84:	69db      	ldr	r3, [r3, #28]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d03c      	beq.n	8015c04 <USB_EPStartXfer+0xaa8>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8015b8a:	687a      	ldr	r2, [r7, #4]
 8015b8c:	683b      	ldr	r3, [r7, #0]
 8015b8e:	781b      	ldrb	r3, [r3, #0]
 8015b90:	009b      	lsls	r3, r3, #2
 8015b92:	18d3      	adds	r3, r2, r3
 8015b94:	681a      	ldr	r2, [r3, #0]
 8015b96:	212a      	movs	r1, #42	@ 0x2a
 8015b98:	187b      	adds	r3, r7, r1
 8015b9a:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8015b9c:	187b      	adds	r3, r7, r1
 8015b9e:	881a      	ldrh	r2, [r3, #0]
 8015ba0:	2380      	movs	r3, #128	@ 0x80
 8015ba2:	01db      	lsls	r3, r3, #7
 8015ba4:	4013      	ands	r3, r2
 8015ba6:	d004      	beq.n	8015bb2 <USB_EPStartXfer+0xa56>
 8015ba8:	187b      	adds	r3, r7, r1
 8015baa:	881b      	ldrh	r3, [r3, #0]
 8015bac:	2240      	movs	r2, #64	@ 0x40
 8015bae:	4013      	ands	r3, r2
 8015bb0:	d10b      	bne.n	8015bca <USB_EPStartXfer+0xa6e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8015bb2:	212a      	movs	r1, #42	@ 0x2a
 8015bb4:	187b      	adds	r3, r7, r1
 8015bb6:	881a      	ldrh	r2, [r3, #0]
 8015bb8:	2380      	movs	r3, #128	@ 0x80
 8015bba:	01db      	lsls	r3, r3, #7
 8015bbc:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8015bbe:	d121      	bne.n	8015c04 <USB_EPStartXfer+0xaa8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8015bc0:	187b      	adds	r3, r7, r1
 8015bc2:	881b      	ldrh	r3, [r3, #0]
 8015bc4:	2240      	movs	r2, #64	@ 0x40
 8015bc6:	4013      	ands	r3, r2
 8015bc8:	d11c      	bne.n	8015c04 <USB_EPStartXfer+0xaa8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8015bca:	687a      	ldr	r2, [r7, #4]
 8015bcc:	683b      	ldr	r3, [r7, #0]
 8015bce:	781b      	ldrb	r3, [r3, #0]
 8015bd0:	009b      	lsls	r3, r3, #2
 8015bd2:	18d3      	adds	r3, r2, r3
 8015bd4:	681b      	ldr	r3, [r3, #0]
 8015bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8015c54 <USB_EPStartXfer+0xaf8>)
 8015bd8:	4013      	ands	r3, r2
 8015bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8015bdc:	687a      	ldr	r2, [r7, #4]
 8015bde:	683b      	ldr	r3, [r7, #0]
 8015be0:	781b      	ldrb	r3, [r3, #0]
 8015be2:	009b      	lsls	r3, r3, #2
 8015be4:	18d3      	adds	r3, r2, r3
 8015be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015be8:	491d      	ldr	r1, [pc, #116]	@ (8015c60 <USB_EPStartXfer+0xb04>)
 8015bea:	430a      	orrs	r2, r1
 8015bec:	601a      	str	r2, [r3, #0]
 8015bee:	e009      	b.n	8015c04 <USB_EPStartXfer+0xaa8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8015bf0:	683b      	ldr	r3, [r7, #0]
 8015bf2:	78db      	ldrb	r3, [r3, #3]
 8015bf4:	2b01      	cmp	r3, #1
 8015bf6:	d103      	bne.n	8015c00 <USB_EPStartXfer+0xaa4>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8015bf8:	683b      	ldr	r3, [r7, #0]
 8015bfa:	2200      	movs	r2, #0
 8015bfc:	619a      	str	r2, [r3, #24]
 8015bfe:	e001      	b.n	8015c04 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        return HAL_ERROR;
 8015c00:	2301      	movs	r3, #1
 8015c02:	e01c      	b.n	8015c3e <USB_EPStartXfer+0xae2>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8015c04:	687a      	ldr	r2, [r7, #4]
 8015c06:	683b      	ldr	r3, [r7, #0]
 8015c08:	781b      	ldrb	r3, [r3, #0]
 8015c0a:	009b      	lsls	r3, r3, #2
 8015c0c:	18d3      	adds	r3, r2, r3
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	4a14      	ldr	r2, [pc, #80]	@ (8015c64 <USB_EPStartXfer+0xb08>)
 8015c12:	4013      	ands	r3, r2
 8015c14:	61bb      	str	r3, [r7, #24]
 8015c16:	69bb      	ldr	r3, [r7, #24]
 8015c18:	2280      	movs	r2, #128	@ 0x80
 8015c1a:	0152      	lsls	r2, r2, #5
 8015c1c:	4053      	eors	r3, r2
 8015c1e:	61bb      	str	r3, [r7, #24]
 8015c20:	69bb      	ldr	r3, [r7, #24]
 8015c22:	2280      	movs	r2, #128	@ 0x80
 8015c24:	0192      	lsls	r2, r2, #6
 8015c26:	4053      	eors	r3, r2
 8015c28:	61bb      	str	r3, [r7, #24]
 8015c2a:	687a      	ldr	r2, [r7, #4]
 8015c2c:	683b      	ldr	r3, [r7, #0]
 8015c2e:	781b      	ldrb	r3, [r3, #0]
 8015c30:	009b      	lsls	r3, r3, #2
 8015c32:	18d3      	adds	r3, r2, r3
 8015c34:	69ba      	ldr	r2, [r7, #24]
 8015c36:	4906      	ldr	r1, [pc, #24]	@ (8015c50 <USB_EPStartXfer+0xaf4>)
 8015c38:	430a      	orrs	r2, r1
 8015c3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8015c3c:	2300      	movs	r3, #0
}
 8015c3e:	0018      	movs	r0, r3
 8015c40:	46bd      	mov	sp, r7
 8015c42:	b013      	add	sp, #76	@ 0x4c
 8015c44:	bd90      	pop	{r4, r7, pc}
 8015c46:	46c0      	nop			@ (mov r8, r8)
 8015c48:	40009800 	.word	0x40009800
 8015c4c:	07ff8fbf 	.word	0x07ff8fbf
 8015c50:	00008080 	.word	0x00008080
 8015c54:	07ff8f8f 	.word	0x07ff8f8f
 8015c58:	00008180 	.word	0x00008180
 8015c5c:	07ff8e8f 	.word	0x07ff8e8f
 8015c60:	000080c0 	.word	0x000080c0
 8015c64:	07ffbf8f 	.word	0x07ffbf8f

08015c68 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b084      	sub	sp, #16
 8015c6c:	af00      	add	r7, sp, #0
 8015c6e:	6078      	str	r0, [r7, #4]
 8015c70:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8015c72:	683b      	ldr	r3, [r7, #0]
 8015c74:	785b      	ldrb	r3, [r3, #1]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d016      	beq.n	8015ca8 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8015c7a:	687a      	ldr	r2, [r7, #4]
 8015c7c:	683b      	ldr	r3, [r7, #0]
 8015c7e:	781b      	ldrb	r3, [r3, #0]
 8015c80:	009b      	lsls	r3, r3, #2
 8015c82:	18d3      	adds	r3, r2, r3
 8015c84:	681b      	ldr	r3, [r3, #0]
 8015c86:	4a16      	ldr	r2, [pc, #88]	@ (8015ce0 <USB_EPSetStall+0x78>)
 8015c88:	4013      	ands	r3, r2
 8015c8a:	60bb      	str	r3, [r7, #8]
 8015c8c:	68bb      	ldr	r3, [r7, #8]
 8015c8e:	2210      	movs	r2, #16
 8015c90:	4053      	eors	r3, r2
 8015c92:	60bb      	str	r3, [r7, #8]
 8015c94:	687a      	ldr	r2, [r7, #4]
 8015c96:	683b      	ldr	r3, [r7, #0]
 8015c98:	781b      	ldrb	r3, [r3, #0]
 8015c9a:	009b      	lsls	r3, r3, #2
 8015c9c:	18d3      	adds	r3, r2, r3
 8015c9e:	68ba      	ldr	r2, [r7, #8]
 8015ca0:	4910      	ldr	r1, [pc, #64]	@ (8015ce4 <USB_EPSetStall+0x7c>)
 8015ca2:	430a      	orrs	r2, r1
 8015ca4:	601a      	str	r2, [r3, #0]
 8015ca6:	e016      	b.n	8015cd6 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8015ca8:	687a      	ldr	r2, [r7, #4]
 8015caa:	683b      	ldr	r3, [r7, #0]
 8015cac:	781b      	ldrb	r3, [r3, #0]
 8015cae:	009b      	lsls	r3, r3, #2
 8015cb0:	18d3      	adds	r3, r2, r3
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8015ce8 <USB_EPSetStall+0x80>)
 8015cb6:	4013      	ands	r3, r2
 8015cb8:	60fb      	str	r3, [r7, #12]
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	2280      	movs	r2, #128	@ 0x80
 8015cbe:	0152      	lsls	r2, r2, #5
 8015cc0:	4053      	eors	r3, r2
 8015cc2:	60fb      	str	r3, [r7, #12]
 8015cc4:	687a      	ldr	r2, [r7, #4]
 8015cc6:	683b      	ldr	r3, [r7, #0]
 8015cc8:	781b      	ldrb	r3, [r3, #0]
 8015cca:	009b      	lsls	r3, r3, #2
 8015ccc:	18d3      	adds	r3, r2, r3
 8015cce:	68fa      	ldr	r2, [r7, #12]
 8015cd0:	4904      	ldr	r1, [pc, #16]	@ (8015ce4 <USB_EPSetStall+0x7c>)
 8015cd2:	430a      	orrs	r2, r1
 8015cd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8015cd6:	2300      	movs	r3, #0
}
 8015cd8:	0018      	movs	r0, r3
 8015cda:	46bd      	mov	sp, r7
 8015cdc:	b004      	add	sp, #16
 8015cde:	bd80      	pop	{r7, pc}
 8015ce0:	07ff8fbf 	.word	0x07ff8fbf
 8015ce4:	00008080 	.word	0x00008080
 8015ce8:	07ffbf8f 	.word	0x07ffbf8f

08015cec <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8015cec:	b580      	push	{r7, lr}
 8015cee:	b088      	sub	sp, #32
 8015cf0:	af00      	add	r7, sp, #0
 8015cf2:	6078      	str	r0, [r7, #4]
 8015cf4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8015cf6:	683b      	ldr	r3, [r7, #0]
 8015cf8:	785b      	ldrb	r3, [r3, #1]
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d037      	beq.n	8015d6e <USB_EPClearStall+0x82>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8015cfe:	687a      	ldr	r2, [r7, #4]
 8015d00:	683b      	ldr	r3, [r7, #0]
 8015d02:	781b      	ldrb	r3, [r3, #0]
 8015d04:	009b      	lsls	r3, r3, #2
 8015d06:	18d3      	adds	r3, r2, r3
 8015d08:	681b      	ldr	r3, [r3, #0]
 8015d0a:	613b      	str	r3, [r7, #16]
 8015d0c:	693b      	ldr	r3, [r7, #16]
 8015d0e:	2240      	movs	r2, #64	@ 0x40
 8015d10:	4013      	ands	r3, r2
 8015d12:	d011      	beq.n	8015d38 <USB_EPClearStall+0x4c>
 8015d14:	687a      	ldr	r2, [r7, #4]
 8015d16:	683b      	ldr	r3, [r7, #0]
 8015d18:	781b      	ldrb	r3, [r3, #0]
 8015d1a:	009b      	lsls	r3, r3, #2
 8015d1c:	18d3      	adds	r3, r2, r3
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	4a32      	ldr	r2, [pc, #200]	@ (8015dec <USB_EPClearStall+0x100>)
 8015d22:	4013      	ands	r3, r2
 8015d24:	60fb      	str	r3, [r7, #12]
 8015d26:	687a      	ldr	r2, [r7, #4]
 8015d28:	683b      	ldr	r3, [r7, #0]
 8015d2a:	781b      	ldrb	r3, [r3, #0]
 8015d2c:	009b      	lsls	r3, r3, #2
 8015d2e:	18d3      	adds	r3, r2, r3
 8015d30:	68fa      	ldr	r2, [r7, #12]
 8015d32:	492f      	ldr	r1, [pc, #188]	@ (8015df0 <USB_EPClearStall+0x104>)
 8015d34:	430a      	orrs	r2, r1
 8015d36:	601a      	str	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 8015d38:	683b      	ldr	r3, [r7, #0]
 8015d3a:	78db      	ldrb	r3, [r3, #3]
 8015d3c:	2b01      	cmp	r3, #1
 8015d3e:	d050      	beq.n	8015de2 <USB_EPClearStall+0xf6>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8015d40:	687a      	ldr	r2, [r7, #4]
 8015d42:	683b      	ldr	r3, [r7, #0]
 8015d44:	781b      	ldrb	r3, [r3, #0]
 8015d46:	009b      	lsls	r3, r3, #2
 8015d48:	18d3      	adds	r3, r2, r3
 8015d4a:	681b      	ldr	r3, [r3, #0]
 8015d4c:	4a29      	ldr	r2, [pc, #164]	@ (8015df4 <USB_EPClearStall+0x108>)
 8015d4e:	4013      	ands	r3, r2
 8015d50:	60bb      	str	r3, [r7, #8]
 8015d52:	68bb      	ldr	r3, [r7, #8]
 8015d54:	2220      	movs	r2, #32
 8015d56:	4053      	eors	r3, r2
 8015d58:	60bb      	str	r3, [r7, #8]
 8015d5a:	687a      	ldr	r2, [r7, #4]
 8015d5c:	683b      	ldr	r3, [r7, #0]
 8015d5e:	781b      	ldrb	r3, [r3, #0]
 8015d60:	009b      	lsls	r3, r3, #2
 8015d62:	18d3      	adds	r3, r2, r3
 8015d64:	68ba      	ldr	r2, [r7, #8]
 8015d66:	4924      	ldr	r1, [pc, #144]	@ (8015df8 <USB_EPClearStall+0x10c>)
 8015d68:	430a      	orrs	r2, r1
 8015d6a:	601a      	str	r2, [r3, #0]
 8015d6c:	e039      	b.n	8015de2 <USB_EPClearStall+0xf6>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8015d6e:	687a      	ldr	r2, [r7, #4]
 8015d70:	683b      	ldr	r3, [r7, #0]
 8015d72:	781b      	ldrb	r3, [r3, #0]
 8015d74:	009b      	lsls	r3, r3, #2
 8015d76:	18d3      	adds	r3, r2, r3
 8015d78:	681b      	ldr	r3, [r3, #0]
 8015d7a:	61fb      	str	r3, [r7, #28]
 8015d7c:	69fa      	ldr	r2, [r7, #28]
 8015d7e:	2380      	movs	r3, #128	@ 0x80
 8015d80:	01db      	lsls	r3, r3, #7
 8015d82:	4013      	ands	r3, r2
 8015d84:	d011      	beq.n	8015daa <USB_EPClearStall+0xbe>
 8015d86:	687a      	ldr	r2, [r7, #4]
 8015d88:	683b      	ldr	r3, [r7, #0]
 8015d8a:	781b      	ldrb	r3, [r3, #0]
 8015d8c:	009b      	lsls	r3, r3, #2
 8015d8e:	18d3      	adds	r3, r2, r3
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	4a16      	ldr	r2, [pc, #88]	@ (8015dec <USB_EPClearStall+0x100>)
 8015d94:	4013      	ands	r3, r2
 8015d96:	61bb      	str	r3, [r7, #24]
 8015d98:	687a      	ldr	r2, [r7, #4]
 8015d9a:	683b      	ldr	r3, [r7, #0]
 8015d9c:	781b      	ldrb	r3, [r3, #0]
 8015d9e:	009b      	lsls	r3, r3, #2
 8015da0:	18d3      	adds	r3, r2, r3
 8015da2:	69ba      	ldr	r2, [r7, #24]
 8015da4:	4915      	ldr	r1, [pc, #84]	@ (8015dfc <USB_EPClearStall+0x110>)
 8015da6:	430a      	orrs	r2, r1
 8015da8:	601a      	str	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8015daa:	687a      	ldr	r2, [r7, #4]
 8015dac:	683b      	ldr	r3, [r7, #0]
 8015dae:	781b      	ldrb	r3, [r3, #0]
 8015db0:	009b      	lsls	r3, r3, #2
 8015db2:	18d3      	adds	r3, r2, r3
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	4a12      	ldr	r2, [pc, #72]	@ (8015e00 <USB_EPClearStall+0x114>)
 8015db8:	4013      	ands	r3, r2
 8015dba:	617b      	str	r3, [r7, #20]
 8015dbc:	697b      	ldr	r3, [r7, #20]
 8015dbe:	2280      	movs	r2, #128	@ 0x80
 8015dc0:	0152      	lsls	r2, r2, #5
 8015dc2:	4053      	eors	r3, r2
 8015dc4:	617b      	str	r3, [r7, #20]
 8015dc6:	697b      	ldr	r3, [r7, #20]
 8015dc8:	2280      	movs	r2, #128	@ 0x80
 8015dca:	0192      	lsls	r2, r2, #6
 8015dcc:	4053      	eors	r3, r2
 8015dce:	617b      	str	r3, [r7, #20]
 8015dd0:	687a      	ldr	r2, [r7, #4]
 8015dd2:	683b      	ldr	r3, [r7, #0]
 8015dd4:	781b      	ldrb	r3, [r3, #0]
 8015dd6:	009b      	lsls	r3, r3, #2
 8015dd8:	18d3      	adds	r3, r2, r3
 8015dda:	697a      	ldr	r2, [r7, #20]
 8015ddc:	4906      	ldr	r1, [pc, #24]	@ (8015df8 <USB_EPClearStall+0x10c>)
 8015dde:	430a      	orrs	r2, r1
 8015de0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8015de2:	2300      	movs	r3, #0
}
 8015de4:	0018      	movs	r0, r3
 8015de6:	46bd      	mov	sp, r7
 8015de8:	b008      	add	sp, #32
 8015dea:	bd80      	pop	{r7, pc}
 8015dec:	07ff8f8f 	.word	0x07ff8f8f
 8015df0:	000080c0 	.word	0x000080c0
 8015df4:	07ff8fbf 	.word	0x07ff8fbf
 8015df8:	00008080 	.word	0x00008080
 8015dfc:	0000c080 	.word	0x0000c080
 8015e00:	07ffbf8f 	.word	0x07ffbf8f

08015e04 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8015e04:	b580      	push	{r7, lr}
 8015e06:	b086      	sub	sp, #24
 8015e08:	af00      	add	r7, sp, #0
 8015e0a:	6078      	str	r0, [r7, #4]
 8015e0c:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 8015e0e:	683b      	ldr	r3, [r7, #0]
 8015e10:	785b      	ldrb	r3, [r3, #1]
 8015e12:	2b01      	cmp	r3, #1
 8015e14:	d131      	bne.n	8015e7a <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 8015e16:	683b      	ldr	r3, [r7, #0]
 8015e18:	7b1b      	ldrb	r3, [r3, #12]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	d15f      	bne.n	8015ede <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 8015e1e:	683b      	ldr	r3, [r7, #0]
 8015e20:	78db      	ldrb	r3, [r3, #3]
 8015e22:	2b01      	cmp	r3, #1
 8015e24:	d016      	beq.n	8015e54 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8015e26:	687a      	ldr	r2, [r7, #4]
 8015e28:	683b      	ldr	r3, [r7, #0]
 8015e2a:	781b      	ldrb	r3, [r3, #0]
 8015e2c:	009b      	lsls	r3, r3, #2
 8015e2e:	18d3      	adds	r3, r2, r3
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	4a2d      	ldr	r2, [pc, #180]	@ (8015ee8 <USB_EPStopXfer+0xe4>)
 8015e34:	4013      	ands	r3, r2
 8015e36:	60bb      	str	r3, [r7, #8]
 8015e38:	68bb      	ldr	r3, [r7, #8]
 8015e3a:	2220      	movs	r2, #32
 8015e3c:	4053      	eors	r3, r2
 8015e3e:	60bb      	str	r3, [r7, #8]
 8015e40:	687a      	ldr	r2, [r7, #4]
 8015e42:	683b      	ldr	r3, [r7, #0]
 8015e44:	781b      	ldrb	r3, [r3, #0]
 8015e46:	009b      	lsls	r3, r3, #2
 8015e48:	18d3      	adds	r3, r2, r3
 8015e4a:	68ba      	ldr	r2, [r7, #8]
 8015e4c:	4927      	ldr	r1, [pc, #156]	@ (8015eec <USB_EPStopXfer+0xe8>)
 8015e4e:	430a      	orrs	r2, r1
 8015e50:	601a      	str	r2, [r3, #0]
 8015e52:	e044      	b.n	8015ede <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8015e54:	687a      	ldr	r2, [r7, #4]
 8015e56:	683b      	ldr	r3, [r7, #0]
 8015e58:	781b      	ldrb	r3, [r3, #0]
 8015e5a:	009b      	lsls	r3, r3, #2
 8015e5c:	18d3      	adds	r3, r2, r3
 8015e5e:	681b      	ldr	r3, [r3, #0]
 8015e60:	4a21      	ldr	r2, [pc, #132]	@ (8015ee8 <USB_EPStopXfer+0xe4>)
 8015e62:	4013      	ands	r3, r2
 8015e64:	60fb      	str	r3, [r7, #12]
 8015e66:	687a      	ldr	r2, [r7, #4]
 8015e68:	683b      	ldr	r3, [r7, #0]
 8015e6a:	781b      	ldrb	r3, [r3, #0]
 8015e6c:	009b      	lsls	r3, r3, #2
 8015e6e:	18d3      	adds	r3, r2, r3
 8015e70:	68fa      	ldr	r2, [r7, #12]
 8015e72:	491e      	ldr	r1, [pc, #120]	@ (8015eec <USB_EPStopXfer+0xe8>)
 8015e74:	430a      	orrs	r2, r1
 8015e76:	601a      	str	r2, [r3, #0]
 8015e78:	e031      	b.n	8015ede <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8015e7a:	683b      	ldr	r3, [r7, #0]
 8015e7c:	7b1b      	ldrb	r3, [r3, #12]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d12d      	bne.n	8015ede <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 8015e82:	683b      	ldr	r3, [r7, #0]
 8015e84:	78db      	ldrb	r3, [r3, #3]
 8015e86:	2b01      	cmp	r3, #1
 8015e88:	d017      	beq.n	8015eba <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8015e8a:	687a      	ldr	r2, [r7, #4]
 8015e8c:	683b      	ldr	r3, [r7, #0]
 8015e8e:	781b      	ldrb	r3, [r3, #0]
 8015e90:	009b      	lsls	r3, r3, #2
 8015e92:	18d3      	adds	r3, r2, r3
 8015e94:	681b      	ldr	r3, [r3, #0]
 8015e96:	4a16      	ldr	r2, [pc, #88]	@ (8015ef0 <USB_EPStopXfer+0xec>)
 8015e98:	4013      	ands	r3, r2
 8015e9a:	613b      	str	r3, [r7, #16]
 8015e9c:	693b      	ldr	r3, [r7, #16]
 8015e9e:	2280      	movs	r2, #128	@ 0x80
 8015ea0:	0192      	lsls	r2, r2, #6
 8015ea2:	4053      	eors	r3, r2
 8015ea4:	613b      	str	r3, [r7, #16]
 8015ea6:	687a      	ldr	r2, [r7, #4]
 8015ea8:	683b      	ldr	r3, [r7, #0]
 8015eaa:	781b      	ldrb	r3, [r3, #0]
 8015eac:	009b      	lsls	r3, r3, #2
 8015eae:	18d3      	adds	r3, r2, r3
 8015eb0:	693a      	ldr	r2, [r7, #16]
 8015eb2:	490e      	ldr	r1, [pc, #56]	@ (8015eec <USB_EPStopXfer+0xe8>)
 8015eb4:	430a      	orrs	r2, r1
 8015eb6:	601a      	str	r2, [r3, #0]
 8015eb8:	e011      	b.n	8015ede <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8015eba:	687a      	ldr	r2, [r7, #4]
 8015ebc:	683b      	ldr	r3, [r7, #0]
 8015ebe:	781b      	ldrb	r3, [r3, #0]
 8015ec0:	009b      	lsls	r3, r3, #2
 8015ec2:	18d3      	adds	r3, r2, r3
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8015ef0 <USB_EPStopXfer+0xec>)
 8015ec8:	4013      	ands	r3, r2
 8015eca:	617b      	str	r3, [r7, #20]
 8015ecc:	687a      	ldr	r2, [r7, #4]
 8015ece:	683b      	ldr	r3, [r7, #0]
 8015ed0:	781b      	ldrb	r3, [r3, #0]
 8015ed2:	009b      	lsls	r3, r3, #2
 8015ed4:	18d3      	adds	r3, r2, r3
 8015ed6:	697a      	ldr	r2, [r7, #20]
 8015ed8:	4904      	ldr	r1, [pc, #16]	@ (8015eec <USB_EPStopXfer+0xe8>)
 8015eda:	430a      	orrs	r2, r1
 8015edc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 8015ede:	2300      	movs	r3, #0
}
 8015ee0:	0018      	movs	r0, r3
 8015ee2:	46bd      	mov	sp, r7
 8015ee4:	b006      	add	sp, #24
 8015ee6:	bd80      	pop	{r7, pc}
 8015ee8:	07ff8fbf 	.word	0x07ff8fbf
 8015eec:	00008080 	.word	0x00008080
 8015ef0:	07ffbf8f 	.word	0x07ffbf8f

08015ef4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8015ef4:	b580      	push	{r7, lr}
 8015ef6:	b082      	sub	sp, #8
 8015ef8:	af00      	add	r7, sp, #0
 8015efa:	6078      	str	r0, [r7, #4]
 8015efc:	000a      	movs	r2, r1
 8015efe:	1cfb      	adds	r3, r7, #3
 8015f00:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8015f02:	1cfb      	adds	r3, r7, #3
 8015f04:	781b      	ldrb	r3, [r3, #0]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d102      	bne.n	8015f10 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8015f0a:	687b      	ldr	r3, [r7, #4]
 8015f0c:	2280      	movs	r2, #128	@ 0x80
 8015f0e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8015f10:	2300      	movs	r3, #0
}
 8015f12:	0018      	movs	r0, r3
 8015f14:	46bd      	mov	sp, r7
 8015f16:	b002      	add	sp, #8
 8015f18:	bd80      	pop	{r7, pc}

08015f1a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 8015f1a:	b580      	push	{r7, lr}
 8015f1c:	b082      	sub	sp, #8
 8015f1e:	af00      	add	r7, sp, #0
 8015f20:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015f26:	2280      	movs	r2, #128	@ 0x80
 8015f28:	0212      	lsls	r2, r2, #8
 8015f2a:	431a      	orrs	r2, r3
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8015f30:	2300      	movs	r3, #0
}
 8015f32:	0018      	movs	r0, r3
 8015f34:	46bd      	mov	sp, r7
 8015f36:	b002      	add	sp, #8
 8015f38:	bd80      	pop	{r7, pc}
	...

08015f3c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b082      	sub	sp, #8
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015f48:	4a04      	ldr	r2, [pc, #16]	@ (8015f5c <USB_DevDisconnect+0x20>)
 8015f4a:	401a      	ands	r2, r3
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8015f50:	2300      	movs	r3, #0
}
 8015f52:	0018      	movs	r0, r3
 8015f54:	46bd      	mov	sp, r7
 8015f56:	b002      	add	sp, #8
 8015f58:	bd80      	pop	{r7, pc}
 8015f5a:	46c0      	nop			@ (mov r8, r8)
 8015f5c:	ffff7fff 	.word	0xffff7fff

08015f60 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 8015f60:	b580      	push	{r7, lr}
 8015f62:	b084      	sub	sp, #16
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015f6c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8015f6e:	68fb      	ldr	r3, [r7, #12]
}
 8015f70:	0018      	movs	r0, r3
 8015f72:	46bd      	mov	sp, r7
 8015f74:	b004      	add	sp, #16
 8015f76:	bd80      	pop	{r7, pc}

08015f78 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8015f78:	b580      	push	{r7, lr}
 8015f7a:	b08a      	sub	sp, #40	@ 0x28
 8015f7c:	af00      	add	r7, sp, #0
 8015f7e:	60f8      	str	r0, [r7, #12]
 8015f80:	60b9      	str	r1, [r7, #8]
 8015f82:	0019      	movs	r1, r3
 8015f84:	1dbb      	adds	r3, r7, #6
 8015f86:	801a      	strh	r2, [r3, #0]
 8015f88:	1d3b      	adds	r3, r7, #4
 8015f8a:	1c0a      	adds	r2, r1, #0
 8015f8c:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8015f8e:	1d3b      	adds	r3, r7, #4
 8015f90:	881b      	ldrh	r3, [r3, #0]
 8015f92:	3303      	adds	r3, #3
 8015f94:	089b      	lsrs	r3, r3, #2
 8015f96:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8015f98:	2016      	movs	r0, #22
 8015f9a:	183b      	adds	r3, r7, r0
 8015f9c:	1d3a      	adds	r2, r7, #4
 8015f9e:	8812      	ldrh	r2, [r2, #0]
 8015fa0:	2103      	movs	r1, #3
 8015fa2:	400a      	ands	r2, r1
 8015fa4:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8015fa6:	68bb      	ldr	r3, [r7, #8]
 8015fa8:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 8015faa:	183b      	adds	r3, r7, r0
 8015fac:	881b      	ldrh	r3, [r3, #0]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d002      	beq.n	8015fb8 <USB_WritePMA+0x40>
  {
    NbWords--;
 8015fb2:	69bb      	ldr	r3, [r7, #24]
 8015fb4:	3b01      	subs	r3, #1
 8015fb6:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8015fb8:	1dbb      	adds	r3, r7, #6
 8015fba:	881b      	ldrh	r3, [r3, #0]
 8015fbc:	4a28      	ldr	r2, [pc, #160]	@ (8016060 <USB_WritePMA+0xe8>)
 8015fbe:	4694      	mov	ip, r2
 8015fc0:	4463      	add	r3, ip
 8015fc2:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8015fc4:	69bb      	ldr	r3, [r7, #24]
 8015fc6:	623b      	str	r3, [r7, #32]
 8015fc8:	e01f      	b.n	801600a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8015fca:	693b      	ldr	r3, [r7, #16]
 8015fcc:	781a      	ldrb	r2, [r3, #0]
 8015fce:	7859      	ldrb	r1, [r3, #1]
 8015fd0:	0209      	lsls	r1, r1, #8
 8015fd2:	430a      	orrs	r2, r1
 8015fd4:	7899      	ldrb	r1, [r3, #2]
 8015fd6:	0409      	lsls	r1, r1, #16
 8015fd8:	430a      	orrs	r2, r1
 8015fda:	78db      	ldrb	r3, [r3, #3]
 8015fdc:	061b      	lsls	r3, r3, #24
 8015fde:	4313      	orrs	r3, r2
 8015fe0:	001a      	movs	r2, r3
 8015fe2:	69fb      	ldr	r3, [r7, #28]
 8015fe4:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8015fe6:	69fb      	ldr	r3, [r7, #28]
 8015fe8:	3304      	adds	r3, #4
 8015fea:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8015fec:	693b      	ldr	r3, [r7, #16]
 8015fee:	3301      	adds	r3, #1
 8015ff0:	613b      	str	r3, [r7, #16]
    pBuf++;
 8015ff2:	693b      	ldr	r3, [r7, #16]
 8015ff4:	3301      	adds	r3, #1
 8015ff6:	613b      	str	r3, [r7, #16]
    pBuf++;
 8015ff8:	693b      	ldr	r3, [r7, #16]
 8015ffa:	3301      	adds	r3, #1
 8015ffc:	613b      	str	r3, [r7, #16]
    pBuf++;
 8015ffe:	693b      	ldr	r3, [r7, #16]
 8016000:	3301      	adds	r3, #1
 8016002:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8016004:	6a3b      	ldr	r3, [r7, #32]
 8016006:	3b01      	subs	r3, #1
 8016008:	623b      	str	r3, [r7, #32]
 801600a:	6a3b      	ldr	r3, [r7, #32]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d1dc      	bne.n	8015fca <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8016010:	2316      	movs	r3, #22
 8016012:	18fb      	adds	r3, r7, r3
 8016014:	881b      	ldrh	r3, [r3, #0]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d01e      	beq.n	8016058 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801601a:	2300      	movs	r3, #0
 801601c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801601e:	693b      	ldr	r3, [r7, #16]
 8016020:	781b      	ldrb	r3, [r3, #0]
 8016022:	001a      	movs	r2, r3
 8016024:	6a3b      	ldr	r3, [r7, #32]
 8016026:	00db      	lsls	r3, r3, #3
 8016028:	409a      	lsls	r2, r3
 801602a:	0013      	movs	r3, r2
 801602c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801602e:	4313      	orrs	r3, r2
 8016030:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8016032:	6a3b      	ldr	r3, [r7, #32]
 8016034:	3301      	adds	r3, #1
 8016036:	623b      	str	r3, [r7, #32]
      pBuf++;
 8016038:	693b      	ldr	r3, [r7, #16]
 801603a:	3301      	adds	r3, #1
 801603c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801603e:	2116      	movs	r1, #22
 8016040:	187b      	adds	r3, r7, r1
 8016042:	881a      	ldrh	r2, [r3, #0]
 8016044:	187b      	adds	r3, r7, r1
 8016046:	3a01      	subs	r2, #1
 8016048:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801604a:	187b      	adds	r3, r7, r1
 801604c:	881b      	ldrh	r3, [r3, #0]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d1e5      	bne.n	801601e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8016052:	69fb      	ldr	r3, [r7, #28]
 8016054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016056:	601a      	str	r2, [r3, #0]
  }
}
 8016058:	46c0      	nop			@ (mov r8, r8)
 801605a:	46bd      	mov	sp, r7
 801605c:	b00a      	add	sp, #40	@ 0x28
 801605e:	bd80      	pop	{r7, pc}
 8016060:	40009800 	.word	0x40009800

08016064 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8016064:	b590      	push	{r4, r7, lr}
 8016066:	b08b      	sub	sp, #44	@ 0x2c
 8016068:	af00      	add	r7, sp, #0
 801606a:	60f8      	str	r0, [r7, #12]
 801606c:	60b9      	str	r1, [r7, #8]
 801606e:	0019      	movs	r1, r3
 8016070:	1dbb      	adds	r3, r7, #6
 8016072:	801a      	strh	r2, [r3, #0]
 8016074:	1d3b      	adds	r3, r7, #4
 8016076:	1c0a      	adds	r2, r1, #0
 8016078:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801607a:	1d3b      	adds	r3, r7, #4
 801607c:	881b      	ldrh	r3, [r3, #0]
 801607e:	3303      	adds	r3, #3
 8016080:	089b      	lsrs	r3, r3, #2
 8016082:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8016084:	201a      	movs	r0, #26
 8016086:	183b      	adds	r3, r7, r0
 8016088:	1d3a      	adds	r2, r7, #4
 801608a:	8812      	ldrh	r2, [r2, #0]
 801608c:	2103      	movs	r1, #3
 801608e:	400a      	ands	r2, r1
 8016090:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8016092:	68bb      	ldr	r3, [r7, #8]
 8016094:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8016096:	1dbb      	adds	r3, r7, #6
 8016098:	881b      	ldrh	r3, [r3, #0]
 801609a:	4a39      	ldr	r2, [pc, #228]	@ (8016180 <USB_ReadPMA+0x11c>)
 801609c:	4694      	mov	ip, r2
 801609e:	4463      	add	r3, ip
 80160a0:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80160a2:	183b      	adds	r3, r7, r0
 80160a4:	881b      	ldrh	r3, [r3, #0]
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d002      	beq.n	80160b0 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 80160aa:	69fb      	ldr	r3, [r7, #28]
 80160ac:	3b01      	subs	r3, #1
 80160ae:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 80160b0:	69fb      	ldr	r3, [r7, #28]
 80160b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80160b4:	e03c      	b.n	8016130 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 80160b6:	6a3b      	ldr	r3, [r7, #32]
 80160b8:	681a      	ldr	r2, [r3, #0]
 80160ba:	697b      	ldr	r3, [r7, #20]
 80160bc:	21ff      	movs	r1, #255	@ 0xff
 80160be:	4011      	ands	r1, r2
 80160c0:	000c      	movs	r4, r1
 80160c2:	7819      	ldrb	r1, [r3, #0]
 80160c4:	2000      	movs	r0, #0
 80160c6:	4001      	ands	r1, r0
 80160c8:	1c08      	adds	r0, r1, #0
 80160ca:	1c21      	adds	r1, r4, #0
 80160cc:	4301      	orrs	r1, r0
 80160ce:	7019      	strb	r1, [r3, #0]
 80160d0:	0a11      	lsrs	r1, r2, #8
 80160d2:	20ff      	movs	r0, #255	@ 0xff
 80160d4:	4001      	ands	r1, r0
 80160d6:	000c      	movs	r4, r1
 80160d8:	7859      	ldrb	r1, [r3, #1]
 80160da:	2000      	movs	r0, #0
 80160dc:	4001      	ands	r1, r0
 80160de:	1c08      	adds	r0, r1, #0
 80160e0:	1c21      	adds	r1, r4, #0
 80160e2:	4301      	orrs	r1, r0
 80160e4:	7059      	strb	r1, [r3, #1]
 80160e6:	0c11      	lsrs	r1, r2, #16
 80160e8:	20ff      	movs	r0, #255	@ 0xff
 80160ea:	4001      	ands	r1, r0
 80160ec:	000c      	movs	r4, r1
 80160ee:	7899      	ldrb	r1, [r3, #2]
 80160f0:	2000      	movs	r0, #0
 80160f2:	4001      	ands	r1, r0
 80160f4:	1c08      	adds	r0, r1, #0
 80160f6:	1c21      	adds	r1, r4, #0
 80160f8:	4301      	orrs	r1, r0
 80160fa:	7099      	strb	r1, [r3, #2]
 80160fc:	0e10      	lsrs	r0, r2, #24
 80160fe:	78da      	ldrb	r2, [r3, #3]
 8016100:	2100      	movs	r1, #0
 8016102:	400a      	ands	r2, r1
 8016104:	1c11      	adds	r1, r2, #0
 8016106:	1c02      	adds	r2, r0, #0
 8016108:	430a      	orrs	r2, r1
 801610a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801610c:	6a3b      	ldr	r3, [r7, #32]
 801610e:	3304      	adds	r3, #4
 8016110:	623b      	str	r3, [r7, #32]
    pBuf++;
 8016112:	697b      	ldr	r3, [r7, #20]
 8016114:	3301      	adds	r3, #1
 8016116:	617b      	str	r3, [r7, #20]
    pBuf++;
 8016118:	697b      	ldr	r3, [r7, #20]
 801611a:	3301      	adds	r3, #1
 801611c:	617b      	str	r3, [r7, #20]
    pBuf++;
 801611e:	697b      	ldr	r3, [r7, #20]
 8016120:	3301      	adds	r3, #1
 8016122:	617b      	str	r3, [r7, #20]
    pBuf++;
 8016124:	697b      	ldr	r3, [r7, #20]
 8016126:	3301      	adds	r3, #1
 8016128:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801612c:	3b01      	subs	r3, #1
 801612e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016132:	2b00      	cmp	r3, #0
 8016134:	d1bf      	bne.n	80160b6 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8016136:	231a      	movs	r3, #26
 8016138:	18fb      	adds	r3, r7, r3
 801613a:	881b      	ldrh	r3, [r3, #0]
 801613c:	2b00      	cmp	r3, #0
 801613e:	d01b      	beq.n	8016178 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8016140:	6a3b      	ldr	r3, [r7, #32]
 8016142:	681b      	ldr	r3, [r3, #0]
 8016144:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8016146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016148:	b2db      	uxtb	r3, r3
 801614a:	00db      	lsls	r3, r3, #3
 801614c:	693a      	ldr	r2, [r7, #16]
 801614e:	40da      	lsrs	r2, r3
 8016150:	0013      	movs	r3, r2
 8016152:	b2da      	uxtb	r2, r3
 8016154:	697b      	ldr	r3, [r7, #20]
 8016156:	701a      	strb	r2, [r3, #0]
      count++;
 8016158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801615a:	3301      	adds	r3, #1
 801615c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801615e:	697b      	ldr	r3, [r7, #20]
 8016160:	3301      	adds	r3, #1
 8016162:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8016164:	211a      	movs	r1, #26
 8016166:	187b      	adds	r3, r7, r1
 8016168:	881a      	ldrh	r2, [r3, #0]
 801616a:	187b      	adds	r3, r7, r1
 801616c:	3a01      	subs	r2, #1
 801616e:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8016170:	187b      	adds	r3, r7, r1
 8016172:	881b      	ldrh	r3, [r3, #0]
 8016174:	2b00      	cmp	r3, #0
 8016176:	d1e6      	bne.n	8016146 <USB_ReadPMA+0xe2>
  }
}
 8016178:	46c0      	nop			@ (mov r8, r8)
 801617a:	46bd      	mov	sp, r7
 801617c:	b00b      	add	sp, #44	@ 0x2c
 801617e:	bd90      	pop	{r4, r7, pc}
 8016180:	40009800 	.word	0x40009800

08016184 <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 8016184:	b580      	push	{r7, lr}
 8016186:	b088      	sub	sp, #32
 8016188:	af00      	add	r7, sp, #0
 801618a:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801618c:	4b1c      	ldr	r3, [pc, #112]	@ (8016200 <_ux_device_stack_alternate_setting_get+0x7c>)
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	3324      	adds	r3, #36	@ 0x24
 8016192:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8016194:	69bb      	ldr	r3, [r7, #24]
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	2b03      	cmp	r3, #3
 801619a:	d12b      	bne.n	80161f4 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801619c:	69bb      	ldr	r3, [r7, #24]
 801619e:	2290      	movs	r2, #144	@ 0x90
 80161a0:	589b      	ldr	r3, [r3, r2]
 80161a2:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 80161a4:	e023      	b.n	80161ee <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 80161a6:	69fb      	ldr	r3, [r7, #28]
 80161a8:	7b9b      	ldrb	r3, [r3, #14]
 80161aa:	001a      	movs	r2, r3
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	4293      	cmp	r3, r2
 80161b0:	d11a      	bne.n	80161e8 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 80161b2:	69bb      	ldr	r3, [r7, #24]
 80161b4:	3318      	adds	r3, #24
 80161b6:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80161b8:	697b      	ldr	r3, [r7, #20]
 80161ba:	3320      	adds	r3, #32
 80161bc:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 80161be:	693b      	ldr	r3, [r7, #16]
 80161c0:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 80161c2:	69fa      	ldr	r2, [r7, #28]
 80161c4:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 80161c6:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 80161c8:	693b      	ldr	r3, [r7, #16]
 80161ca:	2201      	movs	r2, #1
 80161cc:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 80161ce:	693b      	ldr	r3, [r7, #16]
 80161d0:	2203      	movs	r2, #3
 80161d2:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 80161d4:	693b      	ldr	r3, [r7, #16]
 80161d6:	2201      	movs	r2, #1
 80161d8:	2101      	movs	r1, #1
 80161da:	0018      	movs	r0, r3
 80161dc:	f001 fd4b 	bl	8017c76 <_ux_device_stack_transfer_request>
 80161e0:	0003      	movs	r3, r0
 80161e2:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 80161e4:	68fb      	ldr	r3, [r7, #12]
 80161e6:	e006      	b.n	80161f6 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 80161e8:	69fb      	ldr	r3, [r7, #28]
 80161ea:	699b      	ldr	r3, [r3, #24]
 80161ec:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 80161ee:	69fb      	ldr	r3, [r7, #28]
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d1d8      	bne.n	80161a6 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 80161f4:	23ff      	movs	r3, #255	@ 0xff
}
 80161f6:	0018      	movs	r0, r3
 80161f8:	46bd      	mov	sp, r7
 80161fa:	b008      	add	sp, #32
 80161fc:	bd80      	pop	{r7, pc}
 80161fe:	46c0      	nop			@ (mov r8, r8)
 8016200:	200020ac 	.word	0x200020ac

08016204 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 8016204:	b590      	push	{r4, r7, lr}
 8016206:	b0a5      	sub	sp, #148	@ 0x94
 8016208:	af00      	add	r7, sp, #0
 801620a:	6078      	str	r0, [r7, #4]
 801620c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801620e:	4bd8      	ldr	r3, [pc, #864]	@ (8016570 <_ux_device_stack_alternate_setting_set+0x36c>)
 8016210:	681b      	ldr	r3, [r3, #0]
 8016212:	3324      	adds	r3, #36	@ 0x24
 8016214:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8016216:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	2b03      	cmp	r3, #3
 801621c:	d001      	beq.n	8016222 <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801621e:	2354      	movs	r3, #84	@ 0x54
 8016220:	e222      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 8016222:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016224:	2290      	movs	r2, #144	@ 0x90
 8016226:	589b      	ldr	r3, [r3, r2]
 8016228:	228c      	movs	r2, #140	@ 0x8c
 801622a:	18ba      	adds	r2, r7, r2
 801622c:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801622e:	e00c      	b.n	801624a <_ux_device_stack_alternate_setting_set+0x46>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 8016230:	218c      	movs	r1, #140	@ 0x8c
 8016232:	187b      	adds	r3, r7, r1
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	7b9b      	ldrb	r3, [r3, #14]
 8016238:	001a      	movs	r2, r3
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	4293      	cmp	r3, r2
 801623e:	d00a      	beq.n	8016256 <_ux_device_stack_alternate_setting_set+0x52>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8016240:	187b      	adds	r3, r7, r1
 8016242:	681b      	ldr	r3, [r3, #0]
 8016244:	699b      	ldr	r3, [r3, #24]
 8016246:	187a      	adds	r2, r7, r1
 8016248:	6013      	str	r3, [r2, #0]
    while (interface_ptr != UX_NULL)
 801624a:	238c      	movs	r3, #140	@ 0x8c
 801624c:	18fb      	adds	r3, r7, r3
 801624e:	681b      	ldr	r3, [r3, #0]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d1ed      	bne.n	8016230 <_ux_device_stack_alternate_setting_set+0x2c>
 8016254:	e000      	b.n	8016258 <_ux_device_stack_alternate_setting_set+0x54>
            break;
 8016256:	46c0      	nop			@ (mov r8, r8)
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 8016258:	238c      	movs	r3, #140	@ 0x8c
 801625a:	18fb      	adds	r3, r7, r3
 801625c:	681b      	ldr	r3, [r3, #0]
 801625e:	2b00      	cmp	r3, #0
 8016260:	d106      	bne.n	8016270 <_ux_device_stack_alternate_setting_set+0x6c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 8016262:	2252      	movs	r2, #82	@ 0x52
 8016264:	2107      	movs	r1, #7
 8016266:	2002      	movs	r0, #2
 8016268:	f001 fdd0 	bl	8017e0c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801626c:	2352      	movs	r3, #82	@ 0x52
 801626e:	e1fb      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 8016270:	238c      	movs	r3, #140	@ 0x8c
 8016272:	18fb      	adds	r3, r7, r3
 8016274:	681b      	ldr	r3, [r3, #0]
 8016276:	7bdb      	ldrb	r3, [r3, #15]
 8016278:	001a      	movs	r2, r3
 801627a:	683b      	ldr	r3, [r7, #0]
 801627c:	4293      	cmp	r3, r2
 801627e:	d101      	bne.n	8016284 <_ux_device_stack_alternate_setting_set+0x80>
        return(UX_SUCCESS);       
 8016280:	2300      	movs	r3, #0
 8016282:	e1f1      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8016284:	4bba      	ldr	r3, [pc, #744]	@ (8016570 <_ux_device_stack_alternate_setting_set+0x36c>)
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801628a:	4bb9      	ldr	r3, [pc, #740]	@ (8016570 <_ux_device_stack_alternate_setting_set+0x36c>)
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	22cc      	movs	r2, #204	@ 0xcc
 8016290:	589b      	ldr	r3, [r3, r2]
 8016292:	2288      	movs	r2, #136	@ 0x88
 8016294:	18ba      	adds	r2, r7, r2
 8016296:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8016298:	4bb5      	ldr	r3, [pc, #724]	@ (8016570 <_ux_device_stack_alternate_setting_set+0x36c>)
 801629a:	681b      	ldr	r3, [r3, #0]
 801629c:	22d0      	movs	r2, #208	@ 0xd0
 801629e:	589b      	ldr	r3, [r3, r2]
 80162a0:	2284      	movs	r2, #132	@ 0x84
 80162a2:	18ba      	adds	r2, r7, r2
 80162a4:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 80162a6:	e1d8      	b.n	801665a <_ux_device_stack_alternate_setting_set+0x456>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 80162a8:	2088      	movs	r0, #136	@ 0x88
 80162aa:	183b      	adds	r3, r7, r0
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	781b      	ldrb	r3, [r3, #0]
 80162b0:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 80162b2:	2167      	movs	r1, #103	@ 0x67
 80162b4:	187b      	adds	r3, r7, r1
 80162b6:	183a      	adds	r2, r7, r0
 80162b8:	6812      	ldr	r2, [r2, #0]
 80162ba:	7852      	ldrb	r2, [r2, #1]
 80162bc:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80162be:	187b      	adds	r3, r7, r1
 80162c0:	781b      	ldrb	r3, [r3, #0]
 80162c2:	2b02      	cmp	r3, #2
 80162c4:	d000      	beq.n	80162c8 <_ux_device_stack_alternate_setting_set+0xc4>
 80162c6:	e1ba      	b.n	801663e <_ux_device_stack_alternate_setting_set+0x43a>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 80162c8:	2444      	movs	r4, #68	@ 0x44
 80162ca:	193b      	adds	r3, r7, r4
 80162cc:	49a9      	ldr	r1, [pc, #676]	@ (8016574 <_ux_device_stack_alternate_setting_set+0x370>)
 80162ce:	183a      	adds	r2, r7, r0
 80162d0:	6810      	ldr	r0, [r2, #0]
 80162d2:	2208      	movs	r2, #8
 80162d4:	f001 fe6e 	bl	8017fb4 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 80162d8:	0020      	movs	r0, r4
 80162da:	183b      	adds	r3, r7, r0
 80162dc:	795b      	ldrb	r3, [r3, #5]
 80162de:	0019      	movs	r1, r3
 80162e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80162e2:	2280      	movs	r2, #128	@ 0x80
 80162e4:	589b      	ldr	r3, [r3, r2]
 80162e6:	4299      	cmp	r1, r3
 80162e8:	d000      	beq.n	80162ec <_ux_device_stack_alternate_setting_set+0xe8>
 80162ea:	e1a8      	b.n	801663e <_ux_device_stack_alternate_setting_set+0x43a>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 80162ec:	183b      	adds	r3, r7, r0
 80162ee:	885b      	ldrh	r3, [r3, #2]
 80162f0:	2284      	movs	r2, #132	@ 0x84
 80162f2:	18ba      	adds	r2, r7, r2
 80162f4:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 80162f6:	e19b      	b.n	8016630 <_ux_device_stack_alternate_setting_set+0x42c>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 80162f8:	2088      	movs	r0, #136	@ 0x88
 80162fa:	183b      	adds	r3, r7, r0
 80162fc:	681b      	ldr	r3, [r3, #0]
 80162fe:	781b      	ldrb	r3, [r3, #0]
 8016300:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 8016302:	2167      	movs	r1, #103	@ 0x67
 8016304:	187b      	adds	r3, r7, r1
 8016306:	183a      	adds	r2, r7, r0
 8016308:	6812      	ldr	r2, [r2, #0]
 801630a:	7852      	ldrb	r2, [r2, #1]
 801630c:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801630e:	187b      	adds	r3, r7, r1
 8016310:	781b      	ldrb	r3, [r3, #0]
 8016312:	2b04      	cmp	r3, #4
 8016314:	d000      	beq.n	8016318 <_ux_device_stack_alternate_setting_set+0x114>
 8016316:	e17d      	b.n	8016614 <_ux_device_stack_alternate_setting_set+0x410>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 8016318:	2438      	movs	r4, #56	@ 0x38
 801631a:	193b      	adds	r3, r7, r4
 801631c:	4996      	ldr	r1, [pc, #600]	@ (8016578 <_ux_device_stack_alternate_setting_set+0x374>)
 801631e:	183a      	adds	r2, r7, r0
 8016320:	6810      	ldr	r0, [r2, #0]
 8016322:	2209      	movs	r2, #9
 8016324:	f001 fe46 	bl	8017fb4 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 8016328:	193b      	adds	r3, r7, r4
 801632a:	789b      	ldrb	r3, [r3, #2]
 801632c:	001a      	movs	r2, r3
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	4293      	cmp	r3, r2
 8016332:	d000      	beq.n	8016336 <_ux_device_stack_alternate_setting_set+0x132>
 8016334:	e16e      	b.n	8016614 <_ux_device_stack_alternate_setting_set+0x410>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 8016336:	193b      	adds	r3, r7, r4
 8016338:	78db      	ldrb	r3, [r3, #3]
 801633a:	001a      	movs	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801633c:	683b      	ldr	r3, [r7, #0]
 801633e:	4293      	cmp	r3, r2
 8016340:	d000      	beq.n	8016344 <_ux_device_stack_alternate_setting_set+0x140>
 8016342:	e167      	b.n	8016614 <_ux_device_stack_alternate_setting_set+0x410>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8016344:	238c      	movs	r3, #140	@ 0x8c
 8016346:	18fb      	adds	r3, r7, r3
 8016348:	681b      	ldr	r3, [r3, #0]
 801634a:	69db      	ldr	r3, [r3, #28]
 801634c:	2280      	movs	r2, #128	@ 0x80
 801634e:	18ba      	adds	r2, r7, r2
 8016350:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 8016352:	e029      	b.n	80163a8 <_ux_device_stack_alternate_setting_set+0x1a4>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 8016354:	2480      	movs	r4, #128	@ 0x80
 8016356:	193b      	adds	r3, r7, r4
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	2126      	movs	r1, #38	@ 0x26
 801635c:	0018      	movs	r0, r3
 801635e:	f001 fc77 	bl	8017c50 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 8016362:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016364:	699b      	ldr	r3, [r3, #24]
 8016366:	193a      	adds	r2, r7, r4
 8016368:	6812      	ldr	r2, [r2, #0]
 801636a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801636c:	210f      	movs	r1, #15
 801636e:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8016370:	193b      	adds	r3, r7, r4
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	695b      	ldr	r3, [r3, #20]
 8016376:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 8016378:	0021      	movs	r1, r4
 801637a:	187b      	adds	r3, r7, r1
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	2200      	movs	r2, #0
 8016380:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 8016382:	187b      	adds	r3, r7, r1
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	2200      	movs	r2, #0
 8016388:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801638a:	187b      	adds	r3, r7, r1
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	2200      	movs	r2, #0
 8016390:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8016392:	187b      	adds	r3, r7, r1
 8016394:	681b      	ldr	r3, [r3, #0]
 8016396:	2200      	movs	r2, #0
 8016398:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801639a:	187b      	adds	r3, r7, r1
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	2200      	movs	r2, #0
 80163a0:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 80163a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80163a4:	187a      	adds	r2, r7, r1
 80163a6:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 80163a8:	2380      	movs	r3, #128	@ 0x80
 80163aa:	18fb      	adds	r3, r7, r3
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d1d0      	bne.n	8016354 <_ux_device_stack_alternate_setting_set+0x150>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 80163b2:	238c      	movs	r3, #140	@ 0x8c
 80163b4:	18fb      	adds	r3, r7, r3
 80163b6:	681b      	ldr	r3, [r3, #0]
 80163b8:	2200      	movs	r2, #0
 80163ba:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 80163bc:	2188      	movs	r1, #136	@ 0x88
 80163be:	187b      	adds	r3, r7, r1
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	781b      	ldrb	r3, [r3, #0]
 80163c4:	001a      	movs	r2, r3
 80163c6:	2084      	movs	r0, #132	@ 0x84
 80163c8:	183b      	adds	r3, r7, r0
 80163ca:	681b      	ldr	r3, [r3, #0]
 80163cc:	1a9b      	subs	r3, r3, r2
 80163ce:	183a      	adds	r2, r7, r0
 80163d0:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 80163d2:	187b      	adds	r3, r7, r1
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	781b      	ldrb	r3, [r3, #0]
 80163d8:	001a      	movs	r2, r3
 80163da:	187b      	adds	r3, r7, r1
 80163dc:	681b      	ldr	r3, [r3, #0]
 80163de:	189b      	adds	r3, r3, r2
 80163e0:	187a      	adds	r2, r7, r1
 80163e2:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 80163e4:	e0db      	b.n	801659e <_ux_device_stack_alternate_setting_set+0x39a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 80163e6:	2288      	movs	r2, #136	@ 0x88
 80163e8:	18bb      	adds	r3, r7, r2
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	781b      	ldrb	r3, [r3, #0]
 80163ee:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 80163f0:	2167      	movs	r1, #103	@ 0x67
 80163f2:	187b      	adds	r3, r7, r1
 80163f4:	18ba      	adds	r2, r7, r2
 80163f6:	6812      	ldr	r2, [r2, #0]
 80163f8:	7852      	ldrb	r2, [r2, #1]
 80163fa:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 80163fc:	187b      	adds	r3, r7, r1
 80163fe:	781b      	ldrb	r3, [r3, #0]
 8016400:	2b05      	cmp	r3, #5
 8016402:	d008      	beq.n	8016416 <_ux_device_stack_alternate_setting_set+0x212>
 8016404:	dd00      	ble.n	8016408 <_ux_device_stack_alternate_setting_set+0x204>
 8016406:	e0bb      	b.n	8016580 <_ux_device_stack_alternate_setting_set+0x37c>
 8016408:	2b02      	cmp	r3, #2
 801640a:	d100      	bne.n	801640e <_ux_device_stack_alternate_setting_set+0x20a>
 801640c:	e0ab      	b.n	8016566 <_ux_device_stack_alternate_setting_set+0x362>
 801640e:	2b04      	cmp	r3, #4
 8016410:	d100      	bne.n	8016414 <_ux_device_stack_alternate_setting_set+0x210>
 8016412:	e0a8      	b.n	8016566 <_ux_device_stack_alternate_setting_set+0x362>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 8016414:	e0b4      	b.n	8016580 <_ux_device_stack_alternate_setting_set+0x37c>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 8016416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016418:	229c      	movs	r2, #156	@ 0x9c
 801641a:	589b      	ldr	r3, [r3, r2]
 801641c:	2280      	movs	r2, #128	@ 0x80
 801641e:	18ba      	adds	r2, r7, r2
 8016420:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 8016422:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016424:	22a0      	movs	r2, #160	@ 0xa0
 8016426:	589b      	ldr	r3, [r3, r2]
 8016428:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801642a:	e013      	b.n	8016454 <_ux_device_stack_alternate_setting_set+0x250>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801642c:	2280      	movs	r2, #128	@ 0x80
 801642e:	18bb      	adds	r3, r7, r2
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	2b00      	cmp	r3, #0
 8016436:	d104      	bne.n	8016442 <_ux_device_stack_alternate_setting_set+0x23e>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 8016438:	18bb      	adds	r3, r7, r2
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	2201      	movs	r2, #1
 801643e:	601a      	str	r2, [r3, #0]
                                            break;
 8016440:	e00b      	b.n	801645a <_ux_device_stack_alternate_setting_set+0x256>
                                        endpoint++;
 8016442:	2280      	movs	r2, #128	@ 0x80
 8016444:	18bb      	adds	r3, r7, r2
 8016446:	681b      	ldr	r3, [r3, #0]
 8016448:	3368      	adds	r3, #104	@ 0x68
 801644a:	18ba      	adds	r2, r7, r2
 801644c:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801644e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016450:	3b01      	subs	r3, #1
 8016452:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 8016454:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016456:	2b00      	cmp	r3, #0
 8016458:	d1e8      	bne.n	801642c <_ux_device_stack_alternate_setting_set+0x228>
                                    if (endpoints_pool_number == 0)
 801645a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801645c:	2b00      	cmp	r3, #0
 801645e:	d101      	bne.n	8016464 <_ux_device_stack_alternate_setting_set+0x260>
                                        return(UX_MEMORY_INSUFFICIENT);
 8016460:	2312      	movs	r3, #18
 8016462:	e101      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 8016464:	2480      	movs	r4, #128	@ 0x80
 8016466:	193b      	adds	r3, r7, r4
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801646c:	4943      	ldr	r1, [pc, #268]	@ (801657c <_ux_device_stack_alternate_setting_set+0x378>)
 801646e:	2288      	movs	r2, #136	@ 0x88
 8016470:	18ba      	adds	r2, r7, r2
 8016472:	6810      	ldr	r0, [r2, #0]
 8016474:	2206      	movs	r2, #6
 8016476:	f001 fd9d 	bl	8017fb4 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801647a:	0021      	movs	r1, r4
 801647c:	187b      	adds	r3, r7, r1
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	3320      	adds	r3, #32
 8016482:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8016484:	187b      	adds	r3, r7, r1
 8016486:	681b      	ldr	r3, [r3, #0]
 8016488:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 801648a:	055b      	lsls	r3, r3, #21
 801648c:	0d5b      	lsrs	r3, r3, #21
 801648e:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8016490:	4b37      	ldr	r3, [pc, #220]	@ (8016570 <_ux_device_stack_alternate_setting_set+0x36c>)
 8016492:	681a      	ldr	r2, [r3, #0]
 8016494:	23a0      	movs	r3, #160	@ 0xa0
 8016496:	005b      	lsls	r3, r3, #1
 8016498:	58d3      	ldr	r3, [r2, r3]
 801649a:	2b02      	cmp	r3, #2
 801649c:	d11b      	bne.n	80164d6 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801649e:	187b      	adds	r3, r7, r1
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	7bdb      	ldrb	r3, [r3, #15]
 80164a4:	001a      	movs	r2, r3
 80164a6:	2301      	movs	r3, #1
 80164a8:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 80164aa:	d014      	beq.n	80164d6 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 80164ac:	187b      	adds	r3, r7, r1
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	8a1b      	ldrh	r3, [r3, #16]
 80164b2:	001a      	movs	r2, r3
 80164b4:	23c0      	movs	r3, #192	@ 0xc0
 80164b6:	015b      	lsls	r3, r3, #5
 80164b8:	4013      	ands	r3, r2
 80164ba:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 80164bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d009      	beq.n	80164d6 <_ux_device_stack_alternate_setting_set+0x2d2>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 80164c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80164c4:	0adb      	lsrs	r3, r3, #11
 80164c6:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 80164c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80164ca:	3301      	adds	r3, #1
 80164cc:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 80164ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80164d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80164d2:	4353      	muls	r3, r2
 80164d4:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 80164d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80164d8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80164da:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 80164dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80164de:	2480      	movs	r4, #128	@ 0x80
 80164e0:	193a      	adds	r2, r7, r4
 80164e2:	6812      	ldr	r2, [r2, #0]
 80164e4:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 80164e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80164e8:	2201      	movs	r2, #1
 80164ea:	4252      	negs	r2, r2
 80164ec:	635a      	str	r2, [r3, #52]	@ 0x34
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 80164ee:	193b      	adds	r3, r7, r4
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	228c      	movs	r2, #140	@ 0x8c
 80164f4:	18ba      	adds	r2, r7, r2
 80164f6:	6812      	ldr	r2, [r2, #0]
 80164f8:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 80164fa:	193b      	adds	r3, r7, r4
 80164fc:	681b      	ldr	r3, [r3, #0]
 80164fe:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016500:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8016502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016504:	699b      	ldr	r3, [r3, #24]
 8016506:	193a      	adds	r2, r7, r4
 8016508:	6812      	ldr	r2, [r2, #0]
 801650a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801650c:	210e      	movs	r1, #14
 801650e:	4798      	blx	r3
 8016510:	0003      	movs	r3, r0
 8016512:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 8016514:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016516:	2b00      	cmp	r3, #0
 8016518:	d005      	beq.n	8016526 <_ux_device_stack_alternate_setting_set+0x322>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801651a:	193b      	adds	r3, r7, r4
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	2200      	movs	r2, #0
 8016520:	601a      	str	r2, [r3, #0]
                                        return(status);
 8016522:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016524:	e0a0      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 8016526:	228c      	movs	r2, #140	@ 0x8c
 8016528:	18bb      	adds	r3, r7, r2
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	69db      	ldr	r3, [r3, #28]
 801652e:	2b00      	cmp	r3, #0
 8016530:	d106      	bne.n	8016540 <_ux_device_stack_alternate_setting_set+0x33c>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 8016532:	18bb      	adds	r3, r7, r2
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	2280      	movs	r2, #128	@ 0x80
 8016538:	18ba      	adds	r2, r7, r2
 801653a:	6812      	ldr	r2, [r2, #0]
 801653c:	61da      	str	r2, [r3, #28]
                                    break;
 801653e:	e020      	b.n	8016582 <_ux_device_stack_alternate_setting_set+0x37e>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 8016540:	238c      	movs	r3, #140	@ 0x8c
 8016542:	18fb      	adds	r3, r7, r3
 8016544:	681b      	ldr	r3, [r3, #0]
 8016546:	69db      	ldr	r3, [r3, #28]
 8016548:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801654a:	e002      	b.n	8016552 <_ux_device_stack_alternate_setting_set+0x34e>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801654c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801654e:	695b      	ldr	r3, [r3, #20]
 8016550:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8016552:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016554:	695b      	ldr	r3, [r3, #20]
 8016556:	2b00      	cmp	r3, #0
 8016558:	d1f8      	bne.n	801654c <_ux_device_stack_alternate_setting_set+0x348>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801655a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801655c:	2280      	movs	r2, #128	@ 0x80
 801655e:	18ba      	adds	r2, r7, r2
 8016560:	6812      	ldr	r2, [r2, #0]
 8016562:	615a      	str	r2, [r3, #20]
                                    break;
 8016564:	e00d      	b.n	8016582 <_ux_device_stack_alternate_setting_set+0x37e>
                                    device_framework_length =  descriptor_length;
 8016566:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016568:	2284      	movs	r2, #132	@ 0x84
 801656a:	18ba      	adds	r2, r7, r2
 801656c:	6013      	str	r3, [r2, #0]
                                    break;
 801656e:	e008      	b.n	8016582 <_ux_device_stack_alternate_setting_set+0x37e>
 8016570:	200020ac 	.word	0x200020ac
 8016574:	20000048 	.word	0x20000048
 8016578:	20000050 	.word	0x20000050
 801657c:	20000030 	.word	0x20000030
                                    break;
 8016580:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 8016582:	2184      	movs	r1, #132	@ 0x84
 8016584:	187b      	adds	r3, r7, r1
 8016586:	681a      	ldr	r2, [r3, #0]
 8016588:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801658a:	1ad3      	subs	r3, r2, r3
 801658c:	187a      	adds	r2, r7, r1
 801658e:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 8016590:	2188      	movs	r1, #136	@ 0x88
 8016592:	187b      	adds	r3, r7, r1
 8016594:	681a      	ldr	r2, [r3, #0]
 8016596:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016598:	18d3      	adds	r3, r2, r3
 801659a:	187a      	adds	r2, r7, r1
 801659c:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801659e:	2384      	movs	r3, #132	@ 0x84
 80165a0:	18fb      	adds	r3, r7, r3
 80165a2:	681b      	ldr	r3, [r3, #0]
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d000      	beq.n	80165aa <_ux_device_stack_alternate_setting_set+0x3a6>
 80165a8:	e71d      	b.n	80163e6 <_ux_device_stack_alternate_setting_set+0x1e2>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 80165aa:	248c      	movs	r4, #140	@ 0x8c
 80165ac:	193b      	adds	r3, r7, r4
 80165ae:	681b      	ldr	r3, [r3, #0]
 80165b0:	330c      	adds	r3, #12
 80165b2:	2238      	movs	r2, #56	@ 0x38
 80165b4:	18b9      	adds	r1, r7, r2
 80165b6:	220c      	movs	r2, #12
 80165b8:	0018      	movs	r0, r3
 80165ba:	f001 ffa5 	bl	8018508 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 80165be:	4b2c      	ldr	r3, [pc, #176]	@ (8016670 <_ux_device_stack_alternate_setting_set+0x46c>)
 80165c0:	681b      	ldr	r3, [r3, #0]
 80165c2:	193a      	adds	r2, r7, r4
 80165c4:	6812      	ldr	r2, [r2, #0]
 80165c6:	7b92      	ldrb	r2, [r2, #14]
 80165c8:	3240      	adds	r2, #64	@ 0x40
 80165ca:	0092      	lsls	r2, r2, #2
 80165cc:	58d3      	ldr	r3, [r2, r3]
 80165ce:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 80165d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	d003      	beq.n	80165de <_ux_device_stack_alternate_setting_set+0x3da>
 80165d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80165d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80165da:	2b00      	cmp	r3, #0
 80165dc:	d101      	bne.n	80165e2 <_ux_device_stack_alternate_setting_set+0x3de>
                            {

                                return (UX_NO_CLASS_MATCH);
 80165de:	2357      	movs	r3, #87	@ 0x57
 80165e0:	e042      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 80165e2:	210c      	movs	r1, #12
 80165e4:	187b      	adds	r3, r7, r1
 80165e6:	2206      	movs	r2, #6
 80165e8:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 80165ea:	187b      	adds	r3, r7, r1
 80165ec:	208c      	movs	r0, #140	@ 0x8c
 80165ee:	183a      	adds	r2, r7, r0
 80165f0:	6812      	ldr	r2, [r2, #0]
 80165f2:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 80165f4:	187b      	adds	r3, r7, r1
 80165f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80165f8:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 80165fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80165fc:	183a      	adds	r2, r7, r0
 80165fe:	6812      	ldr	r2, [r2, #0]
 8016600:	661a      	str	r2, [r3, #96]	@ 0x60
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8016602:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016606:	187a      	adds	r2, r7, r1
 8016608:	0010      	movs	r0, r2
 801660a:	4798      	blx	r3
 801660c:	0003      	movs	r3, r0
 801660e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 8016610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016612:	e029      	b.n	8016668 <_ux_device_stack_alternate_setting_set+0x464>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 8016614:	2184      	movs	r1, #132	@ 0x84
 8016616:	187b      	adds	r3, r7, r1
 8016618:	681a      	ldr	r2, [r3, #0]
 801661a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801661c:	1ad3      	subs	r3, r2, r3
 801661e:	187a      	adds	r2, r7, r1
 8016620:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 8016622:	2188      	movs	r1, #136	@ 0x88
 8016624:	187b      	adds	r3, r7, r1
 8016626:	681a      	ldr	r2, [r3, #0]
 8016628:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801662a:	18d3      	adds	r3, r2, r3
 801662c:	187a      	adds	r2, r7, r1
 801662e:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 8016630:	2384      	movs	r3, #132	@ 0x84
 8016632:	18fb      	adds	r3, r7, r3
 8016634:	681b      	ldr	r3, [r3, #0]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d000      	beq.n	801663c <_ux_device_stack_alternate_setting_set+0x438>
 801663a:	e65d      	b.n	80162f8 <_ux_device_stack_alternate_setting_set+0xf4>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801663c:	e013      	b.n	8016666 <_ux_device_stack_alternate_setting_set+0x462>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801663e:	2184      	movs	r1, #132	@ 0x84
 8016640:	187b      	adds	r3, r7, r1
 8016642:	681a      	ldr	r2, [r3, #0]
 8016644:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016646:	1ad3      	subs	r3, r2, r3
 8016648:	187a      	adds	r2, r7, r1
 801664a:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801664c:	2188      	movs	r1, #136	@ 0x88
 801664e:	187b      	adds	r3, r7, r1
 8016650:	681a      	ldr	r2, [r3, #0]
 8016652:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016654:	18d3      	adds	r3, r2, r3
 8016656:	187a      	adds	r2, r7, r1
 8016658:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801665a:	2384      	movs	r3, #132	@ 0x84
 801665c:	18fb      	adds	r3, r7, r3
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	2b00      	cmp	r3, #0
 8016662:	d000      	beq.n	8016666 <_ux_device_stack_alternate_setting_set+0x462>
 8016664:	e620      	b.n	80162a8 <_ux_device_stack_alternate_setting_set+0xa4>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 8016666:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 8016668:	0018      	movs	r0, r3
 801666a:	46bd      	mov	sp, r7
 801666c:	b025      	add	sp, #148	@ 0x94
 801666e:	bd90      	pop	{r4, r7, pc}
 8016670:	200020ac 	.word	0x200020ac

08016674 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 8016674:	b580      	push	{r7, lr}
 8016676:	b092      	sub	sp, #72	@ 0x48
 8016678:	af00      	add	r7, sp, #0
 801667a:	60f8      	str	r0, [r7, #12]
 801667c:	60b9      	str	r1, [r7, #8]
 801667e:	607a      	str	r2, [r7, #4]
 8016680:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 8016682:	2300      	movs	r3, #0
 8016684:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 8016686:	2310      	movs	r3, #16
 8016688:	18f9      	adds	r1, r7, r3
 801668a:	68fb      	ldr	r3, [r7, #12]
 801668c:	223f      	movs	r2, #63	@ 0x3f
 801668e:	0018      	movs	r0, r3
 8016690:	f001 fff2 	bl	8018678 <_ux_utility_string_length_check>
 8016694:	0003      	movs	r3, r0
 8016696:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 8016698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801669a:	2b00      	cmp	r3, #0
 801669c:	d001      	beq.n	80166a2 <_ux_device_stack_class_register+0x2e>
        return(status);
 801669e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166a0:	e036      	b.n	8016710 <_ux_device_stack_class_register+0x9c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 80166a2:	4b1d      	ldr	r3, [pc, #116]	@ (8016718 <_ux_device_stack_class_register+0xa4>)
 80166a4:	681b      	ldr	r3, [r3, #0]
 80166a6:	22fc      	movs	r2, #252	@ 0xfc
 80166a8:	589b      	ldr	r3, [r3, r2]
 80166aa:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 80166ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80166b0:	2b00      	cmp	r3, #0
 80166b2:	d12c      	bne.n	801670e <_ux_device_stack_class_register+0x9a>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 80166b4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80166b6:	693b      	ldr	r3, [r7, #16]
 80166b8:	1c5a      	adds	r2, r3, #1
 80166ba:	68fb      	ldr	r3, [r7, #12]
 80166bc:	0019      	movs	r1, r3
 80166be:	f001 ff23 	bl	8018508 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 80166c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166c4:	68ba      	ldr	r2, [r7, #8]
 80166c6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 80166c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80166cc:	655a      	str	r2, [r3, #84]	@ 0x54
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 80166ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166d0:	687a      	ldr	r2, [r7, #4]
 80166d2:	65da      	str	r2, [r3, #92]	@ 0x5c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 80166d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80166d6:	683a      	ldr	r2, [r7, #0]
 80166d8:	659a      	str	r2, [r3, #88]	@ 0x58
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 80166da:	2114      	movs	r1, #20
 80166dc:	187b      	adds	r3, r7, r1
 80166de:	2205      	movs	r2, #5
 80166e0:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 80166e2:	187b      	adds	r3, r7, r1
 80166e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80166e6:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 80166e8:	187b      	adds	r3, r7, r1
 80166ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80166ec:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 80166ee:	187a      	adds	r2, r7, r1
 80166f0:	68bb      	ldr	r3, [r7, #8]
 80166f2:	0010      	movs	r0, r2
 80166f4:	4798      	blx	r3
 80166f6:	0003      	movs	r3, r0
 80166f8:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 80166fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d001      	beq.n	8016704 <_ux_device_stack_class_register+0x90>
                return(status);
 8016700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016702:	e005      	b.n	8016710 <_ux_device_stack_class_register+0x9c>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 8016704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016706:	2201      	movs	r2, #1
 8016708:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801670a:	2300      	movs	r3, #0
 801670c:	e000      	b.n	8016710 <_ux_device_stack_class_register+0x9c>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801670e:	2312      	movs	r3, #18
}
 8016710:	0018      	movs	r0, r3
 8016712:	46bd      	mov	sp, r7
 8016714:	b012      	add	sp, #72	@ 0x48
 8016716:	bd80      	pop	{r7, pc}
 8016718:	200020ac 	.word	0x200020ac

0801671c <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b08a      	sub	sp, #40	@ 0x28
 8016720:	af00      	add	r7, sp, #0
 8016722:	60f8      	str	r0, [r7, #12]
 8016724:	60b9      	str	r1, [r7, #8]
 8016726:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8016728:	4b2b      	ldr	r3, [pc, #172]	@ (80167d8 <_ux_device_stack_clear_feature+0xbc>)
 801672a:	681b      	ldr	r3, [r3, #0]
 801672c:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801672e:	4b2a      	ldr	r3, [pc, #168]	@ (80167d8 <_ux_device_stack_clear_feature+0xbc>)
 8016730:	681b      	ldr	r3, [r3, #0]
 8016732:	3324      	adds	r3, #36	@ 0x24
 8016734:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8016736:	69bb      	ldr	r3, [r7, #24]
 8016738:	3318      	adds	r3, #24
 801673a:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801673c:	68fb      	ldr	r3, [r7, #12]
 801673e:	2203      	movs	r2, #3
 8016740:	4013      	ands	r3, r2
 8016742:	d002      	beq.n	801674a <_ux_device_stack_clear_feature+0x2e>
 8016744:	2b02      	cmp	r3, #2
 8016746:	d013      	beq.n	8016770 <_ux_device_stack_clear_feature+0x54>
 8016748:	e038      	b.n	80167bc <_ux_device_stack_clear_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801674a:	68bb      	ldr	r3, [r7, #8]
 801674c:	2b01      	cmp	r3, #1
 801674e:	d13d      	bne.n	80167cc <_ux_device_stack_clear_feature+0xb0>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8016750:	4b21      	ldr	r3, [pc, #132]	@ (80167d8 <_ux_device_stack_clear_feature+0xbc>)
 8016752:	681a      	ldr	r2, [r3, #0]
 8016754:	23a4      	movs	r3, #164	@ 0xa4
 8016756:	005b      	lsls	r3, r3, #1
 8016758:	58d3      	ldr	r3, [r2, r3]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d006      	beq.n	801676c <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801675e:	4b1e      	ldr	r3, [pc, #120]	@ (80167d8 <_ux_device_stack_clear_feature+0xbc>)
 8016760:	681a      	ldr	r2, [r3, #0]
 8016762:	23a6      	movs	r3, #166	@ 0xa6
 8016764:	005b      	lsls	r3, r3, #1
 8016766:	2100      	movs	r1, #0
 8016768:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801676a:	e02f      	b.n	80167cc <_ux_device_stack_clear_feature+0xb0>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801676c:	2354      	movs	r3, #84	@ 0x54
 801676e:	e02f      	b.n	80167d0 <_ux_device_stack_clear_feature+0xb4>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 8016770:	69bb      	ldr	r3, [r7, #24]
 8016772:	2290      	movs	r2, #144	@ 0x90
 8016774:	589b      	ldr	r3, [r3, r2]
 8016776:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 8016778:	e01d      	b.n	80167b6 <_ux_device_stack_clear_feature+0x9a>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801677c:	69db      	ldr	r3, [r3, #28]
 801677e:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 8016780:	e013      	b.n	80167aa <_ux_device_stack_clear_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8016782:	6a3b      	ldr	r3, [r7, #32]
 8016784:	7b9b      	ldrb	r3, [r3, #14]
 8016786:	001a      	movs	r2, r3
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	4293      	cmp	r3, r2
 801678c:	d10a      	bne.n	80167a4 <_ux_device_stack_clear_feature+0x88>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801678e:	69fb      	ldr	r3, [r7, #28]
 8016790:	699b      	ldr	r3, [r3, #24]
 8016792:	6a3a      	ldr	r2, [r7, #32]
 8016794:	69f8      	ldr	r0, [r7, #28]
 8016796:	2110      	movs	r1, #16
 8016798:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801679a:	6a3b      	ldr	r3, [r7, #32]
 801679c:	2200      	movs	r2, #0
 801679e:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 80167a0:	2300      	movs	r3, #0
 80167a2:	e015      	b.n	80167d0 <_ux_device_stack_clear_feature+0xb4>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 80167a4:	6a3b      	ldr	r3, [r7, #32]
 80167a6:	695b      	ldr	r3, [r3, #20]
 80167a8:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 80167aa:	6a3b      	ldr	r3, [r7, #32]
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d1e8      	bne.n	8016782 <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 80167b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167b2:	699b      	ldr	r3, [r3, #24]
 80167b4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 80167b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167b8:	2b00      	cmp	r3, #0
 80167ba:	d1de      	bne.n	801677a <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80167bc:	69fb      	ldr	r3, [r7, #28]
 80167be:	699b      	ldr	r3, [r3, #24]
 80167c0:	697a      	ldr	r2, [r7, #20]
 80167c2:	69f8      	ldr	r0, [r7, #28]
 80167c4:	2114      	movs	r1, #20
 80167c6:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 80167c8:	2300      	movs	r3, #0
 80167ca:	e001      	b.n	80167d0 <_ux_device_stack_clear_feature+0xb4>
        break;
 80167cc:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 80167ce:	2300      	movs	r3, #0
}
 80167d0:	0018      	movs	r0, r3
 80167d2:	46bd      	mov	sp, r7
 80167d4:	b00a      	add	sp, #40	@ 0x28
 80167d6:	bd80      	pop	{r7, pc}
 80167d8:	200020ac 	.word	0x200020ac

080167dc <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 80167dc:	b580      	push	{r7, lr}
 80167de:	b084      	sub	sp, #16
 80167e0:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80167e2:	4b10      	ldr	r3, [pc, #64]	@ (8016824 <_ux_device_stack_configuration_get+0x48>)
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	3324      	adds	r3, #36	@ 0x24
 80167e8:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	3318      	adds	r3, #24
 80167ee:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80167f0:	68bb      	ldr	r3, [r7, #8]
 80167f2:	3320      	adds	r3, #32
 80167f4:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	2280      	movs	r2, #128	@ 0x80
 80167fa:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 8016800:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 8016802:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	2203      	movs	r2, #3
 8016808:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	2201      	movs	r2, #1
 801680e:	2101      	movs	r1, #1
 8016810:	0018      	movs	r0, r3
 8016812:	f001 fa30 	bl	8017c76 <_ux_device_stack_transfer_request>
 8016816:	0003      	movs	r3, r0
 8016818:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801681a:	683b      	ldr	r3, [r7, #0]
}
 801681c:	0018      	movs	r0, r3
 801681e:	46bd      	mov	sp, r7
 8016820:	b004      	add	sp, #16
 8016822:	bd80      	pop	{r7, pc}
 8016824:	200020ac 	.word	0x200020ac

08016828 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 8016828:	b590      	push	{r4, r7, lr}
 801682a:	b0a1      	sub	sp, #132	@ 0x84
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 8016830:	2340      	movs	r3, #64	@ 0x40
 8016832:	18fb      	adds	r3, r7, r3
 8016834:	0018      	movs	r0, r3
 8016836:	230c      	movs	r3, #12
 8016838:	001a      	movs	r2, r3
 801683a:	2100      	movs	r1, #0
 801683c:	f006 fa5a 	bl	801ccf4 <memset>
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 8016840:	2300      	movs	r3, #0
 8016842:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 8016844:	2300      	movs	r3, #0
 8016846:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 8016848:	2300      	movs	r3, #0
 801684a:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801684c:	4ba8      	ldr	r3, [pc, #672]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8016852:	4ba7      	ldr	r3, [pc, #668]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016854:	681b      	ldr	r3, [r3, #0]
 8016856:	3324      	adds	r3, #36	@ 0x24
 8016858:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801685a:	2300      	movs	r3, #0
 801685c:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801685e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016860:	2280      	movs	r2, #128	@ 0x80
 8016862:	589b      	ldr	r3, [r3, r2]
 8016864:	687a      	ldr	r2, [r7, #4]
 8016866:	429a      	cmp	r2, r3
 8016868:	d101      	bne.n	801686e <_ux_device_stack_configuration_set+0x46>
        return(UX_SUCCESS);
 801686a:	2300      	movs	r3, #0
 801686c:	e13c      	b.n	8016ae8 <_ux_device_stack_configuration_set+0x2c0>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801686e:	4ba0      	ldr	r3, [pc, #640]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016870:	681b      	ldr	r3, [r3, #0]
 8016872:	22cc      	movs	r2, #204	@ 0xcc
 8016874:	589b      	ldr	r3, [r3, r2]
 8016876:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8016878:	4b9d      	ldr	r3, [pc, #628]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 801687a:	681b      	ldr	r3, [r3, #0]
 801687c:	22d0      	movs	r2, #208	@ 0xd0
 801687e:	589b      	ldr	r3, [r3, r2]
 8016880:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 8016882:	e020      	b.n	80168c6 <_ux_device_stack_configuration_set+0x9e>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8016884:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016886:	781b      	ldrb	r3, [r3, #0]
 8016888:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801688a:	2157      	movs	r1, #87	@ 0x57
 801688c:	187b      	adds	r3, r7, r1
 801688e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016890:	7852      	ldrb	r2, [r2, #1]
 8016892:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8016894:	187b      	adds	r3, r7, r1
 8016896:	781b      	ldrb	r3, [r3, #0]
 8016898:	2b02      	cmp	r3, #2
 801689a:	d10c      	bne.n	80168b6 <_ux_device_stack_configuration_set+0x8e>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801689c:	2440      	movs	r4, #64	@ 0x40
 801689e:	193b      	adds	r3, r7, r4
 80168a0:	4994      	ldr	r1, [pc, #592]	@ (8016af4 <_ux_device_stack_configuration_set+0x2cc>)
 80168a2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80168a4:	2208      	movs	r2, #8
 80168a6:	f001 fb85 	bl	8017fb4 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 80168aa:	193b      	adds	r3, r7, r4
 80168ac:	795b      	ldrb	r3, [r3, #5]
 80168ae:	001a      	movs	r2, r3
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	4293      	cmp	r3, r2
 80168b4:	d00b      	beq.n	80168ce <_ux_device_stack_configuration_set+0xa6>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 80168b6:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80168b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80168ba:	1ad3      	subs	r3, r2, r3
 80168bc:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 80168be:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80168c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80168c2:	18d3      	adds	r3, r2, r3
 80168c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 80168c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80168c8:	2b00      	cmp	r3, #0
 80168ca:	d1db      	bne.n	8016884 <_ux_device_stack_configuration_set+0x5c>
 80168cc:	e000      	b.n	80168d0 <_ux_device_stack_configuration_set+0xa8>
                break;
 80168ce:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 80168d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d104      	bne.n	80168e0 <_ux_device_stack_configuration_set+0xb8>
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d001      	beq.n	80168e0 <_ux_device_stack_configuration_set+0xb8>
        return(UX_ERROR);
 80168dc:	23ff      	movs	r3, #255	@ 0xff
 80168de:	e103      	b.n	8016ae8 <_ux_device_stack_configuration_set+0x2c0>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 80168e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80168e2:	2280      	movs	r2, #128	@ 0x80
 80168e4:	589b      	ldr	r3, [r3, r2]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d025      	beq.n	8016936 <_ux_device_stack_configuration_set+0x10e>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 80168ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80168ec:	2290      	movs	r2, #144	@ 0x90
 80168ee:	589b      	ldr	r3, [r3, r2]
 80168f0:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 80168f2:	e01d      	b.n	8016930 <_ux_device_stack_configuration_set+0x108>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80168f4:	2108      	movs	r1, #8
 80168f6:	187b      	adds	r3, r7, r1
 80168f8:	2203      	movs	r2, #3
 80168fa:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 80168fc:	187b      	adds	r3, r7, r1
 80168fe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016900:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 8016902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016904:	685b      	ldr	r3, [r3, #4]
 8016906:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 8016908:	187b      	adds	r3, r7, r1
 801690a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801690c:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801690e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016910:	2b00      	cmp	r3, #0
 8016912:	d004      	beq.n	801691e <_ux_device_stack_configuration_set+0xf6>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 8016914:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016918:	187a      	adds	r2, r7, r1
 801691a:	0010      	movs	r0, r2
 801691c:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801691e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016920:	699b      	ldr	r3, [r3, #24]
 8016922:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 8016924:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016926:	0018      	movs	r0, r3
 8016928:	f000 ff0a 	bl	8017740 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801692c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801692e:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 8016930:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016932:	2b00      	cmp	r3, #0
 8016934:	d1de      	bne.n	80168f4 <_ux_device_stack_configuration_set+0xcc>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 8016936:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016938:	2280      	movs	r2, #128	@ 0x80
 801693a:	2100      	movs	r1, #0
 801693c:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801693e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016940:	2201      	movs	r2, #1
 8016942:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 8016944:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016946:	699b      	ldr	r3, [r3, #24]
 8016948:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801694a:	2201      	movs	r2, #1
 801694c:	2113      	movs	r1, #19
 801694e:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	2b00      	cmp	r3, #0
 8016954:	d101      	bne.n	801695a <_ux_device_stack_configuration_set+0x132>
        return(UX_SUCCESS);
 8016956:	2300      	movs	r3, #0
 8016958:	e0c6      	b.n	8016ae8 <_ux_device_stack_configuration_set+0x2c0>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801695a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801695c:	2180      	movs	r1, #128	@ 0x80
 801695e:	687a      	ldr	r2, [r7, #4]
 8016960:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 8016962:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016964:	3384      	adds	r3, #132	@ 0x84
    _ux_utility_descriptor_parse(device_framework,
 8016966:	4963      	ldr	r1, [pc, #396]	@ (8016af4 <_ux_device_stack_configuration_set+0x2cc>)
 8016968:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801696a:	2208      	movs	r2, #8
 801696c:	f001 fb22 	bl	8017fb4 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8016970:	2340      	movs	r3, #64	@ 0x40
 8016972:	18fb      	adds	r3, r7, r3
 8016974:	79db      	ldrb	r3, [r3, #7]
 8016976:	001a      	movs	r2, r3
 8016978:	2340      	movs	r3, #64	@ 0x40
 801697a:	4013      	ands	r3, r2
 801697c:	d001      	beq.n	8016982 <_ux_device_stack_configuration_set+0x15a>
 801697e:	2202      	movs	r2, #2
 8016980:	e000      	b.n	8016984 <_ux_device_stack_configuration_set+0x15c>
 8016982:	2201      	movs	r2, #1
 8016984:	4b5a      	ldr	r3, [pc, #360]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016986:	6819      	ldr	r1, [r3, #0]
 8016988:	23a2      	movs	r3, #162	@ 0xa2
 801698a:	005b      	lsls	r3, r3, #1
 801698c:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801698e:	2040      	movs	r0, #64	@ 0x40
 8016990:	183b      	adds	r3, r7, r0
 8016992:	79db      	ldrb	r3, [r3, #7]
 8016994:	115b      	asrs	r3, r3, #5
 8016996:	0019      	movs	r1, r3
 8016998:	4b55      	ldr	r3, [pc, #340]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 801699a:	681a      	ldr	r2, [r3, #0]
 801699c:	2301      	movs	r3, #1
 801699e:	4019      	ands	r1, r3
 80169a0:	23a4      	movs	r3, #164	@ 0xa4
 80169a2:	005b      	lsls	r3, r3, #1
 80169a4:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 80169a6:	183b      	adds	r3, r7, r0
 80169a8:	885b      	ldrh	r3, [r3, #2]
 80169aa:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 80169ac:	e08e      	b.n	8016acc <_ux_device_stack_configuration_set+0x2a4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 80169ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80169b0:	781b      	ldrb	r3, [r3, #0]
 80169b2:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 80169b4:	2157      	movs	r1, #87	@ 0x57
 80169b6:	187b      	adds	r3, r7, r1
 80169b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80169ba:	7852      	ldrb	r2, [r2, #1]
 80169bc:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 80169be:	187b      	adds	r3, r7, r1
 80169c0:	781b      	ldrb	r3, [r3, #0]
 80169c2:	2b0b      	cmp	r3, #11
 80169c4:	d109      	bne.n	80169da <_ux_device_stack_configuration_set+0x1b2>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 80169c6:	2301      	movs	r3, #1
 80169c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 80169ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80169cc:	3302      	adds	r3, #2
 80169ce:	781b      	ldrb	r3, [r3, #0]
 80169d0:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 80169d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80169d4:	3303      	adds	r3, #3
 80169d6:	781b      	ldrb	r3, [r3, #0]
 80169d8:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 80169da:	2357      	movs	r3, #87	@ 0x57
 80169dc:	18fb      	adds	r3, r7, r3
 80169de:	781b      	ldrb	r3, [r3, #0]
 80169e0:	2b04      	cmp	r3, #4
 80169e2:	d000      	beq.n	80169e6 <_ux_device_stack_configuration_set+0x1be>
 80169e4:	e06a      	b.n	8016abc <_ux_device_stack_configuration_set+0x294>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 80169e6:	2434      	movs	r4, #52	@ 0x34
 80169e8:	193b      	adds	r3, r7, r4
 80169ea:	4943      	ldr	r1, [pc, #268]	@ (8016af8 <_ux_device_stack_configuration_set+0x2d0>)
 80169ec:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80169ee:	2209      	movs	r2, #9
 80169f0:	f001 fae0 	bl	8017fb4 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 80169f4:	0021      	movs	r1, r4
 80169f6:	187b      	adds	r3, r7, r1
 80169f8:	78db      	ldrb	r3, [r3, #3]
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	d15e      	bne.n	8016abc <_ux_device_stack_configuration_set+0x294>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 80169fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016a00:	2b01      	cmp	r3, #1
 8016a02:	d137      	bne.n	8016a74 <_ux_device_stack_configuration_set+0x24c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 8016a04:	187b      	adds	r3, r7, r1
 8016a06:	789b      	ldrb	r3, [r3, #2]
 8016a08:	001a      	movs	r2, r3
 8016a0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016a0c:	4293      	cmp	r3, r2
 8016a0e:	d11f      	bne.n	8016a50 <_ux_device_stack_configuration_set+0x228>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8016a10:	4b37      	ldr	r3, [pc, #220]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016a12:	681b      	ldr	r3, [r3, #0]
 8016a14:	22fc      	movs	r2, #252	@ 0xfc
 8016a16:	589b      	ldr	r3, [r3, r2]
 8016a18:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 8016a1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016a1e:	2b01      	cmp	r3, #1
 8016a20:	d11f      	bne.n	8016a62 <_ux_device_stack_configuration_set+0x23a>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8016a22:	187b      	adds	r3, r7, r1
 8016a24:	789b      	ldrb	r3, [r3, #2]
 8016a26:	001a      	movs	r2, r3
 8016a28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a2c:	429a      	cmp	r2, r3
 8016a2e:	d118      	bne.n	8016a62 <_ux_device_stack_configuration_set+0x23a>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 8016a30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8016a34:	687a      	ldr	r2, [r7, #4]
 8016a36:	429a      	cmp	r2, r3
 8016a38:	d113      	bne.n	8016a62 <_ux_device_stack_configuration_set+0x23a>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8016a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	187a      	adds	r2, r7, r1
 8016a40:	7892      	ldrb	r2, [r2, #2]
 8016a42:	3240      	adds	r2, #64	@ 0x40
 8016a44:	0092      	lsls	r2, r2, #2
 8016a46:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016a48:	50d1      	str	r1, [r2, r3]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 8016a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8016a4e:	e008      	b.n	8016a62 <_ux_device_stack_configuration_set+0x23a>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 8016a50:	4b27      	ldr	r3, [pc, #156]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	2234      	movs	r2, #52	@ 0x34
 8016a56:	18ba      	adds	r2, r7, r2
 8016a58:	7892      	ldrb	r2, [r2, #2]
 8016a5a:	3240      	adds	r2, #64	@ 0x40
 8016a5c:	0092      	lsls	r2, r2, #2
 8016a5e:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8016a60:	50d1      	str	r1, [r2, r3]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 8016a62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016a64:	3b01      	subs	r3, #1
 8016a66:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 8016a68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d120      	bne.n	8016ab0 <_ux_device_stack_configuration_set+0x288>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 8016a6e:	2300      	movs	r3, #0
 8016a70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016a72:	e01d      	b.n	8016ab0 <_ux_device_stack_configuration_set+0x288>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 8016a74:	4b1e      	ldr	r3, [pc, #120]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	22fc      	movs	r2, #252	@ 0xfc
 8016a7a:	589b      	ldr	r3, [r3, r2]
 8016a7c:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 8016a7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016a82:	2b01      	cmp	r3, #1
 8016a84:	d114      	bne.n	8016ab0 <_ux_device_stack_configuration_set+0x288>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8016a86:	2134      	movs	r1, #52	@ 0x34
 8016a88:	187b      	adds	r3, r7, r1
 8016a8a:	789b      	ldrb	r3, [r3, #2]
 8016a8c:	001a      	movs	r2, r3
 8016a8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016a92:	429a      	cmp	r2, r3
 8016a94:	d10c      	bne.n	8016ab0 <_ux_device_stack_configuration_set+0x288>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 8016a96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 8016a9a:	687a      	ldr	r2, [r7, #4]
 8016a9c:	429a      	cmp	r2, r3
 8016a9e:	d107      	bne.n	8016ab0 <_ux_device_stack_configuration_set+0x288>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 8016aa0:	4b13      	ldr	r3, [pc, #76]	@ (8016af0 <_ux_device_stack_configuration_set+0x2c8>)
 8016aa2:	681b      	ldr	r3, [r3, #0]
 8016aa4:	187a      	adds	r2, r7, r1
 8016aa6:	7892      	ldrb	r2, [r2, #2]
 8016aa8:	3240      	adds	r2, #64	@ 0x40
 8016aaa:	0092      	lsls	r2, r2, #2
 8016aac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8016aae:	50d1      	str	r1, [r2, r3]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 8016ab0:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8016ab2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016ab4:	2200      	movs	r2, #0
 8016ab6:	0018      	movs	r0, r3
 8016ab8:	f000 fe8a 	bl	80177d0 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 8016abc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016abe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016ac0:	1ad3      	subs	r3, r2, r3
 8016ac2:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8016ac4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016ac8:	18d3      	adds	r3, r2, r3
 8016aca:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 8016acc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016ace:	2b00      	cmp	r3, #0
 8016ad0:	d000      	beq.n	8016ad4 <_ux_device_stack_configuration_set+0x2ac>
 8016ad2:	e76c      	b.n	80169ae <_ux_device_stack_configuration_set+0x186>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 8016ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016ad6:	2203      	movs	r2, #3
 8016ad8:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 8016ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016adc:	699b      	ldr	r3, [r3, #24]
 8016ade:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8016ae0:	2203      	movs	r2, #3
 8016ae2:	2113      	movs	r1, #19
 8016ae4:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 8016ae6:	2300      	movs	r3, #0
}
 8016ae8:	0018      	movs	r0, r3
 8016aea:	46bd      	mov	sp, r7
 8016aec:	b021      	add	sp, #132	@ 0x84
 8016aee:	bd90      	pop	{r4, r7, pc}
 8016af0:	200020ac 	.word	0x200020ac
 8016af4:	20000048 	.word	0x20000048
 8016af8:	20000050 	.word	0x20000050

08016afc <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 8016afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016afe:	b09d      	sub	sp, #116	@ 0x74
 8016b00:	af02      	add	r7, sp, #8
 8016b02:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 8016b04:	23ff      	movs	r3, #255	@ 0xff
 8016b06:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8016b08:	4ba6      	ldr	r3, [pc, #664]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8016b0e:	4ba5      	ldr	r3, [pc, #660]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016b10:	681b      	ldr	r3, [r3, #0]
 8016b12:	3324      	adds	r3, #36	@ 0x24
 8016b14:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	d000      	beq.n	8016b20 <_ux_device_stack_control_request_process+0x24>
 8016b1e:	e13b      	b.n	8016d98 <_ux_device_stack_control_request_process+0x29c>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	223c      	movs	r2, #60	@ 0x3c
 8016b24:	5c9b      	ldrb	r3, [r3, r2]
 8016b26:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	223d      	movs	r2, #61	@ 0x3d
 8016b2c:	5c9b      	ldrb	r3, [r3, r2]
 8016b2e:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	333c      	adds	r3, #60	@ 0x3c
 8016b34:	3302      	adds	r3, #2
 8016b36:	0018      	movs	r0, r3
 8016b38:	f001 fd84 	bl	8018644 <_ux_utility_short_get>
 8016b3c:	0003      	movs	r3, r0
 8016b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	333c      	adds	r3, #60	@ 0x3c
 8016b44:	3304      	adds	r3, #4
 8016b46:	0018      	movs	r0, r3
 8016b48:	f001 fd7c 	bl	8018644 <_ux_utility_short_get>
 8016b4c:	0003      	movs	r3, r0
 8016b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	333c      	adds	r3, #60	@ 0x3c
 8016b54:	3306      	adds	r3, #6
 8016b56:	0018      	movs	r0, r3
 8016b58:	f001 fd74 	bl	8018644 <_ux_utility_short_get>
 8016b5c:	0003      	movs	r3, r0
 8016b5e:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 8016b60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b62:	2b06      	cmp	r3, #6
 8016b64:	d002      	beq.n	8016b6c <_ux_device_stack_control_request_process+0x70>
 8016b66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016b68:	2b07      	cmp	r3, #7
 8016b6a:	d10c      	bne.n	8016b86 <_ux_device_stack_control_request_process+0x8a>
 8016b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016b6e:	0a1b      	lsrs	r3, r3, #8
 8016b70:	2260      	movs	r2, #96	@ 0x60
 8016b72:	4013      	ands	r3, r2
 8016b74:	d007      	beq.n	8016b86 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 8016b76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016b78:	2260      	movs	r2, #96	@ 0x60
 8016b7a:	4393      	bics	r3, r2
 8016b7c:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 8016b7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016b80:	2220      	movs	r2, #32
 8016b82:	4313      	orrs	r3, r2
 8016b84:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 8016b86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016b88:	2260      	movs	r2, #96	@ 0x60
 8016b8a:	4013      	ands	r3, r2
 8016b8c:	2b40      	cmp	r3, #64	@ 0x40
 8016b8e:	d140      	bne.n	8016c12 <_ux_device_stack_control_request_process+0x116>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8016b90:	4b84      	ldr	r3, [pc, #528]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016b92:	681a      	ldr	r2, [r3, #0]
 8016b94:	23b6      	movs	r3, #182	@ 0xb6
 8016b96:	005b      	lsls	r3, r3, #1
 8016b98:	58d3      	ldr	r3, [r2, r3]
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	d039      	beq.n	8016c12 <_ux_device_stack_control_request_process+0x116>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 8016b9e:	4b81      	ldr	r3, [pc, #516]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016ba0:	681a      	ldr	r2, [r3, #0]
 8016ba2:	23b4      	movs	r3, #180	@ 0xb4
 8016ba4:	005b      	lsls	r3, r3, #1
 8016ba6:	58d3      	ldr	r3, [r2, r3]
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 8016ba8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016baa:	429a      	cmp	r2, r3
 8016bac:	d131      	bne.n	8016c12 <_ux_device_stack_control_request_process+0x116>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8016bae:	2380      	movs	r3, #128	@ 0x80
 8016bb0:	005b      	lsls	r3, r3, #1
 8016bb2:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 8016bb4:	4b7b      	ldr	r3, [pc, #492]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016bb6:	681a      	ldr	r2, [r3, #0]
 8016bb8:	23b6      	movs	r3, #182	@ 0xb6
 8016bba:	005b      	lsls	r3, r3, #1
 8016bbc:	58d4      	ldr	r4, [r2, r3]
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	68db      	ldr	r3, [r3, #12]
 8016bc2:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 8016bc4:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 8016bc6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8016bc8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8016bca:	220c      	movs	r2, #12
 8016bcc:	18ba      	adds	r2, r7, r2
 8016bce:	9201      	str	r2, [sp, #4]
 8016bd0:	9300      	str	r3, [sp, #0]
 8016bd2:	0033      	movs	r3, r6
 8016bd4:	002a      	movs	r2, r5
 8016bd6:	47a0      	blx	r4
 8016bd8:	0003      	movs	r3, r0
 8016bda:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 8016bdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d110      	bne.n	8016c04 <_ux_device_stack_control_request_process+0x108>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 8016be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016be4:	3318      	adds	r3, #24
 8016be6:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8016be8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016bea:	3320      	adds	r3, #32
 8016bec:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	2203      	movs	r2, #3
 8016bf2:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 8016bf4:	68f9      	ldr	r1, [r7, #12]
 8016bf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	0018      	movs	r0, r3
 8016bfc:	f001 f83b 	bl	8017c76 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 8016c00:	2300      	movs	r3, #0
 8016c02:	e0ca      	b.n	8016d9a <_ux_device_stack_control_request_process+0x29e>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8016c04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016c06:	3318      	adds	r3, #24
 8016c08:	0018      	movs	r0, r3
 8016c0a:	f000 fb45 	bl	8017298 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 8016c0e:	2300      	movs	r3, #0
 8016c10:	e0c3      	b.n	8016d9a <_ux_device_stack_control_request_process+0x29e>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 8016c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016c14:	2260      	movs	r2, #96	@ 0x60
 8016c16:	4013      	ands	r3, r2
 8016c18:	2b20      	cmp	r3, #32
 8016c1a:	d004      	beq.n	8016c26 <_ux_device_stack_control_request_process+0x12a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 8016c1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016c1e:	2260      	movs	r2, #96	@ 0x60
 8016c20:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 8016c22:	2b40      	cmp	r3, #64	@ 0x40
 8016c24:	d152      	bne.n	8016ccc <_ux_device_stack_control_request_process+0x1d0>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 8016c26:	2310      	movs	r3, #16
 8016c28:	18fb      	adds	r3, r7, r3
 8016c2a:	2204      	movs	r2, #4
 8016c2c:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8016c2e:	2300      	movs	r3, #0
 8016c30:	663b      	str	r3, [r7, #96]	@ 0x60
 8016c32:	e03c      	b.n	8016cae <_ux_device_stack_control_request_process+0x1b2>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 8016c34:	4b5b      	ldr	r3, [pc, #364]	@ (8016da4 <_ux_device_stack_control_request_process+0x2a8>)
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016c3a:	3240      	adds	r2, #64	@ 0x40
 8016c3c:	0092      	lsls	r2, r2, #2
 8016c3e:	58d3      	ldr	r3, [r2, r3]
 8016c40:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 8016c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d02c      	beq.n	8016ca2 <_ux_device_stack_control_request_process+0x1a6>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 8016c48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016c4a:	2203      	movs	r2, #3
 8016c4c:	4013      	ands	r3, r2
 8016c4e:	2b01      	cmp	r3, #1
 8016c50:	d118      	bne.n	8016c84 <_ux_device_stack_control_request_process+0x188>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8016c52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016c54:	2ba1      	cmp	r3, #161	@ 0xa1
 8016c56:	d10f      	bne.n	8016c78 <_ux_device_stack_control_request_process+0x17c>
 8016c58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d10c      	bne.n	8016c78 <_ux_device_stack_control_request_process+0x17c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 8016c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016c62:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 8016c64:	2b07      	cmp	r3, #7
 8016c66:	d107      	bne.n	8016c78 <_ux_device_stack_control_request_process+0x17c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	2241      	movs	r2, #65	@ 0x41
 8016c6c:	5c9b      	ldrb	r3, [r3, r2]
 8016c6e:	001a      	movs	r2, r3
 8016c70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016c72:	4293      	cmp	r3, r2
 8016c74:	d006      	beq.n	8016c84 <_ux_device_stack_control_request_process+0x188>
                            continue;
 8016c76:	e017      	b.n	8016ca8 <_ux_device_stack_control_request_process+0x1ac>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 8016c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016c7a:	22ff      	movs	r2, #255	@ 0xff
 8016c7c:	4013      	ands	r3, r2
 8016c7e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016c80:	429a      	cmp	r2, r3
 8016c82:	d110      	bne.n	8016ca6 <_ux_device_stack_control_request_process+0x1aa>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 8016c84:	2110      	movs	r1, #16
 8016c86:	187b      	adds	r3, r7, r1
 8016c88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016c8a:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8016c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016c90:	187a      	adds	r2, r7, r1
 8016c92:	0010      	movs	r0, r2
 8016c94:	4798      	blx	r3
 8016c96:	0003      	movs	r3, r0
 8016c98:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 8016c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d00a      	beq.n	8016cb6 <_ux_device_stack_control_request_process+0x1ba>
 8016ca0:	e002      	b.n	8016ca8 <_ux_device_stack_control_request_process+0x1ac>
                    continue;
 8016ca2:	46c0      	nop			@ (mov r8, r8)
 8016ca4:	e000      	b.n	8016ca8 <_ux_device_stack_control_request_process+0x1ac>
                            continue;
 8016ca6:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 8016ca8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016caa:	3301      	adds	r3, #1
 8016cac:	663b      	str	r3, [r7, #96]	@ 0x60
 8016cae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016cb0:	2b0f      	cmp	r3, #15
 8016cb2:	d9bf      	bls.n	8016c34 <_ux_device_stack_control_request_process+0x138>
 8016cb4:	e000      	b.n	8016cb8 <_ux_device_stack_control_request_process+0x1bc>

                    /* We are done, break the loop!  */
                    break;
 8016cb6:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 8016cb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d004      	beq.n	8016cc8 <_ux_device_stack_control_request_process+0x1cc>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8016cbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016cc0:	3318      	adds	r3, #24
 8016cc2:	0018      	movs	r0, r3
 8016cc4:	f000 fae8 	bl	8017298 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 8016cc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016cca:	e066      	b.n	8016d9a <_ux_device_stack_control_request_process+0x29e>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 8016ccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016cce:	2b0c      	cmp	r3, #12
 8016cd0:	d857      	bhi.n	8016d82 <_ux_device_stack_control_request_process+0x286>
 8016cd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016cd4:	009a      	lsls	r2, r3, #2
 8016cd6:	4b34      	ldr	r3, [pc, #208]	@ (8016da8 <_ux_device_stack_control_request_process+0x2ac>)
 8016cd8:	18d3      	adds	r3, r2, r3
 8016cda:	681b      	ldr	r3, [r3, #0]
 8016cdc:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 8016cde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016ce0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8016ce2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016ce4:	0018      	movs	r0, r3
 8016ce6:	f000 fb09 	bl	80172fc <_ux_device_stack_get_status>
 8016cea:	0003      	movs	r3, r0
 8016cec:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016cee:	e04b      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 8016cf0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016cf2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8016cf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016cf6:	0018      	movs	r0, r3
 8016cf8:	f7ff fd10 	bl	801671c <_ux_device_stack_clear_feature>
 8016cfc:	0003      	movs	r3, r0
 8016cfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d00:	e042      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 8016d02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016d04:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8016d06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016d08:	0018      	movs	r0, r3
 8016d0a:	f000 fedb 	bl	8017ac4 <_ux_device_stack_set_feature>
 8016d0e:	0003      	movs	r3, r0
 8016d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d12:	e039      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 8016d14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016d16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016d18:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 8016d1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016d1c:	699b      	ldr	r3, [r3, #24]
 8016d1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016d20:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8016d22:	2111      	movs	r1, #17
 8016d24:	4798      	blx	r3
 8016d26:	0003      	movs	r3, r0
 8016d28:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d2a:	e02d      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 8016d2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016d2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8016d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016d32:	0018      	movs	r0, r3
 8016d34:	f000 f83a 	bl	8016dac <_ux_device_stack_descriptor_send>
 8016d38:	0003      	movs	r3, r0
 8016d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d3c:	e024      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 8016d3e:	2354      	movs	r3, #84	@ 0x54
 8016d40:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d42:	e021      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 8016d44:	f7ff fd4a 	bl	80167dc <_ux_device_stack_configuration_get>
 8016d48:	0003      	movs	r3, r0
 8016d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d4c:	e01c      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 8016d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016d50:	0018      	movs	r0, r3
 8016d52:	f7ff fd69 	bl	8016828 <_ux_device_stack_configuration_set>
 8016d56:	0003      	movs	r3, r0
 8016d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d5a:	e015      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 8016d5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016d5e:	0018      	movs	r0, r3
 8016d60:	f7ff fa10 	bl	8016184 <_ux_device_stack_alternate_setting_get>
 8016d64:	0003      	movs	r3, r0
 8016d66:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d68:	e00e      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 8016d6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016d6e:	0011      	movs	r1, r2
 8016d70:	0018      	movs	r0, r3
 8016d72:	f7ff fa47 	bl	8016204 <_ux_device_stack_alternate_setting_set>
 8016d76:	0003      	movs	r3, r0
 8016d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d7a:	e005      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d80:	e002      	b.n	8016d88 <_ux_device_stack_control_request_process+0x28c>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 8016d82:	2354      	movs	r3, #84	@ 0x54
 8016d84:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 8016d86:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 8016d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d004      	beq.n	8016d98 <_ux_device_stack_control_request_process+0x29c>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 8016d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016d90:	3318      	adds	r3, #24
 8016d92:	0018      	movs	r0, r3
 8016d94:	f000 fa80 	bl	8017298 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 8016d98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8016d9a:	0018      	movs	r0, r3
 8016d9c:	46bd      	mov	sp, r7
 8016d9e:	b01b      	add	sp, #108	@ 0x6c
 8016da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016da2:	46c0      	nop			@ (mov r8, r8)
 8016da4:	200020ac 	.word	0x200020ac
 8016da8:	0802165c 	.word	0x0802165c

08016dac <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 8016dac:	b590      	push	{r4, r7, lr}
 8016dae:	b09b      	sub	sp, #108	@ 0x6c
 8016db0:	af00      	add	r7, sp, #0
 8016db2:	60f8      	str	r0, [r7, #12]
 8016db4:	60b9      	str	r1, [r7, #8]
 8016db6:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 8016db8:	2300      	movs	r3, #0
 8016dba:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 8016dbc:	23ff      	movs	r3, #255	@ 0xff
 8016dbe:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8016dc0:	4bcd      	ldr	r3, [pc, #820]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016dc2:	681b      	ldr	r3, [r3, #0]
 8016dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8016dc6:	4bcc      	ldr	r3, [pc, #816]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	3324      	adds	r3, #36	@ 0x24
 8016dcc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8016dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016dd0:	3318      	adds	r3, #24
 8016dd2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8016dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016dd6:	3320      	adds	r3, #32
 8016dd8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8016dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ddc:	2203      	movs	r2, #3
 8016dde:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 8016de0:	68fb      	ldr	r3, [r7, #12]
 8016de2:	22ff      	movs	r2, #255	@ 0xff
 8016de4:	4013      	ands	r3, r2
 8016de6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 8016de8:	2300      	movs	r3, #0
 8016dea:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8016dec:	68fb      	ldr	r3, [r7, #12]
 8016dee:	0a1b      	lsrs	r3, r3, #8
 8016df0:	b2db      	uxtb	r3, r3
 8016df2:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 8016df8:	68fb      	ldr	r3, [r7, #12]
 8016dfa:	2b0f      	cmp	r3, #15
 8016dfc:	d900      	bls.n	8016e00 <_ux_device_stack_descriptor_send+0x54>
 8016dfe:	e1d8      	b.n	80171b2 <_ux_device_stack_descriptor_send+0x406>
 8016e00:	68fb      	ldr	r3, [r7, #12]
 8016e02:	009a      	lsls	r2, r3, #2
 8016e04:	4bbd      	ldr	r3, [pc, #756]	@ (80170fc <_ux_device_stack_descriptor_send+0x350>)
 8016e06:	18d3      	adds	r3, r2, r3
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	2b12      	cmp	r3, #18
 8016e10:	d901      	bls.n	8016e16 <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 8016e12:	2312      	movs	r3, #18
 8016e14:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 8016e16:	68fb      	ldr	r3, [r7, #12]
 8016e18:	2b06      	cmp	r3, #6
 8016e1a:	d104      	bne.n	8016e26 <_ux_device_stack_descriptor_send+0x7a>
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2b0a      	cmp	r3, #10
 8016e20:	d901      	bls.n	8016e26 <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 8016e22:	230a      	movs	r3, #10
 8016e24:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	2b09      	cmp	r3, #9
 8016e2a:	d104      	bne.n	8016e36 <_ux_device_stack_descriptor_send+0x8a>
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	2b05      	cmp	r3, #5
 8016e30:	d901      	bls.n	8016e36 <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 8016e32:	2305      	movs	r3, #5
 8016e34:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8016e36:	4bb0      	ldr	r3, [pc, #704]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	22cc      	movs	r2, #204	@ 0xcc
 8016e3c:	589b      	ldr	r3, [r3, r2]
 8016e3e:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8016e40:	4bad      	ldr	r3, [pc, #692]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016e42:	681b      	ldr	r3, [r3, #0]
 8016e44:	22d0      	movs	r2, #208	@ 0xd0
 8016e46:	589b      	ldr	r3, [r3, r2]
 8016e48:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 8016e4a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016e4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016e4e:	18d3      	adds	r3, r2, r3
 8016e50:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 8016e52:	e022      	b.n	8016e9a <_ux_device_stack_descriptor_send+0xee>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 8016e54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016e56:	781b      	ldrb	r3, [r3, #0]
 8016e58:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 8016e5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016e5c:	3301      	adds	r3, #1
 8016e5e:	781b      	ldrb	r3, [r3, #0]
 8016e60:	001a      	movs	r2, r3
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	4293      	cmp	r3, r2
 8016e66:	d110      	bne.n	8016e8a <_ux_device_stack_descriptor_send+0xde>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8016e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e6a:	68db      	ldr	r3, [r3, #12]
 8016e6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016e6e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016e70:	0018      	movs	r0, r3
 8016e72:	f001 fb49 	bl	8018508 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8016e76:	687a      	ldr	r2, [r7, #4]
 8016e78:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8016e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e7c:	0018      	movs	r0, r3
 8016e7e:	f000 fefa 	bl	8017c76 <_ux_device_stack_transfer_request>
 8016e82:	0003      	movs	r3, r0
 8016e84:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 8016e86:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 8016e88:	e19e      	b.n	80171c8 <_ux_device_stack_descriptor_send+0x41c>
            device_framework_length -=  descriptor_length;
 8016e8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e8e:	1ad3      	subs	r3, r2, r3
 8016e90:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 8016e92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e96:	18d3      	adds	r3, r2, r3
 8016e98:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 8016e9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016e9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016e9e:	429a      	cmp	r2, r3
 8016ea0:	d3d8      	bcc.n	8016e54 <_ux_device_stack_descriptor_send+0xa8>
        break;
 8016ea2:	e191      	b.n	80171c8 <_ux_device_stack_descriptor_send+0x41c>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	2b07      	cmp	r3, #7
 8016ea8:	d10e      	bne.n	8016ec8 <_ux_device_stack_descriptor_send+0x11c>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 8016eaa:	4b93      	ldr	r3, [pc, #588]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016eac:	681b      	ldr	r3, [r3, #0]
 8016eae:	22d4      	movs	r2, #212	@ 0xd4
 8016eb0:	589b      	ldr	r3, [r3, r2]
 8016eb2:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 8016eb4:	4b90      	ldr	r3, [pc, #576]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016eb6:	681b      	ldr	r3, [r3, #0]
 8016eb8:	22d8      	movs	r2, #216	@ 0xd8
 8016eba:	589b      	ldr	r3, [r3, r2]
 8016ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 8016ebe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016ec0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016ec2:	18d3      	adds	r3, r2, r3
 8016ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016ec6:	e047      	b.n	8016f58 <_ux_device_stack_descriptor_send+0x1ac>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8016ec8:	4b8b      	ldr	r3, [pc, #556]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	22cc      	movs	r2, #204	@ 0xcc
 8016ece:	589b      	ldr	r3, [r3, r2]
 8016ed0:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8016ed2:	4b89      	ldr	r3, [pc, #548]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	22d0      	movs	r2, #208	@ 0xd0
 8016ed8:	589b      	ldr	r3, [r3, r2]
 8016eda:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 8016edc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016ede:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8016ee0:	18d3      	adds	r3, r2, r3
 8016ee2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 8016ee4:	e038      	b.n	8016f58 <_ux_device_stack_descriptor_send+0x1ac>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 8016ee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016ee8:	781b      	ldrb	r3, [r3, #0]
 8016eea:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	2b0f      	cmp	r3, #15
 8016ef0:	d111      	bne.n	8016f16 <_ux_device_stack_descriptor_send+0x16a>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8016ef2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016ef4:	3301      	adds	r3, #1
 8016ef6:	781b      	ldrb	r3, [r3, #0]
 8016ef8:	2b0f      	cmp	r3, #15
 8016efa:	d125      	bne.n	8016f48 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 8016efc:	2410      	movs	r4, #16
 8016efe:	193b      	adds	r3, r7, r4
 8016f00:	497f      	ldr	r1, [pc, #508]	@ (8017100 <_ux_device_stack_descriptor_send+0x354>)
 8016f02:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8016f04:	2204      	movs	r2, #4
 8016f06:	f001 f855 	bl	8017fb4 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 8016f0a:	193b      	adds	r3, r7, r4
 8016f0c:	885b      	ldrh	r3, [r3, #2]
 8016f0e:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 8016f10:	2300      	movs	r3, #0
 8016f12:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 8016f14:	e024      	b.n	8016f60 <_ux_device_stack_descriptor_send+0x1b4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 8016f16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016f18:	3301      	adds	r3, #1
 8016f1a:	781b      	ldrb	r3, [r3, #0]
 8016f1c:	2b02      	cmp	r3, #2
 8016f1e:	d113      	bne.n	8016f48 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 8016f20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f24:	429a      	cmp	r2, r3
 8016f26:	d10c      	bne.n	8016f42 <_ux_device_stack_descriptor_send+0x196>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 8016f28:	2418      	movs	r4, #24
 8016f2a:	193b      	adds	r3, r7, r4
 8016f2c:	4975      	ldr	r1, [pc, #468]	@ (8017104 <_ux_device_stack_descriptor_send+0x358>)
 8016f2e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8016f30:	2208      	movs	r2, #8
 8016f32:	f001 f83f 	bl	8017fb4 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 8016f36:	193b      	adds	r3, r7, r4
 8016f38:	885b      	ldrh	r3, [r3, #2]
 8016f3a:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 8016f3c:	2300      	movs	r3, #0
 8016f3e:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 8016f40:	e00e      	b.n	8016f60 <_ux_device_stack_descriptor_send+0x1b4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 8016f42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016f44:	3301      	adds	r3, #1
 8016f46:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 8016f48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f4c:	1ad3      	subs	r3, r2, r3
 8016f4e:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8016f50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f54:	18d3      	adds	r3, r2, r3
 8016f56:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 8016f58:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016f5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016f5c:	429a      	cmp	r2, r3
 8016f5e:	d3c2      	bcc.n	8016ee6 <_ux_device_stack_descriptor_send+0x13a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 8016f60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d000      	beq.n	8016f68 <_ux_device_stack_descriptor_send+0x1bc>
 8016f66:	e12c      	b.n	80171c2 <_ux_device_stack_descriptor_send+0x416>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 8016f68:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	429a      	cmp	r2, r3
 8016f6e:	d202      	bcs.n	8016f76 <_ux_device_stack_descriptor_send+0x1ca>
                length =  target_descriptor_length;
 8016f70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016f74:	e001      	b.n	8016f7a <_ux_device_stack_descriptor_send+0x1ce>
            else
                length =  host_length;
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8016f7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016f7c:	2380      	movs	r3, #128	@ 0x80
 8016f7e:	005b      	lsls	r3, r3, #1
 8016f80:	429a      	cmp	r2, r3
 8016f82:	d90d      	bls.n	8016fa0 <_ux_device_stack_descriptor_send+0x1f4>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8016f84:	2212      	movs	r2, #18
 8016f86:	2109      	movs	r1, #9
 8016f88:	2002      	movs	r0, #2
 8016f8a:	f000 ff3f 	bl	8017e0c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8016f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016f90:	699b      	ldr	r3, [r3, #24]
 8016f92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016f94:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8016f96:	2114      	movs	r1, #20
 8016f98:	4798      	blx	r3
 8016f9a:	0003      	movs	r3, r0
 8016f9c:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 8016f9e:	e113      	b.n	80171c8 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8016fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016fa2:	68db      	ldr	r3, [r3, #12]
 8016fa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016fa6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016fa8:	0018      	movs	r0, r3
 8016faa:	f001 faad 	bl	8018508 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 8016fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016fb0:	68db      	ldr	r3, [r3, #12]
 8016fb2:	3301      	adds	r3, #1
 8016fb4:	68fa      	ldr	r2, [r7, #12]
 8016fb6:	b2d2      	uxtb	r2, r2
 8016fb8:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8016fba:	687a      	ldr	r2, [r7, #4]
 8016fbc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8016fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016fc0:	0018      	movs	r0, r3
 8016fc2:	f000 fe58 	bl	8017c76 <_ux_device_stack_transfer_request>
 8016fc6:	0003      	movs	r3, r0
 8016fc8:	653b      	str	r3, [r7, #80]	@ 0x50
        }
        break;
 8016fca:	e0fa      	b.n	80171c2 <_ux_device_stack_descriptor_send+0x416>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 8016fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d14d      	bne.n	801706e <_ux_device_stack_descriptor_send+0x2c2>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8016fd2:	4b49      	ldr	r3, [pc, #292]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	22f0      	movs	r2, #240	@ 0xf0
 8016fd8:	589b      	ldr	r3, [r3, r2]
 8016fda:	1c9a      	adds	r2, r3, #2
 8016fdc:	2380      	movs	r3, #128	@ 0x80
 8016fde:	005b      	lsls	r3, r3, #1
 8016fe0:	429a      	cmp	r2, r3
 8016fe2:	d90d      	bls.n	8017000 <_ux_device_stack_descriptor_send+0x254>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8016fe4:	2212      	movs	r2, #18
 8016fe6:	2109      	movs	r1, #9
 8016fe8:	2002      	movs	r0, #2
 8016fea:	f000 ff0f 	bl	8017e0c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8016fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016ff0:	699b      	ldr	r3, [r3, #24]
 8016ff2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016ff4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8016ff6:	2114      	movs	r1, #20
 8016ff8:	4798      	blx	r3
 8016ffa:	0003      	movs	r3, r0
 8016ffc:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 8016ffe:	e0e3      	b.n	80171c8 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8017000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017002:	68db      	ldr	r3, [r3, #12]
 8017004:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 8017006:	4b3c      	ldr	r3, [pc, #240]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8017008:	681b      	ldr	r3, [r3, #0]
 801700a:	22f0      	movs	r2, #240	@ 0xf0
 801700c:	589b      	ldr	r3, [r3, r2]
 801700e:	b2db      	uxtb	r3, r3
 8017010:	3302      	adds	r3, #2
 8017012:	b2da      	uxtb	r2, r3
 8017014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017016:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 8017018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801701a:	3301      	adds	r3, #1
 801701c:	2203      	movs	r2, #3
 801701e:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 8017020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017022:	1c98      	adds	r0, r3, #2
 8017024:	4b34      	ldr	r3, [pc, #208]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8017026:	681b      	ldr	r3, [r3, #0]
 8017028:	22ec      	movs	r2, #236	@ 0xec
 801702a:	5899      	ldr	r1, [r3, r2]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801702c:	4b32      	ldr	r3, [pc, #200]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 801702e:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 8017030:	22f0      	movs	r2, #240	@ 0xf0
 8017032:	589b      	ldr	r3, [r3, r2]
 8017034:	001a      	movs	r2, r3
 8017036:	f001 fa67 	bl	8018508 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801703a:	4b2f      	ldr	r3, [pc, #188]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	22f0      	movs	r2, #240	@ 0xf0
 8017040:	589b      	ldr	r3, [r3, r2]
 8017042:	3302      	adds	r3, #2
 8017044:	687a      	ldr	r2, [r7, #4]
 8017046:	429a      	cmp	r2, r3
 8017048:	d906      	bls.n	8017058 <_ux_device_stack_descriptor_send+0x2ac>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801704a:	4b2b      	ldr	r3, [pc, #172]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 801704c:	681b      	ldr	r3, [r3, #0]
 801704e:	22f0      	movs	r2, #240	@ 0xf0
 8017050:	589b      	ldr	r3, [r3, r2]
 8017052:	3302      	adds	r3, #2
 8017054:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017056:	e001      	b.n	801705c <_ux_device_stack_descriptor_send+0x2b0>
            else
                length =  host_length;
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801705c:	687a      	ldr	r2, [r7, #4]
 801705e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8017060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017062:	0018      	movs	r0, r3
 8017064:	f000 fe07 	bl	8017c76 <_ux_device_stack_transfer_request>
 8017068:	0003      	movs	r3, r0
 801706a:	653b      	str	r3, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801706c:	e0ab      	b.n	80171c6 <_ux_device_stack_descriptor_send+0x41a>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801706e:	4b22      	ldr	r3, [pc, #136]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	22e4      	movs	r2, #228	@ 0xe4
 8017074:	589b      	ldr	r3, [r3, r2]
 8017076:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 8017078:	4b1f      	ldr	r3, [pc, #124]	@ (80170f8 <_ux_device_stack_descriptor_send+0x34c>)
 801707a:	681b      	ldr	r3, [r3, #0]
 801707c:	22e8      	movs	r2, #232	@ 0xe8
 801707e:	589b      	ldr	r3, [r3, r2]
 8017080:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 8017082:	e087      	b.n	8017194 <_ux_device_stack_descriptor_send+0x3e8>
                if (_ux_utility_short_get(string_framework) == request_index)
 8017084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017086:	0018      	movs	r0, r3
 8017088:	f001 fadc 	bl	8018644 <_ux_utility_short_get>
 801708c:	0002      	movs	r2, r0
 801708e:	68bb      	ldr	r3, [r7, #8]
 8017090:	4293      	cmp	r3, r2
 8017092:	d170      	bne.n	8017176 <_ux_device_stack_descriptor_send+0x3ca>
                    if (*(string_framework + 2) == descriptor_index)
 8017094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017096:	3302      	adds	r3, #2
 8017098:	781b      	ldrb	r3, [r3, #0]
 801709a:	001a      	movs	r2, r3
 801709c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801709e:	4293      	cmp	r3, r2
 80170a0:	d169      	bne.n	8017176 <_ux_device_stack_descriptor_send+0x3ca>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80170a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80170a4:	3303      	adds	r3, #3
 80170a6:	781b      	ldrb	r3, [r3, #0]
 80170a8:	3301      	adds	r3, #1
 80170aa:	005a      	lsls	r2, r3, #1
 80170ac:	2380      	movs	r3, #128	@ 0x80
 80170ae:	005b      	lsls	r3, r3, #1
 80170b0:	429a      	cmp	r2, r3
 80170b2:	dd0d      	ble.n	80170d0 <_ux_device_stack_descriptor_send+0x324>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 80170b4:	2212      	movs	r2, #18
 80170b6:	2109      	movs	r1, #9
 80170b8:	2002      	movs	r0, #2
 80170ba:	f000 fea7 	bl	8017e0c <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80170be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80170c0:	699b      	ldr	r3, [r3, #24]
 80170c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80170c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80170c6:	2114      	movs	r1, #20
 80170c8:	4798      	blx	r3
 80170ca:	0003      	movs	r3, r0
 80170cc:	653b      	str	r3, [r7, #80]	@ 0x50
                            break;
 80170ce:	e065      	b.n	801719c <_ux_device_stack_descriptor_send+0x3f0>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 80170d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80170d2:	68db      	ldr	r3, [r3, #12]
 80170d4:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 80170d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80170d8:	3303      	adds	r3, #3
 80170da:	781b      	ldrb	r3, [r3, #0]
 80170dc:	3301      	adds	r3, #1
 80170de:	b2db      	uxtb	r3, r3
 80170e0:	18db      	adds	r3, r3, r3
 80170e2:	b2da      	uxtb	r2, r3
 80170e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170e6:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 80170e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170ea:	3301      	adds	r3, #1
 80170ec:	2203      	movs	r2, #3
 80170ee:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 80170f0:	2300      	movs	r3, #0
 80170f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80170f4:	e01d      	b.n	8017132 <_ux_device_stack_descriptor_send+0x386>
 80170f6:	46c0      	nop			@ (mov r8, r8)
 80170f8:	200020ac 	.word	0x200020ac
 80170fc:	08021690 	.word	0x08021690
 8017100:	2000005c 	.word	0x2000005c
 8017104:	20000048 	.word	0x20000048
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 8017108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801710a:	3304      	adds	r3, #4
 801710c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801710e:	18d2      	adds	r2, r2, r3
 8017110:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017112:	3301      	adds	r3, #1
 8017114:	005b      	lsls	r3, r3, #1
 8017116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017118:	18cb      	adds	r3, r1, r3
 801711a:	7812      	ldrb	r2, [r2, #0]
 801711c:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801711e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017120:	005b      	lsls	r3, r3, #1
 8017122:	3303      	adds	r3, #3
 8017124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017126:	18d3      	adds	r3, r2, r3
 8017128:	2200      	movs	r2, #0
 801712a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801712c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801712e:	3301      	adds	r3, #1
 8017130:	643b      	str	r3, [r7, #64]	@ 0x40
 8017132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017134:	3303      	adds	r3, #3
 8017136:	781b      	ldrb	r3, [r3, #0]
 8017138:	001a      	movs	r2, r3
 801713a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801713c:	4293      	cmp	r3, r2
 801713e:	d3e3      	bcc.n	8017108 <_ux_device_stack_descriptor_send+0x35c>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 8017140:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017142:	3303      	adds	r3, #3
 8017144:	781b      	ldrb	r3, [r3, #0]
 8017146:	3301      	adds	r3, #1
 8017148:	005b      	lsls	r3, r3, #1
 801714a:	001a      	movs	r2, r3
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	4293      	cmp	r3, r2
 8017150:	d906      	bls.n	8017160 <_ux_device_stack_descriptor_send+0x3b4>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 8017152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017154:	3303      	adds	r3, #3
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	3301      	adds	r3, #1
 801715a:	005b      	lsls	r3, r3, #1
 801715c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801715e:	e001      	b.n	8017164 <_ux_device_stack_descriptor_send+0x3b8>
                            length =  host_length;
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8017164:	687a      	ldr	r2, [r7, #4]
 8017166:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8017168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801716a:	0018      	movs	r0, r3
 801716c:	f000 fd83 	bl	8017c76 <_ux_device_stack_transfer_request>
 8017170:	0003      	movs	r3, r0
 8017172:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 8017174:	e012      	b.n	801719c <_ux_device_stack_descriptor_send+0x3f0>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 8017176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017178:	3303      	adds	r3, #3
 801717a:	781b      	ldrb	r3, [r3, #0]
 801717c:	001a      	movs	r2, r3
 801717e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017180:	1a9b      	subs	r3, r3, r2
 8017182:	3b04      	subs	r3, #4
 8017184:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 8017186:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017188:	3303      	adds	r3, #3
 801718a:	781b      	ldrb	r3, [r3, #0]
 801718c:	3304      	adds	r3, #4
 801718e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017190:	18d3      	adds	r3, r2, r3
 8017192:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 8017194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017196:	2b00      	cmp	r3, #0
 8017198:	d000      	beq.n	801719c <_ux_device_stack_descriptor_send+0x3f0>
 801719a:	e773      	b.n	8017084 <_ux_device_stack_descriptor_send+0x2d8>
            if (string_framework_length == 0)
 801719c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d111      	bne.n	80171c6 <_ux_device_stack_descriptor_send+0x41a>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80171a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80171a4:	699b      	ldr	r3, [r3, #24]
 80171a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171a8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80171aa:	2114      	movs	r1, #20
 80171ac:	4798      	blx	r3
                return(UX_ERROR);
 80171ae:	23ff      	movs	r3, #255	@ 0xff
 80171b0:	e00b      	b.n	80171ca <_ux_device_stack_descriptor_send+0x41e>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80171b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80171b4:	699b      	ldr	r3, [r3, #24]
 80171b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171b8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80171ba:	2114      	movs	r1, #20
 80171bc:	4798      	blx	r3
        return(UX_ERROR);
 80171be:	23ff      	movs	r3, #255	@ 0xff
 80171c0:	e003      	b.n	80171ca <_ux_device_stack_descriptor_send+0x41e>
        break;
 80171c2:	46c0      	nop			@ (mov r8, r8)
 80171c4:	e000      	b.n	80171c8 <_ux_device_stack_descriptor_send+0x41c>
        break;
 80171c6:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 80171c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80171ca:	0018      	movs	r0, r3
 80171cc:	46bd      	mov	sp, r7
 80171ce:	b01b      	add	sp, #108	@ 0x6c
 80171d0:	bd90      	pop	{r4, r7, pc}
 80171d2:	46c0      	nop			@ (mov r8, r8)

080171d4 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 80171d4:	b580      	push	{r7, lr}
 80171d6:	b092      	sub	sp, #72	@ 0x48
 80171d8:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 80171da:	23ff      	movs	r3, #255	@ 0xff
 80171dc:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80171de:	4b2d      	ldr	r3, [pc, #180]	@ (8017294 <_ux_device_stack_disconnect+0xc0>)
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80171e4:	4b2b      	ldr	r3, [pc, #172]	@ (8017294 <_ux_device_stack_disconnect+0xc0>)
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	3324      	adds	r3, #36	@ 0x24
 80171ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 80171ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	2b03      	cmp	r3, #3
 80171f2:	d127      	bne.n	8017244 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 80171f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80171f6:	2290      	movs	r2, #144	@ 0x90
 80171f8:	589b      	ldr	r3, [r3, r2]
 80171fa:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 80171fc:	e01c      	b.n	8017238 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 80171fe:	1d3b      	adds	r3, r7, #4
 8017200:	2203      	movs	r2, #3
 8017202:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 8017204:	1d3b      	adds	r3, r7, #4
 8017206:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017208:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 801720a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801720c:	685b      	ldr	r3, [r3, #4]
 801720e:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8017210:	1d3b      	adds	r3, r7, #4
 8017212:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017214:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 8017216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017218:	2b00      	cmp	r3, #0
 801721a:	d004      	beq.n	8017226 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 801721c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801721e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017220:	1d3a      	adds	r2, r7, #4
 8017222:	0010      	movs	r0, r2
 8017224:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8017226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017228:	699b      	ldr	r3, [r3, #24]
 801722a:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801722c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801722e:	0018      	movs	r0, r3
 8017230:	f000 fa86 	bl	8017740 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 8017234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017236:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 8017238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801723a:	2b00      	cmp	r3, #0
 801723c:	d1df      	bne.n	80171fe <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801723e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017240:	2201      	movs	r2, #1
 8017242:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 8017244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017246:	681b      	ldr	r3, [r3, #0]
 8017248:	2b01      	cmp	r3, #1
 801724a:	d108      	bne.n	801725e <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801724c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801724e:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 8017250:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017252:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 8017254:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8017256:	210f      	movs	r1, #15
 8017258:	4798      	blx	r3
 801725a:	0003      	movs	r3, r0
 801725c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801725e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017260:	2280      	movs	r2, #128	@ 0x80
 8017262:	2100      	movs	r1, #0
 8017264:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 8017266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017268:	2200      	movs	r2, #0
 801726a:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801726c:	4b09      	ldr	r3, [pc, #36]	@ (8017294 <_ux_device_stack_disconnect+0xc0>)
 801726e:	681a      	ldr	r2, [r3, #0]
 8017270:	23b2      	movs	r3, #178	@ 0xb2
 8017272:	005b      	lsls	r3, r3, #1
 8017274:	58d3      	ldr	r3, [r2, r3]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d006      	beq.n	8017288 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801727a:	4b06      	ldr	r3, [pc, #24]	@ (8017294 <_ux_device_stack_disconnect+0xc0>)
 801727c:	681a      	ldr	r2, [r3, #0]
 801727e:	23b2      	movs	r3, #178	@ 0xb2
 8017280:	005b      	lsls	r3, r3, #1
 8017282:	58d3      	ldr	r3, [r2, r3]
 8017284:	200a      	movs	r0, #10
 8017286:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 8017288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801728a:	0018      	movs	r0, r3
 801728c:	46bd      	mov	sp, r7
 801728e:	b012      	add	sp, #72	@ 0x48
 8017290:	bd80      	pop	{r7, pc}
 8017292:	46c0      	nop			@ (mov r8, r8)
 8017294:	200020ac 	.word	0x200020ac

08017298 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 8017298:	b580      	push	{r7, lr}
 801729a:	b086      	sub	sp, #24
 801729c:	af00      	add	r7, sp, #0
 801729e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80172a0:	4b15      	ldr	r3, [pc, #84]	@ (80172f8 <_ux_device_stack_endpoint_stall+0x60>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	613b      	str	r3, [r7, #16]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 80172a6:	23ff      	movs	r3, #255	@ 0xff
 80172a8:	617b      	str	r3, [r7, #20]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 80172aa:	f002 fd41 	bl	8019d30 <_ux_utility_interrupt_disable>
 80172ae:	0003      	movs	r3, r0
 80172b0:	60fb      	str	r3, [r7, #12]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 80172b2:	4b11      	ldr	r3, [pc, #68]	@ (80172f8 <_ux_device_stack_endpoint_stall+0x60>)
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d014      	beq.n	80172e6 <_ux_device_stack_endpoint_stall+0x4e>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 80172c0:	2b02      	cmp	r3, #2
 80172c2:	d010      	beq.n	80172e6 <_ux_device_stack_endpoint_stall+0x4e>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80172c4:	693b      	ldr	r3, [r7, #16]
 80172c6:	699b      	ldr	r3, [r3, #24]
 80172c8:	687a      	ldr	r2, [r7, #4]
 80172ca:	6938      	ldr	r0, [r7, #16]
 80172cc:	2114      	movs	r1, #20
 80172ce:	4798      	blx	r3
 80172d0:	0003      	movs	r3, r0
 80172d2:	617b      	str	r3, [r7, #20]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	7bdb      	ldrb	r3, [r3, #15]
 80172d8:	001a      	movs	r2, r3
 80172da:	2303      	movs	r3, #3
 80172dc:	4013      	ands	r3, r2
 80172de:	d002      	beq.n	80172e6 <_ux_device_stack_endpoint_stall+0x4e>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	2202      	movs	r2, #2
 80172e4:	605a      	str	r2, [r3, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 80172e6:	68fb      	ldr	r3, [r7, #12]
 80172e8:	0018      	movs	r0, r3
 80172ea:	f002 fd30 	bl	8019d4e <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
 80172ee:	697b      	ldr	r3, [r7, #20]
}
 80172f0:	0018      	movs	r0, r3
 80172f2:	46bd      	mov	sp, r7
 80172f4:	b006      	add	sp, #24
 80172f6:	bd80      	pop	{r7, pc}
 80172f8:	200020ac 	.word	0x200020ac

080172fc <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b08a      	sub	sp, #40	@ 0x28
 8017300:	af00      	add	r7, sp, #0
 8017302:	60f8      	str	r0, [r7, #12]
 8017304:	60b9      	str	r1, [r7, #8]
 8017306:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8017308:	4b3c      	ldr	r3, [pc, #240]	@ (80173fc <_ux_device_stack_get_status+0x100>)
 801730a:	681b      	ldr	r3, [r3, #0]
 801730c:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801730e:	4b3b      	ldr	r3, [pc, #236]	@ (80173fc <_ux_device_stack_get_status+0x100>)
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	3324      	adds	r3, #36	@ 0x24
 8017314:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8017316:	69fb      	ldr	r3, [r7, #28]
 8017318:	3318      	adds	r3, #24
 801731a:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801731c:	69bb      	ldr	r3, [r7, #24]
 801731e:	3320      	adds	r3, #32
 8017320:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 8017322:	697b      	ldr	r3, [r7, #20]
 8017324:	68db      	ldr	r3, [r3, #12]
 8017326:	2200      	movs	r2, #0
 8017328:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801732a:	697b      	ldr	r3, [r7, #20]
 801732c:	68db      	ldr	r3, [r3, #12]
 801732e:	3301      	adds	r3, #1
 8017330:	2200      	movs	r2, #0
 8017332:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 8017334:	2302      	movs	r3, #2
 8017336:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	2203      	movs	r2, #3
 801733c:	4013      	ands	r3, r2
 801733e:	d002      	beq.n	8017346 <_ux_device_stack_get_status+0x4a>
 8017340:	2b02      	cmp	r3, #2
 8017342:	d024      	beq.n	801738e <_ux_device_stack_get_status+0x92>
 8017344:	e03e      	b.n	80173c4 <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 8017346:	68ba      	ldr	r2, [r7, #8]
 8017348:	23f0      	movs	r3, #240	@ 0xf0
 801734a:	021b      	lsls	r3, r3, #8
 801734c:	429a      	cmp	r2, r3
 801734e:	d102      	bne.n	8017356 <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 8017350:	2301      	movs	r3, #1
 8017352:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 8017354:	e03e      	b.n	80173d4 <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 8017356:	4b29      	ldr	r3, [pc, #164]	@ (80173fc <_ux_device_stack_get_status+0x100>)
 8017358:	681a      	ldr	r2, [r3, #0]
 801735a:	23a2      	movs	r3, #162	@ 0xa2
 801735c:	005b      	lsls	r3, r3, #1
 801735e:	58d3      	ldr	r3, [r2, r3]
 8017360:	2b02      	cmp	r3, #2
 8017362:	d103      	bne.n	801736c <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 8017364:	697b      	ldr	r3, [r7, #20]
 8017366:	68db      	ldr	r3, [r3, #12]
 8017368:	2201      	movs	r2, #1
 801736a:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801736c:	4b23      	ldr	r3, [pc, #140]	@ (80173fc <_ux_device_stack_get_status+0x100>)
 801736e:	681a      	ldr	r2, [r3, #0]
 8017370:	23a6      	movs	r3, #166	@ 0xa6
 8017372:	005b      	lsls	r3, r3, #1
 8017374:	58d3      	ldr	r3, [r2, r3]
 8017376:	2b00      	cmp	r3, #0
 8017378:	d02c      	beq.n	80173d4 <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801737a:	697b      	ldr	r3, [r7, #20]
 801737c:	68db      	ldr	r3, [r3, #12]
 801737e:	781a      	ldrb	r2, [r3, #0]
 8017380:	697b      	ldr	r3, [r7, #20]
 8017382:	68db      	ldr	r3, [r3, #12]
 8017384:	2102      	movs	r1, #2
 8017386:	430a      	orrs	r2, r1
 8017388:	b2d2      	uxtb	r2, r2
 801738a:	701a      	strb	r2, [r3, #0]
        break;
 801738c:	e022      	b.n	80173d4 <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 801738e:	6a3b      	ldr	r3, [r7, #32]
 8017390:	699b      	ldr	r3, [r3, #24]
 8017392:	68ba      	ldr	r2, [r7, #8]
 8017394:	6a38      	ldr	r0, [r7, #32]
 8017396:	2115      	movs	r1, #21
 8017398:	4798      	blx	r3
 801739a:	0003      	movs	r3, r0
 801739c:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801739e:	693b      	ldr	r3, [r7, #16]
 80173a0:	2bff      	cmp	r3, #255	@ 0xff
 80173a2:	d007      	beq.n	80173b4 <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 80173a4:	693b      	ldr	r3, [r7, #16]
 80173a6:	2b01      	cmp	r3, #1
 80173a8:	d116      	bne.n	80173d8 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 80173aa:	697b      	ldr	r3, [r7, #20]
 80173ac:	68db      	ldr	r3, [r3, #12]
 80173ae:	2201      	movs	r2, #1
 80173b0:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 80173b2:	e011      	b.n	80173d8 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80173b4:	6a3b      	ldr	r3, [r7, #32]
 80173b6:	699b      	ldr	r3, [r3, #24]
 80173b8:	69ba      	ldr	r2, [r7, #24]
 80173ba:	6a38      	ldr	r0, [r7, #32]
 80173bc:	2114      	movs	r1, #20
 80173be:	4798      	blx	r3
            return(UX_SUCCESS);            
 80173c0:	2300      	movs	r3, #0
 80173c2:	e016      	b.n	80173f2 <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80173c4:	6a3b      	ldr	r3, [r7, #32]
 80173c6:	699b      	ldr	r3, [r3, #24]
 80173c8:	69ba      	ldr	r2, [r7, #24]
 80173ca:	6a38      	ldr	r0, [r7, #32]
 80173cc:	2114      	movs	r1, #20
 80173ce:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 80173d0:	2300      	movs	r3, #0
 80173d2:	e00e      	b.n	80173f2 <_ux_device_stack_get_status+0xf6>
        break;
 80173d4:	46c0      	nop			@ (mov r8, r8)
 80173d6:	e000      	b.n	80173da <_ux_device_stack_get_status+0xde>
        break;
 80173d8:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 80173da:	697b      	ldr	r3, [r7, #20]
 80173dc:	2203      	movs	r2, #3
 80173de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 80173e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80173e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80173e4:	697b      	ldr	r3, [r7, #20]
 80173e6:	0018      	movs	r0, r3
 80173e8:	f000 fc45 	bl	8017c76 <_ux_device_stack_transfer_request>
 80173ec:	0003      	movs	r3, r0
 80173ee:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 80173f0:	693b      	ldr	r3, [r7, #16]
}
 80173f2:	0018      	movs	r0, r3
 80173f4:	46bd      	mov	sp, r7
 80173f6:	b00a      	add	sp, #40	@ 0x28
 80173f8:	bd80      	pop	{r7, pc}
 80173fa:	46c0      	nop			@ (mov r8, r8)
 80173fc:	200020ac 	.word	0x200020ac

08017400 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 8017400:	b580      	push	{r7, lr}
 8017402:	b094      	sub	sp, #80	@ 0x50
 8017404:	af00      	add	r7, sp, #0
 8017406:	60f8      	str	r0, [r7, #12]
 8017408:	60b9      	str	r1, [r7, #8]
 801740a:	607a      	str	r2, [r7, #4]
 801740c:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801740e:	4bcb      	ldr	r3, [pc, #812]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017410:	681b      	ldr	r3, [r3, #0]
 8017412:	3324      	adds	r3, #36	@ 0x24
 8017414:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 8017416:	4bc9      	ldr	r3, [pc, #804]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	21dc      	movs	r1, #220	@ 0xdc
 801741c:	68fa      	ldr	r2, [r7, #12]
 801741e:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 8017420:	4bc6      	ldr	r3, [pc, #792]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017422:	681b      	ldr	r3, [r3, #0]
 8017424:	21e0      	movs	r1, #224	@ 0xe0
 8017426:	68ba      	ldr	r2, [r7, #8]
 8017428:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801742a:	4bc4      	ldr	r3, [pc, #784]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 801742c:	681b      	ldr	r3, [r3, #0]
 801742e:	21d4      	movs	r1, #212	@ 0xd4
 8017430:	687a      	ldr	r2, [r7, #4]
 8017432:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 8017434:	4bc1      	ldr	r3, [pc, #772]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017436:	681b      	ldr	r3, [r3, #0]
 8017438:	21d8      	movs	r1, #216	@ 0xd8
 801743a:	683a      	ldr	r2, [r7, #0]
 801743c:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801743e:	4bbf      	ldr	r3, [pc, #764]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	21e4      	movs	r1, #228	@ 0xe4
 8017444:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8017446:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 8017448:	4bbc      	ldr	r3, [pc, #752]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 801744a:	681b      	ldr	r3, [r3, #0]
 801744c:	21e8      	movs	r1, #232	@ 0xe8
 801744e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8017450:	505a      	str	r2, [r3, r1]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 8017452:	4bba      	ldr	r3, [pc, #744]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	21ec      	movs	r1, #236	@ 0xec
 8017458:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801745a:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801745c:	4bb7      	ldr	r3, [pc, #732]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	21f0      	movs	r1, #240	@ 0xf0
 8017462:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8017464:	505a      	str	r2, [r3, r1]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 8017466:	4bb5      	ldr	r3, [pc, #724]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017468:	681a      	ldr	r2, [r3, #0]
 801746a:	23b2      	movs	r3, #178	@ 0xb2
 801746c:	005b      	lsls	r3, r3, #1
 801746e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8017470:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 8017472:	2264      	movs	r2, #100	@ 0x64
 8017474:	2100      	movs	r1, #0
 8017476:	2000      	movs	r0, #0
 8017478:	f000 fe36 	bl	80180e8 <_ux_utility_memory_allocate>
 801747c:	0003      	movs	r3, r0
 801747e:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 8017480:	6a3b      	ldr	r3, [r7, #32]
 8017482:	2b00      	cmp	r3, #0
 8017484:	d101      	bne.n	801748a <_ux_device_stack_initialize+0x8a>
        return(UX_MEMORY_INSUFFICIENT);
 8017486:	2312      	movs	r3, #18
 8017488:	e154      	b.n	8017734 <_ux_device_stack_initialize+0x334>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801748a:	4bac      	ldr	r3, [pc, #688]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 801748c:	681b      	ldr	r3, [r3, #0]
 801748e:	21fc      	movs	r1, #252	@ 0xfc
 8017490:	6a3a      	ldr	r2, [r7, #32]
 8017492:	505a      	str	r2, [r3, r1]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8017494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017496:	3338      	adds	r3, #56	@ 0x38
 8017498:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801749a:	2380      	movs	r3, #128	@ 0x80
 801749c:	005b      	lsls	r3, r3, #1
 801749e:	001a      	movs	r2, r3
 80174a0:	2101      	movs	r1, #1
 80174a2:	2000      	movs	r0, #0
 80174a4:	f000 fe20 	bl	80180e8 <_ux_utility_memory_allocate>
 80174a8:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 80174aa:	69fb      	ldr	r3, [r7, #28]
 80174ac:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 80174ae:	69fb      	ldr	r3, [r7, #28]
 80174b0:	68db      	ldr	r3, [r3, #12]
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d102      	bne.n	80174bc <_ux_device_stack_initialize+0xbc>
        status = UX_MEMORY_INSUFFICIENT;
 80174b6:	2312      	movs	r3, #18
 80174b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80174ba:	e001      	b.n	80174c0 <_ux_device_stack_initialize+0xc0>
    else
        status = UX_SUCCESS;
 80174bc:	2300      	movs	r3, #0
 80174be:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 80174c0:	2300      	movs	r3, #0
 80174c2:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 80174c4:	2300      	movs	r3, #0
 80174c6:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 80174c8:	2300      	movs	r3, #0
 80174ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 80174cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d000      	beq.n	80174d4 <_ux_device_stack_initialize+0xd4>
 80174d2:	e092      	b.n	80175fa <_ux_device_stack_initialize+0x1fa>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 80174d4:	4b99      	ldr	r3, [pc, #612]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	22d4      	movs	r2, #212	@ 0xd4
 80174da:	589b      	ldr	r3, [r3, r2]
 80174dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 80174de:	4b97      	ldr	r3, [pc, #604]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 80174e0:	681b      	ldr	r3, [r3, #0]
 80174e2:	22d8      	movs	r2, #216	@ 0xd8
 80174e4:	589b      	ldr	r3, [r3, r2]
 80174e6:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 80174e8:	2300      	movs	r3, #0
 80174ea:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 80174ec:	2300      	movs	r3, #0
 80174ee:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 80174f0:	2300      	movs	r3, #0
 80174f2:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 80174f4:	e057      	b.n	80175a6 <_ux_device_stack_initialize+0x1a6>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 80174f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174f8:	781b      	ldrb	r3, [r3, #0]
 80174fa:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 80174fc:	2117      	movs	r1, #23
 80174fe:	187b      	adds	r3, r7, r1
 8017500:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017502:	7852      	ldrb	r2, [r2, #1]
 8017504:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 8017506:	187b      	adds	r3, r7, r1
 8017508:	781b      	ldrb	r3, [r3, #0]
 801750a:	2b02      	cmp	r3, #2
 801750c:	d029      	beq.n	8017562 <_ux_device_stack_initialize+0x162>
 801750e:	2b04      	cmp	r3, #4
 8017510:	d13e      	bne.n	8017590 <_ux_device_stack_initialize+0x190>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 8017512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017514:	3303      	adds	r3, #3
 8017516:	781b      	ldrb	r3, [r3, #0]
 8017518:	2b00      	cmp	r3, #0
 801751a:	d10b      	bne.n	8017534 <_ux_device_stack_initialize+0x134>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801751c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801751e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017520:	18d3      	adds	r3, r2, r3
 8017522:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 8017524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017526:	3304      	adds	r3, #4
 8017528:	781b      	ldrb	r3, [r3, #0]
 801752a:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801752c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801752e:	3301      	adds	r3, #1
 8017530:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017532:	e00a      	b.n	801754a <_ux_device_stack_initialize+0x14a>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 8017534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017536:	3304      	adds	r3, #4
 8017538:	781b      	ldrb	r3, [r3, #0]
 801753a:	001a      	movs	r2, r3
 801753c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801753e:	4293      	cmp	r3, r2
 8017540:	d203      	bcs.n	801754a <_ux_device_stack_initialize+0x14a>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 8017542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017544:	3304      	adds	r3, #4
 8017546:	781b      	ldrb	r3, [r3, #0]
 8017548:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801754a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801754c:	3302      	adds	r3, #2
 801754e:	781b      	ldrb	r3, [r3, #0]
 8017550:	001a      	movs	r2, r3
 8017552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017554:	4293      	cmp	r3, r2
 8017556:	d21d      	bcs.n	8017594 <_ux_device_stack_initialize+0x194>
                    max_interface_number = *(device_framework + 2);
 8017558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801755a:	3302      	adds	r3, #2
 801755c:	781b      	ldrb	r3, [r3, #0]
 801755e:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 8017560:	e018      	b.n	8017594 <_ux_device_stack_initialize+0x194>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 8017562:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017566:	429a      	cmp	r2, r3
 8017568:	d901      	bls.n	801756e <_ux_device_stack_initialize+0x16e>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801756a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801756c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801756e:	2300      	movs	r3, #0
 8017570:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 8017572:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017576:	18d3      	adds	r3, r2, r3
 8017578:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801757a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801757c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801757e:	429a      	cmp	r2, r3
 8017580:	d901      	bls.n	8017586 <_ux_device_stack_initialize+0x186>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 8017582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017584:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 8017586:	2300      	movs	r3, #0
 8017588:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801758a:	2300      	movs	r3, #0
 801758c:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801758e:	e002      	b.n	8017596 <_ux_device_stack_initialize+0x196>

            default:
                break;
 8017590:	46c0      	nop			@ (mov r8, r8)
 8017592:	e000      	b.n	8017596 <_ux_device_stack_initialize+0x196>
                break;
 8017594:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 8017596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017598:	69bb      	ldr	r3, [r7, #24]
 801759a:	1ad3      	subs	r3, r2, r3
 801759c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801759e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80175a0:	69bb      	ldr	r3, [r7, #24]
 80175a2:	18d3      	adds	r3, r2, r3
 80175a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 80175a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	d1a4      	bne.n	80174f6 <_ux_device_stack_initialize+0xf6>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 80175ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80175ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175b0:	18d3      	adds	r3, r2, r3
 80175b2:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 80175b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80175b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80175b8:	429a      	cmp	r2, r3
 80175ba:	d901      	bls.n	80175c0 <_ux_device_stack_initialize+0x1c0>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 80175bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80175be:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 80175c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80175c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80175c4:	429a      	cmp	r2, r3
 80175c6:	d901      	bls.n	80175cc <_ux_device_stack_initialize+0x1cc>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 80175c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80175ca:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 80175cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d106      	bne.n	80175e0 <_ux_device_stack_initialize+0x1e0>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 80175d2:	2242      	movs	r2, #66	@ 0x42
 80175d4:	2103      	movs	r1, #3
 80175d6:	2002      	movs	r0, #2
 80175d8:	f000 fc18 	bl	8017e0c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 80175dc:	2342      	movs	r3, #66	@ 0x42
 80175de:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 80175e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	d109      	bne.n	80175fa <_ux_device_stack_initialize+0x1fa>
 80175e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80175e8:	2b0f      	cmp	r3, #15
 80175ea:	d906      	bls.n	80175fa <_ux_device_stack_initialize+0x1fa>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 80175ec:	2212      	movs	r2, #18
 80175ee:	2103      	movs	r1, #3
 80175f0:	2002      	movs	r0, #2
 80175f2:	f000 fc0b 	bl	8017e0c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 80175f6:	2312      	movs	r3, #18
 80175f8:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 80175fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80175fc:	2b00      	cmp	r3, #0
 80175fe:	d119      	bne.n	8017634 <_ux_device_stack_initialize+0x234>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 8017600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017602:	2198      	movs	r1, #152	@ 0x98
 8017604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017606:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 8017608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801760a:	21a0      	movs	r1, #160	@ 0xa0
 801760c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801760e:	505a      	str	r2, [r3, r1]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 8017610:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017612:	2320      	movs	r3, #32
 8017614:	2100      	movs	r1, #0
 8017616:	2000      	movs	r0, #0
 8017618:	f000 fe4c 	bl	80182b4 <_ux_utility_memory_allocate_mulc_safe>
 801761c:	0003      	movs	r3, r0
 801761e:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 8017620:	693b      	ldr	r3, [r7, #16]
 8017622:	2b00      	cmp	r3, #0
 8017624:	d102      	bne.n	801762c <_ux_device_stack_initialize+0x22c>
            status = UX_MEMORY_INSUFFICIENT;
 8017626:	2312      	movs	r3, #18
 8017628:	64bb      	str	r3, [r7, #72]	@ 0x48
 801762a:	e003      	b.n	8017634 <_ux_device_stack_initialize+0x234>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801762e:	2194      	movs	r1, #148	@ 0x94
 8017630:	693a      	ldr	r2, [r7, #16]
 8017632:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 8017634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017636:	2b00      	cmp	r3, #0
 8017638:	d03d      	beq.n	80176b6 <_ux_device_stack_initialize+0x2b6>
 801763a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801763c:	2b00      	cmp	r3, #0
 801763e:	d13a      	bne.n	80176b6 <_ux_device_stack_initialize+0x2b6>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 8017640:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017642:	2368      	movs	r3, #104	@ 0x68
 8017644:	2100      	movs	r1, #0
 8017646:	2000      	movs	r0, #0
 8017648:	f000 fe34 	bl	80182b4 <_ux_utility_memory_allocate_mulc_safe>
 801764c:	0003      	movs	r3, r0
 801764e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 8017650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017652:	2b00      	cmp	r3, #0
 8017654:	d102      	bne.n	801765c <_ux_device_stack_initialize+0x25c>
            status = UX_MEMORY_INSUFFICIENT;
 8017656:	2312      	movs	r3, #18
 8017658:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801765a:	e02e      	b.n	80176ba <_ux_device_stack_initialize+0x2ba>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801765c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801765e:	219c      	movs	r1, #156	@ 0x9c
 8017660:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8017662:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 8017664:	e01b      	b.n	801769e <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 8017666:	2380      	movs	r3, #128	@ 0x80
 8017668:	011b      	lsls	r3, r3, #4
 801766a:	001a      	movs	r2, r3
 801766c:	2101      	movs	r1, #1
 801766e:	2000      	movs	r0, #0
 8017670:	f000 fd3a 	bl	80180e8 <_ux_utility_memory_allocate>
 8017674:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 8017676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017678:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801767a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801767c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801767e:	2b00      	cmp	r3, #0
 8017680:	d102      	bne.n	8017688 <_ux_device_stack_initialize+0x288>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 8017682:	2312      	movs	r3, #18
 8017684:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 8017686:	e015      	b.n	80176b4 <_ux_device_stack_initialize+0x2b4>
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 8017688:	2300      	movs	r3, #0
 801768a:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801768c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801768e:	2b00      	cmp	r3, #0
 8017690:	d002      	beq.n	8017698 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 8017692:	2315      	movs	r3, #21
 8017694:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 8017696:	e00d      	b.n	80176b4 <_ux_device_stack_initialize+0x2b4>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 8017698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801769a:	3368      	adds	r3, #104	@ 0x68
 801769c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801769e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176a0:	229c      	movs	r2, #156	@ 0x9c
 80176a2:	589a      	ldr	r2, [r3, r2]
 80176a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80176a6:	2168      	movs	r1, #104	@ 0x68
 80176a8:	434b      	muls	r3, r1
 80176aa:	18d3      	adds	r3, r2, r3
 80176ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80176ae:	429a      	cmp	r2, r3
 80176b0:	d3d9      	bcc.n	8017666 <_ux_device_stack_initialize+0x266>
        if (endpoints_pool == UX_NULL)
 80176b2:	e002      	b.n	80176ba <_ux_device_stack_initialize+0x2ba>
 80176b4:	e001      	b.n	80176ba <_ux_device_stack_initialize+0x2ba>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 80176b6:	2300      	movs	r3, #0
 80176b8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 80176ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d101      	bne.n	80176c4 <_ux_device_stack_initialize+0x2c4>
        return(UX_SUCCESS);
 80176c0:	2300      	movs	r3, #0
 80176c2:	e037      	b.n	8017734 <_ux_device_stack_initialize+0x334>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 80176c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d018      	beq.n	80176fc <_ux_device_stack_initialize+0x2fc>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80176ca:	e00b      	b.n	80176e4 <_ux_device_stack_initialize+0x2e4>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 80176cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80176ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	d004      	beq.n	80176de <_ux_device_stack_initialize+0x2de>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 80176d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80176d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80176d8:	0018      	movs	r0, r3
 80176da:	f000 ff31 	bl	8018540 <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 80176de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80176e0:	3b68      	subs	r3, #104	@ 0x68
 80176e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 80176e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176e6:	229c      	movs	r2, #156	@ 0x9c
 80176e8:	589b      	ldr	r3, [r3, r2]
 80176ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80176ec:	429a      	cmp	r2, r3
 80176ee:	d2ed      	bcs.n	80176cc <_ux_device_stack_initialize+0x2cc>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 80176f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176f2:	229c      	movs	r2, #156	@ 0x9c
 80176f4:	589b      	ldr	r3, [r3, r2]
 80176f6:	0018      	movs	r0, r3
 80176f8:	f000 ff22 	bl	8018540 <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 80176fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176fe:	2294      	movs	r2, #148	@ 0x94
 8017700:	589b      	ldr	r3, [r3, r2]
 8017702:	2b00      	cmp	r3, #0
 8017704:	d005      	beq.n	8017712 <_ux_device_stack_initialize+0x312>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 8017706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017708:	2294      	movs	r2, #148	@ 0x94
 801770a:	589b      	ldr	r3, [r3, r2]
 801770c:	0018      	movs	r0, r3
 801770e:	f000 ff17 	bl	8018540 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 8017712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017716:	2b00      	cmp	r3, #0
 8017718:	d004      	beq.n	8017724 <_ux_device_stack_initialize+0x324>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801771a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801771c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801771e:	0018      	movs	r0, r3
 8017720:	f000 ff0e 	bl	8018540 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 8017724:	4b05      	ldr	r3, [pc, #20]	@ (801773c <_ux_device_stack_initialize+0x33c>)
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	22fc      	movs	r2, #252	@ 0xfc
 801772a:	589b      	ldr	r3, [r3, r2]
 801772c:	0018      	movs	r0, r3
 801772e:	f000 ff07 	bl	8018540 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8017732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8017734:	0018      	movs	r0, r3
 8017736:	46bd      	mov	sp, r7
 8017738:	b014      	add	sp, #80	@ 0x50
 801773a:	bd80      	pop	{r7, pc}
 801773c:	200020ac 	.word	0x200020ac

08017740 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 8017740:	b580      	push	{r7, lr}
 8017742:	b086      	sub	sp, #24
 8017744:	af00      	add	r7, sp, #0
 8017746:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8017748:	4b20      	ldr	r3, [pc, #128]	@ (80177cc <_ux_device_stack_interface_delete+0x8c>)
 801774a:	681b      	ldr	r3, [r3, #0]
 801774c:	3324      	adds	r3, #36	@ 0x24
 801774e:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	69db      	ldr	r3, [r3, #28]
 8017754:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 8017756:	e01c      	b.n	8017792 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 8017758:	697b      	ldr	r3, [r7, #20]
 801775a:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801775c:	68fb      	ldr	r3, [r7, #12]
 801775e:	695b      	ldr	r3, [r3, #20]
 8017760:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 8017762:	4b1a      	ldr	r3, [pc, #104]	@ (80177cc <_ux_device_stack_interface_delete+0x8c>)
 8017764:	681b      	ldr	r3, [r3, #0]
 8017766:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 8017768:	68bb      	ldr	r3, [r7, #8]
 801776a:	699b      	ldr	r3, [r3, #24]
 801776c:	68fa      	ldr	r2, [r7, #12]
 801776e:	68b8      	ldr	r0, [r7, #8]
 8017770:	210f      	movs	r1, #15
 8017772:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	2200      	movs	r2, #0
 8017778:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	2200      	movs	r2, #0
 801777e:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 8017780:	68fb      	ldr	r3, [r7, #12]
 8017782:	2200      	movs	r2, #0
 8017784:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8017786:	68fb      	ldr	r3, [r7, #12]
 8017788:	2200      	movs	r2, #0
 801778a:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801778c:	68fb      	ldr	r3, [r7, #12]
 801778e:	2200      	movs	r2, #0
 8017790:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 8017792:	697b      	ldr	r3, [r7, #20]
 8017794:	2b00      	cmp	r3, #0
 8017796:	d1df      	bne.n	8017758 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8017798:	687b      	ldr	r3, [r7, #4]
 801779a:	699a      	ldr	r2, [r3, #24]
 801779c:	693b      	ldr	r3, [r7, #16]
 801779e:	2190      	movs	r1, #144	@ 0x90
 80177a0:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	2200      	movs	r2, #0
 80177a6:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	2200      	movs	r2, #0
 80177ac:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	2200      	movs	r2, #0
 80177b2:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	2200      	movs	r2, #0
 80177b8:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	2200      	movs	r2, #0
 80177be:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 80177c0:	2300      	movs	r3, #0
}
 80177c2:	0018      	movs	r0, r3
 80177c4:	46bd      	mov	sp, r7
 80177c6:	b006      	add	sp, #24
 80177c8:	bd80      	pop	{r7, pc}
 80177ca:	46c0      	nop			@ (mov r8, r8)
 80177cc:	200020ac 	.word	0x200020ac

080177d0 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	b092      	sub	sp, #72	@ 0x48
 80177d4:	af00      	add	r7, sp, #0
 80177d6:	60f8      	str	r0, [r7, #12]
 80177d8:	60b9      	str	r1, [r7, #8]
 80177da:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80177dc:	4b87      	ldr	r3, [pc, #540]	@ (80179fc <_ux_device_stack_interface_set+0x22c>)
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80177e2:	4b86      	ldr	r3, [pc, #536]	@ (80179fc <_ux_device_stack_interface_set+0x22c>)
 80177e4:	681b      	ldr	r3, [r3, #0]
 80177e6:	3324      	adds	r3, #36	@ 0x24
 80177e8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 80177ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177ec:	2294      	movs	r2, #148	@ 0x94
 80177ee:	589b      	ldr	r3, [r3, r2]
 80177f0:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 80177f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80177f4:	2298      	movs	r2, #152	@ 0x98
 80177f6:	589b      	ldr	r3, [r3, r2]
 80177f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 80177fa:	e009      	b.n	8017810 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 80177fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	2b00      	cmp	r3, #0
 8017802:	d009      	beq.n	8017818 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 8017804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017806:	3320      	adds	r3, #32
 8017808:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801780a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801780c:	3b01      	subs	r3, #1
 801780e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 8017810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017812:	2b00      	cmp	r3, #0
 8017814:	d1f2      	bne.n	80177fc <_ux_device_stack_interface_set+0x2c>
 8017816:	e000      	b.n	801781a <_ux_device_stack_interface_set+0x4a>
            break;
 8017818:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801781a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801781c:	2b00      	cmp	r3, #0
 801781e:	d101      	bne.n	8017824 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 8017820:	2312      	movs	r3, #18
 8017822:	e0e6      	b.n	80179f2 <_ux_device_stack_interface_set+0x222>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 8017824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017826:	2201      	movs	r2, #1
 8017828:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 801782a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801782c:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801782e:	4974      	ldr	r1, [pc, #464]	@ (8017a00 <_ux_device_stack_interface_set+0x230>)
 8017830:	68f8      	ldr	r0, [r7, #12]
 8017832:	2209      	movs	r2, #9
 8017834:	f000 fbbe 	bl	8017fb4 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 8017838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801783a:	2290      	movs	r2, #144	@ 0x90
 801783c:	589b      	ldr	r3, [r3, r2]
 801783e:	2b00      	cmp	r3, #0
 8017840:	d104      	bne.n	801784c <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 8017842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017844:	2190      	movs	r1, #144	@ 0x90
 8017846:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017848:	505a      	str	r2, [r3, r1]
 801784a:	e00e      	b.n	801786a <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801784c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801784e:	2290      	movs	r2, #144	@ 0x90
 8017850:	589b      	ldr	r3, [r3, r2]
 8017852:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 8017854:	e002      	b.n	801785c <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 8017856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017858:	699b      	ldr	r3, [r3, #24]
 801785a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801785c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801785e:	699b      	ldr	r3, [r3, #24]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d1f8      	bne.n	8017856 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 8017864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017868:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	781b      	ldrb	r3, [r3, #0]
 801786e:	001a      	movs	r2, r3
 8017870:	68bb      	ldr	r3, [r7, #8]
 8017872:	1a9b      	subs	r3, r3, r2
 8017874:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 8017876:	68fb      	ldr	r3, [r7, #12]
 8017878:	781b      	ldrb	r3, [r3, #0]
 801787a:	001a      	movs	r2, r3
 801787c:	68fb      	ldr	r3, [r7, #12]
 801787e:	189b      	adds	r3, r3, r2
 8017880:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 8017882:	e0ab      	b.n	80179dc <_ux_device_stack_interface_set+0x20c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8017884:	68fb      	ldr	r3, [r7, #12]
 8017886:	781b      	ldrb	r3, [r3, #0]
 8017888:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801788a:	211b      	movs	r1, #27
 801788c:	187b      	adds	r3, r7, r1
 801788e:	68fa      	ldr	r2, [r7, #12]
 8017890:	7852      	ldrb	r2, [r2, #1]
 8017892:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 8017894:	187b      	adds	r3, r7, r1
 8017896:	781b      	ldrb	r3, [r3, #0]
 8017898:	2b05      	cmp	r3, #5
 801789a:	d008      	beq.n	80178ae <_ux_device_stack_interface_set+0xde>
 801789c:	dd00      	ble.n	80178a0 <_ux_device_stack_interface_set+0xd0>
 801789e:	e094      	b.n	80179ca <_ux_device_stack_interface_set+0x1fa>
 80178a0:	2b02      	cmp	r3, #2
 80178a2:	d100      	bne.n	80178a6 <_ux_device_stack_interface_set+0xd6>
 80178a4:	e089      	b.n	80179ba <_ux_device_stack_interface_set+0x1ea>
 80178a6:	2b04      	cmp	r3, #4
 80178a8:	d100      	bne.n	80178ac <_ux_device_stack_interface_set+0xdc>
 80178aa:	e086      	b.n	80179ba <_ux_device_stack_interface_set+0x1ea>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 80178ac:	e08d      	b.n	80179ca <_ux_device_stack_interface_set+0x1fa>
            endpoint = device -> ux_slave_device_endpoints_pool;
 80178ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178b0:	229c      	movs	r2, #156	@ 0x9c
 80178b2:	589b      	ldr	r3, [r3, r2]
 80178b4:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 80178b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178b8:	22a0      	movs	r2, #160	@ 0xa0
 80178ba:	589b      	ldr	r3, [r3, r2]
 80178bc:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 80178be:	e00d      	b.n	80178dc <_ux_device_stack_interface_set+0x10c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 80178c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178c2:	681b      	ldr	r3, [r3, #0]
 80178c4:	2b00      	cmp	r3, #0
 80178c6:	d103      	bne.n	80178d0 <_ux_device_stack_interface_set+0x100>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 80178c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178ca:	2201      	movs	r2, #1
 80178cc:	601a      	str	r2, [r3, #0]
                    break;
 80178ce:	e008      	b.n	80178e2 <_ux_device_stack_interface_set+0x112>
                endpoint++;
 80178d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178d2:	3368      	adds	r3, #104	@ 0x68
 80178d4:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 80178d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178d8:	3b01      	subs	r3, #1
 80178da:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 80178dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d1ee      	bne.n	80178c0 <_ux_device_stack_interface_set+0xf0>
            if (endpoints_pool_number == 0)
 80178e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	d101      	bne.n	80178ec <_ux_device_stack_interface_set+0x11c>
                return(UX_MEMORY_INSUFFICIENT);
 80178e8:	2312      	movs	r3, #18
 80178ea:	e082      	b.n	80179f2 <_ux_device_stack_interface_set+0x222>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 80178ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178ee:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 80178f0:	4944      	ldr	r1, [pc, #272]	@ (8017a04 <_ux_device_stack_interface_set+0x234>)
 80178f2:	68f8      	ldr	r0, [r7, #12]
 80178f4:	2206      	movs	r2, #6
 80178f6:	f000 fb5d 	bl	8017fb4 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 80178fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178fc:	3320      	adds	r3, #32
 80178fe:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8017900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017902:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 8017904:	055b      	lsls	r3, r3, #21
 8017906:	0d5b      	lsrs	r3, r3, #21
 8017908:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801790a:	4b3c      	ldr	r3, [pc, #240]	@ (80179fc <_ux_device_stack_interface_set+0x22c>)
 801790c:	681a      	ldr	r2, [r3, #0]
 801790e:	23a0      	movs	r3, #160	@ 0xa0
 8017910:	005b      	lsls	r3, r3, #1
 8017912:	58d3      	ldr	r3, [r2, r3]
 8017914:	2b02      	cmp	r3, #2
 8017916:	d119      	bne.n	801794c <_ux_device_stack_interface_set+0x17c>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 8017918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801791a:	7bdb      	ldrb	r3, [r3, #15]
 801791c:	001a      	movs	r2, r3
 801791e:	2301      	movs	r3, #1
 8017920:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8017922:	d013      	beq.n	801794c <_ux_device_stack_interface_set+0x17c>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8017924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017926:	8a1b      	ldrh	r3, [r3, #16]
 8017928:	001a      	movs	r2, r3
 801792a:	23c0      	movs	r3, #192	@ 0xc0
 801792c:	015b      	lsls	r3, r3, #5
 801792e:	4013      	ands	r3, r2
 8017930:	613b      	str	r3, [r7, #16]
                if (n_trans)
 8017932:	693b      	ldr	r3, [r7, #16]
 8017934:	2b00      	cmp	r3, #0
 8017936:	d009      	beq.n	801794c <_ux_device_stack_interface_set+0x17c>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8017938:	693b      	ldr	r3, [r7, #16]
 801793a:	0adb      	lsrs	r3, r3, #11
 801793c:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801793e:	693b      	ldr	r3, [r7, #16]
 8017940:	3301      	adds	r3, #1
 8017942:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 8017944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017946:	693a      	ldr	r2, [r7, #16]
 8017948:	4353      	muls	r3, r2
 801794a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801794c:	697b      	ldr	r3, [r7, #20]
 801794e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017950:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8017952:	697b      	ldr	r3, [r7, #20]
 8017954:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017956:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8017958:	697b      	ldr	r3, [r7, #20]
 801795a:	2201      	movs	r2, #1
 801795c:	4252      	negs	r2, r2
 801795e:	635a      	str	r2, [r3, #52]	@ 0x34
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 8017960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017962:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017964:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 8017966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017968:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801796a:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801796c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801796e:	699b      	ldr	r3, [r3, #24]
 8017970:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017974:	210e      	movs	r1, #14
 8017976:	4798      	blx	r3
 8017978:	0003      	movs	r3, r0
 801797a:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801797c:	6a3b      	ldr	r3, [r7, #32]
 801797e:	2b00      	cmp	r3, #0
 8017980:	d004      	beq.n	801798c <_ux_device_stack_interface_set+0x1bc>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 8017982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017984:	2200      	movs	r2, #0
 8017986:	601a      	str	r2, [r3, #0]
                return(status);
 8017988:	6a3b      	ldr	r3, [r7, #32]
 801798a:	e032      	b.n	80179f2 <_ux_device_stack_interface_set+0x222>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801798c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801798e:	69db      	ldr	r3, [r3, #28]
 8017990:	2b00      	cmp	r3, #0
 8017992:	d103      	bne.n	801799c <_ux_device_stack_interface_set+0x1cc>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 8017994:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017996:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017998:	61da      	str	r2, [r3, #28]
            break;
 801799a:	e017      	b.n	80179cc <_ux_device_stack_interface_set+0x1fc>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801799c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801799e:	69db      	ldr	r3, [r3, #28]
 80179a0:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80179a2:	e002      	b.n	80179aa <_ux_device_stack_interface_set+0x1da>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 80179a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179a6:	695b      	ldr	r3, [r3, #20]
 80179a8:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 80179aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179ac:	695b      	ldr	r3, [r3, #20]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d1f8      	bne.n	80179a4 <_ux_device_stack_interface_set+0x1d4>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 80179b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80179b6:	615a      	str	r2, [r3, #20]
            break;
 80179b8:	e008      	b.n	80179cc <_ux_device_stack_interface_set+0x1fc>
            status =  _ux_device_stack_interface_start(interface_ptr);
 80179ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80179bc:	0018      	movs	r0, r3
 80179be:	f000 f823 	bl	8017a08 <_ux_device_stack_interface_start>
 80179c2:	0003      	movs	r3, r0
 80179c4:	623b      	str	r3, [r7, #32]
            return(status);
 80179c6:	6a3b      	ldr	r3, [r7, #32]
 80179c8:	e013      	b.n	80179f2 <_ux_device_stack_interface_set+0x222>
            break;
 80179ca:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 80179cc:	68ba      	ldr	r2, [r7, #8]
 80179ce:	69fb      	ldr	r3, [r7, #28]
 80179d0:	1ad3      	subs	r3, r2, r3
 80179d2:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 80179d4:	68fa      	ldr	r2, [r7, #12]
 80179d6:	69fb      	ldr	r3, [r7, #28]
 80179d8:	18d3      	adds	r3, r2, r3
 80179da:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 80179dc:	68bb      	ldr	r3, [r7, #8]
 80179de:	2b00      	cmp	r3, #0
 80179e0:	d000      	beq.n	80179e4 <_ux_device_stack_interface_set+0x214>
 80179e2:	e74f      	b.n	8017884 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 80179e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80179e6:	0018      	movs	r0, r3
 80179e8:	f000 f80e 	bl	8017a08 <_ux_device_stack_interface_start>
 80179ec:	0003      	movs	r3, r0
 80179ee:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 80179f0:	6a3b      	ldr	r3, [r7, #32]
}
 80179f2:	0018      	movs	r0, r3
 80179f4:	46bd      	mov	sp, r7
 80179f6:	b012      	add	sp, #72	@ 0x48
 80179f8:	bd80      	pop	{r7, pc}
 80179fa:	46c0      	nop			@ (mov r8, r8)
 80179fc:	200020ac 	.word	0x200020ac
 8017a00:	20000050 	.word	0x20000050
 8017a04:	20000030 	.word	0x20000030

08017a08 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 8017a08:	b590      	push	{r4, r7, lr}
 8017a0a:	b091      	sub	sp, #68	@ 0x44
 8017a0c:	af00      	add	r7, sp, #0
 8017a0e:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 8017a10:	4b2b      	ldr	r3, [pc, #172]	@ (8017ac0 <_ux_device_stack_interface_start+0xb8>)
 8017a12:	681b      	ldr	r3, [r3, #0]
 8017a14:	687a      	ldr	r2, [r7, #4]
 8017a16:	7b92      	ldrb	r2, [r2, #14]
 8017a18:	3240      	adds	r2, #64	@ 0x40
 8017a1a:	0092      	lsls	r2, r2, #2
 8017a1c:	58d3      	ldr	r3, [r2, r3]
 8017a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 8017a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d101      	bne.n	8017a2a <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 8017a26:	2357      	movs	r3, #87	@ 0x57
 8017a28:	e046      	b.n	8017ab8 <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8017a2a:	4b25      	ldr	r3, [pc, #148]	@ (8017ac0 <_ux_device_stack_interface_start+0xb8>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	3324      	adds	r3, #36	@ 0x24
 8017a30:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 8017a32:	2408      	movs	r4, #8
 8017a34:	193b      	adds	r3, r7, r4
 8017a36:	2201      	movs	r2, #1
 8017a38:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 8017a3a:	193b      	adds	r3, r7, r4
 8017a3c:	687a      	ldr	r2, [r7, #4]
 8017a3e:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	7c5b      	ldrb	r3, [r3, #17]
 8017a44:	001a      	movs	r2, r3
 8017a46:	193b      	adds	r3, r7, r4
 8017a48:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 8017a4a:	687b      	ldr	r3, [r7, #4]
 8017a4c:	7c9b      	ldrb	r3, [r3, #18]
 8017a4e:	001a      	movs	r2, r3
 8017a50:	193b      	adds	r3, r7, r4
 8017a52:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	7cdb      	ldrb	r3, [r3, #19]
 8017a58:	001a      	movs	r2, r3
 8017a5a:	193b      	adds	r3, r7, r4
 8017a5c:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 8017a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a60:	899b      	ldrh	r3, [r3, #12]
 8017a62:	001a      	movs	r2, r3
 8017a64:	193b      	adds	r3, r7, r4
 8017a66:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 8017a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a6a:	89db      	ldrh	r3, [r3, #14]
 8017a6c:	001a      	movs	r2, r3
 8017a6e:	193b      	adds	r3, r7, r4
 8017a70:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 8017a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a74:	687a      	ldr	r2, [r7, #4]
 8017a76:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8017a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017a7c:	193a      	adds	r2, r7, r4
 8017a7e:	0010      	movs	r0, r2
 8017a80:	4798      	blx	r3
 8017a82:	0003      	movs	r3, r0
 8017a84:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 8017a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d114      	bne.n	8017ab6 <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8017a8c:	193b      	adds	r3, r7, r4
 8017a8e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017a90:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 8017a92:	193b      	adds	r3, r7, r4
 8017a94:	2202      	movs	r2, #2
 8017a96:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8017a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017a9c:	193a      	adds	r2, r7, r4
 8017a9e:	0010      	movs	r0, r2
 8017aa0:	4798      	blx	r3
 8017aa2:	0003      	movs	r3, r0
 8017aa4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 8017aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	d102      	bne.n	8017ab2 <_ux_device_stack_interface_start+0xaa>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017ab0:	605a      	str	r2, [r3, #4]

        return(status); 
 8017ab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ab4:	e000      	b.n	8017ab8 <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 8017ab6:	2357      	movs	r3, #87	@ 0x57
}
 8017ab8:	0018      	movs	r0, r3
 8017aba:	46bd      	mov	sp, r7
 8017abc:	b011      	add	sp, #68	@ 0x44
 8017abe:	bd90      	pop	{r4, r7, pc}
 8017ac0:	200020ac 	.word	0x200020ac

08017ac4 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 8017ac4:	b580      	push	{r7, lr}
 8017ac6:	b08a      	sub	sp, #40	@ 0x28
 8017ac8:	af00      	add	r7, sp, #0
 8017aca:	60f8      	str	r0, [r7, #12]
 8017acc:	60b9      	str	r1, [r7, #8]
 8017ace:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8017ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8017b7c <_ux_device_stack_set_feature+0xb8>)
 8017ad2:	681b      	ldr	r3, [r3, #0]
 8017ad4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8017ad6:	4b29      	ldr	r3, [pc, #164]	@ (8017b7c <_ux_device_stack_set_feature+0xb8>)
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	3324      	adds	r3, #36	@ 0x24
 8017adc:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8017ade:	69bb      	ldr	r3, [r7, #24]
 8017ae0:	3318      	adds	r3, #24
 8017ae2:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8017ae4:	68fb      	ldr	r3, [r7, #12]
 8017ae6:	2203      	movs	r2, #3
 8017ae8:	4013      	ands	r3, r2
 8017aea:	d002      	beq.n	8017af2 <_ux_device_stack_set_feature+0x2e>
 8017aec:	2b02      	cmp	r3, #2
 8017aee:	d016      	beq.n	8017b1e <_ux_device_stack_set_feature+0x5a>
 8017af0:	e038      	b.n	8017b64 <_ux_device_stack_set_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8017af2:	68bb      	ldr	r3, [r7, #8]
 8017af4:	2b01      	cmp	r3, #1
 8017af6:	d110      	bne.n	8017b1a <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8017af8:	4b20      	ldr	r3, [pc, #128]	@ (8017b7c <_ux_device_stack_set_feature+0xb8>)
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	23a4      	movs	r3, #164	@ 0xa4
 8017afe:	005b      	lsls	r3, r3, #1
 8017b00:	58d3      	ldr	r3, [r2, r3]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d007      	beq.n	8017b16 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 8017b06:	4b1d      	ldr	r3, [pc, #116]	@ (8017b7c <_ux_device_stack_set_feature+0xb8>)
 8017b08:	681a      	ldr	r2, [r3, #0]
 8017b0a:	23a6      	movs	r3, #166	@ 0xa6
 8017b0c:	005b      	lsls	r3, r3, #1
 8017b0e:	2101      	movs	r1, #1
 8017b10:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 8017b12:	2300      	movs	r3, #0
 8017b14:	e02d      	b.n	8017b72 <_ux_device_stack_set_feature+0xae>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 8017b16:	2354      	movs	r3, #84	@ 0x54
 8017b18:	e02b      	b.n	8017b72 <_ux_device_stack_set_feature+0xae>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8017b1a:	2354      	movs	r3, #84	@ 0x54
 8017b1c:	e029      	b.n	8017b72 <_ux_device_stack_set_feature+0xae>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 8017b1e:	69bb      	ldr	r3, [r7, #24]
 8017b20:	2290      	movs	r2, #144	@ 0x90
 8017b22:	589b      	ldr	r3, [r3, r2]
 8017b24:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 8017b26:	e01a      	b.n	8017b5e <_ux_device_stack_set_feature+0x9a>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 8017b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b2a:	69db      	ldr	r3, [r3, #28]
 8017b2c:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 8017b2e:	e010      	b.n	8017b52 <_ux_device_stack_set_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8017b30:	6a3b      	ldr	r3, [r7, #32]
 8017b32:	7b9b      	ldrb	r3, [r3, #14]
 8017b34:	001a      	movs	r2, r3
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	4293      	cmp	r3, r2
 8017b3a:	d107      	bne.n	8017b4c <_ux_device_stack_set_feature+0x88>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 8017b3c:	69fb      	ldr	r3, [r7, #28]
 8017b3e:	699b      	ldr	r3, [r3, #24]
 8017b40:	6a3a      	ldr	r2, [r7, #32]
 8017b42:	69f8      	ldr	r0, [r7, #28]
 8017b44:	2114      	movs	r1, #20
 8017b46:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 8017b48:	2300      	movs	r3, #0
 8017b4a:	e012      	b.n	8017b72 <_ux_device_stack_set_feature+0xae>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8017b4c:	6a3b      	ldr	r3, [r7, #32]
 8017b4e:	695b      	ldr	r3, [r3, #20]
 8017b50:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 8017b52:	6a3b      	ldr	r3, [r7, #32]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d1eb      	bne.n	8017b30 <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8017b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b5a:	699b      	ldr	r3, [r3, #24]
 8017b5c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 8017b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	d1e1      	bne.n	8017b28 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8017b64:	69fb      	ldr	r3, [r7, #28]
 8017b66:	699b      	ldr	r3, [r3, #24]
 8017b68:	697a      	ldr	r2, [r7, #20]
 8017b6a:	69f8      	ldr	r0, [r7, #28]
 8017b6c:	2114      	movs	r1, #20
 8017b6e:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8017b70:	2300      	movs	r3, #0
    }
}
 8017b72:	0018      	movs	r0, r3
 8017b74:	46bd      	mov	sp, r7
 8017b76:	b00a      	add	sp, #40	@ 0x28
 8017b78:	bd80      	pop	{r7, pc}
 8017b7a:	46c0      	nop			@ (mov r8, r8)
 8017b7c:	200020ac 	.word	0x200020ac

08017b80 <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 8017b80:	b580      	push	{r7, lr}
 8017b82:	b084      	sub	sp, #16
 8017b84:	af00      	add	r7, sp, #0
UX_SLAVE_CLASS              *class_instance;
ULONG                       class_index;
UINT                        status;


    status = UX_STATE_RESET;
 8017b86:	2300      	movs	r3, #0
 8017b88:	607b      	str	r3, [r7, #4]

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 8017b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8017bf4 <_ux_device_stack_tasks_run+0x74>)
 8017b8c:	681b      	ldr	r3, [r3, #0]
 8017b8e:	603b      	str	r3, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 8017b90:	683b      	ldr	r3, [r7, #0]
 8017b92:	699b      	ldr	r3, [r3, #24]
 8017b94:	6838      	ldr	r0, [r7, #0]
 8017b96:	2200      	movs	r2, #0
 8017b98:	2112      	movs	r1, #18
 8017b9a:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 8017b9c:	4b15      	ldr	r3, [pc, #84]	@ (8017bf4 <_ux_device_stack_tasks_run+0x74>)
 8017b9e:	681b      	ldr	r3, [r3, #0]
 8017ba0:	22fc      	movs	r2, #252	@ 0xfc
 8017ba2:	589b      	ldr	r3, [r3, r2]
 8017ba4:	60fb      	str	r3, [r7, #12]
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	60bb      	str	r3, [r7, #8]
 8017baa:	e01b      	b.n	8017be4 <_ux_device_stack_tasks_run+0x64>
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 8017bac:	68fb      	ldr	r3, [r7, #12]
 8017bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d011      	beq.n	8017bd8 <_ux_device_stack_tasks_run+0x58>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 8017bb4:	68fb      	ldr	r3, [r7, #12]
 8017bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d00f      	beq.n	8017bdc <_ux_device_stack_tasks_run+0x5c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 8017bbc:	68fb      	ldr	r3, [r7, #12]
 8017bbe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017bc0:	68fb      	ldr	r3, [r7, #12]
 8017bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017bc4:	0018      	movs	r0, r3
 8017bc6:	4790      	blx	r2
 8017bc8:	0002      	movs	r2, r0
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	4313      	orrs	r3, r2
 8017bce:	607b      	str	r3, [r7, #4]

        /* Move to the next class.  */
        class_instance ++;
 8017bd0:	68fb      	ldr	r3, [r7, #12]
 8017bd2:	3364      	adds	r3, #100	@ 0x64
 8017bd4:	60fb      	str	r3, [r7, #12]
 8017bd6:	e002      	b.n	8017bde <_ux_device_stack_tasks_run+0x5e>
            continue;
 8017bd8:	46c0      	nop			@ (mov r8, r8)
 8017bda:	e000      	b.n	8017bde <_ux_device_stack_tasks_run+0x5e>
            continue;
 8017bdc:	46c0      	nop			@ (mov r8, r8)
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 8017bde:	68bb      	ldr	r3, [r7, #8]
 8017be0:	3301      	adds	r3, #1
 8017be2:	60bb      	str	r3, [r7, #8]
 8017be4:	68bb      	ldr	r3, [r7, #8]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d0e0      	beq.n	8017bac <_ux_device_stack_tasks_run+0x2c>
    }

    /* Return overall status.  */
    return(status);
 8017bea:	687b      	ldr	r3, [r7, #4]
}
 8017bec:	0018      	movs	r0, r3
 8017bee:	46bd      	mov	sp, r7
 8017bf0:	b004      	add	sp, #16
 8017bf2:	bd80      	pop	{r7, pc}
 8017bf4:	200020ac 	.word	0x200020ac

08017bf8 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 8017bf8:	b580      	push	{r7, lr}
 8017bfa:	b084      	sub	sp, #16
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	6078      	str	r0, [r7, #4]
 8017c00:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8017c02:	4b12      	ldr	r3, [pc, #72]	@ (8017c4c <_ux_device_stack_transfer_abort+0x54>)
 8017c04:	681b      	ldr	r3, [r3, #0]
 8017c06:	60fb      	str	r3, [r7, #12]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	683a      	ldr	r2, [r7, #0]
 8017c0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 8017c0e:	f002 f88f 	bl	8019d30 <_ux_utility_interrupt_disable>
 8017c12:	0003      	movs	r3, r0
 8017c14:	60bb      	str	r3, [r7, #8]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	681b      	ldr	r3, [r3, #0]
 8017c1a:	2b01      	cmp	r3, #1
 8017c1c:	d10d      	bne.n	8017c3a <_ux_device_stack_transfer_abort+0x42>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 8017c1e:	68fb      	ldr	r3, [r7, #12]
 8017c20:	699b      	ldr	r3, [r3, #24]
 8017c22:	687a      	ldr	r2, [r7, #4]
 8017c24:	68f8      	ldr	r0, [r7, #12]
 8017c26:	210d      	movs	r1, #13
 8017c28:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 8017c2a:	68bb      	ldr	r3, [r7, #8]
 8017c2c:	0018      	movs	r0, r3
 8017c2e:	f002 f88e 	bl	8019d4e <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	2204      	movs	r2, #4
 8017c36:	601a      	str	r2, [r3, #0]
 8017c38:	e003      	b.n	8017c42 <_ux_device_stack_transfer_abort+0x4a>
    }
    else
    {

        /* Restore interrupts.  */
        UX_RESTORE
 8017c3a:	68bb      	ldr	r3, [r7, #8]
 8017c3c:	0018      	movs	r0, r3
 8017c3e:	f002 f886 	bl	8019d4e <_ux_utility_interrupt_restore>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 8017c42:	2300      	movs	r3, #0
}
 8017c44:	0018      	movs	r0, r3
 8017c46:	46bd      	mov	sp, r7
 8017c48:	b004      	add	sp, #16
 8017c4a:	bd80      	pop	{r7, pc}
 8017c4c:	200020ac 	.word	0x200020ac

08017c50 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 8017c50:	b580      	push	{r7, lr}
 8017c52:	b084      	sub	sp, #16
 8017c54:	af00      	add	r7, sp, #0
 8017c56:	6078      	str	r0, [r7, #4]
 8017c58:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	3320      	adds	r3, #32
 8017c5e:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 8017c60:	683a      	ldr	r2, [r7, #0]
 8017c62:	68fb      	ldr	r3, [r7, #12]
 8017c64:	0011      	movs	r1, r2
 8017c66:	0018      	movs	r0, r3
 8017c68:	f7ff ffc6 	bl	8017bf8 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8017c6c:	2300      	movs	r3, #0
}
 8017c6e:	0018      	movs	r0, r3
 8017c70:	46bd      	mov	sp, r7
 8017c72:	b004      	add	sp, #16
 8017c74:	bd80      	pop	{r7, pc}

08017c76 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 8017c76:	b580      	push	{r7, lr}
 8017c78:	b086      	sub	sp, #24
 8017c7a:	af00      	add	r7, sp, #0
 8017c7c:	60f8      	str	r0, [r7, #12]
 8017c7e:	60b9      	str	r1, [r7, #8]
 8017c80:	607a      	str	r2, [r7, #4]
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8017c82:	68fb      	ldr	r3, [r7, #12]
 8017c84:	2200      	movs	r2, #0
 8017c86:	631a      	str	r2, [r3, #48]	@ 0x30
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 8017c88:	687a      	ldr	r2, [r7, #4]
 8017c8a:	68b9      	ldr	r1, [r7, #8]
 8017c8c:	68fb      	ldr	r3, [r7, #12]
 8017c8e:	0018      	movs	r0, r3
 8017c90:	f000 f812 	bl	8017cb8 <_ux_device_stack_transfer_run>
 8017c94:	0003      	movs	r3, r0
 8017c96:	617b      	str	r3, [r7, #20]
    if (status == UX_STATE_LOCK)
 8017c98:	697b      	ldr	r3, [r7, #20]
 8017c9a:	2b06      	cmp	r3, #6
 8017c9c:	d101      	bne.n	8017ca2 <_ux_device_stack_transfer_request+0x2c>
        return(UX_BUSY);
 8017c9e:	23fe      	movs	r3, #254	@ 0xfe
 8017ca0:	e006      	b.n	8017cb0 <_ux_device_stack_transfer_request+0x3a>
    if (status < UX_STATE_NEXT)
 8017ca2:	697b      	ldr	r3, [r7, #20]
 8017ca4:	2b03      	cmp	r3, #3
 8017ca6:	d802      	bhi.n	8017cae <_ux_device_stack_transfer_request+0x38>
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 8017ca8:	68fb      	ldr	r3, [r7, #12]
 8017caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017cac:	e000      	b.n	8017cb0 <_ux_device_stack_transfer_request+0x3a>

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 8017cae:	2300      	movs	r3, #0

    /* And return the status.  */
    return(status);

#endif
}
 8017cb0:	0018      	movs	r0, r3
 8017cb2:	46bd      	mov	sp, r7
 8017cb4:	b006      	add	sp, #24
 8017cb6:	bd80      	pop	{r7, pc}

08017cb8 <_ux_device_stack_transfer_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_run(UX_SLAVE_TRANSFER *transfer_request, ULONG slave_length, ULONG host_length)
{
 8017cb8:	b580      	push	{r7, lr}
 8017cba:	b08a      	sub	sp, #40	@ 0x28
 8017cbc:	af00      	add	r7, sp, #0
 8017cbe:	60f8      	str	r0, [r7, #12]
 8017cc0:	60b9      	str	r1, [r7, #8]
 8017cc2:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017cc8:	2b01      	cmp	r3, #1
 8017cca:	d107      	bne.n	8017cdc <_ux_device_stack_transfer_run+0x24>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 8017ccc:	68fb      	ldr	r3, [r7, #12]
 8017cce:	2200      	movs	r2, #0
 8017cd0:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	2204      	movs	r2, #4
 8017cd6:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_NEXT);
 8017cd8:	2304      	movs	r3, #4
 8017cda:	e091      	b.n	8017e00 <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 8017cdc:	4b4a      	ldr	r3, [pc, #296]	@ (8017e08 <_ux_device_stack_transfer_run+0x150>)
 8017cde:	681b      	ldr	r3, [r3, #0]
 8017ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017ce2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 8017ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ce6:	2b01      	cmp	r3, #1
 8017ce8:	d00d      	beq.n	8017d06 <_ux_device_stack_transfer_run+0x4e>
 8017cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cec:	2b02      	cmp	r3, #2
 8017cee:	d00a      	beq.n	8017d06 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_ADDRESSED) &&
 8017cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017cf2:	2b03      	cmp	r3, #3
 8017cf4:	d007      	beq.n	8017d06 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_CONFIGURED))
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 8017cf6:	68fb      	ldr	r3, [r7, #12]
 8017cf8:	2225      	movs	r2, #37	@ 0x25
 8017cfa:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8017cfc:	68fb      	ldr	r3, [r7, #12]
 8017cfe:	2200      	movs	r2, #0
 8017d00:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 8017d02:	2301      	movs	r3, #1
 8017d04:	e07c      	b.n	8017e00 <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8017d06:	4b40      	ldr	r3, [pc, #256]	@ (8017e08 <_ux_device_stack_transfer_run+0x150>)
 8017d08:	681b      	ldr	r3, [r3, #0]
 8017d0a:	623b      	str	r3, [r7, #32]

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8017d0c:	68fb      	ldr	r3, [r7, #12]
 8017d0e:	689b      	ldr	r3, [r3, #8]
 8017d10:	61fb      	str	r3, [r7, #28]

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 8017d12:	68fb      	ldr	r3, [r7, #12]
 8017d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017d16:	61bb      	str	r3, [r7, #24]
    switch(state)
 8017d18:	69bb      	ldr	r3, [r7, #24]
 8017d1a:	2b21      	cmp	r3, #33	@ 0x21
 8017d1c:	d05a      	beq.n	8017dd4 <_ux_device_stack_transfer_run+0x11c>
 8017d1e:	69bb      	ldr	r3, [r7, #24]
 8017d20:	2b21      	cmp	r3, #33	@ 0x21
 8017d22:	d900      	bls.n	8017d26 <_ux_device_stack_transfer_run+0x6e>
 8017d24:	e065      	b.n	8017df2 <_ux_device_stack_transfer_run+0x13a>
 8017d26:	69bb      	ldr	r3, [r7, #24]
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d003      	beq.n	8017d34 <_ux_device_stack_transfer_run+0x7c>
 8017d2c:	69bb      	ldr	r3, [r7, #24]
 8017d2e:	2b20      	cmp	r3, #32
 8017d30:	d041      	beq.n	8017db6 <_ux_device_stack_transfer_run+0xfe>
 8017d32:	e05e      	b.n	8017df2 <_ux_device_stack_transfer_run+0x13a>
    case UX_STATE_RESET:

        /* Prepare transfer parameters.  */

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8017d34:	69fb      	ldr	r3, [r7, #28]
 8017d36:	7bdb      	ldrb	r3, [r3, #15]
 8017d38:	001a      	movs	r2, r3
 8017d3a:	2303      	movs	r3, #3
 8017d3c:	4013      	ands	r3, r2
 8017d3e:	d00b      	beq.n	8017d58 <_ux_device_stack_transfer_run+0xa0>
        {

            /* Isolate the direction from the endpoint address.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 8017d40:	69fb      	ldr	r3, [r7, #28]
 8017d42:	7b9b      	ldrb	r3, [r3, #14]
 8017d44:	b25b      	sxtb	r3, r3
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	da03      	bge.n	8017d52 <_ux_device_stack_transfer_run+0x9a>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8017d4a:	68fb      	ldr	r3, [r7, #12]
 8017d4c:	2203      	movs	r2, #3
 8017d4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8017d50:	e002      	b.n	8017d58 <_ux_device_stack_transfer_run+0xa0>
            else
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 8017d52:	68fb      	ldr	r3, [r7, #12]
 8017d54:	2202      	movs	r2, #2
 8017d56:	629a      	str	r2, [r3, #40]	@ 0x28

        /* See if we need to force a zero length packet at the end of the transfer.
           This happens on a DATA IN and when the host requested length is not met
           and the last packet is on a boundary. If slave_length is zero, then it is
           a explicit ZLP request, no need to force ZLP.  */
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 8017d58:	68fb      	ldr	r3, [r7, #12]
 8017d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017d5c:	2b03      	cmp	r3, #3
 8017d5e:	d114      	bne.n	8017d8a <_ux_device_stack_transfer_run+0xd2>
 8017d60:	68bb      	ldr	r3, [r7, #8]
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	d011      	beq.n	8017d8a <_ux_device_stack_transfer_run+0xd2>
            (slave_length != 0) && (host_length != slave_length) &&
 8017d66:	687a      	ldr	r2, [r7, #4]
 8017d68:	68bb      	ldr	r3, [r7, #8]
 8017d6a:	429a      	cmp	r2, r3
 8017d6c:	d00d      	beq.n	8017d8a <_ux_device_stack_transfer_run+0xd2>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 8017d6e:	69fb      	ldr	r3, [r7, #28]
 8017d70:	8a1b      	ldrh	r3, [r3, #16]
 8017d72:	001a      	movs	r2, r3
 8017d74:	68bb      	ldr	r3, [r7, #8]
 8017d76:	0011      	movs	r1, r2
 8017d78:	0018      	movs	r0, r3
 8017d7a:	f7e8 fa71 	bl	8000260 <__aeabi_uidivmod>
 8017d7e:	1e0b      	subs	r3, r1, #0
            (slave_length != 0) && (host_length != slave_length) &&
 8017d80:	d103      	bne.n	8017d8a <_ux_device_stack_transfer_run+0xd2>
        {

            /* If so force Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	2201      	movs	r2, #1
 8017d86:	639a      	str	r2, [r3, #56]	@ 0x38
 8017d88:	e002      	b.n	8017d90 <_ux_device_stack_transfer_run+0xd8>
        }
        else
        {

            /* Condition is not met, do not force a Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	2200      	movs	r2, #0
 8017d8e:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset the number of bytes sent/received.  */
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8017d90:	68fb      	ldr	r3, [r7, #12]
 8017d92:	2200      	movs	r2, #0
 8017d94:	619a      	str	r2, [r3, #24]

        /* Determine how many bytes to send in this transaction.  We keep track of the original
           length and have a working length.  */
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	68ba      	ldr	r2, [r7, #8]
 8017d9a:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 8017d9c:	68fb      	ldr	r3, [r7, #12]
 8017d9e:	68ba      	ldr	r2, [r7, #8]
 8017da0:	61da      	str	r2, [r3, #28]

        /* Save the buffer pointer.  */
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
                                transfer_request -> ux_slave_transfer_request_data_pointer;
 8017da2:	68fb      	ldr	r3, [r7, #12]
 8017da4:	68da      	ldr	r2, [r3, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	611a      	str	r2, [r3, #16]

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 8017daa:	68fb      	ldr	r3, [r7, #12]
 8017dac:	2201      	movs	r2, #1
 8017dae:	601a      	str	r2, [r3, #0]

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 8017db0:	68fb      	ldr	r3, [r7, #12]
 8017db2:	2220      	movs	r2, #32
 8017db4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT:

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8017db6:	69fb      	ldr	r3, [r7, #28]
 8017db8:	7bdb      	ldrb	r3, [r3, #15]
 8017dba:	001a      	movs	r2, r3
 8017dbc:	2303      	movs	r3, #3
 8017dbe:	4013      	ands	r3, r2
 8017dc0:	d005      	beq.n	8017dce <_ux_device_stack_transfer_run+0x116>
        {

            /* Return WAIT until halt cleared.  */
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 8017dc2:	69fb      	ldr	r3, [r7, #28]
 8017dc4:	685b      	ldr	r3, [r3, #4]
 8017dc6:	2b02      	cmp	r3, #2
 8017dc8:	d101      	bne.n	8017dce <_ux_device_stack_transfer_run+0x116>
                return(UX_STATE_WAIT);
 8017dca:	2305      	movs	r3, #5
 8017dcc:	e018      	b.n	8017e00 <_ux_device_stack_transfer_run+0x148>

        }

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	2221      	movs	r2, #33	@ 0x21
 8017dd2:	631a      	str	r2, [r3, #48]	@ 0x30
        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT:

        /* Call the DCD driver transfer function.   */
        /* Transfer state is adjusted inside DCD driver.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 8017dd4:	6a3b      	ldr	r3, [r7, #32]
 8017dd6:	699b      	ldr	r3, [r3, #24]
 8017dd8:	68fa      	ldr	r2, [r7, #12]
 8017dda:	6a38      	ldr	r0, [r7, #32]
 8017ddc:	210c      	movs	r1, #12
 8017dde:	4798      	blx	r3
 8017de0:	0003      	movs	r3, r0
 8017de2:	617b      	str	r3, [r7, #20]

        /* Any error case or normal end: reset state for next transfer.  */
        if (status < UX_STATE_WAIT)
 8017de4:	697b      	ldr	r3, [r7, #20]
 8017de6:	2b04      	cmp	r3, #4
 8017de8:	d808      	bhi.n	8017dfc <_ux_device_stack_transfer_run+0x144>
        {
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	2200      	movs	r2, #0
 8017dee:	631a      	str	r2, [r3, #48]	@ 0x30
        }
        break;
 8017df0:	e004      	b.n	8017dfc <_ux_device_stack_transfer_run+0x144>

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 8017df2:	68fb      	ldr	r3, [r7, #12]
 8017df4:	2200      	movs	r2, #0
 8017df6:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 8017df8:	2301      	movs	r3, #1
 8017dfa:	e001      	b.n	8017e00 <_ux_device_stack_transfer_run+0x148>
        break;
 8017dfc:	46c0      	nop			@ (mov r8, r8)
    }

    /* And return the status.  */
    return(status);
 8017dfe:	697b      	ldr	r3, [r7, #20]
}
 8017e00:	0018      	movs	r0, r3
 8017e02:	46bd      	mov	sp, r7
 8017e04:	b00a      	add	sp, #40	@ 0x28
 8017e06:	bd80      	pop	{r7, pc}
 8017e08:	200020ac 	.word	0x200020ac

08017e0c <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8017e0c:	b580      	push	{r7, lr}
 8017e0e:	b084      	sub	sp, #16
 8017e10:	af00      	add	r7, sp, #0
 8017e12:	60f8      	str	r0, [r7, #12]
 8017e14:	60b9      	str	r1, [r7, #8]
 8017e16:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8017e18:	4b0c      	ldr	r3, [pc, #48]	@ (8017e4c <_ux_system_error_handler+0x40>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	687a      	ldr	r2, [r7, #4]
 8017e1e:	60da      	str	r2, [r3, #12]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8017e20:	4b0a      	ldr	r3, [pc, #40]	@ (8017e4c <_ux_system_error_handler+0x40>)
 8017e22:	681b      	ldr	r3, [r3, #0]
 8017e24:	691a      	ldr	r2, [r3, #16]
 8017e26:	3201      	adds	r2, #1
 8017e28:	611a      	str	r2, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8017e2a:	4b08      	ldr	r3, [pc, #32]	@ (8017e4c <_ux_system_error_handler+0x40>)
 8017e2c:	681b      	ldr	r3, [r3, #0]
 8017e2e:	695b      	ldr	r3, [r3, #20]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d006      	beq.n	8017e42 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8017e34:	4b05      	ldr	r3, [pc, #20]	@ (8017e4c <_ux_system_error_handler+0x40>)
 8017e36:	681b      	ldr	r3, [r3, #0]
 8017e38:	695b      	ldr	r3, [r3, #20]
 8017e3a:	687a      	ldr	r2, [r7, #4]
 8017e3c:	68b9      	ldr	r1, [r7, #8]
 8017e3e:	68f8      	ldr	r0, [r7, #12]
 8017e40:	4798      	blx	r3
    }
}
 8017e42:	46c0      	nop			@ (mov r8, r8)
 8017e44:	46bd      	mov	sp, r7
 8017e46:	b004      	add	sp, #16
 8017e48:	bd80      	pop	{r7, pc}
 8017e4a:	46c0      	nop			@ (mov r8, r8)
 8017e4c:	200020b0 	.word	0x200020b0

08017e50 <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8017e50:	b580      	push	{r7, lr}
 8017e52:	b08a      	sub	sp, #40	@ 0x28
 8017e54:	af00      	add	r7, sp, #0
 8017e56:	60f8      	str	r0, [r7, #12]
 8017e58:	60b9      	str	r1, [r7, #8]
 8017e5a:	607a      	str	r2, [r7, #4]
 8017e5c:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8017e5e:	68fb      	ldr	r3, [r7, #12]
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d002      	beq.n	8017e6a <_ux_system_initialize+0x1a>
 8017e64:	68bb      	ldr	r3, [r7, #8]
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d101      	bne.n	8017e6e <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 8017e6a:	23fa      	movs	r3, #250	@ 0xfa
 8017e6c:	e07f      	b.n	8017f6e <_ux_system_initialize+0x11e>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8017e6e:	68ba      	ldr	r2, [r7, #8]
 8017e70:	68fb      	ldr	r3, [r7, #12]
 8017e72:	2100      	movs	r1, #0
 8017e74:	0018      	movs	r0, r3
 8017e76:	f000 fbc9 	bl	801860c <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8017e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017e7c:	68fa      	ldr	r2, [r7, #12]
 8017e7e:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8017e80:	2318      	movs	r3, #24
 8017e82:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8017e84:	68fa      	ldr	r2, [r7, #12]
 8017e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e88:	18d2      	adds	r2, r2, r3
 8017e8a:	4b3c      	ldr	r3, [pc, #240]	@ (8017f7c <_ux_system_initialize+0x12c>)
 8017e8c:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8017e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e90:	3371      	adds	r3, #113	@ 0x71
 8017e92:	33ff      	adds	r3, #255	@ 0xff
 8017e94:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8017e96:	4b38      	ldr	r3, [pc, #224]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017e98:	681b      	ldr	r3, [r3, #0]
 8017e9a:	68f9      	ldr	r1, [r7, #12]
 8017e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017e9e:	188a      	adds	r2, r1, r2
 8017ea0:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8017ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ea4:	3314      	adds	r3, #20
 8017ea6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d00c      	beq.n	8017ec8 <_ux_system_initialize+0x78>
 8017eae:	683b      	ldr	r3, [r7, #0]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d009      	beq.n	8017ec8 <_ux_system_initialize+0x78>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8017eb4:	4b30      	ldr	r3, [pc, #192]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	68f9      	ldr	r1, [r7, #12]
 8017eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017ebc:	188a      	adds	r2, r1, r2
 8017ebe:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8017ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ec2:	3314      	adds	r3, #20
 8017ec4:	627b      	str	r3, [r7, #36]	@ 0x24
 8017ec6:	e005      	b.n	8017ed4 <_ux_system_initialize+0x84>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8017ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017eca:	681a      	ldr	r2, [r3, #0]
 8017ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017ece:	681b      	ldr	r3, [r3, #0]
 8017ed0:	6812      	ldr	r2, [r2, #0]
 8017ed2:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8017ed4:	68fa      	ldr	r2, [r7, #12]
 8017ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ed8:	18d3      	adds	r3, r2, r3
 8017eda:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 8017edc:	6a3b      	ldr	r3, [r7, #32]
 8017ede:	3307      	adds	r3, #7
 8017ee0:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8017ee2:	6a3b      	ldr	r3, [r7, #32]
 8017ee4:	2207      	movs	r2, #7
 8017ee6:	4393      	bics	r3, r2
 8017ee8:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8017eea:	68fa      	ldr	r2, [r7, #12]
 8017eec:	68bb      	ldr	r3, [r7, #8]
 8017eee:	18d3      	adds	r3, r2, r3
 8017ef0:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8017ef2:	69fb      	ldr	r3, [r7, #28]
 8017ef4:	6a3a      	ldr	r2, [r7, #32]
 8017ef6:	429a      	cmp	r2, r3
 8017ef8:	d301      	bcc.n	8017efe <_ux_system_initialize+0xae>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8017efa:	2312      	movs	r3, #18
 8017efc:	e037      	b.n	8017f6e <_ux_system_initialize+0x11e>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8017efe:	69fa      	ldr	r2, [r7, #28]
 8017f00:	6a3b      	ldr	r3, [r7, #32]
 8017f02:	1ad3      	subs	r3, r2, r3
 8017f04:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 8017f06:	4b1c      	ldr	r3, [pc, #112]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017f08:	681b      	ldr	r3, [r3, #0]
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	6a39      	ldr	r1, [r7, #32]
 8017f0e:	69ba      	ldr	r2, [r7, #24]
 8017f10:	0018      	movs	r0, r3
 8017f12:	f000 fa0d 	bl	8018330 <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d027      	beq.n	8017f6c <_ux_system_initialize+0x11c>
 8017f1c:	683b      	ldr	r3, [r7, #0]
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	d024      	beq.n	8017f6c <_ux_system_initialize+0x11c>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 8017f22:	683a      	ldr	r2, [r7, #0]
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	2100      	movs	r1, #0
 8017f28:	0018      	movs	r0, r3
 8017f2a:	f000 fb6f 	bl	801860c <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8017f32:	6a3b      	ldr	r3, [r7, #32]
 8017f34:	3307      	adds	r3, #7
 8017f36:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8017f38:	6a3b      	ldr	r3, [r7, #32]
 8017f3a:	2207      	movs	r2, #7
 8017f3c:	4393      	bics	r3, r2
 8017f3e:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 8017f40:	687a      	ldr	r2, [r7, #4]
 8017f42:	683b      	ldr	r3, [r7, #0]
 8017f44:	18d3      	adds	r3, r2, r3
 8017f46:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 8017f48:	697b      	ldr	r3, [r7, #20]
 8017f4a:	6a3a      	ldr	r2, [r7, #32]
 8017f4c:	429a      	cmp	r2, r3
 8017f4e:	d301      	bcc.n	8017f54 <_ux_system_initialize+0x104>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 8017f50:	2312      	movs	r3, #18
 8017f52:	e00c      	b.n	8017f6e <_ux_system_initialize+0x11e>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 8017f54:	697a      	ldr	r2, [r7, #20]
 8017f56:	6a3b      	ldr	r3, [r7, #32]
 8017f58:	1ad3      	subs	r3, r2, r3
 8017f5a:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 8017f5c:	4b06      	ldr	r3, [pc, #24]	@ (8017f78 <_ux_system_initialize+0x128>)
 8017f5e:	681b      	ldr	r3, [r3, #0]
 8017f60:	685b      	ldr	r3, [r3, #4]
 8017f62:	6a39      	ldr	r1, [r7, #32]
 8017f64:	69ba      	ldr	r2, [r7, #24]
 8017f66:	0018      	movs	r0, r3
 8017f68:	f000 f9e2 	bl	8018330 <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 8017f6c:	2300      	movs	r3, #0
}
 8017f6e:	0018      	movs	r0, r3
 8017f70:	46bd      	mov	sp, r7
 8017f72:	b00a      	add	sp, #40	@ 0x28
 8017f74:	bd80      	pop	{r7, pc}
 8017f76:	46c0      	nop			@ (mov r8, r8)
 8017f78:	200020b0 	.word	0x200020b0
 8017f7c:	200020ac 	.word	0x200020ac

08017f80 <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8017f80:	b580      	push	{r7, lr}
 8017f82:	b084      	sub	sp, #16
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	60f8      	str	r0, [r7, #12]
 8017f88:	60b9      	str	r1, [r7, #8]
 8017f8a:	607a      	str	r2, [r7, #4]
 8017f8c:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8017f8e:	68fb      	ldr	r3, [r7, #12]
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d002      	beq.n	8017f9a <_uxe_system_initialize+0x1a>
 8017f94:	68bb      	ldr	r3, [r7, #8]
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	d101      	bne.n	8017f9e <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 8017f9a:	23fa      	movs	r3, #250	@ 0xfa
 8017f9c:	e006      	b.n	8017fac <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 8017f9e:	683b      	ldr	r3, [r7, #0]
 8017fa0:	687a      	ldr	r2, [r7, #4]
 8017fa2:	68b9      	ldr	r1, [r7, #8]
 8017fa4:	68f8      	ldr	r0, [r7, #12]
 8017fa6:	f7ff ff53 	bl	8017e50 <_ux_system_initialize>
 8017faa:	0003      	movs	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 8017fac:	0018      	movs	r0, r3
 8017fae:	46bd      	mov	sp, r7
 8017fb0:	b004      	add	sp, #16
 8017fb2:	bd80      	pop	{r7, pc}

08017fb4 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8017fb4:	b580      	push	{r7, lr}
 8017fb6:	b084      	sub	sp, #16
 8017fb8:	af00      	add	r7, sp, #0
 8017fba:	60f8      	str	r0, [r7, #12]
 8017fbc:	60b9      	str	r1, [r7, #8]
 8017fbe:	607a      	str	r2, [r7, #4]
 8017fc0:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8017fc2:	e041      	b.n	8018048 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8017fc4:	68bb      	ldr	r3, [r7, #8]
 8017fc6:	1c5a      	adds	r2, r3, #1
 8017fc8:	60ba      	str	r2, [r7, #8]
 8017fca:	781b      	ldrb	r3, [r3, #0]
 8017fcc:	2b02      	cmp	r3, #2
 8017fce:	d01e      	beq.n	801800e <_ux_utility_descriptor_parse+0x5a>
 8017fd0:	2b04      	cmp	r3, #4
 8017fd2:	d12f      	bne.n	8018034 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 8017fd4:	e004      	b.n	8017fe0 <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 8017fd6:	683b      	ldr	r3, [r7, #0]
 8017fd8:	1c5a      	adds	r2, r3, #1
 8017fda:	603a      	str	r2, [r7, #0]
 8017fdc:	2200      	movs	r2, #0
 8017fde:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 8017fe0:	683b      	ldr	r3, [r7, #0]
 8017fe2:	2203      	movs	r2, #3
 8017fe4:	4013      	ands	r3, r2
 8017fe6:	d1f6      	bne.n	8017fd6 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8017fe8:	68fb      	ldr	r3, [r7, #12]
 8017fea:	0018      	movs	r0, r3
 8017fec:	f000 f835 	bl	801805a <_ux_utility_long_get>
 8017ff0:	0002      	movs	r2, r0
 8017ff2:	683b      	ldr	r3, [r7, #0]
 8017ff4:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	3304      	adds	r3, #4
 8017ffa:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 8017ffc:	683b      	ldr	r3, [r7, #0]
 8017ffe:	3304      	adds	r3, #4
 8018000:	603b      	str	r3, [r7, #0]
            break;
 8018002:	e021      	b.n	8018048 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 8018004:	683b      	ldr	r3, [r7, #0]
 8018006:	1c5a      	adds	r2, r3, #1
 8018008:	603a      	str	r2, [r7, #0]
 801800a:	2200      	movs	r2, #0
 801800c:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 801800e:	683b      	ldr	r3, [r7, #0]
 8018010:	2201      	movs	r2, #1
 8018012:	4013      	ands	r3, r2
 8018014:	d1f6      	bne.n	8018004 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 8018016:	68fb      	ldr	r3, [r7, #12]
 8018018:	0018      	movs	r0, r3
 801801a:	f000 fb13 	bl	8018644 <_ux_utility_short_get>
 801801e:	0003      	movs	r3, r0
 8018020:	b29a      	uxth	r2, r3
 8018022:	683b      	ldr	r3, [r7, #0]
 8018024:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 8018026:	68fb      	ldr	r3, [r7, #12]
 8018028:	3302      	adds	r3, #2
 801802a:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 801802c:	683b      	ldr	r3, [r7, #0]
 801802e:	3302      	adds	r3, #2
 8018030:	603b      	str	r3, [r7, #0]
            break;
 8018032:	e009      	b.n	8018048 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 8018034:	68fb      	ldr	r3, [r7, #12]
 8018036:	781a      	ldrb	r2, [r3, #0]
 8018038:	683b      	ldr	r3, [r7, #0]
 801803a:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 801803c:	68fb      	ldr	r3, [r7, #12]
 801803e:	3301      	adds	r3, #1
 8018040:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 8018042:	683b      	ldr	r3, [r7, #0]
 8018044:	3301      	adds	r3, #1
 8018046:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8018048:	687b      	ldr	r3, [r7, #4]
 801804a:	1e5a      	subs	r2, r3, #1
 801804c:	607a      	str	r2, [r7, #4]
 801804e:	2b00      	cmp	r3, #0
 8018050:	d1b8      	bne.n	8017fc4 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 8018052:	46c0      	nop			@ (mov r8, r8)
}
 8018054:	46bd      	mov	sp, r7
 8018056:	b004      	add	sp, #16
 8018058:	bd80      	pop	{r7, pc}

0801805a <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 801805a:	b580      	push	{r7, lr}
 801805c:	b084      	sub	sp, #16
 801805e:	af00      	add	r7, sp, #0
 8018060:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	1c5a      	adds	r2, r3, #1
 8018066:	607a      	str	r2, [r7, #4]
 8018068:	781b      	ldrb	r3, [r3, #0]
 801806a:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 801806c:	687b      	ldr	r3, [r7, #4]
 801806e:	1c5a      	adds	r2, r3, #1
 8018070:	607a      	str	r2, [r7, #4]
 8018072:	781b      	ldrb	r3, [r3, #0]
 8018074:	021b      	lsls	r3, r3, #8
 8018076:	68fa      	ldr	r2, [r7, #12]
 8018078:	4313      	orrs	r3, r2
 801807a:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 801807c:	687b      	ldr	r3, [r7, #4]
 801807e:	1c5a      	adds	r2, r3, #1
 8018080:	607a      	str	r2, [r7, #4]
 8018082:	781b      	ldrb	r3, [r3, #0]
 8018084:	041b      	lsls	r3, r3, #16
 8018086:	68fa      	ldr	r2, [r7, #12]
 8018088:	4313      	orrs	r3, r2
 801808a:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 801808c:	687b      	ldr	r3, [r7, #4]
 801808e:	781b      	ldrb	r3, [r3, #0]
 8018090:	061b      	lsls	r3, r3, #24
 8018092:	68fa      	ldr	r2, [r7, #12]
 8018094:	4313      	orrs	r3, r2
 8018096:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8018098:	68fb      	ldr	r3, [r7, #12]
}
 801809a:	0018      	movs	r0, r3
 801809c:	46bd      	mov	sp, r7
 801809e:	b004      	add	sp, #16
 80180a0:	bd80      	pop	{r7, pc}

080180a2 <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 80180a2:	b580      	push	{r7, lr}
 80180a4:	b082      	sub	sp, #8
 80180a6:	af00      	add	r7, sp, #0
 80180a8:	6078      	str	r0, [r7, #4]
 80180aa:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	1c5a      	adds	r2, r3, #1
 80180b0:	607a      	str	r2, [r7, #4]
 80180b2:	683a      	ldr	r2, [r7, #0]
 80180b4:	b2d2      	uxtb	r2, r2
 80180b6:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 80180b8:	683b      	ldr	r3, [r7, #0]
 80180ba:	0a19      	lsrs	r1, r3, #8
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	1c5a      	adds	r2, r3, #1
 80180c0:	607a      	str	r2, [r7, #4]
 80180c2:	b2ca      	uxtb	r2, r1
 80180c4:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 80180c6:	683b      	ldr	r3, [r7, #0]
 80180c8:	0c19      	lsrs	r1, r3, #16
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	1c5a      	adds	r2, r3, #1
 80180ce:	607a      	str	r2, [r7, #4]
 80180d0:	b2ca      	uxtb	r2, r1
 80180d2:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 80180d4:	683b      	ldr	r3, [r7, #0]
 80180d6:	0e1b      	lsrs	r3, r3, #24
 80180d8:	b2da      	uxtb	r2, r3
 80180da:	687b      	ldr	r3, [r7, #4]
 80180dc:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 80180de:	46c0      	nop			@ (mov r8, r8)
}
 80180e0:	46bd      	mov	sp, r7
 80180e2:	b002      	add	sp, #8
 80180e4:	bd80      	pop	{r7, pc}
	...

080180e8 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b08e      	sub	sp, #56	@ 0x38
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	60f8      	str	r0, [r7, #12]
 80180f0:	60b9      	str	r1, [r7, #8]
 80180f2:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 80180f4:	68bb      	ldr	r3, [r7, #8]
 80180f6:	2b00      	cmp	r3, #0
 80180f8:	d104      	bne.n	8018104 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80180fa:	4b6c      	ldr	r3, [pc, #432]	@ (80182ac <_ux_utility_memory_allocate+0x1c4>)
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	637b      	str	r3, [r7, #52]	@ 0x34
 8018102:	e009      	b.n	8018118 <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 8018104:	68bb      	ldr	r3, [r7, #8]
 8018106:	2b01      	cmp	r3, #1
 8018108:	d104      	bne.n	8018114 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 801810a:	4b68      	ldr	r3, [pc, #416]	@ (80182ac <_ux_utility_memory_allocate+0x1c4>)
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	685b      	ldr	r3, [r3, #4]
 8018110:	637b      	str	r3, [r7, #52]	@ 0x34
 8018112:	e001      	b.n	8018118 <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 8018114:	2300      	movs	r3, #0
 8018116:	e0c4      	b.n	80182a2 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 8018118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801811a:	2b00      	cmp	r3, #0
 801811c:	d101      	bne.n	8018122 <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 801811e:	2300      	movs	r3, #0
 8018120:	e0bf      	b.n	80182a2 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	2b00      	cmp	r3, #0
 8018126:	d101      	bne.n	801812c <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 8018128:	2300      	movs	r3, #0
 801812a:	e0ba      	b.n	80182a2 <_ux_utility_memory_allocate+0x1ba>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 801812c:	68fb      	ldr	r3, [r7, #12]
 801812e:	3301      	adds	r3, #1
 8018130:	d101      	bne.n	8018136 <_ux_utility_memory_allocate+0x4e>
        memory_alignment = UX_NO_ALIGN;
 8018132:	2300      	movs	r3, #0
 8018134:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	2b06      	cmp	r3, #6
 801813a:	d801      	bhi.n	8018140 <_ux_utility_memory_allocate+0x58>
        memory_alignment =  UX_ALIGN_MIN;
 801813c:	2307      	movs	r3, #7
 801813e:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8018140:	687b      	ldr	r3, [r7, #4]
 8018142:	3307      	adds	r3, #7
 8018144:	2207      	movs	r2, #7
 8018146:	4393      	bics	r3, r2
 8018148:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 801814a:	68fb      	ldr	r3, [r7, #12]
 801814c:	2b07      	cmp	r3, #7
 801814e:	d808      	bhi.n	8018162 <_ux_utility_memory_allocate+0x7a>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 8018150:	687a      	ldr	r2, [r7, #4]
 8018152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018154:	0011      	movs	r1, r2
 8018156:	0018      	movs	r0, r3
 8018158:	f000 f93c 	bl	80183d4 <_ux_utility_memory_byte_pool_search>
 801815c:	0003      	movs	r3, r0
 801815e:	633b      	str	r3, [r7, #48]	@ 0x30
 8018160:	e009      	b.n	8018176 <_ux_utility_memory_allocate+0x8e>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 8018162:	687a      	ldr	r2, [r7, #4]
 8018164:	68fb      	ldr	r3, [r7, #12]
 8018166:	18d2      	adds	r2, r2, r3
 8018168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801816a:	0011      	movs	r1, r2
 801816c:	0018      	movs	r0, r3
 801816e:	f000 f931 	bl	80183d4 <_ux_utility_memory_byte_pool_search>
 8018172:	0003      	movs	r3, r0
 8018174:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 8018176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018178:	2b00      	cmp	r3, #0
 801817a:	d106      	bne.n	801818a <_ux_utility_memory_allocate+0xa2>
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801817c:	2212      	movs	r2, #18
 801817e:	2108      	movs	r1, #8
 8018180:	2002      	movs	r0, #2
 8018182:	f7ff fe43 	bl	8017e0c <_ux_system_error_handler>

        return(UX_NULL);
 8018186:	2300      	movs	r3, #0
 8018188:	e08b      	b.n	80182a2 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801818a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801818c:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 801818e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018190:	681b      	ldr	r3, [r3, #0]
 8018192:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8018194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018198:	1ad3      	subs	r3, r2, r3
 801819a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801819c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801819e:	3b08      	subs	r3, #8
 80181a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 80181a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181a4:	3308      	adds	r3, #8
 80181a6:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 80181a8:	6a3b      	ldr	r3, [r7, #32]
 80181aa:	68fa      	ldr	r2, [r7, #12]
 80181ac:	4013      	ands	r3, r2
 80181ae:	d02f      	beq.n	8018210 <_ux_utility_memory_allocate+0x128>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 80181b0:	6a3b      	ldr	r3, [r7, #32]
 80181b2:	3308      	adds	r3, #8
 80181b4:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 80181b6:	6a3a      	ldr	r2, [r7, #32]
 80181b8:	68fb      	ldr	r3, [r7, #12]
 80181ba:	18d3      	adds	r3, r2, r3
 80181bc:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 80181be:	68fb      	ldr	r3, [r7, #12]
 80181c0:	43da      	mvns	r2, r3
 80181c2:	6a3b      	ldr	r3, [r7, #32]
 80181c4:	4013      	ands	r3, r2
 80181c6:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 80181c8:	6a3b      	ldr	r3, [r7, #32]
 80181ca:	3b08      	subs	r3, #8
 80181cc:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 80181ce:	6a3b      	ldr	r3, [r7, #32]
 80181d0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80181d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181d4:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 80181d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181d8:	681a      	ldr	r2, [r3, #0]
 80181da:	69fb      	ldr	r3, [r7, #28]
 80181dc:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80181de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181e0:	3304      	adds	r3, #4
 80181e2:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80181e4:	69bb      	ldr	r3, [r7, #24]
 80181e6:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80181e8:	697b      	ldr	r3, [r7, #20]
 80181ea:	4a31      	ldr	r2, [pc, #196]	@ (80182b0 <_ux_utility_memory_allocate+0x1c8>)
 80181ec:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 80181ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80181f0:	685b      	ldr	r3, [r3, #4]
 80181f2:	1c5a      	adds	r2, r3, #1
 80181f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80181f6:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 80181f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80181fc:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80181fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018202:	1ad3      	subs	r3, r2, r3
 8018204:	001a      	movs	r2, r3
 8018206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018208:	1a9b      	subs	r3, r3, r2
 801820a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 801820c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801820e:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 8018210:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	1ad3      	subs	r3, r2, r3
 8018216:	2b13      	cmp	r3, #19
 8018218:	d91e      	bls.n	8018258 <_ux_utility_memory_allocate+0x170>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	3308      	adds	r3, #8
 801821e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018220:	18d3      	adds	r3, r2, r3
 8018222:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8018224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018226:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8018228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801822a:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 801822c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801822e:	681a      	ldr	r2, [r3, #0]
 8018230:	69fb      	ldr	r3, [r7, #28]
 8018232:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8018234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018236:	3304      	adds	r3, #4
 8018238:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801823a:	69bb      	ldr	r3, [r7, #24]
 801823c:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801823e:	697b      	ldr	r3, [r7, #20]
 8018240:	4a1b      	ldr	r2, [pc, #108]	@ (80182b0 <_ux_utility_memory_allocate+0x1c8>)
 8018242:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 8018244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018246:	685b      	ldr	r3, [r3, #4]
 8018248:	1c5a      	adds	r2, r3, #1
 801824a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801824c:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801824e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018252:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8018258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801825a:	3304      	adds	r3, #4
 801825c:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801825e:	69bb      	ldr	r3, [r7, #24]
 8018260:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8018262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018264:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018266:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 8018268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801826a:	681a      	ldr	r2, [r3, #0]
 801826c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801826e:	1ad3      	subs	r3, r2, r3
 8018270:	3b08      	subs	r3, #8
 8018272:	001a      	movs	r2, r3
 8018274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018276:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 8018278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801827a:	689b      	ldr	r3, [r3, #8]
 801827c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801827e:	429a      	cmp	r2, r3
 8018280:	d105      	bne.n	801828e <_ux_utility_memory_allocate+0x1a6>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8018282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018284:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 8018286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018288:	681a      	ldr	r2, [r3, #0]
 801828a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801828c:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801828e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018290:	3308      	adds	r3, #8
 8018292:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 8018294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018296:	69bb      	ldr	r3, [r7, #24]
 8018298:	2100      	movs	r1, #0
 801829a:	0018      	movs	r0, r3
 801829c:	f000 f9b6 	bl	801860c <_ux_utility_memory_set>
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
 80182a0:	69bb      	ldr	r3, [r7, #24]
}
 80182a2:	0018      	movs	r0, r3
 80182a4:	46bd      	mov	sp, r7
 80182a6:	b00e      	add	sp, #56	@ 0x38
 80182a8:	bd80      	pop	{r7, pc}
 80182aa:	46c0      	nop			@ (mov r8, r8)
 80182ac:	200020b0 	.word	0x200020b0
 80182b0:	ffffeeee 	.word	0xffffeeee

080182b4 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 80182b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80182b6:	b085      	sub	sp, #20
 80182b8:	af00      	add	r7, sp, #0
 80182ba:	60f8      	str	r0, [r7, #12]
 80182bc:	60b9      	str	r1, [r7, #8]
 80182be:	607a      	str	r2, [r7, #4]
 80182c0:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 80182c2:	683b      	ldr	r3, [r7, #0]
 80182c4:	2b00      	cmp	r3, #0
 80182c6:	d024      	beq.n	8018312 <_ux_utility_memory_allocate_mulc_safe+0x5e>
 80182c8:	2000      	movs	r0, #0
 80182ca:	687b      	ldr	r3, [r7, #4]
 80182cc:	0c19      	lsrs	r1, r3, #16
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	1c1e      	adds	r6, r3, #0
 80182d2:	683b      	ldr	r3, [r7, #0]
 80182d4:	0c1b      	lsrs	r3, r3, #16
 80182d6:	683a      	ldr	r2, [r7, #0]
 80182d8:	1c15      	adds	r5, r2, #0
 80182da:	b28a      	uxth	r2, r1
 80182dc:	2a00      	cmp	r2, #0
 80182de:	d105      	bne.n	80182ec <_ux_utility_memory_allocate_mulc_safe+0x38>
 80182e0:	b29a      	uxth	r2, r3
 80182e2:	2a00      	cmp	r2, #0
 80182e4:	d013      	beq.n	801830e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 80182e6:	1c19      	adds	r1, r3, #0
 80182e8:	1c34      	adds	r4, r6, #0
 80182ea:	e003      	b.n	80182f4 <_ux_utility_memory_allocate_mulc_safe+0x40>
 80182ec:	b29b      	uxth	r3, r3
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	d10c      	bne.n	801830c <_ux_utility_memory_allocate_mulc_safe+0x58>
 80182f2:	1c2c      	adds	r4, r5, #0
 80182f4:	b2b3      	uxth	r3, r6
 80182f6:	b2aa      	uxth	r2, r5
 80182f8:	435a      	muls	r2, r3
 80182fa:	b2a3      	uxth	r3, r4
 80182fc:	b289      	uxth	r1, r1
 80182fe:	434b      	muls	r3, r1
 8018300:	0c12      	lsrs	r2, r2, #16
 8018302:	189b      	adds	r3, r3, r2
 8018304:	141b      	asrs	r3, r3, #16
 8018306:	b29b      	uxth	r3, r3
 8018308:	2b00      	cmp	r3, #0
 801830a:	d000      	beq.n	801830e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801830c:	2001      	movs	r0, #1
 801830e:	1e03      	subs	r3, r0, #0
 8018310:	d109      	bne.n	8018326 <_ux_utility_memory_allocate_mulc_safe+0x72>
 8018312:	687b      	ldr	r3, [r7, #4]
 8018314:	683a      	ldr	r2, [r7, #0]
 8018316:	435a      	muls	r2, r3
 8018318:	68b9      	ldr	r1, [r7, #8]
 801831a:	68fb      	ldr	r3, [r7, #12]
 801831c:	0018      	movs	r0, r3
 801831e:	f7ff fee3 	bl	80180e8 <_ux_utility_memory_allocate>
 8018322:	0003      	movs	r3, r0
 8018324:	e000      	b.n	8018328 <_ux_utility_memory_allocate_mulc_safe+0x74>
 8018326:	2300      	movs	r3, #0
}
 8018328:	0018      	movs	r0, r3
 801832a:	46bd      	mov	sp, r7
 801832c:	b005      	add	sp, #20
 801832e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018330 <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b088      	sub	sp, #32
 8018334:	af00      	add	r7, sp, #0
 8018336:	60f8      	str	r0, [r7, #12]
 8018338:	60b9      	str	r1, [r7, #8]
 801833a:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	2214      	movs	r2, #20
 8018340:	2100      	movs	r1, #0
 8018342:	0018      	movs	r0, r3
 8018344:	f000 f962 	bl	801860c <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	2203      	movs	r2, #3
 801834c:	4393      	bics	r3, r2
 801834e:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8018350:	68fb      	ldr	r3, [r7, #12]
 8018352:	68ba      	ldr	r2, [r7, #8]
 8018354:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 8018356:	68fb      	ldr	r3, [r7, #12]
 8018358:	687a      	ldr	r2, [r7, #4]
 801835a:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801835c:	68fb      	ldr	r3, [r7, #12]
 801835e:	68ba      	ldr	r2, [r7, #8]
 8018360:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	3b08      	subs	r3, #8
 8018366:	001a      	movs	r2, r3
 8018368:	68fb      	ldr	r3, [r7, #12]
 801836a:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	2202      	movs	r2, #2
 8018370:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8018372:	68bb      	ldr	r3, [r7, #8]
 8018374:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8018376:	69fa      	ldr	r2, [r7, #28]
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	18d3      	adds	r3, r2, r3
 801837c:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801837e:	69fb      	ldr	r3, [r7, #28]
 8018380:	3b04      	subs	r3, #4
 8018382:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8018384:	68fb      	ldr	r3, [r7, #12]
 8018386:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8018388:	69fb      	ldr	r3, [r7, #28]
 801838a:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 801838c:	697b      	ldr	r3, [r7, #20]
 801838e:	69ba      	ldr	r2, [r7, #24]
 8018390:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8018392:	69fb      	ldr	r3, [r7, #28]
 8018394:	3b04      	subs	r3, #4
 8018396:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8018398:	69fb      	ldr	r3, [r7, #28]
 801839a:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801839c:	697b      	ldr	r3, [r7, #20]
 801839e:	68ba      	ldr	r2, [r7, #8]
 80183a0:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80183a2:	68bb      	ldr	r3, [r7, #8]
 80183a4:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80183a6:	69bb      	ldr	r3, [r7, #24]
 80183a8:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 80183aa:	697b      	ldr	r3, [r7, #20]
 80183ac:	69fa      	ldr	r2, [r7, #28]
 80183ae:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80183b0:	68bb      	ldr	r3, [r7, #8]
 80183b2:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80183b4:	69fb      	ldr	r3, [r7, #28]
 80183b6:	3304      	adds	r3, #4
 80183b8:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80183ba:	69fb      	ldr	r3, [r7, #28]
 80183bc:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 80183be:	693b      	ldr	r3, [r7, #16]
 80183c0:	4a03      	ldr	r2, [pc, #12]	@ (80183d0 <_ux_utility_memory_byte_pool_create+0xa0>)
 80183c2:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 80183c4:	2300      	movs	r3, #0
}
 80183c6:	0018      	movs	r0, r3
 80183c8:	46bd      	mov	sp, r7
 80183ca:	b008      	add	sp, #32
 80183cc:	bd80      	pop	{r7, pc}
 80183ce:	46c0      	nop			@ (mov r8, r8)
 80183d0:	ffffeeee 	.word	0xffffeeee

080183d4 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 80183d4:	b580      	push	{r7, lr}
 80183d6:	b08c      	sub	sp, #48	@ 0x30
 80183d8:	af00      	add	r7, sp, #0
 80183da:	6078      	str	r0, [r7, #4]
 80183dc:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 80183de:	2300      	movs	r3, #0
 80183e0:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	681a      	ldr	r2, [r3, #0]
 80183e6:	687b      	ldr	r3, [r7, #4]
 80183e8:	685b      	ldr	r3, [r3, #4]
 80183ea:	3b02      	subs	r3, #2
 80183ec:	00db      	lsls	r3, r3, #3
 80183ee:	18d3      	adds	r3, r2, r3
 80183f0:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 80183f2:	683a      	ldr	r2, [r7, #0]
 80183f4:	69fb      	ldr	r3, [r7, #28]
 80183f6:	429a      	cmp	r2, r3
 80183f8:	d301      	bcc.n	80183fe <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 80183fa:	2300      	movs	r3, #0
 80183fc:	e07d      	b.n	80184fa <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	689a      	ldr	r2, [r3, #8]
 8018402:	687b      	ldr	r3, [r7, #4]
 8018404:	68db      	ldr	r3, [r3, #12]
 8018406:	429a      	cmp	r2, r3
 8018408:	d308      	bcc.n	801841c <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	689a      	ldr	r2, [r3, #8]
 801840e:	687b      	ldr	r3, [r7, #4]
 8018410:	68d9      	ldr	r1, [r3, #12]
 8018412:	687b      	ldr	r3, [r7, #4]
 8018414:	691b      	ldr	r3, [r3, #16]
 8018416:	18cb      	adds	r3, r1, r3
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 8018418:	429a      	cmp	r2, r3
 801841a:	d901      	bls.n	8018420 <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 801841c:	2300      	movs	r3, #0
 801841e:	e06c      	b.n	80184fa <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	689b      	ldr	r3, [r3, #8]
 8018424:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	685b      	ldr	r3, [r3, #4]
 801842a:	3301      	adds	r3, #1
 801842c:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 801842e:	2300      	movs	r3, #0
 8018430:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8018432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018434:	3304      	adds	r3, #4
 8018436:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8018438:	69bb      	ldr	r3, [r7, #24]
 801843a:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801843c:	697b      	ldr	r3, [r7, #20]
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	4a30      	ldr	r2, [pc, #192]	@ (8018504 <_ux_utility_memory_byte_pool_search+0x130>)
 8018442:	4293      	cmp	r3, r2
 8018444:	d143      	bne.n	80184ce <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 8018446:	6a3b      	ldr	r3, [r7, #32]
 8018448:	2b00      	cmp	r3, #0
 801844a:	d104      	bne.n	8018456 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 801844c:	687b      	ldr	r3, [r7, #4]
 801844e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018450:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 8018452:	2301      	movs	r3, #1
 8018454:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8018456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018458:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 801845a:	693b      	ldr	r3, [r7, #16]
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8018460:	68fa      	ldr	r2, [r7, #12]
 8018462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018464:	1ad3      	subs	r3, r2, r3
 8018466:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8018468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801846a:	3b08      	subs	r3, #8
 801846c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 801846e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018470:	683b      	ldr	r3, [r7, #0]
 8018472:	429a      	cmp	r2, r3
 8018474:	d23a      	bcs.n	80184ec <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 8018476:	2300      	movs	r3, #0
 8018478:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801847a:	68fb      	ldr	r3, [r7, #12]
 801847c:	3304      	adds	r3, #4
 801847e:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8018480:	69bb      	ldr	r3, [r7, #24]
 8018482:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8018484:	697b      	ldr	r3, [r7, #20]
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	4a1e      	ldr	r2, [pc, #120]	@ (8018504 <_ux_utility_memory_byte_pool_search+0x130>)
 801848a:	4293      	cmp	r3, r2
 801848c:	d113      	bne.n	80184b6 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801848e:	68fb      	ldr	r3, [r7, #12]
 8018490:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 8018492:	68bb      	ldr	r3, [r7, #8]
 8018494:	681a      	ldr	r2, [r3, #0]
 8018496:	693b      	ldr	r3, [r7, #16]
 8018498:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	685b      	ldr	r3, [r3, #4]
 801849e:	1e5a      	subs	r2, r3, #1
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	689b      	ldr	r3, [r3, #8]
 80184a8:	68fa      	ldr	r2, [r7, #12]
 80184aa:	429a      	cmp	r2, r3
 80184ac:	d114      	bne.n	80184d8 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 80184ae:	687b      	ldr	r3, [r7, #4]
 80184b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80184b2:	609a      	str	r2, [r3, #8]
 80184b4:	e010      	b.n	80184d8 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80184b6:	68fb      	ldr	r3, [r7, #12]
 80184b8:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 80184ba:	68bb      	ldr	r3, [r7, #8]
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 80184c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	d008      	beq.n	80184d8 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 80184c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184c8:	3b01      	subs	r3, #1
 80184ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80184cc:	e004      	b.n	80184d8 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80184ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80184d0:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 80184d2:	693b      	ldr	r3, [r7, #16]
 80184d4:	681b      	ldr	r3, [r3, #0]
 80184d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 80184d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d002      	beq.n	80184e4 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 80184de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184e0:	3b01      	subs	r3, #1
 80184e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 80184e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d1a3      	bne.n	8018432 <_ux_utility_memory_byte_pool_search+0x5e>
 80184ea:	e000      	b.n	80184ee <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 80184ec:	46c0      	nop			@ (mov r8, r8)

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 80184ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d101      	bne.n	80184f8 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 80184f4:	2300      	movs	r3, #0
 80184f6:	e000      	b.n	80184fa <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 80184f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80184fa:	0018      	movs	r0, r3
 80184fc:	46bd      	mov	sp, r7
 80184fe:	b00c      	add	sp, #48	@ 0x30
 8018500:	bd80      	pop	{r7, pc}
 8018502:	46c0      	nop			@ (mov r8, r8)
 8018504:	ffffeeee 	.word	0xffffeeee

08018508 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8018508:	b580      	push	{r7, lr}
 801850a:	b086      	sub	sp, #24
 801850c:	af00      	add	r7, sp, #0
 801850e:	60f8      	str	r0, [r7, #12]
 8018510:	60b9      	str	r1, [r7, #8]
 8018512:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8018514:	68bb      	ldr	r3, [r7, #8]
 8018516:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8018518:	68fb      	ldr	r3, [r7, #12]
 801851a:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801851c:	e007      	b.n	801852e <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801851e:	697a      	ldr	r2, [r7, #20]
 8018520:	1c53      	adds	r3, r2, #1
 8018522:	617b      	str	r3, [r7, #20]
 8018524:	693b      	ldr	r3, [r7, #16]
 8018526:	1c59      	adds	r1, r3, #1
 8018528:	6139      	str	r1, [r7, #16]
 801852a:	7812      	ldrb	r2, [r2, #0]
 801852c:	701a      	strb	r2, [r3, #0]
    while(length--)
 801852e:	687b      	ldr	r3, [r7, #4]
 8018530:	1e5a      	subs	r2, r3, #1
 8018532:	607a      	str	r2, [r7, #4]
 8018534:	2b00      	cmp	r3, #0
 8018536:	d1f2      	bne.n	801851e <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8018538:	46c0      	nop			@ (mov r8, r8)
}
 801853a:	46bd      	mov	sp, r7
 801853c:	b006      	add	sp, #24
 801853e:	bd80      	pop	{r7, pc}

08018540 <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 8018540:	b580      	push	{r7, lr}
 8018542:	b08a      	sub	sp, #40	@ 0x28
 8018544:	af00      	add	r7, sp, #0
 8018546:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 8018548:	2300      	movs	r3, #0
 801854a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 801854c:	687b      	ldr	r3, [r7, #4]
 801854e:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 8018550:	6a3b      	ldr	r3, [r7, #32]
 8018552:	2b00      	cmp	r3, #0
 8018554:	d02f      	beq.n	80185b6 <_ux_utility_memory_free+0x76>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8018556:	6a3b      	ldr	r3, [r7, #32]
 8018558:	3b08      	subs	r3, #8
 801855a:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801855c:	6a3b      	ldr	r3, [r7, #32]
 801855e:	3304      	adds	r3, #4
 8018560:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8018562:	69fb      	ldr	r3, [r7, #28]
 8018564:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 8018566:	69bb      	ldr	r3, [r7, #24]
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	4a26      	ldr	r2, [pc, #152]	@ (8018604 <_ux_utility_memory_free+0xc4>)
 801856c:	4293      	cmp	r3, r2
 801856e:	d01c      	beq.n	80185aa <_ux_utility_memory_free+0x6a>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8018570:	6a3b      	ldr	r3, [r7, #32]
 8018572:	3304      	adds	r3, #4
 8018574:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8018576:	69fb      	ldr	r3, [r7, #28]
 8018578:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 801857a:	697b      	ldr	r3, [r7, #20]
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 8018580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018582:	2b00      	cmp	r3, #0
 8018584:	d00b      	beq.n	801859e <_ux_utility_memory_free+0x5e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8018586:	4b20      	ldr	r3, [pc, #128]	@ (8018608 <_ux_utility_memory_free+0xc8>)
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 801858c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801858e:	429a      	cmp	r2, r3
 8018590:	d017      	beq.n	80185c2 <_ux_utility_memory_free+0x82>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 8018592:	4b1d      	ldr	r3, [pc, #116]	@ (8018608 <_ux_utility_memory_free+0xc8>)
 8018594:	681b      	ldr	r3, [r3, #0]
 8018596:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8018598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801859a:	429a      	cmp	r2, r3
 801859c:	d011      	beq.n	80185c2 <_ux_utility_memory_free+0x82>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801859e:	2219      	movs	r2, #25
 80185a0:	2108      	movs	r1, #8
 80185a2:	2002      	movs	r0, #2
 80185a4:	f7ff fc32 	bl	8017e0c <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 80185a8:	e029      	b.n	80185fe <_ux_utility_memory_free+0xbe>
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 80185aa:	2219      	movs	r2, #25
 80185ac:	2108      	movs	r1, #8
 80185ae:	2002      	movs	r0, #2
 80185b0:	f7ff fc2c 	bl	8017e0c <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 80185b4:	e023      	b.n	80185fe <_ux_utility_memory_free+0xbe>

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 80185b6:	2219      	movs	r2, #25
 80185b8:	2108      	movs	r1, #8
 80185ba:	2002      	movs	r0, #2
 80185bc:	f7ff fc26 	bl	8017e0c <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 80185c0:	e01d      	b.n	80185fe <_ux_utility_memory_free+0xbe>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80185c2:	6a3b      	ldr	r3, [r7, #32]
 80185c4:	3304      	adds	r3, #4
 80185c6:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80185c8:	69fb      	ldr	r3, [r7, #28]
 80185ca:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 80185cc:	69bb      	ldr	r3, [r7, #24]
 80185ce:	4a0d      	ldr	r2, [pc, #52]	@ (8018604 <_ux_utility_memory_free+0xc4>)
 80185d0:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80185d2:	6a3b      	ldr	r3, [r7, #32]
 80185d4:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 80185d6:	693b      	ldr	r3, [r7, #16]
 80185d8:	681b      	ldr	r3, [r3, #0]
 80185da:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80185dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185de:	681b      	ldr	r3, [r3, #0]
 80185e0:	68f9      	ldr	r1, [r7, #12]
 80185e2:	6a3a      	ldr	r2, [r7, #32]
 80185e4:	1a8a      	subs	r2, r1, r2
 80185e6:	189a      	adds	r2, r3, r2
    pool_ptr -> ux_byte_pool_available =
 80185e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185ea:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 80185ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185ee:	689b      	ldr	r3, [r3, #8]
 80185f0:	6a3a      	ldr	r2, [r7, #32]
 80185f2:	429a      	cmp	r2, r3
 80185f4:	d202      	bcs.n	80185fc <_ux_utility_memory_free+0xbc>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 80185f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80185f8:	6a3a      	ldr	r2, [r7, #32]
 80185fa:	609a      	str	r2, [r3, #8]

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
 80185fc:	46c0      	nop			@ (mov r8, r8)
}
 80185fe:	46bd      	mov	sp, r7
 8018600:	b00a      	add	sp, #40	@ 0x28
 8018602:	bd80      	pop	{r7, pc}
 8018604:	ffffeeee 	.word	0xffffeeee
 8018608:	200020b0 	.word	0x200020b0

0801860c <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 801860c:	b580      	push	{r7, lr}
 801860e:	b086      	sub	sp, #24
 8018610:	af00      	add	r7, sp, #0
 8018612:	60f8      	str	r0, [r7, #12]
 8018614:	607a      	str	r2, [r7, #4]
 8018616:	230b      	movs	r3, #11
 8018618:	18fb      	adds	r3, r7, r3
 801861a:	1c0a      	adds	r2, r1, #0
 801861c:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 8018622:	e006      	b.n	8018632 <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8018624:	697b      	ldr	r3, [r7, #20]
 8018626:	1c5a      	adds	r2, r3, #1
 8018628:	617a      	str	r2, [r7, #20]
 801862a:	220b      	movs	r2, #11
 801862c:	18ba      	adds	r2, r7, r2
 801862e:	7812      	ldrb	r2, [r2, #0]
 8018630:	701a      	strb	r2, [r3, #0]
    while(length--)
 8018632:	687b      	ldr	r3, [r7, #4]
 8018634:	1e5a      	subs	r2, r3, #1
 8018636:	607a      	str	r2, [r7, #4]
 8018638:	2b00      	cmp	r3, #0
 801863a:	d1f3      	bne.n	8018624 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 801863c:	46c0      	nop			@ (mov r8, r8)
}
 801863e:	46bd      	mov	sp, r7
 8018640:	b006      	add	sp, #24
 8018642:	bd80      	pop	{r7, pc}

08018644 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 8018644:	b580      	push	{r7, lr}
 8018646:	b084      	sub	sp, #16
 8018648:	af00      	add	r7, sp, #0
 801864a:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	1c5a      	adds	r2, r3, #1
 8018650:	607a      	str	r2, [r7, #4]
 8018652:	781a      	ldrb	r2, [r3, #0]
 8018654:	200e      	movs	r0, #14
 8018656:	183b      	adds	r3, r7, r0
 8018658:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 801865a:	687b      	ldr	r3, [r7, #4]
 801865c:	781b      	ldrb	r3, [r3, #0]
 801865e:	021b      	lsls	r3, r3, #8
 8018660:	b299      	uxth	r1, r3
 8018662:	183b      	adds	r3, r7, r0
 8018664:	183a      	adds	r2, r7, r0
 8018666:	8812      	ldrh	r2, [r2, #0]
 8018668:	430a      	orrs	r2, r1
 801866a:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 801866c:	183b      	adds	r3, r7, r0
 801866e:	881b      	ldrh	r3, [r3, #0]
}
 8018670:	0018      	movs	r0, r3
 8018672:	46bd      	mov	sp, r7
 8018674:	b004      	add	sp, #16
 8018676:	bd80      	pop	{r7, pc}

08018678 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 8018678:	b580      	push	{r7, lr}
 801867a:	b086      	sub	sp, #24
 801867c:	af00      	add	r7, sp, #0
 801867e:	60f8      	str	r0, [r7, #12]
 8018680:	60b9      	str	r1, [r7, #8]
 8018682:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 8018684:	68fb      	ldr	r3, [r7, #12]
 8018686:	2b00      	cmp	r3, #0
 8018688:	d101      	bne.n	801868e <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 801868a:	23ff      	movs	r3, #255	@ 0xff
 801868c:	e01d      	b.n	80186ca <_ux_utility_string_length_check+0x52>

    string_length = 0;
 801868e:	2300      	movs	r3, #0
 8018690:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 8018692:	68fa      	ldr	r2, [r7, #12]
 8018694:	697b      	ldr	r3, [r7, #20]
 8018696:	18d3      	adds	r3, r2, r3
 8018698:	781b      	ldrb	r3, [r3, #0]
 801869a:	2b00      	cmp	r3, #0
 801869c:	d00d      	beq.n	80186ba <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 801869e:	697b      	ldr	r3, [r7, #20]
 80186a0:	3301      	adds	r3, #1
 80186a2:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 80186a4:	697a      	ldr	r2, [r7, #20]
 80186a6:	687b      	ldr	r3, [r7, #4]
 80186a8:	429a      	cmp	r2, r3
 80186aa:	d9f2      	bls.n	8018692 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 80186ac:	22ff      	movs	r2, #255	@ 0xff
 80186ae:	2108      	movs	r1, #8
 80186b0:	2002      	movs	r0, #2
 80186b2:	f7ff fbab 	bl	8017e0c <_ux_system_error_handler>

            return(UX_ERROR);
 80186b6:	23ff      	movs	r3, #255	@ 0xff
 80186b8:	e007      	b.n	80186ca <_ux_utility_string_length_check+0x52>
            break;
 80186ba:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 80186bc:	68bb      	ldr	r3, [r7, #8]
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d002      	beq.n	80186c8 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 80186c2:	68bb      	ldr	r3, [r7, #8]
 80186c4:	697a      	ldr	r2, [r7, #20]
 80186c6:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 80186c8:	2300      	movs	r3, #0
}
 80186ca:	0018      	movs	r0, r3
 80186cc:	46bd      	mov	sp, r7
 80186ce:	b006      	add	sp, #24
 80186d0:	bd80      	pop	{r7, pc}

080186d2 <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 80186d2:	b580      	push	{r7, lr}
 80186d4:	b086      	sub	sp, #24
 80186d6:	af00      	add	r7, sp, #0
 80186d8:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	6a1b      	ldr	r3, [r3, #32]
 80186de:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 80186e0:	697b      	ldr	r3, [r7, #20]
 80186e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80186e4:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	689b      	ldr	r3, [r3, #8]
 80186ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	693a      	ldr	r2, [r7, #16]
 80186f0:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 80186f2:	693b      	ldr	r3, [r7, #16]
 80186f4:	68fa      	ldr	r2, [r7, #12]
 80186f6:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 80186f8:	693b      	ldr	r3, [r7, #16]
 80186fa:	685b      	ldr	r3, [r3, #4]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d004      	beq.n	801870a <_ux_device_class_cdc_acm_activate+0x38>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 8018700:	693b      	ldr	r3, [r7, #16]
 8018702:	685b      	ldr	r3, [r3, #4]
 8018704:	693a      	ldr	r2, [r7, #16]
 8018706:	0010      	movs	r0, r2
 8018708:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801870a:	2300      	movs	r3, #0
}
 801870c:	0018      	movs	r0, r3
 801870e:	46bd      	mov	sp, r7
 8018710:	b006      	add	sp, #24
 8018712:	bd80      	pop	{r7, pc}

08018714 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8018714:	b580      	push	{r7, lr}
 8018716:	b08a      	sub	sp, #40	@ 0x28
 8018718:	af00      	add	r7, sp, #0
 801871a:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	6a1b      	ldr	r3, [r3, #32]
 8018720:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8018722:	6a3b      	ldr	r3, [r7, #32]
 8018724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018726:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018728:	4b53      	ldr	r3, [pc, #332]	@ (8018878 <_ux_device_class_cdc_acm_control_request+0x164>)
 801872a:	681b      	ldr	r3, [r3, #0]
 801872c:	3324      	adds	r3, #36	@ 0x24
 801872e:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8018730:	69bb      	ldr	r3, [r7, #24]
 8018732:	3338      	adds	r3, #56	@ 0x38
 8018734:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8018736:	697b      	ldr	r3, [r7, #20]
 8018738:	223d      	movs	r2, #61	@ 0x3d
 801873a:	5c9b      	ldrb	r3, [r3, r2]
 801873c:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801873e:	697b      	ldr	r3, [r7, #20]
 8018740:	333c      	adds	r3, #60	@ 0x3c
 8018742:	3302      	adds	r3, #2
 8018744:	0018      	movs	r0, r3
 8018746:	f7ff ff7d 	bl	8018644 <_ux_utility_short_get>
 801874a:	0003      	movs	r3, r0
 801874c:	60fb      	str	r3, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801874e:	697b      	ldr	r3, [r7, #20]
 8018750:	333c      	adds	r3, #60	@ 0x3c
 8018752:	3306      	adds	r3, #6
 8018754:	0018      	movs	r0, r3
 8018756:	f7ff ff75 	bl	8018644 <_ux_utility_short_get>
 801875a:	0003      	movs	r3, r0
 801875c:	60bb      	str	r3, [r7, #8]

    transmit_length = request_length ;
 801875e:	68bb      	ldr	r3, [r7, #8]
 8018760:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 8018762:	693b      	ldr	r3, [r7, #16]
 8018764:	2b22      	cmp	r3, #34	@ 0x22
 8018766:	d00a      	beq.n	801877e <_ux_device_class_cdc_acm_control_request+0x6a>
 8018768:	693b      	ldr	r3, [r7, #16]
 801876a:	2b22      	cmp	r3, #34	@ 0x22
 801876c:	d900      	bls.n	8018770 <_ux_device_class_cdc_acm_control_request+0x5c>
 801876e:	e078      	b.n	8018862 <_ux_device_class_cdc_acm_control_request+0x14e>
 8018770:	693b      	ldr	r3, [r7, #16]
 8018772:	2b20      	cmp	r3, #32
 8018774:	d051      	beq.n	801881a <_ux_device_class_cdc_acm_control_request+0x106>
 8018776:	693b      	ldr	r3, [r7, #16]
 8018778:	2b21      	cmp	r3, #33	@ 0x21
 801877a:	d022      	beq.n	80187c2 <_ux_device_class_cdc_acm_control_request+0xae>
 801877c:	e071      	b.n	8018862 <_ux_device_class_cdc_acm_control_request+0x14e>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 801877e:	69fb      	ldr	r3, [r7, #28]
 8018780:	224b      	movs	r2, #75	@ 0x4b
 8018782:	2100      	movs	r1, #0
 8018784:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 8018786:	69fb      	ldr	r3, [r7, #28]
 8018788:	224c      	movs	r2, #76	@ 0x4c
 801878a:	2100      	movs	r1, #0
 801878c:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 801878e:	68fb      	ldr	r3, [r7, #12]
 8018790:	2201      	movs	r2, #1
 8018792:	4013      	ands	r3, r2
 8018794:	d003      	beq.n	801879e <_ux_device_class_cdc_acm_control_request+0x8a>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 8018796:	69fb      	ldr	r3, [r7, #28]
 8018798:	224b      	movs	r2, #75	@ 0x4b
 801879a:	2101      	movs	r1, #1
 801879c:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 801879e:	68fb      	ldr	r3, [r7, #12]
 80187a0:	2202      	movs	r2, #2
 80187a2:	4013      	ands	r3, r2
 80187a4:	d003      	beq.n	80187ae <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 80187a6:	69fb      	ldr	r3, [r7, #28]
 80187a8:	224c      	movs	r2, #76	@ 0x4c
 80187aa:	2101      	movs	r1, #1
 80187ac:	5499      	strb	r1, [r3, r2]
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 80187ae:	69fb      	ldr	r3, [r7, #28]
 80187b0:	68db      	ldr	r3, [r3, #12]
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	d057      	beq.n	8018866 <_ux_device_class_cdc_acm_control_request+0x152>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 80187b6:	69fb      	ldr	r3, [r7, #28]
 80187b8:	68db      	ldr	r3, [r3, #12]
 80187ba:	69fa      	ldr	r2, [r7, #28]
 80187bc:	0010      	movs	r0, r2
 80187be:	4798      	blx	r3
            }

            break ;
 80187c0:	e051      	b.n	8018866 <_ux_device_class_cdc_acm_control_request+0x152>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 80187c2:	68bb      	ldr	r3, [r7, #8]
 80187c4:	2b07      	cmp	r3, #7
 80187c6:	d901      	bls.n	80187cc <_ux_device_class_cdc_acm_control_request+0xb8>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 80187c8:	2307      	movs	r3, #7
 80187ca:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 80187cc:	697b      	ldr	r3, [r7, #20]
 80187ce:	68da      	ldr	r2, [r3, #12]
 80187d0:	69fb      	ldr	r3, [r7, #28]
 80187d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80187d4:	0019      	movs	r1, r3
 80187d6:	0010      	movs	r0, r2
 80187d8:	f7ff fc63 	bl	80180a2 <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 80187dc:	697b      	ldr	r3, [r7, #20]
 80187de:	68db      	ldr	r3, [r3, #12]
 80187e0:	3304      	adds	r3, #4
 80187e2:	69fa      	ldr	r2, [r7, #28]
 80187e4:	2148      	movs	r1, #72	@ 0x48
 80187e6:	5c52      	ldrb	r2, [r2, r1]
 80187e8:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 80187ea:	697b      	ldr	r3, [r7, #20]
 80187ec:	68db      	ldr	r3, [r3, #12]
 80187ee:	3305      	adds	r3, #5
 80187f0:	69fa      	ldr	r2, [r7, #28]
 80187f2:	2149      	movs	r1, #73	@ 0x49
 80187f4:	5c52      	ldrb	r2, [r2, r1]
 80187f6:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 80187f8:	697b      	ldr	r3, [r7, #20]
 80187fa:	68db      	ldr	r3, [r3, #12]
 80187fc:	3306      	adds	r3, #6
 80187fe:	69fa      	ldr	r2, [r7, #28]
 8018800:	214a      	movs	r1, #74	@ 0x4a
 8018802:	5c52      	ldrb	r2, [r2, r1]
 8018804:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8018806:	697b      	ldr	r3, [r7, #20]
 8018808:	2203      	movs	r2, #3
 801880a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 801880c:	68ba      	ldr	r2, [r7, #8]
 801880e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8018810:	697b      	ldr	r3, [r7, #20]
 8018812:	0018      	movs	r0, r3
 8018814:	f7ff fa2f 	bl	8017c76 <_ux_device_stack_transfer_request>
            break; 
 8018818:	e028      	b.n	801886c <_ux_device_class_cdc_acm_control_request+0x158>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 801881a:	697b      	ldr	r3, [r7, #20]
 801881c:	68db      	ldr	r3, [r3, #12]
 801881e:	0018      	movs	r0, r3
 8018820:	f7ff fc1b 	bl	801805a <_ux_utility_long_get>
 8018824:	0002      	movs	r2, r0
 8018826:	69fb      	ldr	r3, [r7, #28]
 8018828:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 801882a:	697b      	ldr	r3, [r7, #20]
 801882c:	68db      	ldr	r3, [r3, #12]
 801882e:	7919      	ldrb	r1, [r3, #4]
 8018830:	69fb      	ldr	r3, [r7, #28]
 8018832:	2248      	movs	r2, #72	@ 0x48
 8018834:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 8018836:	697b      	ldr	r3, [r7, #20]
 8018838:	68db      	ldr	r3, [r3, #12]
 801883a:	7959      	ldrb	r1, [r3, #5]
 801883c:	69fb      	ldr	r3, [r7, #28]
 801883e:	2249      	movs	r2, #73	@ 0x49
 8018840:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 8018842:	697b      	ldr	r3, [r7, #20]
 8018844:	68db      	ldr	r3, [r3, #12]
 8018846:	7999      	ldrb	r1, [r3, #6]
 8018848:	69fb      	ldr	r3, [r7, #28]
 801884a:	224a      	movs	r2, #74	@ 0x4a
 801884c:	5499      	strb	r1, [r3, r2]

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801884e:	69fb      	ldr	r3, [r7, #28]
 8018850:	68db      	ldr	r3, [r3, #12]
 8018852:	2b00      	cmp	r3, #0
 8018854:	d009      	beq.n	801886a <_ux_device_class_cdc_acm_control_request+0x156>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 8018856:	69fb      	ldr	r3, [r7, #28]
 8018858:	68db      	ldr	r3, [r3, #12]
 801885a:	69fa      	ldr	r2, [r7, #28]
 801885c:	0010      	movs	r0, r2
 801885e:	4798      	blx	r3
            }

            break ;
 8018860:	e003      	b.n	801886a <_ux_device_class_cdc_acm_control_request+0x156>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 8018862:	23ff      	movs	r3, #255	@ 0xff
 8018864:	e003      	b.n	801886e <_ux_device_class_cdc_acm_control_request+0x15a>
            break ;
 8018866:	46c0      	nop			@ (mov r8, r8)
 8018868:	e000      	b.n	801886c <_ux_device_class_cdc_acm_control_request+0x158>
            break ;
 801886a:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 801886c:	2300      	movs	r3, #0
}
 801886e:	0018      	movs	r0, r3
 8018870:	46bd      	mov	sp, r7
 8018872:	b00a      	add	sp, #40	@ 0x28
 8018874:	bd80      	pop	{r7, pc}
 8018876:	46c0      	nop			@ (mov r8, r8)
 8018878:	200020ac 	.word	0x200020ac

0801887c <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801887c:	b580      	push	{r7, lr}
 801887e:	b088      	sub	sp, #32
 8018880:	af00      	add	r7, sp, #0
 8018882:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	6a1b      	ldr	r3, [r3, #32]
 8018888:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801888a:	697b      	ldr	r3, [r7, #20]
 801888c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801888e:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8018890:	693b      	ldr	r3, [r7, #16]
 8018892:	681b      	ldr	r3, [r3, #0]
 8018894:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 8018896:	68fb      	ldr	r3, [r7, #12]
 8018898:	69db      	ldr	r3, [r3, #28]
 801889a:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801889c:	69fb      	ldr	r3, [r7, #28]
 801889e:	7b9b      	ldrb	r3, [r3, #14]
 80188a0:	b25b      	sxtb	r3, r3
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	db05      	blt.n	80188b2 <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 80188a6:	69fb      	ldr	r3, [r7, #28]
 80188a8:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 80188aa:	69bb      	ldr	r3, [r7, #24]
 80188ac:	695b      	ldr	r3, [r3, #20]
 80188ae:	61fb      	str	r3, [r7, #28]
 80188b0:	e002      	b.n	80188b8 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 80188b2:	69fb      	ldr	r3, [r7, #28]
 80188b4:	695b      	ldr	r3, [r3, #20]
 80188b6:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 80188b8:	69fb      	ldr	r3, [r7, #28]
 80188ba:	2126      	movs	r1, #38	@ 0x26
 80188bc:	0018      	movs	r0, r3
 80188be:	f7ff f9c7 	bl	8017c50 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 80188c2:	69bb      	ldr	r3, [r7, #24]
 80188c4:	2126      	movs	r1, #38	@ 0x26
 80188c6:	0018      	movs	r0, r3
 80188c8:	f7ff f9c2 	bl	8017c50 <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 80188cc:	693b      	ldr	r3, [r7, #16]
 80188ce:	2200      	movs	r2, #0
 80188d0:	2107      	movs	r1, #7
 80188d2:	0018      	movs	r0, r3
 80188d4:	f000 f894 	bl	8018a00 <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 80188d8:	693b      	ldr	r3, [r7, #16]
 80188da:	689b      	ldr	r3, [r3, #8]
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d004      	beq.n	80188ea <_ux_device_class_cdc_acm_deactivate+0x6e>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 80188e0:	693b      	ldr	r3, [r7, #16]
 80188e2:	689b      	ldr	r3, [r3, #8]
 80188e4:	693a      	ldr	r2, [r7, #16]
 80188e6:	0010      	movs	r0, r2
 80188e8:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 80188ea:	693b      	ldr	r3, [r7, #16]
 80188ec:	224b      	movs	r2, #75	@ 0x4b
 80188ee:	2100      	movs	r1, #0
 80188f0:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 80188f2:	693b      	ldr	r3, [r7, #16]
 80188f4:	224c      	movs	r2, #76	@ 0x4c
 80188f6:	2100      	movs	r1, #0
 80188f8:	5499      	strb	r1, [r3, r2]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 80188fa:	2300      	movs	r3, #0
}
 80188fc:	0018      	movs	r0, r3
 80188fe:	46bd      	mov	sp, r7
 8018900:	b008      	add	sp, #32
 8018902:	bd80      	pop	{r7, pc}

08018904 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 8018904:	b580      	push	{r7, lr}
 8018906:	b084      	sub	sp, #16
 8018908:	af00      	add	r7, sp, #0
 801890a:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	681b      	ldr	r3, [r3, #0]
 8018910:	2b07      	cmp	r3, #7
 8018912:	d834      	bhi.n	801897e <_ux_device_class_cdc_acm_entry+0x7a>
 8018914:	009a      	lsls	r2, r3, #2
 8018916:	4b1c      	ldr	r3, [pc, #112]	@ (8018988 <_ux_device_class_cdc_acm_entry+0x84>)
 8018918:	18d3      	adds	r3, r2, r3
 801891a:	681b      	ldr	r3, [r3, #0]
 801891c:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 801891e:	687b      	ldr	r3, [r7, #4]
 8018920:	0018      	movs	r0, r3
 8018922:	f000 f833 	bl	801898c <_ux_device_class_cdc_acm_initialize>
 8018926:	0003      	movs	r3, r0
 8018928:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801892a:	68fb      	ldr	r3, [r7, #12]
 801892c:	e028      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 801892e:	687b      	ldr	r3, [r7, #4]
 8018930:	0018      	movs	r0, r3
 8018932:	f000 f9ef 	bl	8018d14 <_ux_device_class_cdc_acm_uninitialize>
 8018936:	0003      	movs	r3, r0
 8018938:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801893a:	68fb      	ldr	r3, [r7, #12]
 801893c:	e020      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 801893e:	687b      	ldr	r3, [r7, #4]
 8018940:	695b      	ldr	r3, [r3, #20]
 8018942:	2b0a      	cmp	r3, #10
 8018944:	d101      	bne.n	801894a <_ux_device_class_cdc_acm_entry+0x46>
            return(UX_SUCCESS);
 8018946:	2300      	movs	r3, #0
 8018948:	e01a      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 801894a:	2357      	movs	r3, #87	@ 0x57
 801894c:	e018      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	0018      	movs	r0, r3
 8018952:	f7ff febe 	bl	80186d2 <_ux_device_class_cdc_acm_activate>
 8018956:	0003      	movs	r3, r0
 8018958:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801895a:	68fb      	ldr	r3, [r7, #12]
 801895c:	e010      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	0018      	movs	r0, r3
 8018962:	f7ff ff8b 	bl	801887c <_ux_device_class_cdc_acm_deactivate>
 8018966:	0003      	movs	r3, r0
 8018968:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	e008      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	0018      	movs	r0, r3
 8018972:	f7ff fecf 	bl	8018714 <_ux_device_class_cdc_acm_control_request>
 8018976:	0003      	movs	r3, r0
 8018978:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801897a:	68fb      	ldr	r3, [r7, #12]
 801897c:	e000      	b.n	8018980 <_ux_device_class_cdc_acm_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801897e:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8018980:	0018      	movs	r0, r3
 8018982:	46bd      	mov	sp, r7
 8018984:	b004      	add	sp, #16
 8018986:	bd80      	pop	{r7, pc}
 8018988:	080216d0 	.word	0x080216d0

0801898c <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b086      	sub	sp, #24
 8018990:	af00      	add	r7, sp, #0
 8018992:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	6a1b      	ldr	r3, [r3, #32]
 8018998:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 801899a:	2250      	movs	r2, #80	@ 0x50
 801899c:	2100      	movs	r1, #0
 801899e:	2000      	movs	r0, #0
 80189a0:	f7ff fba2 	bl	80180e8 <_ux_utility_memory_allocate>
 80189a4:	0003      	movs	r3, r0
 80189a6:	613b      	str	r3, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 80189a8:	693b      	ldr	r3, [r7, #16]
 80189aa:	2b00      	cmp	r3, #0
 80189ac:	d101      	bne.n	80189b2 <_ux_device_class_cdc_acm_initialize+0x26>
        return(UX_MEMORY_INSUFFICIENT);
 80189ae:	2312      	movs	r3, #18
 80189b0:	e022      	b.n	80189f8 <_ux_device_class_cdc_acm_initialize+0x6c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 80189b2:	697b      	ldr	r3, [r7, #20]
 80189b4:	693a      	ldr	r2, [r7, #16]
 80189b6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189bc:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 80189be:	68fb      	ldr	r3, [r7, #12]
 80189c0:	681a      	ldr	r2, [r3, #0]
 80189c2:	693b      	ldr	r3, [r7, #16]
 80189c4:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 80189c6:	68fb      	ldr	r3, [r7, #12]
 80189c8:	685a      	ldr	r2, [r3, #4]
 80189ca:	693b      	ldr	r3, [r7, #16]
 80189cc:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 80189ce:	68fb      	ldr	r3, [r7, #12]
 80189d0:	689a      	ldr	r2, [r3, #8]
 80189d2:	693b      	ldr	r3, [r7, #16]
 80189d4:	60da      	str	r2, [r3, #12]
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 80189d6:	693b      	ldr	r3, [r7, #16]
 80189d8:	22e1      	movs	r2, #225	@ 0xe1
 80189da:	0252      	lsls	r2, r2, #9
 80189dc:	645a      	str	r2, [r3, #68]	@ 0x44
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 80189de:	693b      	ldr	r3, [r7, #16]
 80189e0:	2248      	movs	r2, #72	@ 0x48
 80189e2:	2101      	movs	r1, #1
 80189e4:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 80189e6:	693b      	ldr	r3, [r7, #16]
 80189e8:	2249      	movs	r2, #73	@ 0x49
 80189ea:	2100      	movs	r1, #0
 80189ec:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 80189ee:	693b      	ldr	r3, [r7, #16]
 80189f0:	224a      	movs	r2, #74	@ 0x4a
 80189f2:	2108      	movs	r1, #8
 80189f4:	5499      	strb	r1, [r3, r2]

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 80189f6:	2300      	movs	r3, #0
}
 80189f8:	0018      	movs	r0, r3
 80189fa:	46bd      	mov	sp, r7
 80189fc:	b006      	add	sp, #24
 80189fe:	bd80      	pop	{r7, pc}

08018a00 <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 8018a00:	b580      	push	{r7, lr}
 8018a02:	b08a      	sub	sp, #40	@ 0x28
 8018a04:	af00      	add	r7, sp, #0
 8018a06:	60f8      	str	r0, [r7, #12]
 8018a08:	60b9      	str	r1, [r7, #8]
 8018a0a:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 8018a0c:	2300      	movs	r3, #0
 8018a0e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 8018a10:	68bb      	ldr	r3, [r7, #8]
 8018a12:	2b09      	cmp	r3, #9
 8018a14:	d900      	bls.n	8018a18 <_ux_device_class_cdc_acm_ioctl+0x18>
 8018a16:	e0a6      	b.n	8018b66 <_ux_device_class_cdc_acm_ioctl+0x166>
 8018a18:	68bb      	ldr	r3, [r7, #8]
 8018a1a:	009a      	lsls	r2, r3, #2
 8018a1c:	4b58      	ldr	r3, [pc, #352]	@ (8018b80 <_ux_device_class_cdc_acm_ioctl+0x180>)
 8018a1e:	18d3      	adds	r3, r2, r3
 8018a20:	681b      	ldr	r3, [r3, #0]
 8018a22:	469f      	mov	pc, r3
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 8018a28:	693b      	ldr	r3, [r7, #16]
 8018a2a:	681a      	ldr	r2, [r3, #0]
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 8018a30:	693b      	ldr	r3, [r7, #16]
 8018a32:	7919      	ldrb	r1, [r3, #4]
 8018a34:	68fb      	ldr	r3, [r7, #12]
 8018a36:	2248      	movs	r2, #72	@ 0x48
 8018a38:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 8018a3a:	693b      	ldr	r3, [r7, #16]
 8018a3c:	7959      	ldrb	r1, [r3, #5]
 8018a3e:	68fb      	ldr	r3, [r7, #12]
 8018a40:	2249      	movs	r2, #73	@ 0x49
 8018a42:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 8018a44:	693b      	ldr	r3, [r7, #16]
 8018a46:	7999      	ldrb	r1, [r3, #6]
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	224a      	movs	r2, #74	@ 0x4a
 8018a4c:	5499      	strb	r1, [r3, r2]
            
            break;
 8018a4e:	e091      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8018a58:	693b      	ldr	r3, [r7, #16]
 8018a5a:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 8018a5c:	68fb      	ldr	r3, [r7, #12]
 8018a5e:	2248      	movs	r2, #72	@ 0x48
 8018a60:	5c9a      	ldrb	r2, [r3, r2]
 8018a62:	693b      	ldr	r3, [r7, #16]
 8018a64:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 8018a66:	68fb      	ldr	r3, [r7, #12]
 8018a68:	2249      	movs	r2, #73	@ 0x49
 8018a6a:	5c9a      	ldrb	r2, [r3, r2]
 8018a6c:	693b      	ldr	r3, [r7, #16]
 8018a6e:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 8018a70:	68fb      	ldr	r3, [r7, #12]
 8018a72:	224a      	movs	r2, #74	@ 0x4a
 8018a74:	5c9a      	ldrb	r2, [r3, r2]
 8018a76:	693b      	ldr	r3, [r7, #16]
 8018a78:	719a      	strb	r2, [r3, #6]
            
            break;
 8018a7a:	e07b      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 8018a80:	68fb      	ldr	r3, [r7, #12]
 8018a82:	224c      	movs	r2, #76	@ 0x4c
 8018a84:	5c9a      	ldrb	r2, [r3, r2]
 8018a86:	697b      	ldr	r3, [r7, #20]
 8018a88:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 8018a8a:	68fb      	ldr	r3, [r7, #12]
 8018a8c:	224b      	movs	r2, #75	@ 0x4b
 8018a8e:	5c9a      	ldrb	r2, [r3, r2]
 8018a90:	697b      	ldr	r3, [r7, #20]
 8018a92:	705a      	strb	r2, [r3, #1]
            
            break;
 8018a94:	e06e      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 8018a9a:	697b      	ldr	r3, [r7, #20]
 8018a9c:	7819      	ldrb	r1, [r3, #0]
 8018a9e:	68fb      	ldr	r3, [r7, #12]
 8018aa0:	224c      	movs	r2, #76	@ 0x4c
 8018aa2:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 8018aa4:	697b      	ldr	r3, [r7, #20]
 8018aa6:	7859      	ldrb	r1, [r3, #1]
 8018aa8:	68fb      	ldr	r3, [r7, #12]
 8018aaa:	224b      	movs	r2, #75	@ 0x4b
 8018aac:	5499      	strb	r1, [r3, r2]
            
            break;
 8018aae:	e061      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8018ab0:	68fb      	ldr	r3, [r7, #12]
 8018ab2:	681b      	ldr	r3, [r3, #0]
 8018ab4:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8018ab6:	69fb      	ldr	r3, [r7, #28]
 8018ab8:	69db      	ldr	r3, [r3, #28]
 8018aba:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	2b01      	cmp	r3, #1
 8018ac0:	d002      	beq.n	8018ac8 <_ux_device_class_cdc_acm_ioctl+0xc8>
 8018ac2:	2b02      	cmp	r3, #2
 8018ac4:	d009      	beq.n	8018ada <_ux_device_class_cdc_acm_ioctl+0xda>
 8018ac6:	e011      	b.n	8018aec <_ux_device_class_cdc_acm_ioctl+0xec>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8018ac8:	6a3b      	ldr	r3, [r7, #32]
 8018aca:	7b9b      	ldrb	r3, [r3, #14]
 8018acc:	b25b      	sxtb	r3, r3
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	db0f      	blt.n	8018af2 <_ux_device_class_cdc_acm_ioctl+0xf2>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8018ad2:	6a3b      	ldr	r3, [r7, #32]
 8018ad4:	695b      	ldr	r3, [r3, #20]
 8018ad6:	623b      	str	r3, [r7, #32]
                }
                break;
 8018ad8:	e00b      	b.n	8018af2 <_ux_device_class_cdc_acm_ioctl+0xf2>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 8018ada:	6a3b      	ldr	r3, [r7, #32]
 8018adc:	7b9b      	ldrb	r3, [r3, #14]
 8018ade:	b25b      	sxtb	r3, r3
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	da08      	bge.n	8018af6 <_ux_device_class_cdc_acm_ioctl+0xf6>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8018ae4:	6a3b      	ldr	r3, [r7, #32]
 8018ae6:	695b      	ldr	r3, [r3, #20]
 8018ae8:	623b      	str	r3, [r7, #32]
                }
                break;
 8018aea:	e004      	b.n	8018af6 <_ux_device_class_cdc_acm_ioctl+0xf6>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 8018aec:	2353      	movs	r3, #83	@ 0x53
 8018aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8018af0:	e002      	b.n	8018af8 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 8018af2:	46c0      	nop			@ (mov r8, r8)
 8018af4:	e000      	b.n	8018af8 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 8018af6:	46c0      	nop			@ (mov r8, r8)
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018af8:	6a3b      	ldr	r3, [r7, #32]
 8018afa:	3320      	adds	r3, #32
 8018afc:	61bb      	str	r3, [r7, #24]

#if defined(UX_DEVICE_STANDALONE)

            /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 8018afe:	69bb      	ldr	r3, [r7, #24]
 8018b00:	2104      	movs	r1, #4
 8018b02:	0018      	movs	r0, r3
 8018b04:	f7ff f878 	bl	8017bf8 <_ux_device_stack_transfer_abort>
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 8018b08:	687b      	ldr	r3, [r7, #4]
 8018b0a:	2b01      	cmp	r3, #1
 8018b0c:	d103      	bne.n	8018b16 <_ux_device_class_cdc_acm_ioctl+0x116>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018b0e:	68fb      	ldr	r3, [r7, #12]
 8018b10:	2200      	movs	r2, #0
 8018b12:	641a      	str	r2, [r3, #64]	@ 0x40
                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);

            }
#endif
            break;
 8018b14:	e02e      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018b16:	68fb      	ldr	r3, [r7, #12]
 8018b18:	2200      	movs	r2, #0
 8018b1a:	621a      	str	r2, [r3, #32]
            break;
 8018b1c:	e02a      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	681b      	ldr	r3, [r3, #0]
 8018b22:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8018b24:	69fb      	ldr	r3, [r7, #28]
 8018b26:	69db      	ldr	r3, [r3, #28]
 8018b28:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 8018b2a:	6a3b      	ldr	r3, [r7, #32]
 8018b2c:	7b9b      	ldrb	r3, [r3, #14]
 8018b2e:	001a      	movs	r2, r3
 8018b30:	2380      	movs	r3, #128	@ 0x80
 8018b32:	401a      	ands	r2, r3
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 8018b34:	68bb      	ldr	r3, [r7, #8]
 8018b36:	2b08      	cmp	r3, #8
 8018b38:	d101      	bne.n	8018b3e <_ux_device_class_cdc_acm_ioctl+0x13e>
 8018b3a:	2300      	movs	r3, #0
 8018b3c:	e000      	b.n	8018b40 <_ux_device_class_cdc_acm_ioctl+0x140>
 8018b3e:	2380      	movs	r3, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 8018b40:	4293      	cmp	r3, r2
 8018b42:	d002      	beq.n	8018b4a <_ux_device_class_cdc_acm_ioctl+0x14a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 8018b44:	6a3b      	ldr	r3, [r7, #32]
 8018b46:	695b      	ldr	r3, [r3, #20]
 8018b48:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018b4a:	6a3b      	ldr	r3, [r7, #32]
 8018b4c:	3320      	adds	r3, #32
 8018b4e:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 8018b50:	69bb      	ldr	r3, [r7, #24]
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	2b01      	cmp	r3, #1
 8018b56:	d102      	bne.n	8018b5e <_ux_device_class_cdc_acm_ioctl+0x15e>
                status = UX_ERROR;
 8018b58:	23ff      	movs	r3, #255	@ 0xff
 8018b5a:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 8018b5c:	e00a      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 8018b5e:	687a      	ldr	r2, [r7, #4]
 8018b60:	69bb      	ldr	r3, [r7, #24]
 8018b62:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8018b64:	e006      	b.n	8018b74 <_ux_device_class_cdc_acm_ioctl+0x174>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 8018b66:	2254      	movs	r2, #84	@ 0x54
 8018b68:	2107      	movs	r1, #7
 8018b6a:	2002      	movs	r0, #2
 8018b6c:	f7ff f94e 	bl	8017e0c <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 8018b70:	2354      	movs	r3, #84	@ 0x54
 8018b72:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to caller.  */
    return(status);
 8018b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 8018b76:	0018      	movs	r0, r3
 8018b78:	46bd      	mov	sp, r7
 8018b7a:	b00a      	add	sp, #40	@ 0x28
 8018b7c:	bd80      	pop	{r7, pc}
 8018b7e:	46c0      	nop			@ (mov r8, r8)
 8018b80:	080216f0 	.word	0x080216f0

08018b84 <_ux_device_class_cdc_acm_read_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
                    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 8018b84:	b580      	push	{r7, lr}
 8018b86:	b08a      	sub	sp, #40	@ 0x28
 8018b88:	af00      	add	r7, sp, #0
 8018b8a:	60f8      	str	r0, [r7, #12]
 8018b8c:	60b9      	str	r1, [r7, #8]
 8018b8e:	607a      	str	r2, [r7, #4]
 8018b90:	603b      	str	r3, [r7, #0]
UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *class_interface;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       max_transfer_length;
UINT                        status = UX_SUCCESS;
 8018b92:	2300      	movs	r3, #0
 8018b94:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018b96:	4b5e      	ldr	r3, [pc, #376]	@ (8018d10 <_ux_device_class_cdc_acm_read_run+0x18c>)
 8018b98:	681b      	ldr	r3, [r3, #0]
 8018b9a:	3324      	adds	r3, #36	@ 0x24
 8018b9c:	61fb      	str	r3, [r7, #28]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8018b9e:	69fb      	ldr	r3, [r7, #28]
 8018ba0:	681b      	ldr	r3, [r3, #0]
 8018ba2:	2b03      	cmp	r3, #3
 8018ba4:	d00c      	beq.n	8018bc0 <_ux_device_class_cdc_acm_read_run+0x3c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8018ba6:	2251      	movs	r2, #81	@ 0x51
 8018ba8:	2107      	movs	r1, #7
 8018baa:	2002      	movs	r0, #2
 8018bac:	f7ff f92e 	bl	8017e0c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018bb0:	68fb      	ldr	r3, [r7, #12]
 8018bb2:	2200      	movs	r2, #0
 8018bb4:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 8018bb6:	68fb      	ldr	r3, [r7, #12]
 8018bb8:	2251      	movs	r2, #81	@ 0x51
 8018bba:	625a      	str	r2, [r3, #36]	@ 0x24

        return(UX_STATE_EXIT);
 8018bbc:	2301      	movs	r3, #1
 8018bbe:	e0a3      	b.n	8018d08 <_ux_device_class_cdc_acm_read_run+0x184>
    }

    /* This is the first time we are activated. We need the interface to the class.  */
    class_interface =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	61bb      	str	r3, [r7, #24]

    /* Locate the endpoints.  */
    endpoint =  class_interface -> ux_slave_interface_first_endpoint;
 8018bc6:	69bb      	ldr	r3, [r7, #24]
 8018bc8:	69db      	ldr	r3, [r3, #28]
 8018bca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 8018bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018bce:	7b9b      	ldrb	r3, [r3, #14]
 8018bd0:	b25b      	sxtb	r3, r3
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	da02      	bge.n	8018bdc <_ux_device_class_cdc_acm_read_run+0x58>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8018bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018bd8:	695b      	ldr	r3, [r3, #20]
 8018bda:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* All CDC reading  are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018bde:	3320      	adds	r3, #32
 8018be0:	617b      	str	r3, [r7, #20]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 8018be2:	68fb      	ldr	r3, [r7, #12]
 8018be4:	6a1b      	ldr	r3, [r3, #32]
 8018be6:	2b22      	cmp	r3, #34	@ 0x22
 8018be8:	d03e      	beq.n	8018c68 <_ux_device_class_cdc_acm_read_run+0xe4>
 8018bea:	d900      	bls.n	8018bee <_ux_device_class_cdc_acm_read_run+0x6a>
 8018bec:	e084      	b.n	8018cf8 <_ux_device_class_cdc_acm_read_run+0x174>
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d002      	beq.n	8018bf8 <_ux_device_class_cdc_acm_read_run+0x74>
 8018bf2:	2b21      	cmp	r3, #33	@ 0x21
 8018bf4:	d00f      	beq.n	8018c16 <_ux_device_class_cdc_acm_read_run+0x92>
 8018bf6:	e07f      	b.n	8018cf8 <_ux_device_class_cdc_acm_read_run+0x174>
    case UX_STATE_RESET:

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_CDC_ACM_READ, cdc_acm, buffer, requested_length, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	2221      	movs	r2, #33	@ 0x21
 8018bfc:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 8018bfe:	68fb      	ldr	r3, [r7, #12]
 8018c00:	2222      	movs	r2, #34	@ 0x22
 8018c02:	625a      	str	r2, [r3, #36]	@ 0x24
        cdc_acm -> ux_device_class_cdc_acm_read_buffer = buffer;
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	68ba      	ldr	r2, [r7, #8]
 8018c08:	611a      	str	r2, [r3, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_requested_length = requested_length;
 8018c0a:	68fb      	ldr	r3, [r7, #12]
 8018c0c:	687a      	ldr	r2, [r7, #4]
 8018c0e:	615a      	str	r2, [r3, #20]
        cdc_acm -> ux_device_class_cdc_acm_read_actual_length = 0;
 8018c10:	68fb      	ldr	r3, [r7, #12]
 8018c12:	2200      	movs	r2, #0
 8018c14:	61da      	str	r2, [r3, #28]

        /* Fall through. */
    case UX_DEVICE_CLASS_CDC_ACM_READ_START:

        /* Get remaining transfer length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 8018c16:	68fb      	ldr	r3, [r7, #12]
 8018c18:	695a      	ldr	r2, [r3, #20]
                        cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 8018c1a:	68fb      	ldr	r3, [r7, #12]
 8018c1c:	69db      	ldr	r3, [r3, #28]
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 8018c1e:	1ad3      	subs	r3, r2, r3
 8018c20:	607b      	str	r3, [r7, #4]

        /* There is nothing remaining, it's done.  */
        if (requested_length == 0)
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	d10b      	bne.n	8018c40 <_ux_device_class_cdc_acm_read_run+0xbc>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 8018c28:	68fb      	ldr	r3, [r7, #12]
 8018c2a:	69da      	ldr	r2, [r3, #28]
 8018c2c:	683b      	ldr	r3, [r7, #0]
 8018c2e:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018c30:	68fb      	ldr	r3, [r7, #12]
 8018c32:	2200      	movs	r2, #0
 8018c34:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status = UX_SUCCESS;
 8018c36:	68fb      	ldr	r3, [r7, #12]
 8018c38:	2200      	movs	r2, #0
 8018c3a:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_NEXT);
 8018c3c:	2304      	movs	r3, #4
 8018c3e:	e063      	b.n	8018d08 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Check if we have enough in the local buffer.  */
        /* Use wMaxPacketSize for faster action, UX_DEVICE_CLASS_CDC_ACM_READ_BUFFER_SIZE for better performance.  */
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8018c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018c42:	8a1b      	ldrh	r3, [r3, #16]
 8018c44:	613b      	str	r3, [r7, #16]
        if (requested_length > max_transfer_length)
 8018c46:	687a      	ldr	r2, [r7, #4]
 8018c48:	693b      	ldr	r3, [r7, #16]
 8018c4a:	429a      	cmp	r2, r3
 8018c4c:	d903      	bls.n	8018c56 <_ux_device_class_cdc_acm_read_run+0xd2>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 8018c4e:	68fb      	ldr	r3, [r7, #12]
 8018c50:	693a      	ldr	r2, [r7, #16]
 8018c52:	619a      	str	r2, [r3, #24]
 8018c54:	e002      	b.n	8018c5c <_ux_device_class_cdc_acm_read_run+0xd8>
        }
        else
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = requested_length;
 8018c56:	68fb      	ldr	r3, [r7, #12]
 8018c58:	687a      	ldr	r2, [r7, #4]
 8018c5a:	619a      	str	r2, [r3, #24]
        }

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 8018c5c:	68fb      	ldr	r3, [r7, #12]
 8018c5e:	2222      	movs	r2, #34	@ 0x22
 8018c60:	621a      	str	r2, [r3, #32]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8018c62:	697b      	ldr	r3, [r7, #20]
 8018c64:	2200      	movs	r2, #0
 8018c66:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 8018c68:	68fb      	ldr	r3, [r7, #12]
 8018c6a:	6999      	ldr	r1, [r3, #24]
 8018c6c:	68fb      	ldr	r3, [r7, #12]
 8018c6e:	699a      	ldr	r2, [r3, #24]
 8018c70:	697b      	ldr	r3, [r7, #20]
 8018c72:	0018      	movs	r0, r3
 8018c74:	f7ff f820 	bl	8017cb8 <_ux_device_stack_transfer_run>
 8018c78:	0003      	movs	r3, r0
 8018c7a:	623b      	str	r3, [r7, #32]
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 8018c7c:	6a3b      	ldr	r3, [r7, #32]
 8018c7e:	2b03      	cmp	r3, #3
 8018c80:	d808      	bhi.n	8018c94 <_ux_device_class_cdc_acm_read_run+0x110>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	2200      	movs	r2, #0
 8018c86:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8018c88:	697b      	ldr	r3, [r7, #20]
 8018c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 8018c8c:	68fb      	ldr	r3, [r7, #12]
 8018c8e:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_ERROR);
 8018c90:	2303      	movs	r3, #3
 8018c92:	e039      	b.n	8018d08 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 8018c94:	6a3b      	ldr	r3, [r7, #32]
 8018c96:	2b04      	cmp	r3, #4
 8018c98:	d12c      	bne.n	8018cf4 <_ux_device_class_cdc_acm_read_run+0x170>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	6918      	ldr	r0, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_data_pointer,
 8018c9e:	697b      	ldr	r3, [r7, #20]
 8018ca0:	68d9      	ldr	r1, [r3, #12]
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 8018ca2:	68fb      	ldr	r3, [r7, #12]
 8018ca4:	699b      	ldr	r3, [r3, #24]
 8018ca6:	001a      	movs	r2, r3
 8018ca8:	f7ff fc2e 	bl	8018508 <_ux_utility_memory_copy>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length); /* Use case of memcpy is verified. */

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 8018cac:	68fb      	ldr	r3, [r7, #12]
 8018cae:	691a      	ldr	r2, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8018cb0:	697b      	ldr	r3, [r7, #20]
 8018cb2:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 8018cb4:	18d2      	adds	r2, r2, r3
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	611a      	str	r2, [r3, #16]

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 8018cba:	68fb      	ldr	r3, [r7, #12]
 8018cbc:	69da      	ldr	r2, [r3, #28]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8018cbe:	697b      	ldr	r3, [r7, #20]
 8018cc0:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 8018cc2:	18d2      	adds	r2, r2, r3
 8018cc4:	68fb      	ldr	r3, [r7, #12]
 8018cc6:	61da      	str	r2, [r3, #28]

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8018cc8:	697b      	ldr	r3, [r7, #20]
 8018cca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 8018ccc:	68fb      	ldr	r3, [r7, #12]
 8018cce:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Update actual length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 8018cd0:	68fb      	ldr	r3, [r7, #12]
 8018cd2:	69da      	ldr	r2, [r3, #28]
 8018cd4:	683b      	ldr	r3, [r7, #0]
 8018cd6:	601a      	str	r2, [r3, #0]

            /* Check short packet.  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 8018cd8:	697b      	ldr	r3, [r7, #20]
 8018cda:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 8018cdc:	697b      	ldr	r3, [r7, #20]
 8018cde:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 8018ce0:	429a      	cmp	r2, r3
 8018ce2:	d204      	bcs.n	8018cee <_ux_device_class_cdc_acm_read_run+0x16a>
            {

                /* It's done.  */
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018ce4:	68fb      	ldr	r3, [r7, #12]
 8018ce6:	2200      	movs	r2, #0
 8018ce8:	621a      	str	r2, [r3, #32]
                return(UX_STATE_NEXT);
 8018cea:	2304      	movs	r3, #4
 8018cec:	e00c      	b.n	8018d08 <_ux_device_class_cdc_acm_read_run+0x184>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 8018cee:	68fb      	ldr	r3, [r7, #12]
 8018cf0:	2221      	movs	r2, #33	@ 0x21
 8018cf2:	621a      	str	r2, [r3, #32]
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 8018cf4:	2305      	movs	r3, #5
 8018cf6:	e007      	b.n	8018d08 <_ux_device_class_cdc_acm_read_run+0x184>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 8018cf8:	68fb      	ldr	r3, [r7, #12]
 8018cfa:	2200      	movs	r2, #0
 8018cfc:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 8018cfe:	68fb      	ldr	r3, [r7, #12]
 8018d00:	22fb      	movs	r2, #251	@ 0xfb
 8018d02:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8018d04:	46c0      	nop			@ (mov r8, r8)
    }
    

    /* Error cases.  */
    return(UX_STATE_EXIT);
 8018d06:	2301      	movs	r3, #1
#endif
}
 8018d08:	0018      	movs	r0, r3
 8018d0a:	46bd      	mov	sp, r7
 8018d0c:	b00a      	add	sp, #40	@ 0x28
 8018d0e:	bd80      	pop	{r7, pc}
 8018d10:	200020ac 	.word	0x200020ac

08018d14 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8018d14:	b580      	push	{r7, lr}
 8018d16:	b084      	sub	sp, #16
 8018d18:	af00      	add	r7, sp, #0
 8018d1a:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8018d1c:	687b      	ldr	r3, [r7, #4]
 8018d1e:	6a1b      	ldr	r3, [r3, #32]
 8018d20:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8018d22:	68fb      	ldr	r3, [r7, #12]
 8018d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018d26:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 8018d28:	68bb      	ldr	r3, [r7, #8]
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	d003      	beq.n	8018d36 <_ux_device_class_cdc_acm_uninitialize+0x22>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 8018d2e:	68bb      	ldr	r3, [r7, #8]
 8018d30:	0018      	movs	r0, r3
 8018d32:	f7ff fc05 	bl	8018540 <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 8018d36:	2300      	movs	r3, #0
}
 8018d38:	0018      	movs	r0, r3
 8018d3a:	46bd      	mov	sp, r7
 8018d3c:	b004      	add	sp, #16
 8018d3e:	bd80      	pop	{r7, pc}

08018d40 <_ux_device_class_cdc_acm_write_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 8018d40:	b580      	push	{r7, lr}
 8018d42:	b08a      	sub	sp, #40	@ 0x28
 8018d44:	af00      	add	r7, sp, #0
 8018d46:	60f8      	str	r0, [r7, #12]
 8018d48:	60b9      	str	r1, [r7, #8]
 8018d4a:	607a      	str	r2, [r7, #4]
 8018d4c:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status = 0;
 8018d4e:	2300      	movs	r3, #0
 8018d50:	61fb      	str	r3, [r7, #28]
#if (UX_DEVICE_ENDPOINT_BUFFER_OWNER != 1) || !defined(UX_DEVICE_CLASS_CDC_ACM_ZERO_COPY)
UINT                        zlp = UX_FALSE;
 8018d52:	2300      	movs	r3, #0
 8018d54:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018d56:	4b63      	ldr	r3, [pc, #396]	@ (8018ee4 <_ux_device_class_cdc_acm_write_run+0x1a4>)
 8018d58:	681b      	ldr	r3, [r3, #0]
 8018d5a:	3324      	adds	r3, #36	@ 0x24
 8018d5c:	61bb      	str	r3, [r7, #24]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8018d5e:	69bb      	ldr	r3, [r7, #24]
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	2b03      	cmp	r3, #3
 8018d64:	d00c      	beq.n	8018d80 <_ux_device_class_cdc_acm_write_run+0x40>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8018d66:	2251      	movs	r2, #81	@ 0x51
 8018d68:	2107      	movs	r1, #7
 8018d6a:	2002      	movs	r0, #2
 8018d6c:	f7ff f84e 	bl	8017e0c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018d70:	68fb      	ldr	r3, [r7, #12]
 8018d72:	2200      	movs	r2, #0
 8018d74:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	2251      	movs	r2, #81	@ 0x51
 8018d7a:	63da      	str	r2, [r3, #60]	@ 0x3c

        return(UX_STATE_EXIT);
 8018d7c:	2301      	movs	r3, #1
 8018d7e:	e0ac      	b.n	8018eda <_ux_device_class_cdc_acm_write_run+0x19a>
    }

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8018d80:	68fb      	ldr	r3, [r7, #12]
 8018d82:	681b      	ldr	r3, [r3, #0]
 8018d84:	617b      	str	r3, [r7, #20]

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8018d86:	697b      	ldr	r3, [r7, #20]
 8018d88:	69db      	ldr	r3, [r3, #28]
 8018d8a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8018d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d8e:	7b9b      	ldrb	r3, [r3, #14]
 8018d90:	b25b      	sxtb	r3, r3
 8018d92:	2b00      	cmp	r3, #0
 8018d94:	db02      	blt.n	8018d9c <_ux_device_class_cdc_acm_write_run+0x5c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8018d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d98:	695b      	ldr	r3, [r3, #20]
 8018d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018d9e:	3320      	adds	r3, #32
 8018da0:	613b      	str	r3, [r7, #16]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 8018da2:	68fb      	ldr	r3, [r7, #12]
 8018da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018da6:	2b22      	cmp	r3, #34	@ 0x22
 8018da8:	d055      	beq.n	8018e56 <_ux_device_class_cdc_acm_write_run+0x116>
 8018daa:	d900      	bls.n	8018dae <_ux_device_class_cdc_acm_write_run+0x6e>
 8018dac:	e090      	b.n	8018ed0 <_ux_device_class_cdc_acm_write_run+0x190>
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	d002      	beq.n	8018db8 <_ux_device_class_cdc_acm_write_run+0x78>
 8018db2:	2b21      	cmp	r3, #33	@ 0x21
 8018db4:	d018      	beq.n	8018de8 <_ux_device_class_cdc_acm_write_run+0xa8>
 8018db6:	e08b      	b.n	8018ed0 <_ux_device_class_cdc_acm_write_run+0x190>
    {
    case UX_STATE_RESET:
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 8018db8:	68fb      	ldr	r3, [r7, #12]
 8018dba:	2221      	movs	r2, #33	@ 0x21
 8018dbc:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 8018dbe:	68fb      	ldr	r3, [r7, #12]
 8018dc0:	2222      	movs	r2, #34	@ 0x22
 8018dc2:	63da      	str	r2, [r3, #60]	@ 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 8018dc4:	68fb      	ldr	r3, [r7, #12]
 8018dc6:	68ba      	ldr	r2, [r7, #8]
 8018dc8:	635a      	str	r2, [r3, #52]	@ 0x34
        cdc_acm -> ux_device_class_cdc_acm_write_requested_length = requested_length;
 8018dca:	68fb      	ldr	r3, [r7, #12]
 8018dcc:	687a      	ldr	r2, [r7, #4]
 8018dce:	639a      	str	r2, [r3, #56]	@ 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 8018dd0:	68fb      	ldr	r3, [r7, #12]
 8018dd2:	2200      	movs	r2, #0
 8018dd4:	631a      	str	r2, [r3, #48]	@ 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8018dd6:	68fb      	ldr	r3, [r7, #12]
 8018dd8:	2280      	movs	r2, #128	@ 0x80
 8018dda:	0112      	lsls	r2, r2, #4
 8018ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (requested_length == 0)
 8018dde:	687b      	ldr	r3, [r7, #4]
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d101      	bne.n	8018de8 <_ux_device_class_cdc_acm_write_run+0xa8>
            zlp = UX_TRUE;
 8018de4:	2301      	movs	r3, #1
 8018de6:	623b      	str	r3, [r7, #32]

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_START:

        /* Get remaining requested length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 8018de8:	68fb      	ldr	r3, [r7, #12]
 8018dea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                        cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8018dec:	68fb      	ldr	r3, [r7, #12]
 8018dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 8018df0:	1ad3      	subs	r3, r2, r3
 8018df2:	607b      	str	r3, [r7, #4]

        /* There is no remaining, we are done.  */
        if (requested_length == 0 && !zlp)
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d10e      	bne.n	8018e18 <_ux_device_class_cdc_acm_write_run+0xd8>
 8018dfa:	6a3b      	ldr	r3, [r7, #32]
 8018dfc:	2b00      	cmp	r3, #0
 8018dfe:	d10b      	bne.n	8018e18 <_ux_device_class_cdc_acm_write_run+0xd8>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8018e00:	68fb      	ldr	r3, [r7, #12]
 8018e02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8018e04:	683b      	ldr	r3, [r7, #0]
 8018e06:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018e08:	68fb      	ldr	r3, [r7, #12]
 8018e0a:	2200      	movs	r2, #0
 8018e0c:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 8018e0e:	68fb      	ldr	r3, [r7, #12]
 8018e10:	2200      	movs	r2, #0
 8018e12:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_NEXT);
 8018e14:	2304      	movs	r3, #4
 8018e16:	e060      	b.n	8018eda <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Check if we have enough in the local buffer.  */
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 8018e18:	687a      	ldr	r2, [r7, #4]
 8018e1a:	2380      	movs	r3, #128	@ 0x80
 8018e1c:	011b      	lsls	r3, r3, #4
 8018e1e:	429a      	cmp	r2, r3
 8018e20:	d904      	bls.n	8018e2c <_ux_device_class_cdc_acm_write_run+0xec>

            /* We have too much to transfer.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 8018e22:	68fb      	ldr	r3, [r7, #12]
 8018e24:	2280      	movs	r2, #128	@ 0x80
 8018e26:	0112      	lsls	r2, r2, #4
 8018e28:	629a      	str	r2, [r3, #40]	@ 0x28
 8018e2a:	e005      	b.n	8018e38 <_ux_device_class_cdc_acm_write_run+0xf8>

        else
        {

            /* We can proceed with the demanded length.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length = requested_length;
 8018e2c:	68fb      	ldr	r3, [r7, #12]
 8018e2e:	687a      	ldr	r2, [r7, #4]
 8018e30:	629a      	str	r2, [r3, #40]	@ 0x28

#if !defined(UX_DEVICE_CLASS_CDC_ACM_WRITE_AUTO_ZLP)

            /* Assume expected length and transfer length match.  */
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = requested_length;
 8018e32:	68fb      	ldr	r3, [r7, #12]
 8018e34:	687a      	ldr	r2, [r7, #4]
 8018e36:	62da      	str	r2, [r3, #44]	@ 0x2c
        }


        /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
           easier.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018e38:	693b      	ldr	r3, [r7, #16]
 8018e3a:	68d8      	ldr	r0, [r3, #12]
                            cdc_acm -> ux_device_class_cdc_acm_write_buffer,
 8018e3c:	68fb      	ldr	r3, [r7, #12]
 8018e3e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018e40:	68fb      	ldr	r3, [r7, #12]
 8018e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018e44:	001a      	movs	r2, r3
 8018e46:	f7ff fb5f 	bl	8018508 <_ux_utility_memory_copy>
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length); /* Use case of memcpy is verified. */

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 8018e4a:	68fb      	ldr	r3, [r7, #12]
 8018e4c:	2222      	movs	r2, #34	@ 0x22
 8018e4e:	641a      	str	r2, [r3, #64]	@ 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 8018e50:	693b      	ldr	r3, [r7, #16]
 8018e52:	2200      	movs	r2, #0
 8018e54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT:

        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_run(transfer_request,
 8018e56:	68fb      	ldr	r3, [r7, #12]
 8018e58:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8018e5a:	68fb      	ldr	r3, [r7, #12]
 8018e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018e5e:	693b      	ldr	r3, [r7, #16]
 8018e60:	0018      	movs	r0, r3
 8018e62:	f7fe ff29 	bl	8017cb8 <_ux_device_stack_transfer_run>
 8018e66:	0003      	movs	r3, r0
 8018e68:	61fb      	str	r3, [r7, #28]
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length,
                            cdc_acm -> ux_device_class_cdc_acm_write_host_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 8018e6a:	69fb      	ldr	r3, [r7, #28]
 8018e6c:	2b03      	cmp	r3, #3
 8018e6e:	d808      	bhi.n	8018e82 <_ux_device_class_cdc_acm_write_run+0x142>
        {

            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018e70:	68fb      	ldr	r3, [r7, #12]
 8018e72:	2200      	movs	r2, #0
 8018e74:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8018e76:	693b      	ldr	r3, [r7, #16]
 8018e78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 8018e7a:	68fb      	ldr	r3, [r7, #12]
 8018e7c:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_ERROR);
 8018e7e:	2303      	movs	r3, #3
 8018e80:	e02b      	b.n	8018eda <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 8018e82:	69fb      	ldr	r3, [r7, #28]
 8018e84:	2b04      	cmp	r3, #4
 8018e86:	d121      	bne.n	8018ecc <_ux_device_class_cdc_acm_write_run+0x18c>
        {

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 8018e88:	68fb      	ldr	r3, [r7, #12]
 8018e8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8018e8c:	693b      	ldr	r3, [r7, #16]
 8018e8e:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 8018e90:	18d2      	adds	r2, r2, r3
 8018e92:	68fb      	ldr	r3, [r7, #12]
 8018e94:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 8018e96:	68fb      	ldr	r3, [r7, #12]
 8018e98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                    transfer_request -> ux_slave_transfer_request_actual_length;
 8018e9a:	693b      	ldr	r3, [r7, #16]
 8018e9c:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 8018e9e:	18d2      	adds	r2, r2, r3
 8018ea0:	68fb      	ldr	r3, [r7, #12]
 8018ea2:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 8018ea4:	693b      	ldr	r3, [r7, #16]
 8018ea6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 8018ea8:	68fb      	ldr	r3, [r7, #12]
 8018eaa:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Update actual done length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 8018eac:	68fb      	ldr	r3, [r7, #12]
 8018eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8018eb0:	683b      	ldr	r3, [r7, #0]
 8018eb2:	601a      	str	r2, [r3, #0]

            /* Check ZLP case.  */
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 8018eb4:	68fb      	ldr	r3, [r7, #12]
 8018eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018eb8:	2b00      	cmp	r3, #0
 8018eba:	d104      	bne.n	8018ec6 <_ux_device_class_cdc_acm_write_run+0x186>
            {
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018ebc:	68fb      	ldr	r3, [r7, #12]
 8018ebe:	2200      	movs	r2, #0
 8018ec0:	641a      	str	r2, [r3, #64]	@ 0x40
                return(UX_STATE_NEXT);
 8018ec2:	2304      	movs	r3, #4
 8018ec4:	e009      	b.n	8018eda <_ux_device_class_cdc_acm_write_run+0x19a>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 8018ec6:	68fb      	ldr	r3, [r7, #12]
 8018ec8:	2221      	movs	r2, #33	@ 0x21
 8018eca:	641a      	str	r2, [r3, #64]	@ 0x40
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 8018ecc:	2305      	movs	r3, #5
 8018ece:	e004      	b.n	8018eda <_ux_device_class_cdc_acm_write_run+0x19a>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 8018ed0:	68fb      	ldr	r3, [r7, #12]
 8018ed2:	2200      	movs	r2, #0
 8018ed4:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 8018ed6:	46c0      	nop			@ (mov r8, r8)
    }

    /* Error case.  */
    return(UX_STATE_EXIT);
 8018ed8:	2301      	movs	r3, #1
#endif
}
 8018eda:	0018      	movs	r0, r3
 8018edc:	46bd      	mov	sp, r7
 8018ede:	b00a      	add	sp, #40	@ 0x28
 8018ee0:	bd80      	pop	{r7, pc}
 8018ee2:	46c0      	nop			@ (mov r8, r8)
 8018ee4:	200020ac 	.word	0x200020ac

08018ee8 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 8018ee8:	b580      	push	{r7, lr}
 8018eea:	b082      	sub	sp, #8
 8018eec:	af00      	add	r7, sp, #0
 8018eee:	6078      	str	r0, [r7, #4]
 8018ef0:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	2280      	movs	r2, #128	@ 0x80
 8018ef6:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	2201      	movs	r2, #1
 8018efc:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 8018efe:	683b      	ldr	r3, [r7, #0]
 8018f00:	0018      	movs	r0, r3
 8018f02:	f7fd fdfb 	bl	8016afc <_ux_device_stack_control_request_process>
}
 8018f06:	46c0      	nop			@ (mov r8, r8)
 8018f08:	46bd      	mov	sp, r7
 8018f0a:	b002      	add	sp, #8
 8018f0c:	bd80      	pop	{r7, pc}

08018f0e <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 8018f0e:	b580      	push	{r7, lr}
 8018f10:	b084      	sub	sp, #16
 8018f12:	af00      	add	r7, sp, #0
 8018f14:	60f8      	str	r0, [r7, #12]
 8018f16:	60b9      	str	r1, [r7, #8]
 8018f18:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8018f1a:	68bb      	ldr	r3, [r7, #8]
 8018f1c:	2200      	movs	r2, #0
 8018f1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8018f20:	68fb      	ldr	r3, [r7, #12]
 8018f22:	2280      	movs	r2, #128	@ 0x80
 8018f24:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8018f26:	68bb      	ldr	r3, [r7, #8]
 8018f28:	0018      	movs	r0, r3
 8018f2a:	f7fd fde7 	bl	8016afc <_ux_device_stack_control_request_process>
 8018f2e:	1e03      	subs	r3, r0, #0
 8018f30:	d108      	bne.n	8018f44 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 8018f32:	68fb      	ldr	r3, [r7, #12]
 8018f34:	2203      	movs	r2, #3
 8018f36:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8018f38:	6878      	ldr	r0, [r7, #4]
 8018f3a:	2300      	movs	r3, #0
 8018f3c:	2200      	movs	r2, #0
 8018f3e:	2100      	movs	r1, #0
 8018f40:	f7f5 fb0c 	bl	800e55c <HAL_PCD_EP_Transmit>
    }
}
 8018f44:	46c0      	nop			@ (mov r8, r8)
 8018f46:	46bd      	mov	sp, r7
 8018f48:	b004      	add	sp, #16
 8018f4a:	bd80      	pop	{r7, pc}

08018f4c <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 8018f4c:	b580      	push	{r7, lr}
 8018f4e:	b084      	sub	sp, #16
 8018f50:	af00      	add	r7, sp, #0
 8018f52:	60f8      	str	r0, [r7, #12]
 8018f54:	60b9      	str	r1, [r7, #8]
 8018f56:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8018f58:	68fb      	ldr	r3, [r7, #12]
 8018f5a:	2280      	movs	r2, #128	@ 0x80
 8018f5c:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8018f5e:	68bb      	ldr	r3, [r7, #8]
 8018f60:	0018      	movs	r0, r3
 8018f62:	f7fd fdcb 	bl	8016afc <_ux_device_stack_control_request_process>
 8018f66:	1e03      	subs	r3, r0, #0
 8018f68:	d108      	bne.n	8018f7c <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8018f6a:	68fb      	ldr	r3, [r7, #12]
 8018f6c:	2204      	movs	r2, #4
 8018f6e:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8018f70:	6878      	ldr	r0, [r7, #4]
 8018f72:	2300      	movs	r3, #0
 8018f74:	2200      	movs	r2, #0
 8018f76:	2100      	movs	r1, #0
 8018f78:	f7f5 faf0 	bl	800e55c <HAL_PCD_EP_Transmit>
    }
}
 8018f7c:	46c0      	nop			@ (mov r8, r8)
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	b004      	add	sp, #16
 8018f82:	bd80      	pop	{r7, pc}

08018f84 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 8018f84:	b580      	push	{r7, lr}
 8018f86:	b086      	sub	sp, #24
 8018f88:	af00      	add	r7, sp, #0
 8018f8a:	6078      	str	r0, [r7, #4]
UX_DCD_STM32_ED         *ed;
UX_SLAVE_TRANSFER       *transfer_request;
ULONG                   ed_status;

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8018f8c:	687b      	ldr	r3, [r7, #4]
 8018f8e:	3304      	adds	r3, #4
 8018f90:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 8018f92:	697b      	ldr	r3, [r7, #20]
 8018f94:	681b      	ldr	r3, [r3, #0]
 8018f96:	3320      	adds	r3, #32
 8018f98:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 8018f9a:	f000 fec9 	bl	8019d30 <_ux_utility_interrupt_disable>
 8018f9e:	0003      	movs	r3, r0
 8018fa0:	60fb      	str	r3, [r7, #12]

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 8018fa2:	697b      	ldr	r3, [r7, #20]
 8018fa4:	685b      	ldr	r3, [r3, #4]
 8018fa6:	60bb      	str	r3, [r7, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 8018fa8:	68ba      	ldr	r2, [r7, #8]
 8018faa:	2380      	movs	r3, #128	@ 0x80
 8018fac:	00db      	lsls	r3, r3, #3
 8018fae:	4013      	ands	r3, r2
 8018fb0:	d004      	beq.n	8018fbc <_ux_dcd_stm32_setup_isr_pending+0x38>
    {
        UX_RESTORE
 8018fb2:	68fb      	ldr	r3, [r7, #12]
 8018fb4:	0018      	movs	r0, r3
 8018fb6:	f000 feca 	bl	8019d4e <_ux_utility_interrupt_restore>
        return;
 8018fba:	e047      	b.n	801904c <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
 8018fbc:	68ba      	ldr	r2, [r7, #8]
 8018fbe:	23c0      	movs	r3, #192	@ 0xc0
 8018fc0:	009b      	lsls	r3, r3, #2
 8018fc2:	4013      	ands	r3, r2
 8018fc4:	60bb      	str	r3, [r7, #8]
    if (ed_status == 0)
 8018fc6:	68bb      	ldr	r3, [r7, #8]
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d104      	bne.n	8018fd6 <_ux_dcd_stm32_setup_isr_pending+0x52>
    {
        UX_RESTORE
 8018fcc:	68fb      	ldr	r3, [r7, #12]
 8018fce:	0018      	movs	r0, r3
 8018fd0:	f000 febd 	bl	8019d4e <_ux_utility_interrupt_restore>
        return;
 8018fd4:	e03a      	b.n	801904c <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 8018fd6:	697b      	ldr	r3, [r7, #20]
 8018fd8:	685b      	ldr	r3, [r3, #4]
 8018fda:	4a1e      	ldr	r2, [pc, #120]	@ (8019054 <_ux_dcd_stm32_setup_isr_pending+0xd0>)
 8018fdc:	401a      	ands	r2, r3
 8018fde:	697b      	ldr	r3, [r7, #20]
 8018fe0:	605a      	str	r2, [r3, #4]
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 8018fe2:	697b      	ldr	r3, [r7, #20]
 8018fe4:	685b      	ldr	r3, [r3, #4]
 8018fe6:	2280      	movs	r2, #128	@ 0x80
 8018fe8:	00d2      	lsls	r2, r2, #3
 8018fea:	431a      	orrs	r2, r3
 8018fec:	697b      	ldr	r3, [r7, #20]
 8018fee:	605a      	str	r2, [r3, #4]
    UX_RESTORE
 8018ff0:	68fb      	ldr	r3, [r7, #12]
 8018ff2:	0018      	movs	r0, r3
 8018ff4:	f000 feab 	bl	8019d4e <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 8018ff8:	68ba      	ldr	r2, [r7, #8]
 8018ffa:	2380      	movs	r3, #128	@ 0x80
 8018ffc:	005b      	lsls	r3, r3, #1
 8018ffe:	429a      	cmp	r2, r3
 8019000:	d005      	beq.n	801900e <_ux_dcd_stm32_setup_isr_pending+0x8a>
 8019002:	68ba      	ldr	r2, [r7, #8]
 8019004:	23c0      	movs	r3, #192	@ 0xc0
 8019006:	009b      	lsls	r3, r3, #2
 8019008:	429a      	cmp	r2, r3
 801900a:	d007      	beq.n	801901c <_ux_dcd_stm32_setup_isr_pending+0x98>
 801900c:	e00f      	b.n	801902e <_ux_dcd_stm32_setup_isr_pending+0xaa>
    {
    case UX_DCD_STM32_ED_STATUS_SETUP_IN:
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801900e:	693a      	ldr	r2, [r7, #16]
 8019010:	697b      	ldr	r3, [r7, #20]
 8019012:	0011      	movs	r1, r2
 8019014:	0018      	movs	r0, r3
 8019016:	f7ff ff67 	bl	8018ee8 <_ux_dcd_stm32_setup_in>
        break;
 801901a:	e011      	b.n	8019040 <_ux_dcd_stm32_setup_isr_pending+0xbc>

    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	2294      	movs	r2, #148	@ 0x94
 8019020:	589a      	ldr	r2, [r3, r2]
 8019022:	6939      	ldr	r1, [r7, #16]
 8019024:	697b      	ldr	r3, [r7, #20]
 8019026:	0018      	movs	r0, r3
 8019028:	f7ff ff71 	bl	8018f0e <_ux_dcd_stm32_setup_out>
        break;
 801902c:	e008      	b.n	8019040 <_ux_dcd_stm32_setup_isr_pending+0xbc>

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	2294      	movs	r2, #148	@ 0x94
 8019032:	589a      	ldr	r2, [r3, r2]
 8019034:	6939      	ldr	r1, [r7, #16]
 8019036:	697b      	ldr	r3, [r7, #20]
 8019038:	0018      	movs	r0, r3
 801903a:	f7ff ff87 	bl	8018f4c <_ux_dcd_stm32_setup_status>
        break;
 801903e:	46c0      	nop			@ (mov r8, r8)
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 8019040:	697b      	ldr	r3, [r7, #20]
 8019042:	685b      	ldr	r3, [r3, #4]
 8019044:	4a04      	ldr	r2, [pc, #16]	@ (8019058 <_ux_dcd_stm32_setup_isr_pending+0xd4>)
 8019046:	401a      	ands	r2, r3
 8019048:	697b      	ldr	r3, [r7, #20]
 801904a:	605a      	str	r2, [r3, #4]
}
 801904c:	46bd      	mov	sp, r7
 801904e:	b006      	add	sp, #24
 8019050:	bd80      	pop	{r7, pc}
 8019052:	46c0      	nop			@ (mov r8, r8)
 8019054:	fffffcff 	.word	0xfffffcff
 8019058:	fffffbff 	.word	0xfffffbff

0801905c <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801905c:	b580      	push	{r7, lr}
 801905e:	b088      	sub	sp, #32
 8019060:	af00      	add	r7, sp, #0
 8019062:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8019064:	4b42      	ldr	r3, [pc, #264]	@ (8019170 <HAL_PCD_SetupStageCallback+0x114>)
 8019066:	681b      	ldr	r3, [r3, #0]
 8019068:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801906a:	69fb      	ldr	r3, [r7, #28]
 801906c:	69db      	ldr	r3, [r3, #28]
 801906e:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8019070:	69bb      	ldr	r3, [r7, #24]
 8019072:	3304      	adds	r3, #4
 8019074:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 8019076:	697b      	ldr	r3, [r7, #20]
 8019078:	681b      	ldr	r3, [r3, #0]
 801907a:	3320      	adds	r3, #32
 801907c:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801907e:	693b      	ldr	r3, [r7, #16]
 8019080:	333c      	adds	r3, #60	@ 0x3c
 8019082:	0018      	movs	r0, r3
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	22a6      	movs	r2, #166	@ 0xa6
 8019088:	0092      	lsls	r2, r2, #2
 801908a:	4694      	mov	ip, r2
 801908c:	4463      	add	r3, ip
 801908e:	2208      	movs	r2, #8
 8019090:	0019      	movs	r1, r3
 8019092:	f7ff fa39 	bl	8018508 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8019096:	693b      	ldr	r3, [r7, #16]
 8019098:	2200      	movs	r2, #0
 801909a:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801909c:	693b      	ldr	r3, [r7, #16]
 801909e:	2201      	movs	r2, #1
 80190a0:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80190a2:	693b      	ldr	r3, [r7, #16]
 80190a4:	2200      	movs	r2, #0
 80190a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 80190a8:	697b      	ldr	r3, [r7, #20]
 80190aa:	685b      	ldr	r3, [r3, #4]
 80190ac:	220e      	movs	r2, #14
 80190ae:	4393      	bics	r3, r2
 80190b0:	001a      	movs	r2, r3
 80190b2:	697b      	ldr	r3, [r7, #20]
 80190b4:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 80190b6:	693b      	ldr	r3, [r7, #16]
 80190b8:	223c      	movs	r2, #60	@ 0x3c
 80190ba:	5c9b      	ldrb	r3, [r3, r2]
 80190bc:	b25b      	sxtb	r3, r3
 80190be:	2b00      	cmp	r3, #0
 80190c0:	da07      	bge.n	80190d2 <HAL_PCD_SetupStageCallback+0x76>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 80190c2:	697b      	ldr	r3, [r7, #20]
 80190c4:	685b      	ldr	r3, [r3, #4]
 80190c6:	2280      	movs	r2, #128	@ 0x80
 80190c8:	0052      	lsls	r2, r2, #1
 80190ca:	431a      	orrs	r2, r3
 80190cc:	697b      	ldr	r3, [r7, #20]
 80190ce:	605a      	str	r2, [r3, #4]
 80190d0:	e04a      	b.n	8019168 <HAL_PCD_SetupStageCallback+0x10c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 80190d2:	697b      	ldr	r3, [r7, #20]
 80190d4:	2200      	movs	r2, #0
 80190d6:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80190d8:	693b      	ldr	r3, [r7, #16]
 80190da:	2242      	movs	r2, #66	@ 0x42
 80190dc:	5c9b      	ldrb	r3, [r3, r2]
 80190de:	2b00      	cmp	r3, #0
 80190e0:	d10c      	bne.n	80190fc <HAL_PCD_SetupStageCallback+0xa0>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 80190e2:	693b      	ldr	r3, [r7, #16]
 80190e4:	2243      	movs	r2, #67	@ 0x43
 80190e6:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d107      	bne.n	80190fc <HAL_PCD_SetupStageCallback+0xa0>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 80190ec:	697b      	ldr	r3, [r7, #20]
 80190ee:	685b      	ldr	r3, [r3, #4]
 80190f0:	2280      	movs	r2, #128	@ 0x80
 80190f2:	0092      	lsls	r2, r2, #2
 80190f4:	431a      	orrs	r2, r3
 80190f6:	697b      	ldr	r3, [r7, #20]
 80190f8:	605a      	str	r2, [r3, #4]
 80190fa:	e035      	b.n	8019168 <HAL_PCD_SetupStageCallback+0x10c>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 80190fc:	693b      	ldr	r3, [r7, #16]
 80190fe:	689b      	ldr	r3, [r3, #8]
 8019100:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 8019102:	693b      	ldr	r3, [r7, #16]
 8019104:	333c      	adds	r3, #60	@ 0x3c
 8019106:	3306      	adds	r3, #6
 8019108:	0018      	movs	r0, r3
 801910a:	f7ff fa9b 	bl	8018644 <_ux_utility_short_get>
 801910e:	0002      	movs	r2, r0
 8019110:	693b      	ldr	r3, [r7, #16]
 8019112:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8019114:	693b      	ldr	r3, [r7, #16]
 8019116:	695a      	ldr	r2, [r3, #20]
 8019118:	2380      	movs	r3, #128	@ 0x80
 801911a:	005b      	lsls	r3, r3, #1
 801911c:	429a      	cmp	r2, r3
 801911e:	d910      	bls.n	8019142 <HAL_PCD_SetupStageCallback+0xe6>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 8019120:	68fa      	ldr	r2, [r7, #12]
 8019122:	69bb      	ldr	r3, [r7, #24]
 8019124:	0011      	movs	r1, r2
 8019126:	0018      	movs	r0, r3
 8019128:	f000 fabc 	bl	80196a4 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801912c:	697b      	ldr	r3, [r7, #20]
 801912e:	2200      	movs	r2, #0
 8019130:	721a      	strb	r2, [r3, #8]

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 8019132:	697b      	ldr	r3, [r7, #20]
 8019134:	685b      	ldr	r3, [r3, #4]
 8019136:	2280      	movs	r2, #128	@ 0x80
 8019138:	0092      	lsls	r2, r2, #2
 801913a:	431a      	orrs	r2, r3
 801913c:	697b      	ldr	r3, [r7, #20]
 801913e:	605a      	str	r2, [r3, #4]
#endif

                /* We are done.  */
                return;
 8019140:	e012      	b.n	8019168 <HAL_PCD_SetupStageCallback+0x10c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8019142:	693b      	ldr	r3, [r7, #16]
 8019144:	2200      	movs	r2, #0
 8019146:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8019148:	693b      	ldr	r3, [r7, #16]
 801914a:	68da      	ldr	r2, [r3, #12]
 801914c:	693b      	ldr	r3, [r7, #16]
 801914e:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 8019150:	68fb      	ldr	r3, [r7, #12]
 8019152:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8019154:	693b      	ldr	r3, [r7, #16]
 8019156:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 8019158:	693b      	ldr	r3, [r7, #16]
 801915a:	695b      	ldr	r3, [r3, #20]
 801915c:	6878      	ldr	r0, [r7, #4]
 801915e:	f7f5 f9ad 	bl	800e4bc <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 8019162:	697b      	ldr	r3, [r7, #20]
 8019164:	2202      	movs	r2, #2
 8019166:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 8019168:	46bd      	mov	sp, r7
 801916a:	b008      	add	sp, #32
 801916c:	bd80      	pop	{r7, pc}
 801916e:	46c0      	nop			@ (mov r8, r8)
 8019170:	200020ac 	.word	0x200020ac

08019174 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b088      	sub	sp, #32
 8019178:	af00      	add	r7, sp, #0
 801917a:	6078      	str	r0, [r7, #4]
 801917c:	000a      	movs	r2, r1
 801917e:	1cfb      	adds	r3, r7, #3
 8019180:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8019182:	4b5e      	ldr	r3, [pc, #376]	@ (80192fc <HAL_PCD_DataInStageCallback+0x188>)
 8019184:	681b      	ldr	r3, [r3, #0]
 8019186:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8019188:	697b      	ldr	r3, [r7, #20]
 801918a:	69db      	ldr	r3, [r3, #28]
 801918c:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801918e:	1cfb      	adds	r3, r7, #3
 8019190:	781b      	ldrb	r3, [r3, #0]
 8019192:	220f      	movs	r2, #15
 8019194:	4013      	ands	r3, r2
 8019196:	d00d      	beq.n	80191b4 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 8019198:	1cfb      	adds	r3, r7, #3
 801919a:	781b      	ldrb	r3, [r3, #0]
 801919c:	220f      	movs	r2, #15
 801919e:	401a      	ands	r2, r3
 80191a0:	0013      	movs	r3, r2
 80191a2:	005b      	lsls	r3, r3, #1
 80191a4:	189b      	adds	r3, r3, r2
 80191a6:	009b      	lsls	r3, r3, #2
 80191a8:	3348      	adds	r3, #72	@ 0x48
 80191aa:	693a      	ldr	r2, [r7, #16]
 80191ac:	18d3      	adds	r3, r2, r3
 80191ae:	3304      	adds	r3, #4
 80191b0:	61fb      	str	r3, [r7, #28]
 80191b2:	e00b      	b.n	80191cc <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 80191b4:	1cfb      	adds	r3, r7, #3
 80191b6:	781b      	ldrb	r3, [r3, #0]
 80191b8:	220f      	movs	r2, #15
 80191ba:	401a      	ands	r2, r3
 80191bc:	0013      	movs	r3, r2
 80191be:	005b      	lsls	r3, r3, #1
 80191c0:	189b      	adds	r3, r3, r2
 80191c2:	009b      	lsls	r3, r3, #2
 80191c4:	693a      	ldr	r2, [r7, #16]
 80191c6:	18d3      	adds	r3, r2, r3
 80191c8:	3304      	adds	r3, #4
 80191ca:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 80191cc:	69fb      	ldr	r3, [r7, #28]
 80191ce:	681b      	ldr	r3, [r3, #0]
 80191d0:	3320      	adds	r3, #32
 80191d2:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 80191d4:	1cfb      	adds	r3, r7, #3
 80191d6:	781b      	ldrb	r3, [r3, #0]
 80191d8:	2b00      	cmp	r3, #0
 80191da:	d164      	bne.n	80192a6 <HAL_PCD_DataInStageCallback+0x132>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 80191dc:	68fb      	ldr	r3, [r7, #12]
 80191de:	689b      	ldr	r3, [r3, #8]
 80191e0:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 80191e2:	69fb      	ldr	r3, [r7, #28]
 80191e4:	7a1b      	ldrb	r3, [r3, #8]
 80191e6:	2b01      	cmp	r3, #1
 80191e8:	d000      	beq.n	80191ec <HAL_PCD_DataInStageCallback+0x78>
 80191ea:	e082      	b.n	80192f2 <HAL_PCD_DataInStageCallback+0x17e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 80191ec:	6878      	ldr	r0, [r7, #4]
 80191ee:	2300      	movs	r3, #0
 80191f0:	2200      	movs	r2, #0
 80191f2:	2100      	movs	r1, #0
 80191f4:	f7f5 f962 	bl	800e4bc <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 80191f8:	68fb      	ldr	r3, [r7, #12]
 80191fa:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 80191fc:	68ba      	ldr	r2, [r7, #8]
 80191fe:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 8019200:	4293      	cmp	r3, r2
 8019202:	d82b      	bhi.n	801925c <HAL_PCD_DataInStageCallback+0xe8>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 8019204:	68fb      	ldr	r3, [r7, #12]
 8019206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019208:	2b01      	cmp	r3, #1
 801920a:	d10a      	bne.n	8019222 <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 801920c:	68bb      	ldr	r3, [r7, #8]
 801920e:	7b99      	ldrb	r1, [r3, #14]
 8019210:	6878      	ldr	r0, [r7, #4]
 8019212:	2300      	movs	r3, #0
 8019214:	2200      	movs	r2, #0
 8019216:	f7f5 f9a1 	bl	800e55c <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801921a:	68fb      	ldr	r3, [r7, #12]
 801921c:	2200      	movs	r2, #0
 801921e:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 8019220:	e067      	b.n	80192f2 <HAL_PCD_DataInStageCallback+0x17e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8019222:	68fb      	ldr	r3, [r7, #12]
 8019224:	2200      	movs	r2, #0
 8019226:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	2202      	movs	r2, #2
 801922c:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801922e:	68fb      	ldr	r3, [r7, #12]
 8019230:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	619a      	str	r2, [r3, #24]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 8019236:	69fb      	ldr	r3, [r7, #28]
 8019238:	685b      	ldr	r3, [r3, #4]
 801923a:	2208      	movs	r2, #8
 801923c:	431a      	orrs	r2, r3
 801923e:	69fb      	ldr	r3, [r7, #28]
 8019240:	605a      	str	r2, [r3, #4]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 8019242:	68fb      	ldr	r3, [r7, #12]
 8019244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019246:	2b00      	cmp	r3, #0
 8019248:	d004      	beq.n	8019254 <HAL_PCD_DataInStageCallback+0xe0>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801924a:	68fb      	ldr	r3, [r7, #12]
 801924c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801924e:	68fa      	ldr	r2, [r7, #12]
 8019250:	0010      	movs	r0, r2
 8019252:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8019254:	69fb      	ldr	r3, [r7, #28]
 8019256:	2204      	movs	r2, #4
 8019258:	721a      	strb	r2, [r3, #8]
}
 801925a:	e04a      	b.n	80192f2 <HAL_PCD_DataInStageCallback+0x17e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801925c:	68fb      	ldr	r3, [r7, #12]
 801925e:	69db      	ldr	r3, [r3, #28]
 8019260:	68ba      	ldr	r2, [r7, #8]
 8019262:	8a12      	ldrh	r2, [r2, #16]
 8019264:	1a9b      	subs	r3, r3, r2
 8019266:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8019268:	68bb      	ldr	r3, [r7, #8]
 801926a:	8a1b      	ldrh	r3, [r3, #16]
 801926c:	001a      	movs	r2, r3
 801926e:	69bb      	ldr	r3, [r7, #24]
 8019270:	4293      	cmp	r3, r2
 8019272:	d902      	bls.n	801927a <HAL_PCD_DataInStageCallback+0x106>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8019274:	68bb      	ldr	r3, [r7, #8]
 8019276:	8a1b      	ldrh	r3, [r3, #16]
 8019278:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801927a:	68fb      	ldr	r3, [r7, #12]
 801927c:	691b      	ldr	r3, [r3, #16]
 801927e:	68ba      	ldr	r2, [r7, #8]
 8019280:	8a12      	ldrh	r2, [r2, #16]
 8019282:	189a      	adds	r2, r3, r2
 8019284:	68fb      	ldr	r3, [r7, #12]
 8019286:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 8019288:	68fb      	ldr	r3, [r7, #12]
 801928a:	69da      	ldr	r2, [r3, #28]
 801928c:	69bb      	ldr	r3, [r7, #24]
 801928e:	1ad2      	subs	r2, r2, r3
 8019290:	68fb      	ldr	r3, [r7, #12]
 8019292:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 8019294:	68bb      	ldr	r3, [r7, #8]
 8019296:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 8019298:	68fb      	ldr	r3, [r7, #12]
 801929a:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801929c:	69bb      	ldr	r3, [r7, #24]
 801929e:	6878      	ldr	r0, [r7, #4]
 80192a0:	f7f5 f95c 	bl	800e55c <HAL_PCD_EP_Transmit>
}
 80192a4:	e025      	b.n	80192f2 <HAL_PCD_DataInStageCallback+0x17e>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 80192a6:	68fb      	ldr	r3, [r7, #12]
 80192a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d011      	beq.n	80192d2 <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_requested_length)
 80192ae:	68fb      	ldr	r3, [r7, #12]
 80192b0:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d00d      	beq.n	80192d2 <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 80192b6:	68fb      	ldr	r3, [r7, #12]
 80192b8:	2200      	movs	r2, #0
 80192ba:	639a      	str	r2, [r3, #56]	@ 0x38
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 80192bc:	68fb      	ldr	r3, [r7, #12]
 80192be:	2200      	movs	r2, #0
 80192c0:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 80192c2:	1cfb      	adds	r3, r7, #3
 80192c4:	7819      	ldrb	r1, [r3, #0]
 80192c6:	6878      	ldr	r0, [r7, #4]
 80192c8:	2300      	movs	r3, #0
 80192ca:	2200      	movs	r2, #0
 80192cc:	f7f5 f946 	bl	800e55c <HAL_PCD_EP_Transmit>
}
 80192d0:	e00f      	b.n	80192f2 <HAL_PCD_DataInStageCallback+0x17e>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80192d2:	68fb      	ldr	r3, [r7, #12]
 80192d4:	2200      	movs	r2, #0
 80192d6:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 80192d8:	68fb      	ldr	r3, [r7, #12]
 80192da:	2202      	movs	r2, #2
 80192dc:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 80192de:	68fb      	ldr	r3, [r7, #12]
 80192e0:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 80192e2:	68fb      	ldr	r3, [r7, #12]
 80192e4:	619a      	str	r2, [r3, #24]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 80192e6:	69fb      	ldr	r3, [r7, #28]
 80192e8:	685b      	ldr	r3, [r3, #4]
 80192ea:	2208      	movs	r2, #8
 80192ec:	431a      	orrs	r2, r3
 80192ee:	69fb      	ldr	r3, [r7, #28]
 80192f0:	605a      	str	r2, [r3, #4]
}
 80192f2:	46c0      	nop			@ (mov r8, r8)
 80192f4:	46bd      	mov	sp, r7
 80192f6:	b008      	add	sp, #32
 80192f8:	bd80      	pop	{r7, pc}
 80192fa:	46c0      	nop			@ (mov r8, r8)
 80192fc:	200020ac 	.word	0x200020ac

08019300 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8019300:	b580      	push	{r7, lr}
 8019302:	b088      	sub	sp, #32
 8019304:	af00      	add	r7, sp, #0
 8019306:	6078      	str	r0, [r7, #4]
 8019308:	000a      	movs	r2, r1
 801930a:	1cfb      	adds	r3, r7, #3
 801930c:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801930e:	4b44      	ldr	r3, [pc, #272]	@ (8019420 <HAL_PCD_DataOutStageCallback+0x120>)
 8019310:	681b      	ldr	r3, [r3, #0]
 8019312:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8019314:	69fb      	ldr	r3, [r7, #28]
 8019316:	69db      	ldr	r3, [r3, #28]
 8019318:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801931a:	1cfb      	adds	r3, r7, #3
 801931c:	781b      	ldrb	r3, [r3, #0]
 801931e:	220f      	movs	r2, #15
 8019320:	401a      	ands	r2, r3
 8019322:	0013      	movs	r3, r2
 8019324:	005b      	lsls	r3, r3, #1
 8019326:	189b      	adds	r3, r3, r2
 8019328:	009b      	lsls	r3, r3, #2
 801932a:	69ba      	ldr	r2, [r7, #24]
 801932c:	18d3      	adds	r3, r2, r3
 801932e:	3304      	adds	r3, #4
 8019330:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 8019332:	697b      	ldr	r3, [r7, #20]
 8019334:	681b      	ldr	r3, [r3, #0]
 8019336:	3320      	adds	r3, #32
 8019338:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801933a:	1cfb      	adds	r3, r7, #3
 801933c:	781b      	ldrb	r3, [r3, #0]
 801933e:	2b00      	cmp	r3, #0
 8019340:	d153      	bne.n	80193ea <HAL_PCD_DataOutStageCallback+0xea>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 8019342:	697b      	ldr	r3, [r7, #20]
 8019344:	7a1b      	ldrb	r3, [r3, #8]
 8019346:	2b02      	cmp	r3, #2
 8019348:	d165      	bne.n	8019416 <HAL_PCD_DataOutStageCallback+0x116>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801934a:	693b      	ldr	r3, [r7, #16]
 801934c:	689b      	ldr	r3, [r3, #8]
 801934e:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 8019350:	1cfb      	adds	r3, r7, #3
 8019352:	781a      	ldrb	r2, [r3, #0]
 8019354:	687b      	ldr	r3, [r7, #4]
 8019356:	0011      	movs	r1, r2
 8019358:	0018      	movs	r0, r3
 801935a:	f7f5 f8e6 	bl	800e52a <HAL_PCD_EP_GetRxCount>
 801935e:	0003      	movs	r3, r0
 8019360:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 8019362:	693b      	ldr	r3, [r7, #16]
 8019364:	699a      	ldr	r2, [r3, #24]
 8019366:	68bb      	ldr	r3, [r7, #8]
 8019368:	18d2      	adds	r2, r2, r3
 801936a:	693b      	ldr	r3, [r7, #16]
 801936c:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801936e:	693b      	ldr	r3, [r7, #16]
 8019370:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 8019372:	693b      	ldr	r3, [r7, #16]
 8019374:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 8019376:	429a      	cmp	r2, r3
 8019378:	d824      	bhi.n	80193c4 <HAL_PCD_DataOutStageCallback+0xc4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801937a:	693b      	ldr	r3, [r7, #16]
 801937c:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801937e:	693b      	ldr	r3, [r7, #16]
 8019380:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 8019382:	429a      	cmp	r2, r3
 8019384:	d005      	beq.n	8019392 <HAL_PCD_DataOutStageCallback+0x92>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 8019386:	68fb      	ldr	r3, [r7, #12]
 8019388:	8a1b      	ldrh	r3, [r3, #16]
 801938a:	001a      	movs	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801938c:	68bb      	ldr	r3, [r7, #8]
 801938e:	4293      	cmp	r3, r2
 8019390:	d007      	beq.n	80193a2 <HAL_PCD_DataOutStageCallback+0xa2>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 8019392:	697b      	ldr	r3, [r7, #20]
 8019394:	685b      	ldr	r3, [r3, #4]
 8019396:	22c0      	movs	r2, #192	@ 0xc0
 8019398:	0092      	lsls	r2, r2, #2
 801939a:	431a      	orrs	r2, r3
 801939c:	697b      	ldr	r3, [r7, #20]
 801939e:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 80193a0:	e039      	b.n	8019416 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 80193a2:	693b      	ldr	r3, [r7, #16]
 80193a4:	691b      	ldr	r3, [r3, #16]
 80193a6:	68fa      	ldr	r2, [r7, #12]
 80193a8:	8a12      	ldrh	r2, [r2, #16]
 80193aa:	189a      	adds	r2, r3, r2
 80193ac:	693b      	ldr	r3, [r7, #16]
 80193ae:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 80193b0:	68fb      	ldr	r3, [r7, #12]
 80193b2:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 80193b4:	693b      	ldr	r3, [r7, #16]
 80193b6:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 80193bc:	6878      	ldr	r0, [r7, #4]
 80193be:	f7f5 f87d 	bl	800e4bc <HAL_PCD_EP_Receive>
}
 80193c2:	e028      	b.n	8019416 <HAL_PCD_DataOutStageCallback+0x116>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 80193c4:	693b      	ldr	r3, [r7, #16]
 80193c6:	2227      	movs	r2, #39	@ 0x27
 80193c8:	625a      	str	r2, [r3, #36]	@ 0x24
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 80193ca:	697b      	ldr	r3, [r7, #20]
 80193cc:	685b      	ldr	r3, [r3, #4]
 80193ce:	2208      	movs	r2, #8
 80193d0:	431a      	orrs	r2, r3
 80193d2:	697b      	ldr	r3, [r7, #20]
 80193d4:	605a      	str	r2, [r3, #4]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 80193d6:	693b      	ldr	r3, [r7, #16]
 80193d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80193da:	2b00      	cmp	r3, #0
 80193dc:	d01b      	beq.n	8019416 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 80193de:	693b      	ldr	r3, [r7, #16]
 80193e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80193e2:	693a      	ldr	r2, [r7, #16]
 80193e4:	0010      	movs	r0, r2
 80193e6:	4798      	blx	r3
}
 80193e8:	e015      	b.n	8019416 <HAL_PCD_DataOutStageCallback+0x116>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 80193ea:	1cfb      	adds	r3, r7, #3
 80193ec:	781a      	ldrb	r2, [r3, #0]
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	0011      	movs	r1, r2
 80193f2:	0018      	movs	r0, r3
 80193f4:	f7f5 f899 	bl	800e52a <HAL_PCD_EP_GetRxCount>
 80193f8:	0002      	movs	r2, r0
 80193fa:	693b      	ldr	r3, [r7, #16]
 80193fc:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80193fe:	693b      	ldr	r3, [r7, #16]
 8019400:	2200      	movs	r2, #0
 8019402:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 8019404:	693b      	ldr	r3, [r7, #16]
 8019406:	2202      	movs	r2, #2
 8019408:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801940a:	697b      	ldr	r3, [r7, #20]
 801940c:	685b      	ldr	r3, [r3, #4]
 801940e:	2208      	movs	r2, #8
 8019410:	431a      	orrs	r2, r3
 8019412:	697b      	ldr	r3, [r7, #20]
 8019414:	605a      	str	r2, [r3, #4]
}
 8019416:	46c0      	nop			@ (mov r8, r8)
 8019418:	46bd      	mov	sp, r7
 801941a:	b008      	add	sp, #32
 801941c:	bd80      	pop	{r7, pc}
 801941e:	46c0      	nop			@ (mov r8, r8)
 8019420:	200020ac 	.word	0x200020ac

08019424 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b082      	sub	sp, #8
 8019428:	af00      	add	r7, sp, #0
 801942a:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801942c:	4b11      	ldr	r3, [pc, #68]	@ (8019474 <HAL_PCD_ResetCallback+0x50>)
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019432:	2b00      	cmp	r3, #0
 8019434:	d001      	beq.n	801943a <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 8019436:	f7fd fecd 	bl	80171d4 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	795b      	ldrb	r3, [r3, #5]
 801943e:	2b02      	cmp	r3, #2
 8019440:	d106      	bne.n	8019450 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 8019442:	4b0c      	ldr	r3, [pc, #48]	@ (8019474 <HAL_PCD_ResetCallback+0x50>)
 8019444:	681a      	ldr	r2, [r3, #0]
 8019446:	23a0      	movs	r3, #160	@ 0xa0
 8019448:	005b      	lsls	r3, r3, #1
 801944a:	2101      	movs	r1, #1
 801944c:	50d1      	str	r1, [r2, r3]
        break;
 801944e:	e006      	b.n	801945e <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 8019450:	4b08      	ldr	r3, [pc, #32]	@ (8019474 <HAL_PCD_ResetCallback+0x50>)
 8019452:	681a      	ldr	r2, [r3, #0]
 8019454:	23a0      	movs	r3, #160	@ 0xa0
 8019456:	005b      	lsls	r3, r3, #1
 8019458:	2101      	movs	r1, #1
 801945a:	50d1      	str	r1, [r2, r3]
        break;
 801945c:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801945e:	f000 fa63 	bl	8019928 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8019462:	4b04      	ldr	r3, [pc, #16]	@ (8019474 <HAL_PCD_ResetCallback+0x50>)
 8019464:	681b      	ldr	r3, [r3, #0]
 8019466:	2201      	movs	r2, #1
 8019468:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801946a:	46c0      	nop			@ (mov r8, r8)
 801946c:	46bd      	mov	sp, r7
 801946e:	b002      	add	sp, #8
 8019470:	bd80      	pop	{r7, pc}
 8019472:	46c0      	nop			@ (mov r8, r8)
 8019474:	200020ac 	.word	0x200020ac

08019478 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8019478:	b580      	push	{r7, lr}
 801947a:	b082      	sub	sp, #8
 801947c:	af00      	add	r7, sp, #0
 801947e:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8019480:	4b08      	ldr	r3, [pc, #32]	@ (80194a4 <HAL_PCD_SuspendCallback+0x2c>)
 8019482:	681a      	ldr	r2, [r3, #0]
 8019484:	23b2      	movs	r3, #178	@ 0xb2
 8019486:	005b      	lsls	r3, r3, #1
 8019488:	58d3      	ldr	r3, [r2, r3]
 801948a:	2b00      	cmp	r3, #0
 801948c:	d006      	beq.n	801949c <HAL_PCD_SuspendCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 801948e:	4b05      	ldr	r3, [pc, #20]	@ (80194a4 <HAL_PCD_SuspendCallback+0x2c>)
 8019490:	681a      	ldr	r2, [r3, #0]
 8019492:	23b2      	movs	r3, #178	@ 0xb2
 8019494:	005b      	lsls	r3, r3, #1
 8019496:	58d3      	ldr	r3, [r2, r3]
 8019498:	20f4      	movs	r0, #244	@ 0xf4
 801949a:	4798      	blx	r3
    }
}
 801949c:	46c0      	nop			@ (mov r8, r8)
 801949e:	46bd      	mov	sp, r7
 80194a0:	b002      	add	sp, #8
 80194a2:	bd80      	pop	{r7, pc}
 80194a4:	200020ac 	.word	0x200020ac

080194a8 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80194a8:	b580      	push	{r7, lr}
 80194aa:	b082      	sub	sp, #8
 80194ac:	af00      	add	r7, sp, #0
 80194ae:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80194b0:	4b08      	ldr	r3, [pc, #32]	@ (80194d4 <HAL_PCD_ResumeCallback+0x2c>)
 80194b2:	681a      	ldr	r2, [r3, #0]
 80194b4:	23b2      	movs	r3, #178	@ 0xb2
 80194b6:	005b      	lsls	r3, r3, #1
 80194b8:	58d3      	ldr	r3, [r2, r3]
 80194ba:	2b00      	cmp	r3, #0
 80194bc:	d006      	beq.n	80194cc <HAL_PCD_ResumeCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 80194be:	4b05      	ldr	r3, [pc, #20]	@ (80194d4 <HAL_PCD_ResumeCallback+0x2c>)
 80194c0:	681a      	ldr	r2, [r3, #0]
 80194c2:	23b2      	movs	r3, #178	@ 0xb2
 80194c4:	005b      	lsls	r3, r3, #1
 80194c6:	58d3      	ldr	r3, [r2, r3]
 80194c8:	20f3      	movs	r0, #243	@ 0xf3
 80194ca:	4798      	blx	r3
    }
}
 80194cc:	46c0      	nop			@ (mov r8, r8)
 80194ce:	46bd      	mov	sp, r7
 80194d0:	b002      	add	sp, #8
 80194d2:	bd80      	pop	{r7, pc}
 80194d4:	200020ac 	.word	0x200020ac

080194d8 <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 80194d8:	b580      	push	{r7, lr}
 80194da:	b082      	sub	sp, #8
 80194dc:	af00      	add	r7, sp, #0
 80194de:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80194e0:	4b08      	ldr	r3, [pc, #32]	@ (8019504 <HAL_PCD_SOFCallback+0x2c>)
 80194e2:	681a      	ldr	r2, [r3, #0]
 80194e4:	23b2      	movs	r3, #178	@ 0xb2
 80194e6:	005b      	lsls	r3, r3, #1
 80194e8:	58d3      	ldr	r3, [r2, r3]
 80194ea:	2b00      	cmp	r3, #0
 80194ec:	d006      	beq.n	80194fc <HAL_PCD_SOFCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 80194ee:	4b05      	ldr	r3, [pc, #20]	@ (8019504 <HAL_PCD_SOFCallback+0x2c>)
 80194f0:	681a      	ldr	r2, [r3, #0]
 80194f2:	23b2      	movs	r3, #178	@ 0xb2
 80194f4:	005b      	lsls	r3, r3, #1
 80194f6:	58d3      	ldr	r3, [r2, r3]
 80194f8:	20f0      	movs	r0, #240	@ 0xf0
 80194fa:	4798      	blx	r3
    }
}
 80194fc:	46c0      	nop			@ (mov r8, r8)
 80194fe:	46bd      	mov	sp, r7
 8019500:	b002      	add	sp, #8
 8019502:	bd80      	pop	{r7, pc}
 8019504:	200020ac 	.word	0x200020ac

08019508 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 8019508:	b580      	push	{r7, lr}
 801950a:	b084      	sub	sp, #16
 801950c:	af00      	add	r7, sp, #0
 801950e:	6078      	str	r0, [r7, #4]
 8019510:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 8019512:	683b      	ldr	r3, [r7, #0]
 8019514:	2280      	movs	r2, #128	@ 0x80
 8019516:	4013      	ands	r3, r2
 8019518:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801951a:	683b      	ldr	r3, [r7, #0]
 801951c:	227f      	movs	r2, #127	@ 0x7f
 801951e:	4013      	ands	r3, r2
 8019520:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 8019522:	68bb      	ldr	r3, [r7, #8]
 8019524:	2b05      	cmp	r3, #5
 8019526:	d807      	bhi.n	8019538 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	2294      	movs	r2, #148	@ 0x94
 801952c:	589b      	ldr	r3, [r3, r2]
 801952e:	791b      	ldrb	r3, [r3, #4]
 8019530:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 8019532:	68bb      	ldr	r3, [r7, #8]
 8019534:	4293      	cmp	r3, r2
 8019536:	d301      	bcc.n	801953c <_stm32_ed_get+0x34>
        return(UX_NULL);
 8019538:	2300      	movs	r3, #0
 801953a:	e014      	b.n	8019566 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 801953c:	68fb      	ldr	r3, [r7, #12]
 801953e:	2b00      	cmp	r3, #0
 8019540:	d009      	beq.n	8019556 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 8019542:	68ba      	ldr	r2, [r7, #8]
 8019544:	0013      	movs	r3, r2
 8019546:	005b      	lsls	r3, r3, #1
 8019548:	189b      	adds	r3, r3, r2
 801954a:	009b      	lsls	r3, r3, #2
 801954c:	3348      	adds	r3, #72	@ 0x48
 801954e:	687a      	ldr	r2, [r7, #4]
 8019550:	18d3      	adds	r3, r2, r3
 8019552:	3304      	adds	r3, #4
 8019554:	e007      	b.n	8019566 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 8019556:	68ba      	ldr	r2, [r7, #8]
 8019558:	0013      	movs	r3, r2
 801955a:	005b      	lsls	r3, r3, #1
 801955c:	189b      	adds	r3, r3, r2
 801955e:	009b      	lsls	r3, r3, #2
 8019560:	687a      	ldr	r2, [r7, #4]
 8019562:	18d3      	adds	r3, r2, r3
 8019564:	3304      	adds	r3, #4
}
 8019566:	0018      	movs	r0, r3
 8019568:	46bd      	mov	sp, r7
 801956a:	b004      	add	sp, #16
 801956c:	bd80      	pop	{r7, pc}

0801956e <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801956e:	b590      	push	{r4, r7, lr}
 8019570:	b085      	sub	sp, #20
 8019572:	af00      	add	r7, sp, #0
 8019574:	6078      	str	r0, [r7, #4]
 8019576:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 8019578:	683b      	ldr	r3, [r7, #0]
 801957a:	7b9b      	ldrb	r3, [r3, #14]
 801957c:	001a      	movs	r2, r3
 801957e:	2380      	movs	r3, #128	@ 0x80
 8019580:	439a      	bics	r2, r3
 8019582:	0013      	movs	r3, r2
 8019584:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 8019586:	683b      	ldr	r3, [r7, #0]
 8019588:	7b9b      	ldrb	r3, [r3, #14]
 801958a:	001a      	movs	r2, r3
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	0011      	movs	r1, r2
 8019590:	0018      	movs	r0, r3
 8019592:	f7ff ffb9 	bl	8019508 <_stm32_ed_get>
 8019596:	0003      	movs	r3, r0
 8019598:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801959a:	68bb      	ldr	r3, [r7, #8]
 801959c:	2b00      	cmp	r3, #0
 801959e:	d101      	bne.n	80195a4 <_ux_dcd_stm32_endpoint_create+0x36>
        return(UX_NO_ED_AVAILABLE);
 80195a0:	2314      	movs	r3, #20
 80195a2:	e02f      	b.n	8019604 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 80195a4:	68bb      	ldr	r3, [r7, #8]
 80195a6:	685b      	ldr	r3, [r3, #4]
 80195a8:	2201      	movs	r2, #1
 80195aa:	4013      	ands	r3, r2
 80195ac:	d129      	bne.n	8019602 <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 80195ae:	68bb      	ldr	r3, [r7, #8]
 80195b0:	685b      	ldr	r3, [r3, #4]
 80195b2:	2201      	movs	r2, #1
 80195b4:	431a      	orrs	r2, r3
 80195b6:	68bb      	ldr	r3, [r7, #8]
 80195b8:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 80195ba:	683b      	ldr	r3, [r7, #0]
 80195bc:	68ba      	ldr	r2, [r7, #8]
 80195be:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 80195c0:	68bb      	ldr	r3, [r7, #8]
 80195c2:	683a      	ldr	r2, [r7, #0]
 80195c4:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	b2da      	uxtb	r2, r3
 80195ca:	68bb      	ldr	r3, [r7, #8]
 80195cc:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 80195ce:	683b      	ldr	r3, [r7, #0]
 80195d0:	7b9b      	ldrb	r3, [r3, #14]
 80195d2:	227f      	movs	r2, #127	@ 0x7f
 80195d4:	4393      	bics	r3, r2
 80195d6:	b2da      	uxtb	r2, r3
 80195d8:	68bb      	ldr	r3, [r7, #8]
 80195da:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 80195dc:	68fb      	ldr	r3, [r7, #12]
 80195de:	2b00      	cmp	r3, #0
 80195e0:	d00d      	beq.n	80195fe <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	2294      	movs	r2, #148	@ 0x94
 80195e6:	5898      	ldr	r0, [r3, r2]
 80195e8:	683b      	ldr	r3, [r7, #0]
 80195ea:	7b99      	ldrb	r1, [r3, #14]
 80195ec:	683b      	ldr	r3, [r7, #0]
 80195ee:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 80195f0:	683b      	ldr	r3, [r7, #0]
 80195f2:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 80195f4:	2403      	movs	r4, #3
 80195f6:	4023      	ands	r3, r4
 80195f8:	b2db      	uxtb	r3, r3
 80195fa:	f7f4 fe9d 	bl	800e338 <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 80195fe:	2300      	movs	r3, #0
 8019600:	e000      	b.n	8019604 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 8019602:	2314      	movs	r3, #20
}
 8019604:	0018      	movs	r0, r3
 8019606:	46bd      	mov	sp, r7
 8019608:	b005      	add	sp, #20
 801960a:	bd90      	pop	{r4, r7, pc}

0801960c <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801960c:	b580      	push	{r7, lr}
 801960e:	b084      	sub	sp, #16
 8019610:	af00      	add	r7, sp, #0
 8019612:	6078      	str	r0, [r7, #4]
 8019614:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8019616:	683b      	ldr	r3, [r7, #0]
 8019618:	689b      	ldr	r3, [r3, #8]
 801961a:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801961c:	68fb      	ldr	r3, [r7, #12]
 801961e:	2200      	movs	r2, #0
 8019620:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	2294      	movs	r2, #148	@ 0x94
 8019626:	589a      	ldr	r2, [r3, r2]
 8019628:	683b      	ldr	r3, [r7, #0]
 801962a:	7b9b      	ldrb	r3, [r3, #14]
 801962c:	0019      	movs	r1, r3
 801962e:	0010      	movs	r0, r2
 8019630:	f7f4 fef3 	bl	800e41a <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 8019634:	2300      	movs	r3, #0
}
 8019636:	0018      	movs	r0, r3
 8019638:	46bd      	mov	sp, r7
 801963a:	b004      	add	sp, #16
 801963c:	bd80      	pop	{r7, pc}
	...

08019640 <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 8019640:	b580      	push	{r7, lr}
 8019642:	b084      	sub	sp, #16
 8019644:	af00      	add	r7, sp, #0
 8019646:	6078      	str	r0, [r7, #4]
 8019648:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801964a:	683b      	ldr	r3, [r7, #0]
 801964c:	689b      	ldr	r3, [r3, #8]
 801964e:	60fb      	str	r3, [r7, #12]

    UX_DISABLE
 8019650:	f000 fb6e 	bl	8019d30 <_ux_utility_interrupt_disable>
 8019654:	0003      	movs	r3, r0
 8019656:	60bb      	str	r3, [r7, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	685b      	ldr	r3, [r3, #4]
 801965c:	4a10      	ldr	r2, [pc, #64]	@ (80196a0 <_ux_dcd_stm32_endpoint_reset+0x60>)
 801965e:	401a      	ands	r2, r3
 8019660:	68fb      	ldr	r3, [r7, #12]
 8019662:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 8019664:	68fb      	ldr	r3, [r7, #12]
 8019666:	2200      	movs	r2, #0
 8019668:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801966a:	687b      	ldr	r3, [r7, #4]
 801966c:	2294      	movs	r2, #148	@ 0x94
 801966e:	589a      	ldr	r2, [r3, r2]
 8019670:	683b      	ldr	r3, [r7, #0]
 8019672:	7b9b      	ldrb	r3, [r3, #14]
 8019674:	0019      	movs	r1, r3
 8019676:	0010      	movs	r0, r2
 8019678:	f7f5 f808 	bl	800e68c <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	2294      	movs	r2, #148	@ 0x94
 8019680:	589a      	ldr	r2, [r3, r2]
 8019682:	683b      	ldr	r3, [r7, #0]
 8019684:	7b9b      	ldrb	r3, [r3, #14]
 8019686:	0019      	movs	r1, r3
 8019688:	0010      	movs	r0, r2
 801968a:	f7f5 f894 	bl	800e7b6 <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 801968e:	68bb      	ldr	r3, [r7, #8]
 8019690:	0018      	movs	r0, r3
 8019692:	f000 fb5c 	bl	8019d4e <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
 8019696:	2300      	movs	r3, #0
}
 8019698:	0018      	movs	r0, r3
 801969a:	46bd      	mov	sp, r7
 801969c:	b004      	add	sp, #16
 801969e:	bd80      	pop	{r7, pc}
 80196a0:	fffffcf3 	.word	0xfffffcf3

080196a4 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80196a4:	b580      	push	{r7, lr}
 80196a6:	b084      	sub	sp, #16
 80196a8:	af00      	add	r7, sp, #0
 80196aa:	6078      	str	r0, [r7, #4]
 80196ac:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80196ae:	683b      	ldr	r3, [r7, #0]
 80196b0:	689b      	ldr	r3, [r3, #8]
 80196b2:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 80196b4:	68fb      	ldr	r3, [r7, #12]
 80196b6:	685b      	ldr	r3, [r3, #4]
 80196b8:	2204      	movs	r2, #4
 80196ba:	431a      	orrs	r2, r3
 80196bc:	68fb      	ldr	r3, [r7, #12]
 80196be:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	2294      	movs	r2, #148	@ 0x94
 80196c4:	5898      	ldr	r0, [r3, r2]
 80196c6:	683b      	ldr	r3, [r7, #0]
 80196c8:	7b9a      	ldrb	r2, [r3, #14]
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	7a9b      	ldrb	r3, [r3, #10]
 80196ce:	4313      	orrs	r3, r2
 80196d0:	b2db      	uxtb	r3, r3
 80196d2:	0019      	movs	r1, r3
 80196d4:	f7f4 ff7e 	bl	800e5d4 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 80196d8:	2300      	movs	r3, #0
}
 80196da:	0018      	movs	r0, r3
 80196dc:	46bd      	mov	sp, r7
 80196de:	b004      	add	sp, #16
 80196e0:	bd80      	pop	{r7, pc}

080196e2 <_stm32_ed_get>:
{
 80196e2:	b580      	push	{r7, lr}
 80196e4:	b084      	sub	sp, #16
 80196e6:	af00      	add	r7, sp, #0
 80196e8:	6078      	str	r0, [r7, #4]
 80196ea:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 80196ec:	683b      	ldr	r3, [r7, #0]
 80196ee:	2280      	movs	r2, #128	@ 0x80
 80196f0:	4013      	ands	r3, r2
 80196f2:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 80196f4:	683b      	ldr	r3, [r7, #0]
 80196f6:	227f      	movs	r2, #127	@ 0x7f
 80196f8:	4013      	ands	r3, r2
 80196fa:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 80196fc:	68bb      	ldr	r3, [r7, #8]
 80196fe:	2b05      	cmp	r3, #5
 8019700:	d807      	bhi.n	8019712 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 8019702:	687b      	ldr	r3, [r7, #4]
 8019704:	2294      	movs	r2, #148	@ 0x94
 8019706:	589b      	ldr	r3, [r3, r2]
 8019708:	791b      	ldrb	r3, [r3, #4]
 801970a:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801970c:	68bb      	ldr	r3, [r7, #8]
 801970e:	4293      	cmp	r3, r2
 8019710:	d301      	bcc.n	8019716 <_stm32_ed_get+0x34>
        return(UX_NULL);
 8019712:	2300      	movs	r3, #0
 8019714:	e014      	b.n	8019740 <_stm32_ed_get+0x5e>
    if (ep_dir)
 8019716:	68fb      	ldr	r3, [r7, #12]
 8019718:	2b00      	cmp	r3, #0
 801971a:	d009      	beq.n	8019730 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801971c:	68ba      	ldr	r2, [r7, #8]
 801971e:	0013      	movs	r3, r2
 8019720:	005b      	lsls	r3, r3, #1
 8019722:	189b      	adds	r3, r3, r2
 8019724:	009b      	lsls	r3, r3, #2
 8019726:	3348      	adds	r3, #72	@ 0x48
 8019728:	687a      	ldr	r2, [r7, #4]
 801972a:	18d3      	adds	r3, r2, r3
 801972c:	3304      	adds	r3, #4
 801972e:	e007      	b.n	8019740 <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 8019730:	68ba      	ldr	r2, [r7, #8]
 8019732:	0013      	movs	r3, r2
 8019734:	005b      	lsls	r3, r3, #1
 8019736:	189b      	adds	r3, r3, r2
 8019738:	009b      	lsls	r3, r3, #2
 801973a:	687a      	ldr	r2, [r7, #4]
 801973c:	18d3      	adds	r3, r2, r3
 801973e:	3304      	adds	r3, #4
}
 8019740:	0018      	movs	r0, r3
 8019742:	46bd      	mov	sp, r7
 8019744:	b004      	add	sp, #16
 8019746:	bd80      	pop	{r7, pc}

08019748 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 8019748:	b580      	push	{r7, lr}
 801974a:	b084      	sub	sp, #16
 801974c:	af00      	add	r7, sp, #0
 801974e:	6078      	str	r0, [r7, #4]
 8019750:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 8019752:	683a      	ldr	r2, [r7, #0]
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	0011      	movs	r1, r2
 8019758:	0018      	movs	r0, r3
 801975a:	f7ff ffc2 	bl	80196e2 <_stm32_ed_get>
 801975e:	0003      	movs	r3, r0
 8019760:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 8019762:	68fb      	ldr	r3, [r7, #12]
 8019764:	685b      	ldr	r3, [r3, #4]
 8019766:	2201      	movs	r2, #1
 8019768:	4013      	ands	r3, r2
 801976a:	d101      	bne.n	8019770 <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801976c:	23ff      	movs	r3, #255	@ 0xff
 801976e:	e007      	b.n	8019780 <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 8019770:	68fb      	ldr	r3, [r7, #12]
 8019772:	685b      	ldr	r3, [r3, #4]
 8019774:	2204      	movs	r2, #4
 8019776:	4013      	ands	r3, r2
 8019778:	d101      	bne.n	801977e <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801977a:	2300      	movs	r3, #0
 801977c:	e000      	b.n	8019780 <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801977e:	2301      	movs	r3, #1
}
 8019780:	0018      	movs	r0, r3
 8019782:	46bd      	mov	sp, r7
 8019784:	b004      	add	sp, #16
 8019786:	bd80      	pop	{r7, pc}

08019788 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 8019788:	b580      	push	{r7, lr}
 801978a:	b082      	sub	sp, #8
 801978c:	af00      	add	r7, sp, #0
 801978e:	6078      	str	r0, [r7, #4]
 8019790:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 8019792:	2300      	movs	r3, #0
}
 8019794:	0018      	movs	r0, r3
 8019796:	46bd      	mov	sp, r7
 8019798:	b002      	add	sp, #8
 801979a:	bd80      	pop	{r7, pc}

0801979c <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801979c:	b580      	push	{r7, lr}
 801979e:	b086      	sub	sp, #24
 80197a0:	af00      	add	r7, sp, #0
 80197a2:	60f8      	str	r0, [r7, #12]
 80197a4:	60b9      	str	r1, [r7, #8]
 80197a6:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	d106      	bne.n	80197be <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 80197b0:	2255      	movs	r2, #85	@ 0x55
 80197b2:	2102      	movs	r1, #2
 80197b4:	2002      	movs	r0, #2
 80197b6:	f7fe fb29 	bl	8017e0c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 80197ba:	2355      	movs	r3, #85	@ 0x55
 80197bc:	e07e      	b.n	80198bc <_ux_dcd_stm32_function+0x120>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	69db      	ldr	r3, [r3, #28]
 80197c2:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 80197c4:	68bb      	ldr	r3, [r7, #8]
 80197c6:	3b0a      	subs	r3, #10
 80197c8:	2b0b      	cmp	r3, #11
 80197ca:	d86e      	bhi.n	80198aa <_ux_dcd_stm32_function+0x10e>
 80197cc:	009a      	lsls	r2, r3, #2
 80197ce:	4b3d      	ldr	r3, [pc, #244]	@ (80198c4 <_ux_dcd_stm32_function+0x128>)
 80197d0:	18d3      	adds	r3, r2, r3
 80197d2:	681b      	ldr	r3, [r3, #0]
 80197d4:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 80197d6:	687a      	ldr	r2, [r7, #4]
 80197d8:	693b      	ldr	r3, [r7, #16]
 80197da:	0011      	movs	r1, r2
 80197dc:	0018      	movs	r0, r3
 80197de:	f7ff ffd3 	bl	8019788 <_ux_dcd_stm32_frame_number_get>
 80197e2:	0003      	movs	r3, r0
 80197e4:	617b      	str	r3, [r7, #20]
        break;
 80197e6:	e068      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 80197e8:	687a      	ldr	r2, [r7, #4]
 80197ea:	693b      	ldr	r3, [r7, #16]
 80197ec:	0011      	movs	r1, r2
 80197ee:	0018      	movs	r0, r3
 80197f0:	f000 f98c 	bl	8019b0c <_ux_dcd_stm32_transfer_run>
 80197f4:	0003      	movs	r3, r0
 80197f6:	617b      	str	r3, [r7, #20]
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 80197f8:	e05f      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 80197fa:	687a      	ldr	r2, [r7, #4]
 80197fc:	693b      	ldr	r3, [r7, #16]
 80197fe:	0011      	movs	r1, r2
 8019800:	0018      	movs	r0, r3
 8019802:	f000 f963 	bl	8019acc <_ux_dcd_stm32_transfer_abort>
 8019806:	0003      	movs	r3, r0
 8019808:	617b      	str	r3, [r7, #20]
        break;
 801980a:	e056      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801980c:	687a      	ldr	r2, [r7, #4]
 801980e:	693b      	ldr	r3, [r7, #16]
 8019810:	0011      	movs	r1, r2
 8019812:	0018      	movs	r0, r3
 8019814:	f7ff feab 	bl	801956e <_ux_dcd_stm32_endpoint_create>
 8019818:	0003      	movs	r3, r0
 801981a:	617b      	str	r3, [r7, #20]
        break;
 801981c:	e04d      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801981e:	687a      	ldr	r2, [r7, #4]
 8019820:	693b      	ldr	r3, [r7, #16]
 8019822:	0011      	movs	r1, r2
 8019824:	0018      	movs	r0, r3
 8019826:	f7ff fef1 	bl	801960c <_ux_dcd_stm32_endpoint_destroy>
 801982a:	0003      	movs	r3, r0
 801982c:	617b      	str	r3, [r7, #20]
        break;
 801982e:	e044      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 8019830:	687a      	ldr	r2, [r7, #4]
 8019832:	693b      	ldr	r3, [r7, #16]
 8019834:	0011      	movs	r1, r2
 8019836:	0018      	movs	r0, r3
 8019838:	f7ff ff02 	bl	8019640 <_ux_dcd_stm32_endpoint_reset>
 801983c:	0003      	movs	r3, r0
 801983e:	617b      	str	r3, [r7, #20]
        break;
 8019840:	e03b      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 8019842:	687a      	ldr	r2, [r7, #4]
 8019844:	693b      	ldr	r3, [r7, #16]
 8019846:	0011      	movs	r1, r2
 8019848:	0018      	movs	r0, r3
 801984a:	f7ff ff2b 	bl	80196a4 <_ux_dcd_stm32_endpoint_stall>
 801984e:	0003      	movs	r3, r0
 8019850:	617b      	str	r3, [r7, #20]
        break;
 8019852:	e032      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 8019854:	693b      	ldr	r3, [r7, #16]
 8019856:	2294      	movs	r2, #148	@ 0x94
 8019858:	589b      	ldr	r3, [r3, r2]
 801985a:	687a      	ldr	r2, [r7, #4]
 801985c:	b2d2      	uxtb	r2, r2
 801985e:	0011      	movs	r1, r2
 8019860:	0018      	movs	r0, r3
 8019862:	f7f4 fd3f 	bl	800e2e4 <HAL_PCD_SetAddress>
 8019866:	0003      	movs	r3, r0
 8019868:	617b      	str	r3, [r7, #20]
        break;
 801986a:	e026      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	2b0b      	cmp	r3, #11
 8019870:	d108      	bne.n	8019884 <_ux_dcd_stm32_function+0xe8>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 8019872:	693b      	ldr	r3, [r7, #16]
 8019874:	2294      	movs	r2, #148	@ 0x94
 8019876:	589b      	ldr	r3, [r3, r2]
 8019878:	0018      	movs	r0, r3
 801987a:	f7f4 fc02 	bl	800e082 <HAL_PCD_Stop>
 801987e:	0003      	movs	r3, r0
 8019880:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 8019882:	e01a      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>
          status = UX_SUCCESS;
 8019884:	2300      	movs	r3, #0
 8019886:	617b      	str	r3, [r7, #20]
        break;
 8019888:	e017      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801988a:	687a      	ldr	r2, [r7, #4]
 801988c:	693b      	ldr	r3, [r7, #16]
 801988e:	0011      	movs	r1, r2
 8019890:	0018      	movs	r0, r3
 8019892:	f7ff ff59 	bl	8019748 <_ux_dcd_stm32_endpoint_status>
 8019896:	0003      	movs	r3, r0
 8019898:	617b      	str	r3, [r7, #20]
        break;
 801989a:	e00e      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>

#if defined(UX_DEVICE_STANDALONE)
    case UX_DCD_ISR_PENDING:

        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 801989c:	693b      	ldr	r3, [r7, #16]
 801989e:	0018      	movs	r0, r3
 80198a0:	f7ff fb70 	bl	8018f84 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 80198a4:	2300      	movs	r3, #0
 80198a6:	617b      	str	r3, [r7, #20]
        break;
 80198a8:	e007      	b.n	80198ba <_ux_dcd_stm32_function+0x11e>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 80198aa:	2254      	movs	r2, #84	@ 0x54
 80198ac:	2102      	movs	r1, #2
 80198ae:	2002      	movs	r0, #2
 80198b0:	f7fe faac 	bl	8017e0c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 80198b4:	2354      	movs	r3, #84	@ 0x54
 80198b6:	617b      	str	r3, [r7, #20]
        break;
 80198b8:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 80198ba:	697b      	ldr	r3, [r7, #20]
}
 80198bc:	0018      	movs	r0, r3
 80198be:	46bd      	mov	sp, r7
 80198c0:	b006      	add	sp, #24
 80198c2:	bd80      	pop	{r7, pc}
 80198c4:	08021718 	.word	0x08021718

080198c8 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 80198c8:	b580      	push	{r7, lr}
 80198ca:	b084      	sub	sp, #16
 80198cc:	af00      	add	r7, sp, #0
 80198ce:	6078      	str	r0, [r7, #4]
 80198d0:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80198d2:	4b13      	ldr	r3, [pc, #76]	@ (8019920 <_ux_dcd_stm32_initialize+0x58>)
 80198d4:	681b      	ldr	r3, [r3, #0]
 80198d6:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	2280      	movs	r2, #128	@ 0x80
 80198dc:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 80198de:	2298      	movs	r2, #152	@ 0x98
 80198e0:	2100      	movs	r1, #0
 80198e2:	2000      	movs	r0, #0
 80198e4:	f7fe fc00 	bl	80180e8 <_ux_utility_memory_allocate>
 80198e8:	0003      	movs	r3, r0
 80198ea:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 80198ec:	68bb      	ldr	r3, [r7, #8]
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d101      	bne.n	80198f6 <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 80198f2:	2312      	movs	r3, #18
 80198f4:	e010      	b.n	8019918 <_ux_dcd_stm32_initialize+0x50>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 80198f6:	68fb      	ldr	r3, [r7, #12]
 80198f8:	68ba      	ldr	r2, [r7, #8]
 80198fa:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 80198fc:	68bb      	ldr	r3, [r7, #8]
 80198fe:	68fa      	ldr	r2, [r7, #12]
 8019900:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 8019902:	68fb      	ldr	r3, [r7, #12]
 8019904:	4a07      	ldr	r2, [pc, #28]	@ (8019924 <_ux_dcd_stm32_initialize+0x5c>)
 8019906:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 8019908:	683a      	ldr	r2, [r7, #0]
 801990a:	68bb      	ldr	r3, [r7, #8]
 801990c:	2194      	movs	r1, #148	@ 0x94
 801990e:	505a      	str	r2, [r3, r1]

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 8019910:	68fb      	ldr	r3, [r7, #12]
 8019912:	2201      	movs	r2, #1
 8019914:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8019916:	2300      	movs	r3, #0
}
 8019918:	0018      	movs	r0, r3
 801991a:	46bd      	mov	sp, r7
 801991c:	b004      	add	sp, #16
 801991e:	bd80      	pop	{r7, pc}
 8019920:	200020ac 	.word	0x200020ac
 8019924:	0801979d 	.word	0x0801979d

08019928 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 8019928:	b580      	push	{r7, lr}
 801992a:	b086      	sub	sp, #24
 801992c:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801992e:	4b64      	ldr	r3, [pc, #400]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019930:	681b      	ldr	r3, [r3, #0]
 8019932:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8019934:	697b      	ldr	r3, [r7, #20]
 8019936:	69db      	ldr	r3, [r3, #28]
 8019938:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801993a:	4b61      	ldr	r3, [pc, #388]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 801993c:	681b      	ldr	r3, [r3, #0]
 801993e:	3324      	adds	r3, #36	@ 0x24
 8019940:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 8019942:	4b5f      	ldr	r3, [pc, #380]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019944:	681a      	ldr	r2, [r3, #0]
 8019946:	23ae      	movs	r3, #174	@ 0xae
 8019948:	005b      	lsls	r3, r3, #1
 801994a:	58d3      	ldr	r3, [r2, r3]
 801994c:	2b01      	cmp	r3, #1
 801994e:	d110      	bne.n	8019972 <_ux_dcd_stm32_initialize_complete+0x4a>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 8019950:	4b5b      	ldr	r3, [pc, #364]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019952:	681a      	ldr	r2, [r3, #0]
 8019954:	4b5a      	ldr	r3, [pc, #360]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019956:	681b      	ldr	r3, [r3, #0]
 8019958:	21f4      	movs	r1, #244	@ 0xf4
 801995a:	5852      	ldr	r2, [r2, r1]
 801995c:	21cc      	movs	r1, #204	@ 0xcc
 801995e:	505a      	str	r2, [r3, r1]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 8019960:	4b57      	ldr	r3, [pc, #348]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019962:	681a      	ldr	r2, [r3, #0]
 8019964:	4b56      	ldr	r3, [pc, #344]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019966:	681b      	ldr	r3, [r3, #0]
 8019968:	21f8      	movs	r1, #248	@ 0xf8
 801996a:	5852      	ldr	r2, [r2, r1]
 801996c:	21d0      	movs	r1, #208	@ 0xd0
 801996e:	505a      	str	r2, [r3, r1]
 8019970:	e02d      	b.n	80199ce <_ux_dcd_stm32_initialize_complete+0xa6>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 8019972:	4b53      	ldr	r3, [pc, #332]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019974:	681a      	ldr	r2, [r3, #0]
 8019976:	23ae      	movs	r3, #174	@ 0xae
 8019978:	005b      	lsls	r3, r3, #1
 801997a:	2100      	movs	r1, #0
 801997c:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801997e:	4b50      	ldr	r3, [pc, #320]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019980:	681a      	ldr	r2, [r3, #0]
 8019982:	23a0      	movs	r3, #160	@ 0xa0
 8019984:	005b      	lsls	r3, r3, #1
 8019986:	58d3      	ldr	r3, [r2, r3]
 8019988:	2b01      	cmp	r3, #1
 801998a:	d110      	bne.n	80199ae <_ux_dcd_stm32_initialize_complete+0x86>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801998c:	4b4c      	ldr	r3, [pc, #304]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 801998e:	681a      	ldr	r2, [r3, #0]
 8019990:	4b4b      	ldr	r3, [pc, #300]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	21d4      	movs	r1, #212	@ 0xd4
 8019996:	5852      	ldr	r2, [r2, r1]
 8019998:	21cc      	movs	r1, #204	@ 0xcc
 801999a:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801999c:	4b48      	ldr	r3, [pc, #288]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 801999e:	681a      	ldr	r2, [r3, #0]
 80199a0:	4b47      	ldr	r3, [pc, #284]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199a2:	681b      	ldr	r3, [r3, #0]
 80199a4:	21d8      	movs	r1, #216	@ 0xd8
 80199a6:	5852      	ldr	r2, [r2, r1]
 80199a8:	21d0      	movs	r1, #208	@ 0xd0
 80199aa:	505a      	str	r2, [r3, r1]
 80199ac:	e00f      	b.n	80199ce <_ux_dcd_stm32_initialize_complete+0xa6>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 80199ae:	4b44      	ldr	r3, [pc, #272]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199b0:	681a      	ldr	r2, [r3, #0]
 80199b2:	4b43      	ldr	r3, [pc, #268]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199b4:	681b      	ldr	r3, [r3, #0]
 80199b6:	21dc      	movs	r1, #220	@ 0xdc
 80199b8:	5852      	ldr	r2, [r2, r1]
 80199ba:	21cc      	movs	r1, #204	@ 0xcc
 80199bc:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 80199be:	4b40      	ldr	r3, [pc, #256]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199c0:	681a      	ldr	r2, [r3, #0]
 80199c2:	4b3f      	ldr	r3, [pc, #252]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	21e0      	movs	r1, #224	@ 0xe0
 80199c8:	5852      	ldr	r2, [r2, r1]
 80199ca:	21d0      	movs	r1, #208	@ 0xd0
 80199cc:	505a      	str	r2, [r3, r1]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 80199ce:	4b3c      	ldr	r3, [pc, #240]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 80199d0:	681b      	ldr	r3, [r3, #0]
 80199d2:	22cc      	movs	r2, #204	@ 0xcc
 80199d4:	589b      	ldr	r3, [r3, r2]
 80199d6:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 80199d8:	68fb      	ldr	r3, [r7, #12]
 80199da:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 80199dc:	4939      	ldr	r1, [pc, #228]	@ (8019ac4 <_ux_dcd_stm32_initialize_complete+0x19c>)
 80199de:	68b8      	ldr	r0, [r7, #8]
 80199e0:	220e      	movs	r2, #14
 80199e2:	f7fe fae7 	bl	8017fb4 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 80199e6:	68fb      	ldr	r3, [r7, #12]
 80199e8:	3338      	adds	r3, #56	@ 0x38
 80199ea:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	4a36      	ldr	r2, [pc, #216]	@ (8019ac8 <_ux_dcd_stm32_initialize_complete+0x1a0>)
 80199f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 80199f2:	687b      	ldr	r3, [r7, #4]
 80199f4:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 80199f6:	687b      	ldr	r3, [r7, #4]
 80199f8:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 80199fa:	68fb      	ldr	r3, [r7, #12]
 80199fc:	3318      	adds	r3, #24
 80199fe:	001a      	movs	r2, r3
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8019a04:	68fb      	ldr	r3, [r7, #12]
 8019a06:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	689b      	ldr	r3, [r3, #8]
 8019a0c:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8019a0e:	68fb      	ldr	r3, [r7, #12]
 8019a10:	7adb      	ldrb	r3, [r3, #11]
 8019a12:	001a      	movs	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 8019a14:	687b      	ldr	r3, [r7, #4]
 8019a16:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8019a18:	68fb      	ldr	r3, [r7, #12]
 8019a1a:	3318      	adds	r3, #24
 8019a1c:	001a      	movs	r2, r3
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8019a22:	697b      	ldr	r3, [r7, #20]
 8019a24:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 8019a26:	68fa      	ldr	r2, [r7, #12]
 8019a28:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8019a2a:	6978      	ldr	r0, [r7, #20]
 8019a2c:	210e      	movs	r1, #14
 8019a2e:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 8019a30:	693b      	ldr	r3, [r7, #16]
 8019a32:	2294      	movs	r2, #148	@ 0x94
 8019a34:	589b      	ldr	r3, [r3, r2]
 8019a36:	2100      	movs	r1, #0
 8019a38:	0018      	movs	r0, r3
 8019a3a:	f7f4 febc 	bl	800e7b6 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8019a3e:	693b      	ldr	r3, [r7, #16]
 8019a40:	2294      	movs	r2, #148	@ 0x94
 8019a42:	5898      	ldr	r0, [r3, r2]
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	7adb      	ldrb	r3, [r3, #11]
 8019a48:	001a      	movs	r2, r3
 8019a4a:	2300      	movs	r3, #0
 8019a4c:	2100      	movs	r1, #0
 8019a4e:	f7f4 fc73 	bl	800e338 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 8019a52:	693b      	ldr	r3, [r7, #16]
 8019a54:	2294      	movs	r2, #148	@ 0x94
 8019a56:	589b      	ldr	r3, [r3, r2]
 8019a58:	2180      	movs	r1, #128	@ 0x80
 8019a5a:	0018      	movs	r0, r3
 8019a5c:	f7f4 feab 	bl	800e7b6 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8019a60:	693b      	ldr	r3, [r7, #16]
 8019a62:	2294      	movs	r2, #148	@ 0x94
 8019a64:	5898      	ldr	r0, [r3, r2]
 8019a66:	68fb      	ldr	r3, [r7, #12]
 8019a68:	7adb      	ldrb	r3, [r3, #11]
 8019a6a:	001a      	movs	r2, r3
 8019a6c:	2300      	movs	r3, #0
 8019a6e:	2180      	movs	r1, #128	@ 0x80
 8019a70:	f7f4 fc62 	bl	800e338 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8019a74:	68fb      	ldr	r3, [r7, #12]
 8019a76:	2200      	movs	r2, #0
 8019a78:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 8019a7a:	687b      	ldr	r3, [r7, #4]
 8019a7c:	2201      	movs	r2, #1
 8019a7e:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	2201      	movs	r2, #1
 8019a84:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	2208      	movs	r2, #8
 8019a8a:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 8019a8c:	687b      	ldr	r3, [r7, #4]
 8019a8e:	2208      	movs	r2, #8
 8019a90:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8019a92:	687b      	ldr	r3, [r7, #4]
 8019a94:	2200      	movs	r2, #0
 8019a96:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8019a98:	4b09      	ldr	r3, [pc, #36]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019a9a:	681a      	ldr	r2, [r3, #0]
 8019a9c:	23b2      	movs	r3, #178	@ 0xb2
 8019a9e:	005b      	lsls	r3, r3, #1
 8019aa0:	58d3      	ldr	r3, [r2, r3]
 8019aa2:	2b00      	cmp	r3, #0
 8019aa4:	d006      	beq.n	8019ab4 <_ux_dcd_stm32_initialize_complete+0x18c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 8019aa6:	4b06      	ldr	r3, [pc, #24]	@ (8019ac0 <_ux_dcd_stm32_initialize_complete+0x198>)
 8019aa8:	681a      	ldr	r2, [r3, #0]
 8019aaa:	23b2      	movs	r3, #178	@ 0xb2
 8019aac:	005b      	lsls	r3, r3, #1
 8019aae:	58d3      	ldr	r3, [r2, r3]
 8019ab0:	2001      	movs	r0, #1
 8019ab2:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 8019ab4:	2300      	movs	r3, #0
}
 8019ab6:	0018      	movs	r0, r3
 8019ab8:	46bd      	mov	sp, r7
 8019aba:	b006      	add	sp, #24
 8019abc:	bd80      	pop	{r7, pc}
 8019abe:	46c0      	nop			@ (mov r8, r8)
 8019ac0:	200020ac 	.word	0x200020ac
 8019ac4:	20000038 	.word	0x20000038
 8019ac8:	00002710 	.word	0x00002710

08019acc <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8019acc:	b580      	push	{r7, lr}
 8019ace:	b084      	sub	sp, #16
 8019ad0:	af00      	add	r7, sp, #0
 8019ad2:	6078      	str	r0, [r7, #4]
 8019ad4:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8019ad6:	683b      	ldr	r3, [r7, #0]
 8019ad8:	689b      	ldr	r3, [r3, #8]
 8019ada:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	2294      	movs	r2, #148	@ 0x94
 8019ae0:	589a      	ldr	r2, [r3, r2]
 8019ae2:	68fb      	ldr	r3, [r7, #12]
 8019ae4:	7b9b      	ldrb	r3, [r3, #14]
 8019ae6:	0019      	movs	r1, r3
 8019ae8:	0010      	movs	r0, r2
 8019aea:	f7f4 fe2d 	bl	800e748 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8019aee:	687b      	ldr	r3, [r7, #4]
 8019af0:	2294      	movs	r2, #148	@ 0x94
 8019af2:	589a      	ldr	r2, [r3, r2]
 8019af4:	68fb      	ldr	r3, [r7, #12]
 8019af6:	7b9b      	ldrb	r3, [r3, #14]
 8019af8:	0019      	movs	r1, r3
 8019afa:	0010      	movs	r0, r2
 8019afc:	f7f4 fe5b 	bl	800e7b6 <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 8019b00:	2300      	movs	r3, #0
}
 8019b02:	0018      	movs	r0, r3
 8019b04:	46bd      	mov	sp, r7
 8019b06:	b004      	add	sp, #16
 8019b08:	bd80      	pop	{r7, pc}
	...

08019b0c <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8019b0c:	b580      	push	{r7, lr}
 8019b0e:	b086      	sub	sp, #24
 8019b10:	af00      	add	r7, sp, #0
 8019b12:	6078      	str	r0, [r7, #4]
 8019b14:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8019b16:	683b      	ldr	r3, [r7, #0]
 8019b18:	689b      	ldr	r3, [r3, #8]
 8019b1a:	617b      	str	r3, [r7, #20]

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8019b1c:	697b      	ldr	r3, [r7, #20]
 8019b1e:	689b      	ldr	r3, [r3, #8]
 8019b20:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 8019b22:	f000 f905 	bl	8019d30 <_ux_utility_interrupt_disable>
 8019b26:	0003      	movs	r3, r0
 8019b28:	60fb      	str	r3, [r7, #12]

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 8019b2a:	693b      	ldr	r3, [r7, #16]
 8019b2c:	685b      	ldr	r3, [r3, #4]
 8019b2e:	60bb      	str	r3, [r7, #8]

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 8019b30:	4b2f      	ldr	r3, [pc, #188]	@ (8019bf0 <_ux_dcd_stm32_transfer_run+0xe4>)
 8019b32:	681b      	ldr	r3, [r3, #0]
 8019b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d108      	bne.n	8019b4c <_ux_dcd_stm32_transfer_run+0x40>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 8019b3a:	683b      	ldr	r3, [r7, #0]
 8019b3c:	2226      	movs	r2, #38	@ 0x26
 8019b3e:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 8019b40:	68fb      	ldr	r3, [r7, #12]
 8019b42:	0018      	movs	r0, r3
 8019b44:	f000 f903 	bl	8019d4e <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 8019b48:	2301      	movs	r3, #1
 8019b4a:	e04c      	b.n	8019be6 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 8019b4c:	68bb      	ldr	r3, [r7, #8]
 8019b4e:	2204      	movs	r2, #4
 8019b50:	4013      	ands	r3, r2
 8019b52:	d008      	beq.n	8019b66 <_ux_dcd_stm32_transfer_run+0x5a>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 8019b54:	683b      	ldr	r3, [r7, #0]
 8019b56:	2221      	movs	r2, #33	@ 0x21
 8019b58:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 8019b5a:	68fb      	ldr	r3, [r7, #12]
 8019b5c:	0018      	movs	r0, r3
 8019b5e:	f000 f8f6 	bl	8019d4e <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 8019b62:	2304      	movs	r3, #4
 8019b64:	e03f      	b.n	8019be6 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 8019b66:	68bb      	ldr	r3, [r7, #8]
 8019b68:	2202      	movs	r2, #2
 8019b6a:	4013      	ands	r3, r2
 8019b6c:	d015      	beq.n	8019b9a <_ux_dcd_stm32_transfer_run+0x8e>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 8019b6e:	68bb      	ldr	r3, [r7, #8]
 8019b70:	2208      	movs	r2, #8
 8019b72:	4013      	ands	r3, r2
 8019b74:	d00b      	beq.n	8019b8e <_ux_dcd_stm32_transfer_run+0x82>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 8019b76:	693b      	ldr	r3, [r7, #16]
 8019b78:	685b      	ldr	r3, [r3, #4]
 8019b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8019bf4 <_ux_dcd_stm32_transfer_run+0xe8>)
 8019b7c:	401a      	ands	r2, r3
 8019b7e:	693b      	ldr	r3, [r7, #16]
 8019b80:	605a      	str	r2, [r3, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 8019b82:	68fb      	ldr	r3, [r7, #12]
 8019b84:	0018      	movs	r0, r3
 8019b86:	f000 f8e2 	bl	8019d4e <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 8019b8a:	2304      	movs	r3, #4
 8019b8c:	e02b      	b.n	8019be6 <_ux_dcd_stm32_transfer_run+0xda>
        }
        UX_RESTORE
 8019b8e:	68fb      	ldr	r3, [r7, #12]
 8019b90:	0018      	movs	r0, r3
 8019b92:	f000 f8dc 	bl	8019d4e <_ux_utility_interrupt_restore>
        return(UX_STATE_WAIT);
 8019b96:	2305      	movs	r3, #5
 8019b98:	e025      	b.n	8019be6 <_ux_dcd_stm32_transfer_run+0xda>
    }


    /* Start transfer.  */
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 8019b9a:	693b      	ldr	r3, [r7, #16]
 8019b9c:	685b      	ldr	r3, [r3, #4]
 8019b9e:	2202      	movs	r2, #2
 8019ba0:	431a      	orrs	r2, r3
 8019ba2:	693b      	ldr	r3, [r7, #16]
 8019ba4:	605a      	str	r2, [r3, #4]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 8019ba6:	683b      	ldr	r3, [r7, #0]
 8019ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019baa:	2b03      	cmp	r3, #3
 8019bac:	d10b      	bne.n	8019bc6 <_ux_dcd_stm32_transfer_run+0xba>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	2294      	movs	r2, #148	@ 0x94
 8019bb2:	5898      	ldr	r0, [r3, r2]
 8019bb4:	697b      	ldr	r3, [r7, #20]
 8019bb6:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 8019bb8:	683b      	ldr	r3, [r7, #0]
 8019bba:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 8019bbc:	683b      	ldr	r3, [r7, #0]
 8019bbe:	695b      	ldr	r3, [r3, #20]
 8019bc0:	f7f4 fccc 	bl	800e55c <HAL_PCD_EP_Transmit>
 8019bc4:	e00a      	b.n	8019bdc <_ux_dcd_stm32_transfer_run+0xd0>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	2294      	movs	r2, #148	@ 0x94
 8019bca:	5898      	ldr	r0, [r3, r2]
 8019bcc:	697b      	ldr	r3, [r7, #20]
 8019bce:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 8019bd0:	683b      	ldr	r3, [r7, #0]
 8019bd2:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 8019bd4:	683b      	ldr	r3, [r7, #0]
 8019bd6:	695b      	ldr	r3, [r3, #20]
 8019bd8:	f7f4 fc70 	bl	800e4bc <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
 8019bdc:	68fb      	ldr	r3, [r7, #12]
 8019bde:	0018      	movs	r0, r3
 8019be0:	f000 f8b5 	bl	8019d4e <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 8019be4:	2305      	movs	r3, #5
}
 8019be6:	0018      	movs	r0, r3
 8019be8:	46bd      	mov	sp, r7
 8019bea:	b006      	add	sp, #24
 8019bec:	bd80      	pop	{r7, pc}
 8019bee:	46c0      	nop			@ (mov r8, r8)
 8019bf0:	200020ac 	.word	0x200020ac
 8019bf4:	00000405 	.word	0x00000405

08019bf8 <MX_USBX_Device_Init>:
  * @param  none
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID)
{
 8019bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019bfa:	b091      	sub	sp, #68	@ 0x44
 8019bfc:	af06      	add	r7, sp, #24
   UINT ret = UX_SUCCESS;
 8019bfe:	2300      	movs	r3, #0
 8019c00:	627b      	str	r3, [r7, #36]	@ 0x24
  UCHAR *pointer;

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  /* USER CODE END MX_USBX_Device_Init0 */
  pointer = ux_device_byte_pool_buffer;
 8019c02:	4b3f      	ldr	r3, [pc, #252]	@ (8019d00 <MX_USBX_Device_Init+0x108>)
 8019c04:	623b      	str	r3, [r7, #32]

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8019c06:	23a0      	movs	r3, #160	@ 0xa0
 8019c08:	0199      	lsls	r1, r3, #6
 8019c0a:	6a38      	ldr	r0, [r7, #32]
 8019c0c:	2300      	movs	r3, #0
 8019c0e:	2200      	movs	r2, #0
 8019c10:	f7fe f9b6 	bl	8017f80 <_uxe_system_initialize>
 8019c14:	1e03      	subs	r3, r0, #0
 8019c16:	d001      	beq.n	8019c1c <MX_USBX_Device_Init+0x24>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 8019c18:	23ff      	movs	r3, #255	@ 0xff
 8019c1a:	e06d      	b.n	8019cf8 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 8019c1c:	230c      	movs	r3, #12
 8019c1e:	18fb      	adds	r3, r7, r3
 8019c20:	0019      	movs	r1, r3
 8019c22:	2001      	movs	r0, #1
 8019c24:	f000 f958 	bl	8019ed8 <USBD_Get_Device_Framework_Speed>
 8019c28:	0003      	movs	r3, r0
 8019c2a:	61fb      	str	r3, [r7, #28]
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8019c2c:	2308      	movs	r3, #8
 8019c2e:	18fb      	adds	r3, r7, r3
 8019c30:	0019      	movs	r1, r3
 8019c32:	2000      	movs	r0, #0
 8019c34:	f000 f950 	bl	8019ed8 <USBD_Get_Device_Framework_Speed>
 8019c38:	0003      	movs	r3, r0
 8019c3a:	61bb      	str	r3, [r7, #24]
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8019c3c:	1d3b      	adds	r3, r7, #4
 8019c3e:	0018      	movs	r0, r3
 8019c40:	f000 f994 	bl	8019f6c <USBD_Get_String_Framework>
 8019c44:	0003      	movs	r3, r0
 8019c46:	617b      	str	r3, [r7, #20]

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8019c48:	003b      	movs	r3, r7
 8019c4a:	0018      	movs	r0, r3
 8019c4c:	f000 fa30 	bl	801a0b0 <USBD_Get_Language_Id_Framework>
 8019c50:	0003      	movs	r3, r0
 8019c52:	613b      	str	r3, [r7, #16]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 8019c54:	68fc      	ldr	r4, [r7, #12]
 8019c56:	68be      	ldr	r6, [r7, #8]
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	683a      	ldr	r2, [r7, #0]
 8019c5c:	69bd      	ldr	r5, [r7, #24]
 8019c5e:	69f8      	ldr	r0, [r7, #28]
 8019c60:	4928      	ldr	r1, [pc, #160]	@ (8019d04 <MX_USBX_Device_Init+0x10c>)
 8019c62:	9104      	str	r1, [sp, #16]
 8019c64:	9203      	str	r2, [sp, #12]
 8019c66:	693a      	ldr	r2, [r7, #16]
 8019c68:	9202      	str	r2, [sp, #8]
 8019c6a:	9301      	str	r3, [sp, #4]
 8019c6c:	697b      	ldr	r3, [r7, #20]
 8019c6e:	9300      	str	r3, [sp, #0]
 8019c70:	0033      	movs	r3, r6
 8019c72:	002a      	movs	r2, r5
 8019c74:	0021      	movs	r1, r4
 8019c76:	f7fd fbc3 	bl	8017400 <_ux_device_stack_initialize>
 8019c7a:	1e03      	subs	r3, r0, #0
 8019c7c:	d001      	beq.n	8019c82 <MX_USBX_Device_Init+0x8a>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 8019c7e:	23ff      	movs	r3, #255	@ 0xff
 8019c80:	e03a      	b.n	8019cf8 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 8019c82:	4b21      	ldr	r3, [pc, #132]	@ (8019d08 <MX_USBX_Device_Init+0x110>)
 8019c84:	4a21      	ldr	r2, [pc, #132]	@ (8019d0c <MX_USBX_Device_Init+0x114>)
 8019c86:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8019c88:	4b1f      	ldr	r3, [pc, #124]	@ (8019d08 <MX_USBX_Device_Init+0x110>)
 8019c8a:	4a21      	ldr	r2, [pc, #132]	@ (8019d10 <MX_USBX_Device_Init+0x118>)
 8019c8c:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 8019c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8019d08 <MX_USBX_Device_Init+0x110>)
 8019c90:	4a20      	ldr	r2, [pc, #128]	@ (8019d14 <MX_USBX_Device_Init+0x11c>)
 8019c92:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 8019c94:	2100      	movs	r1, #0
 8019c96:	2002      	movs	r0, #2
 8019c98:	f000 fa82 	bl	801a1a0 <USBD_Get_Configuration_Number>
 8019c9c:	0003      	movs	r3, r0
 8019c9e:	001a      	movs	r2, r3
 8019ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8019d18 <MX_USBX_Device_Init+0x120>)
 8019ca2:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8019ca4:	2100      	movs	r1, #0
 8019ca6:	2002      	movs	r0, #2
 8019ca8:	f000 fa2a 	bl	801a100 <USBD_Get_Interface_Number>
 8019cac:	0003      	movs	r3, r0
 8019cae:	001a      	movs	r2, r3
 8019cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8019d1c <MX_USBX_Device_Init+0x124>)
 8019cb2:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 8019cb4:	4b18      	ldr	r3, [pc, #96]	@ (8019d18 <MX_USBX_Device_Init+0x120>)
 8019cb6:	681a      	ldr	r2, [r3, #0]
 8019cb8:	4b18      	ldr	r3, [pc, #96]	@ (8019d1c <MX_USBX_Device_Init+0x124>)
 8019cba:	681c      	ldr	r4, [r3, #0]
 8019cbc:	4918      	ldr	r1, [pc, #96]	@ (8019d20 <MX_USBX_Device_Init+0x128>)
 8019cbe:	4819      	ldr	r0, [pc, #100]	@ (8019d24 <MX_USBX_Device_Init+0x12c>)
 8019cc0:	4b11      	ldr	r3, [pc, #68]	@ (8019d08 <MX_USBX_Device_Init+0x110>)
 8019cc2:	9300      	str	r3, [sp, #0]
 8019cc4:	0023      	movs	r3, r4
 8019cc6:	f7fc fcd5 	bl	8016674 <_ux_device_stack_class_register>
 8019cca:	1e03      	subs	r3, r0, #0
 8019ccc:	d001      	beq.n	8019cd2 <MX_USBX_Device_Init+0xda>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 8019cce:	23ff      	movs	r3, #255	@ 0xff
 8019cd0:	e012      	b.n	8019cf8 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */
  /* Connect USBX to STM32 PCD and start the USB peripheral only AFTER stack is ready */
  if (_ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS) != UX_SUCCESS)
 8019cd2:	4b15      	ldr	r3, [pc, #84]	@ (8019d28 <MX_USBX_Device_Init+0x130>)
 8019cd4:	4a15      	ldr	r2, [pc, #84]	@ (8019d2c <MX_USBX_Device_Init+0x134>)
 8019cd6:	0019      	movs	r1, r3
 8019cd8:	0010      	movs	r0, r2
 8019cda:	f7ff fdf5 	bl	80198c8 <_ux_dcd_stm32_initialize>
 8019cde:	1e03      	subs	r3, r0, #0
 8019ce0:	d001      	beq.n	8019ce6 <MX_USBX_Device_Init+0xee>
  {
    return UX_ERROR;
 8019ce2:	23ff      	movs	r3, #255	@ 0xff
 8019ce4:	e008      	b.n	8019cf8 <MX_USBX_Device_Init+0x100>
  }

  if (HAL_PCD_Start(&hpcd_USB_DRD_FS) != HAL_OK)
 8019ce6:	4b10      	ldr	r3, [pc, #64]	@ (8019d28 <MX_USBX_Device_Init+0x130>)
 8019ce8:	0018      	movs	r0, r3
 8019cea:	f7f4 f9a5 	bl	800e038 <HAL_PCD_Start>
 8019cee:	1e03      	subs	r3, r0, #0
 8019cf0:	d001      	beq.n	8019cf6 <MX_USBX_Device_Init+0xfe>
  {
    return UX_ERROR;
 8019cf2:	23ff      	movs	r3, #255	@ 0xff
 8019cf4:	e000      	b.n	8019cf8 <MX_USBX_Device_Init+0x100>
  }
  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 8019cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8019cf8:	0018      	movs	r0, r3
 8019cfa:	46bd      	mov	sp, r7
 8019cfc:	b00b      	add	sp, #44	@ 0x2c
 8019cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019d00:	200020b4 	.word	0x200020b4
 8019d04:	08019d89 	.word	0x08019d89
 8019d08:	200048bc 	.word	0x200048bc
 8019d0c:	08019ddd 	.word	0x08019ddd
 8019d10:	08019df9 	.word	0x08019df9
 8019d14:	08019e15 	.word	0x08019e15
 8019d18:	200048b8 	.word	0x200048b8
 8019d1c:	200048b4 	.word	0x200048b4
 8019d20:	08018905 	.word	0x08018905
 8019d24:	20000018 	.word	0x20000018
 8019d28:	20000520 	.word	0x20000520
 8019d2c:	40005c00 	.word	0x40005c00

08019d30 <_ux_utility_interrupt_disable>:
  *         USB utility interrupt disable.
  * @param  none
  * @retval none
  */
ALIGN_TYPE _ux_utility_interrupt_disable(VOID)
{
 8019d30:	b580      	push	{r7, lr}
 8019d32:	b082      	sub	sp, #8
 8019d34:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8019d36:	f3ef 8310 	mrs	r3, PRIMASK
 8019d3a:	603b      	str	r3, [r7, #0]
  return(result);
 8019d3c:	683b      	ldr	r3, [r7, #0]
  UINT interrupt_save;
  /* USER CODE BEGIN _ux_utility_interrupt_disable */
  interrupt_save = __get_PRIMASK();
 8019d3e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d40:	b672      	cpsid	i
}
 8019d42:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  /* USER CODE END _ux_utility_interrupt_disable */

  return interrupt_save;
 8019d44:	687b      	ldr	r3, [r7, #4]
}
 8019d46:	0018      	movs	r0, r3
 8019d48:	46bd      	mov	sp, r7
 8019d4a:	b002      	add	sp, #8
 8019d4c:	bd80      	pop	{r7, pc}

08019d4e <_ux_utility_interrupt_restore>:
  *         USB utility interrupt restore.
  * @param  flags
  * @retval none
  */
VOID _ux_utility_interrupt_restore(ALIGN_TYPE flags)
{
 8019d4e:	b580      	push	{r7, lr}
 8019d50:	b084      	sub	sp, #16
 8019d52:	af00      	add	r7, sp, #0
 8019d54:	6078      	str	r0, [r7, #4]
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d5a:	68fb      	ldr	r3, [r7, #12]
 8019d5c:	f383 8810 	msr	PRIMASK, r3
}
 8019d60:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN _ux_utility_interrupt_restore */
  __set_PRIMASK(flags);
  /* USER CODE END _ux_utility_interrupt_restore */
}
 8019d62:	46c0      	nop			@ (mov r8, r8)
 8019d64:	46bd      	mov	sp, r7
 8019d66:	b004      	add	sp, #16
 8019d68:	bd80      	pop	{r7, pc}

08019d6a <_ux_utility_time_get>:
  *         Get Time Tick for host timing.
  * @param  none
  * @retval time tick
  */
ULONG _ux_utility_time_get(VOID)
{
 8019d6a:	b580      	push	{r7, lr}
 8019d6c:	b082      	sub	sp, #8
 8019d6e:	af00      	add	r7, sp, #0
  ULONG time_tick = 0U;
 8019d70:	2300      	movs	r3, #0
 8019d72:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN _ux_utility_time_get */
time_tick = HAL_GetTick();
 8019d74:	f7ef fb5a 	bl	800942c <HAL_GetTick>
 8019d78:	0003      	movs	r3, r0
 8019d7a:	607b      	str	r3, [r7, #4]
  /* USER CODE END _ux_utility_time_get */

  return time_tick;
 8019d7c:	687b      	ldr	r3, [r7, #4]
}
 8019d7e:	0018      	movs	r0, r3
 8019d80:	46bd      	mov	sp, r7
 8019d82:	b002      	add	sp, #8
 8019d84:	bd80      	pop	{r7, pc}
	...

08019d88 <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 8019d88:	b580      	push	{r7, lr}
 8019d8a:	b084      	sub	sp, #16
 8019d8c:	af00      	add	r7, sp, #0
 8019d8e:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 8019d90:	2300      	movs	r3, #0
 8019d92:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	2bf4      	cmp	r3, #244	@ 0xf4
 8019d98:	d812      	bhi.n	8019dc0 <USBD_ChangeFunction+0x38>
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	2bf0      	cmp	r3, #240	@ 0xf0
 8019d9e:	d206      	bcs.n	8019dae <USBD_ChangeFunction+0x26>
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	2b01      	cmp	r3, #1
 8019da4:	d00e      	beq.n	8019dc4 <USBD_ChangeFunction+0x3c>
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	2b0a      	cmp	r3, #10
 8019daa:	d00d      	beq.n	8019dc8 <USBD_ChangeFunction+0x40>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 8019dac:	e008      	b.n	8019dc0 <USBD_ChangeFunction+0x38>
  switch (Device_State)
 8019dae:	687b      	ldr	r3, [r7, #4]
 8019db0:	3bf0      	subs	r3, #240	@ 0xf0
 8019db2:	2b04      	cmp	r3, #4
 8019db4:	d804      	bhi.n	8019dc0 <USBD_ChangeFunction+0x38>
 8019db6:	009a      	lsls	r2, r3, #2
 8019db8:	4b07      	ldr	r3, [pc, #28]	@ (8019dd8 <USBD_ChangeFunction+0x50>)
 8019dba:	18d3      	adds	r3, r2, r3
 8019dbc:	681b      	ldr	r3, [r3, #0]
 8019dbe:	469f      	mov	pc, r3
      break;
 8019dc0:	46c0      	nop			@ (mov r8, r8)
 8019dc2:	e004      	b.n	8019dce <USBD_ChangeFunction+0x46>
      break;
 8019dc4:	46c0      	nop			@ (mov r8, r8)
 8019dc6:	e002      	b.n	8019dce <USBD_ChangeFunction+0x46>
      break;
 8019dc8:	46c0      	nop			@ (mov r8, r8)
 8019dca:	e000      	b.n	8019dce <USBD_ChangeFunction+0x46>
      break;
 8019dcc:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 8019dce:	68fb      	ldr	r3, [r7, #12]
}
 8019dd0:	0018      	movs	r0, r3
 8019dd2:	46bd      	mov	sp, r7
 8019dd4:	b004      	add	sp, #16
 8019dd6:	bd80      	pop	{r7, pc}
 8019dd8:	08021748 	.word	0x08021748

08019ddc <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 8019ddc:	b580      	push	{r7, lr}
 8019dde:	b082      	sub	sp, #8
 8019de0:	af00      	add	r7, sp, #0
 8019de2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *)cdc_acm_instance;
 8019de4:	4b03      	ldr	r3, [pc, #12]	@ (8019df4 <USBD_CDC_ACM_Activate+0x18>)
 8019de6:	687a      	ldr	r2, [r7, #4]
 8019de8:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 8019dea:	46c0      	nop			@ (mov r8, r8)
}
 8019dec:	46bd      	mov	sp, r7
 8019dee:	b002      	add	sp, #8
 8019df0:	bd80      	pop	{r7, pc}
 8019df2:	46c0      	nop			@ (mov r8, r8)
 8019df4:	200048c8 	.word	0x200048c8

08019df8 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 8019df8:	b580      	push	{r7, lr}
 8019dfa:	b082      	sub	sp, #8
 8019dfc:	af00      	add	r7, sp, #0
 8019dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = UX_NULL;
 8019e00:	4b03      	ldr	r3, [pc, #12]	@ (8019e10 <USBD_CDC_ACM_Deactivate+0x18>)
 8019e02:	2200      	movs	r2, #0
 8019e04:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 8019e06:	46c0      	nop			@ (mov r8, r8)
}
 8019e08:	46bd      	mov	sp, r7
 8019e0a:	b002      	add	sp, #8
 8019e0c:	bd80      	pop	{r7, pc}
 8019e0e:	46c0      	nop			@ (mov r8, r8)
 8019e10:	200048c8 	.word	0x200048c8

08019e14 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 8019e14:	b580      	push	{r7, lr}
 8019e16:	b082      	sub	sp, #8
 8019e18:	af00      	add	r7, sp, #0
 8019e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 8019e1c:	46c0      	nop			@ (mov r8, r8)
}
 8019e1e:	46bd      	mov	sp, r7
 8019e20:	b002      	add	sp, #8
 8019e22:	bd80      	pop	{r7, pc}

08019e24 <USBD_CDC_ACM_Transmit>:

/* USER CODE BEGIN 1 */
uint32_t USBD_CDC_ACM_Transmit(uint8_t* buffer, uint32_t size, uint32_t* sent)
{
 8019e24:	b580      	push	{r7, lr}
 8019e26:	b086      	sub	sp, #24
 8019e28:	af00      	add	r7, sp, #0
 8019e2a:	60f8      	str	r0, [r7, #12]
 8019e2c:	60b9      	str	r1, [r7, #8]
 8019e2e:	607a      	str	r2, [r7, #4]
    if (sent) *sent = 0;
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	2b00      	cmp	r3, #0
 8019e34:	d002      	beq.n	8019e3c <USBD_CDC_ACM_Transmit+0x18>
 8019e36:	687b      	ldr	r3, [r7, #4]
 8019e38:	2200      	movs	r2, #0
 8019e3a:	601a      	str	r2, [r3, #0]
    if (cdc_acm == NULL)
 8019e3c:	4b15      	ldr	r3, [pc, #84]	@ (8019e94 <USBD_CDC_ACM_Transmit+0x70>)
 8019e3e:	681b      	ldr	r3, [r3, #0]
 8019e40:	2b00      	cmp	r3, #0
 8019e42:	d101      	bne.n	8019e48 <USBD_CDC_ACM_Transmit+0x24>
    {
        return 1; /* not connected */
 8019e44:	2301      	movs	r3, #1
 8019e46:	e021      	b.n	8019e8c <USBD_CDC_ACM_Transmit+0x68>
    }

    /* Non-blocking with timeout: never hang the firmware if host isn't reading. */
    ULONG start = _ux_utility_time_get();
 8019e48:	f7ff ff8f 	bl	8019d6a <_ux_utility_time_get>
 8019e4c:	0003      	movs	r3, r0
 8019e4e:	617b      	str	r3, [r7, #20]
    UINT retVal;

    do
    {
        retVal = ux_device_class_cdc_acm_write_run(cdc_acm, buffer, size, sent);
 8019e50:	4b10      	ldr	r3, [pc, #64]	@ (8019e94 <USBD_CDC_ACM_Transmit+0x70>)
 8019e52:	6818      	ldr	r0, [r3, #0]
 8019e54:	687b      	ldr	r3, [r7, #4]
 8019e56:	68ba      	ldr	r2, [r7, #8]
 8019e58:	68f9      	ldr	r1, [r7, #12]
 8019e5a:	f7fe ff71 	bl	8018d40 <_ux_device_class_cdc_acm_write_run>
 8019e5e:	0003      	movs	r3, r0
 8019e60:	613b      	str	r3, [r7, #16]

        if (retVal == UX_STATE_NEXT)
 8019e62:	693b      	ldr	r3, [r7, #16]
 8019e64:	2b04      	cmp	r3, #4
 8019e66:	d101      	bne.n	8019e6c <USBD_CDC_ACM_Transmit+0x48>
        {
            return 0; /* sent OK */
 8019e68:	2300      	movs	r3, #0
 8019e6a:	e00f      	b.n	8019e8c <USBD_CDC_ACM_Transmit+0x68>
        }

        /* If class wants us to try again later, don't spin forever. */
        if ((_ux_utility_time_get() - start) > 20U)
 8019e6c:	f7ff ff7d 	bl	8019d6a <_ux_utility_time_get>
 8019e70:	0002      	movs	r2, r0
 8019e72:	697b      	ldr	r3, [r7, #20]
 8019e74:	1ad3      	subs	r3, r2, r3
 8019e76:	2b14      	cmp	r3, #20
 8019e78:	d901      	bls.n	8019e7e <USBD_CDC_ACM_Transmit+0x5a>
        {
            return 2; /* busy/timeout */
 8019e7a:	2302      	movs	r3, #2
 8019e7c:	e006      	b.n	8019e8c <USBD_CDC_ACM_Transmit+0x68>
        }

    } while (retVal == UX_STATE_WAIT || retVal == UX_STATE_LOCK);
 8019e7e:	693b      	ldr	r3, [r7, #16]
 8019e80:	2b05      	cmp	r3, #5
 8019e82:	d0e5      	beq.n	8019e50 <USBD_CDC_ACM_Transmit+0x2c>
 8019e84:	693b      	ldr	r3, [r7, #16]
 8019e86:	2b06      	cmp	r3, #6
 8019e88:	d0e2      	beq.n	8019e50 <USBD_CDC_ACM_Transmit+0x2c>

    /* Any other code is treated as an error / not ready. */
    return 2;
 8019e8a:	2302      	movs	r3, #2
}
 8019e8c:	0018      	movs	r0, r3
 8019e8e:	46bd      	mov	sp, r7
 8019e90:	b006      	add	sp, #24
 8019e92:	bd80      	pop	{r7, pc}
 8019e94:	200048c8 	.word	0x200048c8

08019e98 <USBD_CDC_ACM_Receive>:

uint32_t USBD_CDC_ACM_Receive(uint8_t* buffer, uint32_t size, uint32_t* received)
{
 8019e98:	b580      	push	{r7, lr}
 8019e9a:	b084      	sub	sp, #16
 8019e9c:	af00      	add	r7, sp, #0
 8019e9e:	60f8      	str	r0, [r7, #12]
 8019ea0:	60b9      	str	r1, [r7, #8]
 8019ea2:	607a      	str	r2, [r7, #4]
  if (received) *received = 0;
 8019ea4:	687b      	ldr	r3, [r7, #4]
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d002      	beq.n	8019eb0 <USBD_CDC_ACM_Receive+0x18>
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	2200      	movs	r2, #0
 8019eae:	601a      	str	r2, [r3, #0]
  if (cdc_acm!=NULL){
 8019eb0:	4b08      	ldr	r3, [pc, #32]	@ (8019ed4 <USBD_CDC_ACM_Receive+0x3c>)
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	d008      	beq.n	8019eca <USBD_CDC_ACM_Receive+0x32>
    ux_device_class_cdc_acm_read_run(cdc_acm,buffer,size,received);
 8019eb8:	4b06      	ldr	r3, [pc, #24]	@ (8019ed4 <USBD_CDC_ACM_Receive+0x3c>)
 8019eba:	6818      	ldr	r0, [r3, #0]
 8019ebc:	687b      	ldr	r3, [r7, #4]
 8019ebe:	68ba      	ldr	r2, [r7, #8]
 8019ec0:	68f9      	ldr	r1, [r7, #12]
 8019ec2:	f7fe fe5f 	bl	8018b84 <_ux_device_class_cdc_acm_read_run>
    return 0;
 8019ec6:	2300      	movs	r3, #0
 8019ec8:	e000      	b.n	8019ecc <USBD_CDC_ACM_Receive+0x34>
  }else{
   return 1;
 8019eca:	2301      	movs	r3, #1
  }

}
 8019ecc:	0018      	movs	r0, r3
 8019ece:	46bd      	mov	sp, r7
 8019ed0:	b004      	add	sp, #16
 8019ed2:	bd80      	pop	{r7, pc}
 8019ed4:	200048c8 	.word	0x200048c8

08019ed8 <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 8019ed8:	b580      	push	{r7, lr}
 8019eda:	b084      	sub	sp, #16
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	0002      	movs	r2, r0
 8019ee0:	6039      	str	r1, [r7, #0]
 8019ee2:	1dfb      	adds	r3, r7, #7
 8019ee4:	701a      	strb	r2, [r3, #0]
  uint8_t *pFrameWork = NULL;
 8019ee6:	2300      	movs	r3, #0
 8019ee8:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 8019eea:	1dfb      	adds	r3, r7, #7
 8019eec:	781b      	ldrb	r3, [r3, #0]
 8019eee:	2b00      	cmp	r3, #0
 8019ef0:	d116      	bne.n	8019f20 <USBD_Get_Device_Framework_Speed+0x48>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 8019ef2:	4b19      	ldr	r3, [pc, #100]	@ (8019f58 <USBD_Get_Device_Framework_Speed+0x80>)
 8019ef4:	6819      	ldr	r1, [r3, #0]
 8019ef6:	1dfb      	adds	r3, r7, #7
 8019ef8:	781b      	ldrb	r3, [r3, #0]
 8019efa:	4a18      	ldr	r2, [pc, #96]	@ (8019f5c <USBD_Get_Device_Framework_Speed+0x84>)
 8019efc:	4818      	ldr	r0, [pc, #96]	@ (8019f60 <USBD_Get_Device_Framework_Speed+0x88>)
 8019efe:	f000 f9bd 	bl	801a27c <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 8019f02:	4a17      	ldr	r2, [pc, #92]	@ (8019f60 <USBD_Get_Device_Framework_Speed+0x88>)
 8019f04:	2390      	movs	r3, #144	@ 0x90
 8019f06:	005b      	lsls	r3, r3, #1
 8019f08:	58d2      	ldr	r2, [r2, r3]
 8019f0a:	4915      	ldr	r1, [pc, #84]	@ (8019f60 <USBD_Get_Device_Framework_Speed+0x88>)
 8019f0c:	2392      	movs	r3, #146	@ 0x92
 8019f0e:	005b      	lsls	r3, r3, #1
 8019f10:	58cb      	ldr	r3, [r1, r3]
 8019f12:	18d2      	adds	r2, r2, r3
 8019f14:	683b      	ldr	r3, [r7, #0]
 8019f16:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 8019f18:	4b0f      	ldr	r3, [pc, #60]	@ (8019f58 <USBD_Get_Device_Framework_Speed+0x80>)
 8019f1a:	681b      	ldr	r3, [r3, #0]
 8019f1c:	60fb      	str	r3, [r7, #12]
 8019f1e:	e015      	b.n	8019f4c <USBD_Get_Device_Framework_Speed+0x74>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 8019f20:	4b10      	ldr	r3, [pc, #64]	@ (8019f64 <USBD_Get_Device_Framework_Speed+0x8c>)
 8019f22:	6819      	ldr	r1, [r3, #0]
 8019f24:	1dfb      	adds	r3, r7, #7
 8019f26:	781b      	ldrb	r3, [r3, #0]
 8019f28:	4a0c      	ldr	r2, [pc, #48]	@ (8019f5c <USBD_Get_Device_Framework_Speed+0x84>)
 8019f2a:	480f      	ldr	r0, [pc, #60]	@ (8019f68 <USBD_Get_Device_Framework_Speed+0x90>)
 8019f2c:	f000 f9a6 	bl	801a27c <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 8019f30:	4a0d      	ldr	r2, [pc, #52]	@ (8019f68 <USBD_Get_Device_Framework_Speed+0x90>)
 8019f32:	2390      	movs	r3, #144	@ 0x90
 8019f34:	005b      	lsls	r3, r3, #1
 8019f36:	58d2      	ldr	r2, [r2, r3]
 8019f38:	490b      	ldr	r1, [pc, #44]	@ (8019f68 <USBD_Get_Device_Framework_Speed+0x90>)
 8019f3a:	2392      	movs	r3, #146	@ 0x92
 8019f3c:	005b      	lsls	r3, r3, #1
 8019f3e:	58cb      	ldr	r3, [r1, r3]
 8019f40:	18d2      	adds	r2, r2, r3
 8019f42:	683b      	ldr	r3, [r7, #0]
 8019f44:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 8019f46:	4b07      	ldr	r3, [pc, #28]	@ (8019f64 <USBD_Get_Device_Framework_Speed+0x8c>)
 8019f48:	681b      	ldr	r3, [r3, #0]
 8019f4a:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 8019f4c:	68fb      	ldr	r3, [r7, #12]
}
 8019f4e:	0018      	movs	r0, r3
 8019f50:	46bd      	mov	sp, r7
 8019f52:	b004      	add	sp, #16
 8019f54:	bd80      	pop	{r7, pc}
 8019f56:	46c0      	nop			@ (mov r8, r8)
 8019f58:	2000006c 	.word	0x2000006c
 8019f5c:	20000060 	.word	0x20000060
 8019f60:	200048cc 	.word	0x200048cc
 8019f64:	20000070 	.word	0x20000070
 8019f68:	200049f4 	.word	0x200049f4

08019f6c <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 8019f6c:	b5b0      	push	{r4, r5, r7, lr}
 8019f6e:	b084      	sub	sp, #16
 8019f70:	af00      	add	r7, sp, #0
 8019f72:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 8019f74:	250c      	movs	r5, #12
 8019f76:	197b      	adds	r3, r7, r5
 8019f78:	2200      	movs	r2, #0
 8019f7a:	801a      	strh	r2, [r3, #0]
  uint8_t count = 0U;
 8019f7c:	240f      	movs	r4, #15
 8019f7e:	193b      	adds	r3, r7, r4
 8019f80:	2200      	movs	r2, #0
 8019f82:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8019f84:	193b      	adds	r3, r7, r4
 8019f86:	781b      	ldrb	r3, [r3, #0]
 8019f88:	193a      	adds	r2, r7, r4
 8019f8a:	1c59      	adds	r1, r3, #1
 8019f8c:	7011      	strb	r1, [r2, #0]
 8019f8e:	001a      	movs	r2, r3
 8019f90:	4b43      	ldr	r3, [pc, #268]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 8019f92:	2109      	movs	r1, #9
 8019f94:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8019f96:	193b      	adds	r3, r7, r4
 8019f98:	781b      	ldrb	r3, [r3, #0]
 8019f9a:	193a      	adds	r2, r7, r4
 8019f9c:	1c59      	adds	r1, r3, #1
 8019f9e:	7011      	strb	r1, [r2, #0]
 8019fa0:	001a      	movs	r2, r3
 8019fa2:	4b3f      	ldr	r3, [pc, #252]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 8019fa4:	2104      	movs	r1, #4
 8019fa6:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 8019fa8:	193b      	adds	r3, r7, r4
 8019faa:	781b      	ldrb	r3, [r3, #0]
 8019fac:	193a      	adds	r2, r7, r4
 8019fae:	1c59      	adds	r1, r3, #1
 8019fb0:	7011      	strb	r1, [r2, #0]
 8019fb2:	001a      	movs	r2, r3
 8019fb4:	4b3a      	ldr	r3, [pc, #232]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 8019fb6:	2101      	movs	r1, #1
 8019fb8:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 8019fba:	193b      	adds	r3, r7, r4
 8019fbc:	781a      	ldrb	r2, [r3, #0]
 8019fbe:	4b38      	ldr	r3, [pc, #224]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 8019fc0:	18d1      	adds	r1, r2, r3
 8019fc2:	197a      	adds	r2, r7, r5
 8019fc4:	4b37      	ldr	r3, [pc, #220]	@ (801a0a4 <USBD_Get_String_Framework+0x138>)
 8019fc6:	0018      	movs	r0, r3
 8019fc8:	f000 f8fe 	bl	801a1c8 <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 8019fcc:	197b      	adds	r3, r7, r5
 8019fce:	881b      	ldrh	r3, [r3, #0]
 8019fd0:	b2da      	uxtb	r2, r3
 8019fd2:	193b      	adds	r3, r7, r4
 8019fd4:	781b      	ldrb	r3, [r3, #0]
 8019fd6:	18d3      	adds	r3, r2, r3
 8019fd8:	b2da      	uxtb	r2, r3
 8019fda:	193b      	adds	r3, r7, r4
 8019fdc:	3201      	adds	r2, #1
 8019fde:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8019fe0:	193b      	adds	r3, r7, r4
 8019fe2:	781b      	ldrb	r3, [r3, #0]
 8019fe4:	193a      	adds	r2, r7, r4
 8019fe6:	1c59      	adds	r1, r3, #1
 8019fe8:	7011      	strb	r1, [r2, #0]
 8019fea:	001a      	movs	r2, r3
 8019fec:	4b2c      	ldr	r3, [pc, #176]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 8019fee:	2109      	movs	r1, #9
 8019ff0:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8019ff2:	193b      	adds	r3, r7, r4
 8019ff4:	781b      	ldrb	r3, [r3, #0]
 8019ff6:	193a      	adds	r2, r7, r4
 8019ff8:	1c59      	adds	r1, r3, #1
 8019ffa:	7011      	strb	r1, [r2, #0]
 8019ffc:	001a      	movs	r2, r3
 8019ffe:	4b28      	ldr	r3, [pc, #160]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a000:	2104      	movs	r1, #4
 801a002:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801a004:	193b      	adds	r3, r7, r4
 801a006:	781b      	ldrb	r3, [r3, #0]
 801a008:	193a      	adds	r2, r7, r4
 801a00a:	1c59      	adds	r1, r3, #1
 801a00c:	7011      	strb	r1, [r2, #0]
 801a00e:	001a      	movs	r2, r3
 801a010:	4b23      	ldr	r3, [pc, #140]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a012:	2102      	movs	r1, #2
 801a014:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801a016:	193b      	adds	r3, r7, r4
 801a018:	781a      	ldrb	r2, [r3, #0]
 801a01a:	4b21      	ldr	r3, [pc, #132]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a01c:	18d1      	adds	r1, r2, r3
 801a01e:	197a      	adds	r2, r7, r5
 801a020:	4b21      	ldr	r3, [pc, #132]	@ (801a0a8 <USBD_Get_String_Framework+0x13c>)
 801a022:	0018      	movs	r0, r3
 801a024:	f000 f8d0 	bl	801a1c8 <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 801a028:	197b      	adds	r3, r7, r5
 801a02a:	881b      	ldrh	r3, [r3, #0]
 801a02c:	b2da      	uxtb	r2, r3
 801a02e:	193b      	adds	r3, r7, r4
 801a030:	781b      	ldrb	r3, [r3, #0]
 801a032:	18d3      	adds	r3, r2, r3
 801a034:	b2da      	uxtb	r2, r3
 801a036:	193b      	adds	r3, r7, r4
 801a038:	3201      	adds	r2, #1
 801a03a:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801a03c:	193b      	adds	r3, r7, r4
 801a03e:	781b      	ldrb	r3, [r3, #0]
 801a040:	0020      	movs	r0, r4
 801a042:	193a      	adds	r2, r7, r4
 801a044:	1c59      	adds	r1, r3, #1
 801a046:	7011      	strb	r1, [r2, #0]
 801a048:	001a      	movs	r2, r3
 801a04a:	4b15      	ldr	r3, [pc, #84]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a04c:	2109      	movs	r1, #9
 801a04e:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801a050:	183b      	adds	r3, r7, r0
 801a052:	781b      	ldrb	r3, [r3, #0]
 801a054:	183a      	adds	r2, r7, r0
 801a056:	1c59      	adds	r1, r3, #1
 801a058:	7011      	strb	r1, [r2, #0]
 801a05a:	001a      	movs	r2, r3
 801a05c:	4b10      	ldr	r3, [pc, #64]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a05e:	2104      	movs	r1, #4
 801a060:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801a062:	183b      	adds	r3, r7, r0
 801a064:	781b      	ldrb	r3, [r3, #0]
 801a066:	183a      	adds	r2, r7, r0
 801a068:	1c59      	adds	r1, r3, #1
 801a06a:	7011      	strb	r1, [r2, #0]
 801a06c:	001a      	movs	r2, r3
 801a06e:	4b0c      	ldr	r3, [pc, #48]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a070:	2103      	movs	r1, #3
 801a072:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801a074:	183b      	adds	r3, r7, r0
 801a076:	781a      	ldrb	r2, [r3, #0]
 801a078:	4b09      	ldr	r3, [pc, #36]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a07a:	18d1      	adds	r1, r2, r3
 801a07c:	197a      	adds	r2, r7, r5
 801a07e:	4b0b      	ldr	r3, [pc, #44]	@ (801a0ac <USBD_Get_String_Framework+0x140>)
 801a080:	0018      	movs	r0, r3
 801a082:	f000 f8a1 	bl	801a1c8 <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 801a086:	4b06      	ldr	r3, [pc, #24]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
 801a088:	0018      	movs	r0, r3
 801a08a:	f7e6 f847 	bl	800011c <strlen>
 801a08e:	0002      	movs	r2, r0
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 801a094:	4b02      	ldr	r3, [pc, #8]	@ (801a0a0 <USBD_Get_String_Framework+0x134>)
}
 801a096:	0018      	movs	r0, r3
 801a098:	46bd      	mov	sp, r7
 801a09a:	b004      	add	sp, #16
 801a09c:	bdb0      	pop	{r4, r5, r7, pc}
 801a09e:	46c0      	nop			@ (mov r8, r8)
 801a0a0:	20004cac 	.word	0x20004cac
 801a0a4:	080214a8 	.word	0x080214a8
 801a0a8:	080214bc 	.word	0x080214bc
 801a0ac:	080214d0 	.word	0x080214d0

0801a0b0 <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801a0b0:	b580      	push	{r7, lr}
 801a0b2:	b084      	sub	sp, #16
 801a0b4:	af00      	add	r7, sp, #0
 801a0b6:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 801a0b8:	200f      	movs	r0, #15
 801a0ba:	183b      	adds	r3, r7, r0
 801a0bc:	2200      	movs	r2, #0
 801a0be:	701a      	strb	r2, [r3, #0]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801a0c0:	183b      	adds	r3, r7, r0
 801a0c2:	781b      	ldrb	r3, [r3, #0]
 801a0c4:	183a      	adds	r2, r7, r0
 801a0c6:	1c59      	adds	r1, r3, #1
 801a0c8:	7011      	strb	r1, [r2, #0]
 801a0ca:	001a      	movs	r2, r3
 801a0cc:	4b0b      	ldr	r3, [pc, #44]	@ (801a0fc <USBD_Get_Language_Id_Framework+0x4c>)
 801a0ce:	2109      	movs	r1, #9
 801a0d0:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801a0d2:	183b      	adds	r3, r7, r0
 801a0d4:	781b      	ldrb	r3, [r3, #0]
 801a0d6:	183a      	adds	r2, r7, r0
 801a0d8:	1c59      	adds	r1, r3, #1
 801a0da:	7011      	strb	r1, [r2, #0]
 801a0dc:	001a      	movs	r2, r3
 801a0de:	4b07      	ldr	r3, [pc, #28]	@ (801a0fc <USBD_Get_Language_Id_Framework+0x4c>)
 801a0e0:	2104      	movs	r1, #4
 801a0e2:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 801a0e4:	4b05      	ldr	r3, [pc, #20]	@ (801a0fc <USBD_Get_Language_Id_Framework+0x4c>)
 801a0e6:	0018      	movs	r0, r3
 801a0e8:	f7e6 f818 	bl	800011c <strlen>
 801a0ec:	0002      	movs	r2, r0
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 801a0f2:	4b02      	ldr	r3, [pc, #8]	@ (801a0fc <USBD_Get_Language_Id_Framework+0x4c>)
}
 801a0f4:	0018      	movs	r0, r3
 801a0f6:	46bd      	mov	sp, r7
 801a0f8:	b004      	add	sp, #16
 801a0fa:	bd80      	pop	{r7, pc}
 801a0fc:	20004dac 	.word	0x20004dac

0801a100 <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801a100:	b590      	push	{r4, r7, lr}
 801a102:	b085      	sub	sp, #20
 801a104:	af00      	add	r7, sp, #0
 801a106:	0002      	movs	r2, r0
 801a108:	1dfb      	adds	r3, r7, #7
 801a10a:	701a      	strb	r2, [r3, #0]
 801a10c:	1dbb      	adds	r3, r7, #6
 801a10e:	1c0a      	adds	r2, r1, #0
 801a110:	701a      	strb	r2, [r3, #0]
  uint8_t itf_num = 0U;
 801a112:	230f      	movs	r3, #15
 801a114:	18fb      	adds	r3, r7, r3
 801a116:	2200      	movs	r2, #0
 801a118:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0U;
 801a11a:	210e      	movs	r1, #14
 801a11c:	187b      	adds	r3, r7, r1
 801a11e:	2200      	movs	r2, #0
 801a120:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801a122:	187b      	adds	r3, r7, r1
 801a124:	2200      	movs	r2, #0
 801a126:	701a      	strb	r2, [r3, #0]
 801a128:	e02a      	b.n	801a180 <USBD_Get_Interface_Number+0x80>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801a12a:	200e      	movs	r0, #14
 801a12c:	183b      	adds	r3, r7, r0
 801a12e:	781b      	ldrb	r3, [r3, #0]
 801a130:	4a1a      	ldr	r2, [pc, #104]	@ (801a19c <USBD_Get_Interface_Number+0x9c>)
 801a132:	215c      	movs	r1, #92	@ 0x5c
 801a134:	434b      	muls	r3, r1
 801a136:	18d3      	adds	r3, r2, r3
 801a138:	330c      	adds	r3, #12
 801a13a:	781b      	ldrb	r3, [r3, #0]
 801a13c:	1dfa      	adds	r2, r7, #7
 801a13e:	7812      	ldrb	r2, [r2, #0]
 801a140:	429a      	cmp	r2, r3
 801a142:	d117      	bne.n	801a174 <USBD_Get_Interface_Number+0x74>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801a144:	183b      	adds	r3, r7, r0
 801a146:	781b      	ldrb	r3, [r3, #0]
 801a148:	4a14      	ldr	r2, [pc, #80]	@ (801a19c <USBD_Get_Interface_Number+0x9c>)
 801a14a:	215c      	movs	r1, #92	@ 0x5c
 801a14c:	434b      	muls	r3, r1
 801a14e:	18d3      	adds	r3, r2, r3
 801a150:	3314      	adds	r3, #20
 801a152:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801a154:	1dba      	adds	r2, r7, #6
 801a156:	7812      	ldrb	r2, [r2, #0]
 801a158:	429a      	cmp	r2, r3
 801a15a:	d10b      	bne.n	801a174 <USBD_Get_Interface_Number+0x74>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801a15c:	183b      	adds	r3, r7, r0
 801a15e:	781a      	ldrb	r2, [r3, #0]
 801a160:	230f      	movs	r3, #15
 801a162:	18fb      	adds	r3, r7, r3
 801a164:	490d      	ldr	r1, [pc, #52]	@ (801a19c <USBD_Get_Interface_Number+0x9c>)
 801a166:	205a      	movs	r0, #90	@ 0x5a
 801a168:	245c      	movs	r4, #92	@ 0x5c
 801a16a:	4362      	muls	r2, r4
 801a16c:	188a      	adds	r2, r1, r2
 801a16e:	1812      	adds	r2, r2, r0
 801a170:	7812      	ldrb	r2, [r2, #0]
 801a172:	701a      	strb	r2, [r3, #0]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801a174:	210e      	movs	r1, #14
 801a176:	187b      	adds	r3, r7, r1
 801a178:	781a      	ldrb	r2, [r3, #0]
 801a17a:	187b      	adds	r3, r7, r1
 801a17c:	3201      	adds	r2, #1
 801a17e:	701a      	strb	r2, [r3, #0]
 801a180:	230e      	movs	r3, #14
 801a182:	18fb      	adds	r3, r7, r3
 801a184:	781b      	ldrb	r3, [r3, #0]
 801a186:	2b02      	cmp	r3, #2
 801a188:	d9cf      	bls.n	801a12a <USBD_Get_Interface_Number+0x2a>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 801a18a:	230f      	movs	r3, #15
 801a18c:	18fb      	adds	r3, r7, r3
 801a18e:	781b      	ldrb	r3, [r3, #0]
 801a190:	b29b      	uxth	r3, r3
}
 801a192:	0018      	movs	r0, r3
 801a194:	46bd      	mov	sp, r7
 801a196:	b005      	add	sp, #20
 801a198:	bd90      	pop	{r4, r7, pc}
 801a19a:	46c0      	nop			@ (mov r8, r8)
 801a19c:	200048cc 	.word	0x200048cc

0801a1a0 <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801a1a0:	b580      	push	{r7, lr}
 801a1a2:	b084      	sub	sp, #16
 801a1a4:	af00      	add	r7, sp, #0
 801a1a6:	0002      	movs	r2, r0
 801a1a8:	1dfb      	adds	r3, r7, #7
 801a1aa:	701a      	strb	r2, [r3, #0]
 801a1ac:	1dbb      	adds	r3, r7, #6
 801a1ae:	1c0a      	adds	r2, r1, #0
 801a1b0:	701a      	strb	r2, [r3, #0]
  uint8_t cfg_num = 1U;
 801a1b2:	210f      	movs	r1, #15
 801a1b4:	187b      	adds	r3, r7, r1
 801a1b6:	2201      	movs	r2, #1
 801a1b8:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 801a1ba:	187b      	adds	r3, r7, r1
 801a1bc:	781b      	ldrb	r3, [r3, #0]
 801a1be:	b29b      	uxth	r3, r3
}
 801a1c0:	0018      	movs	r0, r3
 801a1c2:	46bd      	mov	sp, r7
 801a1c4:	b004      	add	sp, #16
 801a1c6:	bd80      	pop	{r7, pc}

0801a1c8 <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801a1c8:	b590      	push	{r4, r7, lr}
 801a1ca:	b087      	sub	sp, #28
 801a1cc:	af00      	add	r7, sp, #0
 801a1ce:	60f8      	str	r0, [r7, #12]
 801a1d0:	60b9      	str	r1, [r7, #8]
 801a1d2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801a1d4:	2417      	movs	r4, #23
 801a1d6:	193b      	adds	r3, r7, r4
 801a1d8:	2200      	movs	r2, #0
 801a1da:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 801a1dc:	68fb      	ldr	r3, [r7, #12]
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d029      	beq.n	801a236 <USBD_Desc_GetString+0x6e>
  {
    return;
  }

  pdesc = desc;
 801a1e2:	68fb      	ldr	r3, [r7, #12]
 801a1e4:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801a1e6:	693b      	ldr	r3, [r7, #16]
 801a1e8:	0018      	movs	r0, r3
 801a1ea:	f000 f828 	bl	801a23e <USBD_Desc_GetLen>
 801a1ee:	0003      	movs	r3, r0
 801a1f0:	001a      	movs	r2, r3
 801a1f2:	687b      	ldr	r3, [r7, #4]
 801a1f4:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 801a1f6:	193b      	adds	r3, r7, r4
 801a1f8:	781b      	ldrb	r3, [r3, #0]
 801a1fa:	193a      	adds	r2, r7, r4
 801a1fc:	1c59      	adds	r1, r3, #1
 801a1fe:	7011      	strb	r1, [r2, #0]
 801a200:	001a      	movs	r2, r3
 801a202:	68bb      	ldr	r3, [r7, #8]
 801a204:	189b      	adds	r3, r3, r2
 801a206:	687a      	ldr	r2, [r7, #4]
 801a208:	7812      	ldrb	r2, [r2, #0]
 801a20a:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 801a20c:	e00e      	b.n	801a22c <USBD_Desc_GetString+0x64>
  {
    unicode[idx++] = *pdesc;
 801a20e:	2217      	movs	r2, #23
 801a210:	18bb      	adds	r3, r7, r2
 801a212:	781b      	ldrb	r3, [r3, #0]
 801a214:	18ba      	adds	r2, r7, r2
 801a216:	1c59      	adds	r1, r3, #1
 801a218:	7011      	strb	r1, [r2, #0]
 801a21a:	001a      	movs	r2, r3
 801a21c:	68bb      	ldr	r3, [r7, #8]
 801a21e:	189b      	adds	r3, r3, r2
 801a220:	693a      	ldr	r2, [r7, #16]
 801a222:	7812      	ldrb	r2, [r2, #0]
 801a224:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801a226:	693b      	ldr	r3, [r7, #16]
 801a228:	3301      	adds	r3, #1
 801a22a:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 801a22c:	693b      	ldr	r3, [r7, #16]
 801a22e:	781b      	ldrb	r3, [r3, #0]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d1ec      	bne.n	801a20e <USBD_Desc_GetString+0x46>
 801a234:	e000      	b.n	801a238 <USBD_Desc_GetString+0x70>
    return;
 801a236:	46c0      	nop			@ (mov r8, r8)
  }
}
 801a238:	46bd      	mov	sp, r7
 801a23a:	b007      	add	sp, #28
 801a23c:	bd90      	pop	{r4, r7, pc}

0801a23e <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801a23e:	b580      	push	{r7, lr}
 801a240:	b084      	sub	sp, #16
 801a242:	af00      	add	r7, sp, #0
 801a244:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801a246:	230f      	movs	r3, #15
 801a248:	18fb      	adds	r3, r7, r3
 801a24a:	2200      	movs	r2, #0
 801a24c:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801a24e:	687b      	ldr	r3, [r7, #4]
 801a250:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801a252:	e008      	b.n	801a266 <USBD_Desc_GetLen+0x28>
  {
    len++;
 801a254:	210f      	movs	r1, #15
 801a256:	187b      	adds	r3, r7, r1
 801a258:	781a      	ldrb	r2, [r3, #0]
 801a25a:	187b      	adds	r3, r7, r1
 801a25c:	3201      	adds	r2, #1
 801a25e:	701a      	strb	r2, [r3, #0]
    pbuff++;
 801a260:	68bb      	ldr	r3, [r7, #8]
 801a262:	3301      	adds	r3, #1
 801a264:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801a266:	68bb      	ldr	r3, [r7, #8]
 801a268:	781b      	ldrb	r3, [r3, #0]
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	d1f2      	bne.n	801a254 <USBD_Desc_GetLen+0x16>
  }

  return len;
 801a26e:	230f      	movs	r3, #15
 801a270:	18fb      	adds	r3, r7, r3
 801a272:	781b      	ldrb	r3, [r3, #0]
}
 801a274:	0018      	movs	r0, r3
 801a276:	46bd      	mov	sp, r7
 801a278:	b004      	add	sp, #16
 801a27a:	bd80      	pop	{r7, pc}

0801a27c <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 801a27c:	b580      	push	{r7, lr}
 801a27e:	b088      	sub	sp, #32
 801a280:	af02      	add	r7, sp, #8
 801a282:	60f8      	str	r0, [r7, #12]
 801a284:	60b9      	str	r1, [r7, #8]
 801a286:	607a      	str	r2, [r7, #4]
 801a288:	001a      	movs	r2, r3
 801a28a:	1cfb      	adds	r3, r7, #3
 801a28c:	701a      	strb	r2, [r3, #0]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 801a28e:	2317      	movs	r3, #23
 801a290:	18fb      	adds	r3, r7, r3
 801a292:	2200      	movs	r2, #0
 801a294:	701a      	strb	r2, [r3, #0]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 801a296:	68fa      	ldr	r2, [r7, #12]
 801a298:	2392      	movs	r3, #146	@ 0x92
 801a29a:	005b      	lsls	r3, r3, #1
 801a29c:	2100      	movs	r1, #0
 801a29e:	50d1      	str	r1, [r2, r3]
  pdev->CurrDevDescSz = 0U;
 801a2a0:	68fa      	ldr	r2, [r7, #12]
 801a2a2:	2390      	movs	r3, #144	@ 0x90
 801a2a4:	005b      	lsls	r3, r3, #1
 801a2a6:	2100      	movs	r1, #0
 801a2a8:	50d1      	str	r1, [r2, r3]

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801a2aa:	4b89      	ldr	r3, [pc, #548]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2ac:	68ba      	ldr	r2, [r7, #8]
 801a2ae:	601a      	str	r2, [r3, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801a2b0:	4b87      	ldr	r3, [pc, #540]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2b2:	681b      	ldr	r3, [r3, #0]
 801a2b4:	2212      	movs	r2, #18
 801a2b6:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801a2b8:	4b85      	ldr	r3, [pc, #532]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2ba:	681b      	ldr	r3, [r3, #0]
 801a2bc:	2201      	movs	r2, #1
 801a2be:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 801a2c0:	4b83      	ldr	r3, [pc, #524]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2c2:	681b      	ldr	r3, [r3, #0]
 801a2c4:	789a      	ldrb	r2, [r3, #2]
 801a2c6:	2100      	movs	r1, #0
 801a2c8:	400a      	ands	r2, r1
 801a2ca:	709a      	strb	r2, [r3, #2]
 801a2cc:	78da      	ldrb	r2, [r3, #3]
 801a2ce:	2100      	movs	r1, #0
 801a2d0:	400a      	ands	r2, r1
 801a2d2:	1c11      	adds	r1, r2, #0
 801a2d4:	2202      	movs	r2, #2
 801a2d6:	430a      	orrs	r2, r1
 801a2d8:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 801a2da:	4b7d      	ldr	r3, [pc, #500]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2dc:	681b      	ldr	r3, [r3, #0]
 801a2de:	2200      	movs	r2, #0
 801a2e0:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 801a2e2:	4b7b      	ldr	r3, [pc, #492]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2e4:	681b      	ldr	r3, [r3, #0]
 801a2e6:	2200      	movs	r2, #0
 801a2e8:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 801a2ea:	4b79      	ldr	r3, [pc, #484]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2ec:	681b      	ldr	r3, [r3, #0]
 801a2ee:	2200      	movs	r2, #0
 801a2f0:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801a2f2:	4b77      	ldr	r3, [pc, #476]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2f4:	681b      	ldr	r3, [r3, #0]
 801a2f6:	2240      	movs	r2, #64	@ 0x40
 801a2f8:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 801a2fa:	4b75      	ldr	r3, [pc, #468]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a2fc:	681b      	ldr	r3, [r3, #0]
 801a2fe:	7a1a      	ldrb	r2, [r3, #8]
 801a300:	2100      	movs	r1, #0
 801a302:	400a      	ands	r2, r1
 801a304:	1c11      	adds	r1, r2, #0
 801a306:	227d      	movs	r2, #125	@ 0x7d
 801a308:	4252      	negs	r2, r2
 801a30a:	430a      	orrs	r2, r1
 801a30c:	721a      	strb	r2, [r3, #8]
 801a30e:	7a5a      	ldrb	r2, [r3, #9]
 801a310:	2100      	movs	r1, #0
 801a312:	400a      	ands	r2, r1
 801a314:	1c11      	adds	r1, r2, #0
 801a316:	2204      	movs	r2, #4
 801a318:	430a      	orrs	r2, r1
 801a31a:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 801a31c:	4b6c      	ldr	r3, [pc, #432]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	7a9a      	ldrb	r2, [r3, #10]
 801a322:	2100      	movs	r1, #0
 801a324:	400a      	ands	r2, r1
 801a326:	1c11      	adds	r1, r2, #0
 801a328:	2210      	movs	r2, #16
 801a32a:	430a      	orrs	r2, r1
 801a32c:	729a      	strb	r2, [r3, #10]
 801a32e:	7ada      	ldrb	r2, [r3, #11]
 801a330:	2100      	movs	r1, #0
 801a332:	400a      	ands	r2, r1
 801a334:	1c11      	adds	r1, r2, #0
 801a336:	2257      	movs	r2, #87	@ 0x57
 801a338:	430a      	orrs	r2, r1
 801a33a:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 801a33c:	4b64      	ldr	r3, [pc, #400]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a33e:	681b      	ldr	r3, [r3, #0]
 801a340:	7b1a      	ldrb	r2, [r3, #12]
 801a342:	2100      	movs	r1, #0
 801a344:	400a      	ands	r2, r1
 801a346:	731a      	strb	r2, [r3, #12]
 801a348:	7b5a      	ldrb	r2, [r3, #13]
 801a34a:	2100      	movs	r1, #0
 801a34c:	400a      	ands	r2, r1
 801a34e:	1c11      	adds	r1, r2, #0
 801a350:	2202      	movs	r2, #2
 801a352:	430a      	orrs	r2, r1
 801a354:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801a356:	4b5e      	ldr	r3, [pc, #376]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a358:	681b      	ldr	r3, [r3, #0]
 801a35a:	2201      	movs	r2, #1
 801a35c:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801a35e:	4b5c      	ldr	r3, [pc, #368]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	2202      	movs	r2, #2
 801a364:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801a366:	4b5a      	ldr	r3, [pc, #360]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a368:	681b      	ldr	r3, [r3, #0]
 801a36a:	2203      	movs	r2, #3
 801a36c:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801a36e:	4b58      	ldr	r3, [pc, #352]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a370:	681b      	ldr	r3, [r3, #0]
 801a372:	2201      	movs	r2, #1
 801a374:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801a376:	68fa      	ldr	r2, [r7, #12]
 801a378:	2390      	movs	r3, #144	@ 0x90
 801a37a:	005b      	lsls	r3, r3, #1
 801a37c:	58d3      	ldr	r3, [r2, r3]
 801a37e:	3312      	adds	r3, #18
 801a380:	0019      	movs	r1, r3
 801a382:	68fa      	ldr	r2, [r7, #12]
 801a384:	2390      	movs	r3, #144	@ 0x90
 801a386:	005b      	lsls	r3, r3, #1
 801a388:	50d1      	str	r1, [r2, r3]

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 801a38a:	1cfb      	adds	r3, r7, #3
 801a38c:	781b      	ldrb	r3, [r3, #0]
 801a38e:	2b01      	cmp	r3, #1
 801a390:	d172      	bne.n	801a478 <USBD_Device_Framework_Builder+0x1fc>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801a392:	68fa      	ldr	r2, [r7, #12]
 801a394:	2390      	movs	r3, #144	@ 0x90
 801a396:	005b      	lsls	r3, r3, #1
 801a398:	58d3      	ldr	r3, [r2, r3]
 801a39a:	68ba      	ldr	r2, [r7, #8]
 801a39c:	18d2      	adds	r2, r2, r3
 801a39e:	4b4d      	ldr	r3, [pc, #308]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3a0:	601a      	str	r2, [r3, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801a3a2:	4b4c      	ldr	r3, [pc, #304]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3a4:	681b      	ldr	r3, [r3, #0]
 801a3a6:	220a      	movs	r2, #10
 801a3a8:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801a3aa:	4b4a      	ldr	r3, [pc, #296]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3ac:	681b      	ldr	r3, [r3, #0]
 801a3ae:	2206      	movs	r2, #6
 801a3b0:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 801a3b2:	4b48      	ldr	r3, [pc, #288]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3b4:	681b      	ldr	r3, [r3, #0]
 801a3b6:	789a      	ldrb	r2, [r3, #2]
 801a3b8:	2100      	movs	r1, #0
 801a3ba:	400a      	ands	r2, r1
 801a3bc:	709a      	strb	r2, [r3, #2]
 801a3be:	78da      	ldrb	r2, [r3, #3]
 801a3c0:	2100      	movs	r1, #0
 801a3c2:	400a      	ands	r2, r1
 801a3c4:	1c11      	adds	r1, r2, #0
 801a3c6:	2202      	movs	r2, #2
 801a3c8:	430a      	orrs	r2, r1
 801a3ca:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 801a3cc:	4b41      	ldr	r3, [pc, #260]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3ce:	681b      	ldr	r3, [r3, #0]
 801a3d0:	2200      	movs	r2, #0
 801a3d2:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 801a3d4:	4b3f      	ldr	r3, [pc, #252]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3d6:	681b      	ldr	r3, [r3, #0]
 801a3d8:	2200      	movs	r2, #0
 801a3da:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 801a3dc:	4b3d      	ldr	r3, [pc, #244]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3de:	681b      	ldr	r3, [r3, #0]
 801a3e0:	2200      	movs	r2, #0
 801a3e2:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 801a3e4:	4b3b      	ldr	r3, [pc, #236]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	2240      	movs	r2, #64	@ 0x40
 801a3ea:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 801a3ec:	4b39      	ldr	r3, [pc, #228]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3ee:	681b      	ldr	r3, [r3, #0]
 801a3f0:	2201      	movs	r2, #1
 801a3f2:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 801a3f4:	4b37      	ldr	r3, [pc, #220]	@ (801a4d4 <USBD_Device_Framework_Builder+0x258>)
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	2200      	movs	r2, #0
 801a3fa:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801a3fc:	68fa      	ldr	r2, [r7, #12]
 801a3fe:	2390      	movs	r3, #144	@ 0x90
 801a400:	005b      	lsls	r3, r3, #1
 801a402:	58d3      	ldr	r3, [r2, r3]
 801a404:	330a      	adds	r3, #10
 801a406:	0019      	movs	r1, r3
 801a408:	68fa      	ldr	r2, [r7, #12]
 801a40a:	2390      	movs	r3, #144	@ 0x90
 801a40c:	005b      	lsls	r3, r3, #1
 801a40e:	50d1      	str	r1, [r2, r3]
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801a410:	e032      	b.n	801a478 <USBD_Device_Framework_Builder+0x1fc>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801a412:	68fb      	ldr	r3, [r7, #12]
 801a414:	685b      	ldr	r3, [r3, #4]
 801a416:	2b02      	cmp	r3, #2
 801a418:	d828      	bhi.n	801a46c <USBD_Device_Framework_Builder+0x1f0>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801a41a:	68fb      	ldr	r3, [r7, #12]
 801a41c:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801a41e:	2b02      	cmp	r3, #2
 801a420:	d824      	bhi.n	801a46c <USBD_Device_Framework_Builder+0x1f0>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801a422:	2117      	movs	r1, #23
 801a424:	187b      	adds	r3, r7, r1
 801a426:	781b      	ldrb	r3, [r3, #0]
 801a428:	687a      	ldr	r2, [r7, #4]
 801a42a:	18d3      	adds	r3, r2, r3
 801a42c:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801a42e:	2b00      	cmp	r3, #0
 801a430:	d01c      	beq.n	801a46c <USBD_Device_Framework_Builder+0x1f0>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801a432:	187b      	adds	r3, r7, r1
 801a434:	781b      	ldrb	r3, [r3, #0]
 801a436:	687a      	ldr	r2, [r7, #4]
 801a438:	18d3      	adds	r3, r2, r3
      (void)USBD_FrameWork_AddClass(pdev,
 801a43a:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801a43c:	68fa      	ldr	r2, [r7, #12]
 801a43e:	2390      	movs	r3, #144	@ 0x90
 801a440:	005b      	lsls	r3, r3, #1
 801a442:	58d3      	ldr	r3, [r2, r3]
      (void)USBD_FrameWork_AddClass(pdev,
 801a444:	68ba      	ldr	r2, [r7, #8]
 801a446:	18d3      	adds	r3, r2, r3
 801a448:	1cfa      	adds	r2, r7, #3
 801a44a:	7812      	ldrb	r2, [r2, #0]
 801a44c:	68f8      	ldr	r0, [r7, #12]
 801a44e:	9300      	str	r3, [sp, #0]
 801a450:	0013      	movs	r3, r2
 801a452:	2200      	movs	r2, #0
 801a454:	f000 f840 	bl	801a4d8 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 801a458:	68fb      	ldr	r3, [r7, #12]
 801a45a:	685b      	ldr	r3, [r3, #4]
 801a45c:	1c5a      	adds	r2, r3, #1
 801a45e:	68fb      	ldr	r3, [r7, #12]
 801a460:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 801a462:	68fb      	ldr	r3, [r7, #12]
 801a464:	689b      	ldr	r3, [r3, #8]
 801a466:	1c5a      	adds	r2, r3, #1
 801a468:	68fb      	ldr	r3, [r7, #12]
 801a46a:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 801a46c:	2117      	movs	r1, #23
 801a46e:	187b      	adds	r3, r7, r1
 801a470:	781a      	ldrb	r2, [r3, #0]
 801a472:	187b      	adds	r3, r7, r1
 801a474:	3201      	adds	r2, #1
 801a476:	701a      	strb	r2, [r3, #0]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801a478:	2317      	movs	r3, #23
 801a47a:	18fb      	adds	r3, r7, r3
 801a47c:	781b      	ldrb	r3, [r3, #0]
 801a47e:	2b02      	cmp	r3, #2
 801a480:	d9c7      	bls.n	801a412 <USBD_Device_Framework_Builder+0x196>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 801a482:	68fb      	ldr	r3, [r7, #12]
 801a484:	689b      	ldr	r3, [r3, #8]
 801a486:	2b01      	cmp	r3, #1
 801a488:	d90c      	bls.n	801a4a4 <USBD_Device_Framework_Builder+0x228>
  {
    pDevDesc->bDeviceClass = 0xEF;
 801a48a:	4b11      	ldr	r3, [pc, #68]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a48c:	681b      	ldr	r3, [r3, #0]
 801a48e:	22ef      	movs	r2, #239	@ 0xef
 801a490:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 801a492:	4b0f      	ldr	r3, [pc, #60]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a494:	681b      	ldr	r3, [r3, #0]
 801a496:	2202      	movs	r2, #2
 801a498:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 801a49a:	4b0d      	ldr	r3, [pc, #52]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a49c:	681b      	ldr	r3, [r3, #0]
 801a49e:	2201      	movs	r2, #1
 801a4a0:	719a      	strb	r2, [r3, #6]
 801a4a2:	e00f      	b.n	801a4c4 <USBD_Device_Framework_Builder+0x248>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	781b      	ldrb	r3, [r3, #0]
 801a4a8:	2b02      	cmp	r3, #2
 801a4aa:	d10b      	bne.n	801a4c4 <USBD_Device_Framework_Builder+0x248>
    {
      pDevDesc->bDeviceClass = 0x02;
 801a4ac:	4b08      	ldr	r3, [pc, #32]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a4ae:	681b      	ldr	r3, [r3, #0]
 801a4b0:	2202      	movs	r2, #2
 801a4b2:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 801a4b4:	4b06      	ldr	r3, [pc, #24]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a4b6:	681b      	ldr	r3, [r3, #0]
 801a4b8:	2202      	movs	r2, #2
 801a4ba:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 801a4bc:	4b04      	ldr	r3, [pc, #16]	@ (801a4d0 <USBD_Device_Framework_Builder+0x254>)
 801a4be:	681b      	ldr	r3, [r3, #0]
 801a4c0:	2200      	movs	r2, #0
 801a4c2:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 801a4c4:	68bb      	ldr	r3, [r7, #8]
}
 801a4c6:	0018      	movs	r0, r3
 801a4c8:	46bd      	mov	sp, r7
 801a4ca:	b006      	add	sp, #24
 801a4cc:	bd80      	pop	{r7, pc}
 801a4ce:	46c0      	nop			@ (mov r8, r8)
 801a4d0:	20004db0 	.word	0x20004db0
 801a4d4:	20004db4 	.word	0x20004db4

0801a4d8 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 801a4d8:	b590      	push	{r4, r7, lr}
 801a4da:	b083      	sub	sp, #12
 801a4dc:	af00      	add	r7, sp, #0
 801a4de:	6078      	str	r0, [r7, #4]
 801a4e0:	000c      	movs	r4, r1
 801a4e2:	0010      	movs	r0, r2
 801a4e4:	0019      	movs	r1, r3
 801a4e6:	1cfb      	adds	r3, r7, #3
 801a4e8:	1c22      	adds	r2, r4, #0
 801a4ea:	701a      	strb	r2, [r3, #0]
 801a4ec:	1cbb      	adds	r3, r7, #2
 801a4ee:	1c02      	adds	r2, r0, #0
 801a4f0:	701a      	strb	r2, [r3, #0]
 801a4f2:	1c7b      	adds	r3, r7, #1
 801a4f4:	1c0a      	adds	r2, r1, #0
 801a4f6:	701a      	strb	r2, [r3, #0]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801a4f8:	687b      	ldr	r3, [r7, #4]
 801a4fa:	685b      	ldr	r3, [r3, #4]
 801a4fc:	2b02      	cmp	r3, #2
 801a4fe:	d831      	bhi.n	801a564 <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801a500:	687b      	ldr	r3, [r7, #4]
 801a502:	685b      	ldr	r3, [r3, #4]
 801a504:	687a      	ldr	r2, [r7, #4]
 801a506:	215c      	movs	r1, #92	@ 0x5c
 801a508:	434b      	muls	r3, r1
 801a50a:	18d3      	adds	r3, r2, r3
 801a50c:	3318      	adds	r3, #24
 801a50e:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801a510:	2b00      	cmp	r3, #0
 801a512:	d127      	bne.n	801a564 <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801a514:	687b      	ldr	r3, [r7, #4]
 801a516:	6858      	ldr	r0, [r3, #4]
 801a518:	687b      	ldr	r3, [r7, #4]
 801a51a:	685a      	ldr	r2, [r3, #4]
 801a51c:	6879      	ldr	r1, [r7, #4]
 801a51e:	235c      	movs	r3, #92	@ 0x5c
 801a520:	4343      	muls	r3, r0
 801a522:	18cb      	adds	r3, r1, r3
 801a524:	3310      	adds	r3, #16
 801a526:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	685b      	ldr	r3, [r3, #4]
 801a52c:	687a      	ldr	r2, [r7, #4]
 801a52e:	215c      	movs	r1, #92	@ 0x5c
 801a530:	434b      	muls	r3, r1
 801a532:	18d3      	adds	r3, r2, r3
 801a534:	3318      	adds	r3, #24
 801a536:	2201      	movs	r2, #1
 801a538:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 801a53a:	687b      	ldr	r3, [r7, #4]
 801a53c:	685b      	ldr	r3, [r3, #4]
 801a53e:	687a      	ldr	r2, [r7, #4]
 801a540:	215c      	movs	r1, #92	@ 0x5c
 801a542:	434b      	muls	r3, r1
 801a544:	18d3      	adds	r3, r2, r3
 801a546:	330c      	adds	r3, #12
 801a548:	1cfa      	adds	r2, r7, #3
 801a54a:	7812      	ldrb	r2, [r2, #0]
 801a54c:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801a54e:	69ba      	ldr	r2, [r7, #24]
 801a550:	1c7b      	adds	r3, r7, #1
 801a552:	7819      	ldrb	r1, [r3, #0]
 801a554:	687b      	ldr	r3, [r7, #4]
 801a556:	0018      	movs	r0, r3
 801a558:	f000 f809 	bl	801a56e <USBD_FrameWork_AddToConfDesc>
 801a55c:	1e03      	subs	r3, r0, #0
 801a55e:	d001      	beq.n	801a564 <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 801a560:	23ff      	movs	r3, #255	@ 0xff
 801a562:	e000      	b.n	801a566 <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 801a564:	2300      	movs	r3, #0
}
 801a566:	0018      	movs	r0, r3
 801a568:	46bd      	mov	sp, r7
 801a56a:	b003      	add	sp, #12
 801a56c:	bd90      	pop	{r4, r7, pc}

0801a56e <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 801a56e:	b5b0      	push	{r4, r5, r7, lr}
 801a570:	b086      	sub	sp, #24
 801a572:	af00      	add	r7, sp, #0
 801a574:	60f8      	str	r0, [r7, #12]
 801a576:	607a      	str	r2, [r7, #4]
 801a578:	200b      	movs	r0, #11
 801a57a:	183b      	adds	r3, r7, r0
 801a57c:	1c0a      	adds	r2, r1, #0
 801a57e:	701a      	strb	r2, [r3, #0]
  uint8_t interface = 0U;
 801a580:	2317      	movs	r3, #23
 801a582:	18fb      	adds	r3, r7, r3
 801a584:	2200      	movs	r2, #0
 801a586:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 801a588:	68fb      	ldr	r3, [r7, #12]
 801a58a:	183a      	adds	r2, r7, r0
 801a58c:	7812      	ldrb	r2, [r2, #0]
 801a58e:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 801a590:	68fb      	ldr	r3, [r7, #12]
 801a592:	685b      	ldr	r3, [r3, #4]
 801a594:	2b00      	cmp	r3, #0
 801a596:	d107      	bne.n	801a5a8 <USBD_FrameWork_AddToConfDesc+0x3a>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801a598:	687a      	ldr	r2, [r7, #4]
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	3325      	adds	r3, #37	@ 0x25
 801a59e:	33ff      	adds	r3, #255	@ 0xff
 801a5a0:	0019      	movs	r1, r3
 801a5a2:	0010      	movs	r0, r2
 801a5a4:	f000 f8a3 	bl	801a6ee <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 801a5a8:	68fb      	ldr	r3, [r7, #12]
 801a5aa:	685b      	ldr	r3, [r3, #4]
 801a5ac:	68fa      	ldr	r2, [r7, #12]
 801a5ae:	215c      	movs	r1, #92	@ 0x5c
 801a5b0:	434b      	muls	r3, r1
 801a5b2:	18d3      	adds	r3, r2, r3
 801a5b4:	330c      	adds	r3, #12
 801a5b6:	781b      	ldrb	r3, [r3, #0]
 801a5b8:	2b02      	cmp	r3, #2
 801a5ba:	d168      	bne.n	801a68e <USBD_FrameWork_AddToConfDesc+0x120>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801a5bc:	2517      	movs	r5, #23
 801a5be:	197c      	adds	r4, r7, r5
 801a5c0:	68fb      	ldr	r3, [r7, #12]
 801a5c2:	0018      	movs	r0, r3
 801a5c4:	f000 f869 	bl	801a69a <USBD_FrameWork_FindFreeIFNbr>
 801a5c8:	0003      	movs	r3, r0
 801a5ca:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 801a5cc:	68fb      	ldr	r3, [r7, #12]
 801a5ce:	685b      	ldr	r3, [r3, #4]
 801a5d0:	68fa      	ldr	r2, [r7, #12]
 801a5d2:	215c      	movs	r1, #92	@ 0x5c
 801a5d4:	434b      	muls	r3, r1
 801a5d6:	18d3      	adds	r3, r2, r3
 801a5d8:	3320      	adds	r3, #32
 801a5da:	2202      	movs	r2, #2
 801a5dc:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801a5de:	68fb      	ldr	r3, [r7, #12]
 801a5e0:	685b      	ldr	r3, [r3, #4]
 801a5e2:	68fa      	ldr	r2, [r7, #12]
 801a5e4:	215a      	movs	r1, #90	@ 0x5a
 801a5e6:	205c      	movs	r0, #92	@ 0x5c
 801a5e8:	4343      	muls	r3, r0
 801a5ea:	18d3      	adds	r3, r2, r3
 801a5ec:	185b      	adds	r3, r3, r1
 801a5ee:	197a      	adds	r2, r7, r5
 801a5f0:	7812      	ldrb	r2, [r2, #0]
 801a5f2:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801a5f4:	68fb      	ldr	r3, [r7, #12]
 801a5f6:	685b      	ldr	r3, [r3, #4]
 801a5f8:	197a      	adds	r2, r7, r5
 801a5fa:	7812      	ldrb	r2, [r2, #0]
 801a5fc:	3201      	adds	r2, #1
 801a5fe:	b2d4      	uxtb	r4, r2
 801a600:	68fa      	ldr	r2, [r7, #12]
 801a602:	215b      	movs	r1, #91	@ 0x5b
 801a604:	205c      	movs	r0, #92	@ 0x5c
 801a606:	4343      	muls	r3, r0
 801a608:	18d3      	adds	r3, r2, r3
 801a60a:	185b      	adds	r3, r3, r1
 801a60c:	1c22      	adds	r2, r4, #0
 801a60e:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	685b      	ldr	r3, [r3, #4]
 801a614:	68fa      	ldr	r2, [r7, #12]
 801a616:	215c      	movs	r1, #92	@ 0x5c
 801a618:	434b      	muls	r3, r1
 801a61a:	18d3      	adds	r3, r2, r3
 801a61c:	331c      	adds	r3, #28
 801a61e:	2203      	movs	r2, #3
 801a620:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 801a622:	230b      	movs	r3, #11
 801a624:	18fb      	adds	r3, r7, r3
 801a626:	781b      	ldrb	r3, [r3, #0]
 801a628:	2b01      	cmp	r3, #1
 801a62a:	d114      	bne.n	801a656 <USBD_FrameWork_AddToConfDesc+0xe8>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801a62c:	2380      	movs	r3, #128	@ 0x80
 801a62e:	009b      	lsls	r3, r3, #2
 801a630:	68f8      	ldr	r0, [r7, #12]
 801a632:	2202      	movs	r2, #2
 801a634:	2103      	movs	r1, #3
 801a636:	f000 f889 	bl	801a74c <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801a63a:	2380      	movs	r3, #128	@ 0x80
 801a63c:	009b      	lsls	r3, r3, #2
 801a63e:	68f8      	ldr	r0, [r7, #12]
 801a640:	2202      	movs	r2, #2
 801a642:	2182      	movs	r1, #130	@ 0x82
 801a644:	f000 f882 	bl	801a74c <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801a648:	68f8      	ldr	r0, [r7, #12]
 801a64a:	2308      	movs	r3, #8
 801a64c:	2203      	movs	r2, #3
 801a64e:	2181      	movs	r1, #129	@ 0x81
 801a650:	f000 f87c 	bl	801a74c <USBD_FrameWork_AssignEp>
 801a654:	e011      	b.n	801a67a <USBD_FrameWork_AddToConfDesc+0x10c>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801a656:	68f8      	ldr	r0, [r7, #12]
 801a658:	2340      	movs	r3, #64	@ 0x40
 801a65a:	2202      	movs	r2, #2
 801a65c:	2103      	movs	r1, #3
 801a65e:	f000 f875 	bl	801a74c <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801a662:	68f8      	ldr	r0, [r7, #12]
 801a664:	2340      	movs	r3, #64	@ 0x40
 801a666:	2202      	movs	r2, #2
 801a668:	2182      	movs	r1, #130	@ 0x82
 801a66a:	f000 f86f 	bl	801a74c <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801a66e:	68f8      	ldr	r0, [r7, #12]
 801a670:	2308      	movs	r3, #8
 801a672:	2203      	movs	r2, #3
 801a674:	2181      	movs	r1, #129	@ 0x81
 801a676:	f000 f869 	bl	801a74c <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801a67a:	6879      	ldr	r1, [r7, #4]
 801a67c:	68fb      	ldr	r3, [r7, #12]
 801a67e:	3325      	adds	r3, #37	@ 0x25
 801a680:	33ff      	adds	r3, #255	@ 0xff
 801a682:	001a      	movs	r2, r3
 801a684:	68fb      	ldr	r3, [r7, #12]
 801a686:	0018      	movs	r0, r3
 801a688:	f000 f8da 	bl	801a840 <USBD_FrameWork_CDCDesc>

      break;
 801a68c:	e000      	b.n	801a690 <USBD_FrameWork_AddToConfDesc+0x122>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 801a68e:	46c0      	nop			@ (mov r8, r8)
  }

  return UX_SUCCESS;
 801a690:	2300      	movs	r3, #0
}
 801a692:	0018      	movs	r0, r3
 801a694:	46bd      	mov	sp, r7
 801a696:	b006      	add	sp, #24
 801a698:	bdb0      	pop	{r4, r5, r7, pc}

0801a69a <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801a69a:	b580      	push	{r7, lr}
 801a69c:	b086      	sub	sp, #24
 801a69e:	af00      	add	r7, sp, #0
 801a6a0:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 801a6a2:	2300      	movs	r3, #0
 801a6a4:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801a6a6:	2300      	movs	r3, #0
 801a6a8:	613b      	str	r3, [r7, #16]
 801a6aa:	e015      	b.n	801a6d8 <USBD_FrameWork_FindFreeIFNbr+0x3e>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801a6ac:	2300      	movs	r3, #0
 801a6ae:	60fb      	str	r3, [r7, #12]
 801a6b0:	e005      	b.n	801a6be <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 801a6b2:	697b      	ldr	r3, [r7, #20]
 801a6b4:	3301      	adds	r3, #1
 801a6b6:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801a6b8:	68fb      	ldr	r3, [r7, #12]
 801a6ba:	3301      	adds	r3, #1
 801a6bc:	60fb      	str	r3, [r7, #12]
 801a6be:	687a      	ldr	r2, [r7, #4]
 801a6c0:	693b      	ldr	r3, [r7, #16]
 801a6c2:	215c      	movs	r1, #92	@ 0x5c
 801a6c4:	434b      	muls	r3, r1
 801a6c6:	18d3      	adds	r3, r2, r3
 801a6c8:	3320      	adds	r3, #32
 801a6ca:	681b      	ldr	r3, [r3, #0]
 801a6cc:	68fa      	ldr	r2, [r7, #12]
 801a6ce:	429a      	cmp	r2, r3
 801a6d0:	d3ef      	bcc.n	801a6b2 <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801a6d2:	693b      	ldr	r3, [r7, #16]
 801a6d4:	3301      	adds	r3, #1
 801a6d6:	613b      	str	r3, [r7, #16]
 801a6d8:	687b      	ldr	r3, [r7, #4]
 801a6da:	689b      	ldr	r3, [r3, #8]
 801a6dc:	693a      	ldr	r2, [r7, #16]
 801a6de:	429a      	cmp	r2, r3
 801a6e0:	d3e4      	bcc.n	801a6ac <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 801a6e2:	697b      	ldr	r3, [r7, #20]
 801a6e4:	b2db      	uxtb	r3, r3
}
 801a6e6:	0018      	movs	r0, r3
 801a6e8:	46bd      	mov	sp, r7
 801a6ea:	b006      	add	sp, #24
 801a6ec:	bd80      	pop	{r7, pc}

0801a6ee <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801a6ee:	b580      	push	{r7, lr}
 801a6f0:	b084      	sub	sp, #16
 801a6f2:	af00      	add	r7, sp, #0
 801a6f4:	6078      	str	r0, [r7, #4]
 801a6f6:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801a6f8:	687b      	ldr	r3, [r7, #4]
 801a6fa:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801a6fc:	68fb      	ldr	r3, [r7, #12]
 801a6fe:	2209      	movs	r2, #9
 801a700:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801a702:	68fb      	ldr	r3, [r7, #12]
 801a704:	2202      	movs	r2, #2
 801a706:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 801a708:	68fb      	ldr	r3, [r7, #12]
 801a70a:	789a      	ldrb	r2, [r3, #2]
 801a70c:	2100      	movs	r1, #0
 801a70e:	400a      	ands	r2, r1
 801a710:	709a      	strb	r2, [r3, #2]
 801a712:	78da      	ldrb	r2, [r3, #3]
 801a714:	2100      	movs	r1, #0
 801a716:	400a      	ands	r2, r1
 801a718:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 801a71a:	68fb      	ldr	r3, [r7, #12]
 801a71c:	2200      	movs	r2, #0
 801a71e:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 801a720:	68fb      	ldr	r3, [r7, #12]
 801a722:	2201      	movs	r2, #1
 801a724:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801a726:	68fb      	ldr	r3, [r7, #12]
 801a728:	2200      	movs	r2, #0
 801a72a:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801a72c:	68fb      	ldr	r3, [r7, #12]
 801a72e:	22c0      	movs	r2, #192	@ 0xc0
 801a730:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801a732:	68fb      	ldr	r3, [r7, #12]
 801a734:	2219      	movs	r2, #25
 801a736:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 801a738:	683b      	ldr	r3, [r7, #0]
 801a73a:	681b      	ldr	r3, [r3, #0]
 801a73c:	3309      	adds	r3, #9
 801a73e:	001a      	movs	r2, r3
 801a740:	683b      	ldr	r3, [r7, #0]
 801a742:	601a      	str	r2, [r3, #0]
}
 801a744:	46c0      	nop			@ (mov r8, r8)
 801a746:	46bd      	mov	sp, r7
 801a748:	b004      	add	sp, #16
 801a74a:	bd80      	pop	{r7, pc}

0801a74c <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801a74c:	b590      	push	{r4, r7, lr}
 801a74e:	b087      	sub	sp, #28
 801a750:	af00      	add	r7, sp, #0
 801a752:	60f8      	str	r0, [r7, #12]
 801a754:	0008      	movs	r0, r1
 801a756:	0011      	movs	r1, r2
 801a758:	607b      	str	r3, [r7, #4]
 801a75a:	230b      	movs	r3, #11
 801a75c:	18fb      	adds	r3, r7, r3
 801a75e:	1c02      	adds	r2, r0, #0
 801a760:	701a      	strb	r2, [r3, #0]
 801a762:	230a      	movs	r3, #10
 801a764:	18fb      	adds	r3, r7, r3
 801a766:	1c0a      	adds	r2, r1, #0
 801a768:	701a      	strb	r2, [r3, #0]
  uint32_t idx = 0U;
 801a76a:	2300      	movs	r3, #0
 801a76c:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801a76e:	e002      	b.n	801a776 <USBD_FrameWork_AssignEp+0x2a>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 801a770:	697b      	ldr	r3, [r7, #20]
 801a772:	3301      	adds	r3, #1
 801a774:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801a776:	68fb      	ldr	r3, [r7, #12]
 801a778:	685b      	ldr	r3, [r3, #4]
 801a77a:	68fa      	ldr	r2, [r7, #12]
 801a77c:	215c      	movs	r1, #92	@ 0x5c
 801a77e:	434b      	muls	r3, r1
 801a780:	18d3      	adds	r3, r2, r3
 801a782:	331c      	adds	r3, #28
 801a784:	681b      	ldr	r3, [r3, #0]
 801a786:	697a      	ldr	r2, [r7, #20]
 801a788:	429a      	cmp	r2, r3
 801a78a:	d210      	bcs.n	801a7ae <USBD_FrameWork_AssignEp+0x62>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801a78c:	68fb      	ldr	r3, [r7, #12]
 801a78e:	6858      	ldr	r0, [r3, #4]
 801a790:	68f9      	ldr	r1, [r7, #12]
 801a792:	697a      	ldr	r2, [r7, #20]
 801a794:	2428      	movs	r4, #40	@ 0x28
 801a796:	0013      	movs	r3, r2
 801a798:	005b      	lsls	r3, r3, #1
 801a79a:	189b      	adds	r3, r3, r2
 801a79c:	005b      	lsls	r3, r3, #1
 801a79e:	225c      	movs	r2, #92	@ 0x5c
 801a7a0:	4342      	muls	r2, r0
 801a7a2:	189b      	adds	r3, r3, r2
 801a7a4:	18cb      	adds	r3, r1, r3
 801a7a6:	191b      	adds	r3, r3, r4
 801a7a8:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801a7aa:	2b00      	cmp	r3, #0
 801a7ac:	d1e0      	bne.n	801a770 <USBD_FrameWork_AssignEp+0x24>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801a7ae:	68fb      	ldr	r3, [r7, #12]
 801a7b0:	6858      	ldr	r0, [r3, #4]
 801a7b2:	68f9      	ldr	r1, [r7, #12]
 801a7b4:	697a      	ldr	r2, [r7, #20]
 801a7b6:	2424      	movs	r4, #36	@ 0x24
 801a7b8:	0013      	movs	r3, r2
 801a7ba:	005b      	lsls	r3, r3, #1
 801a7bc:	189b      	adds	r3, r3, r2
 801a7be:	005b      	lsls	r3, r3, #1
 801a7c0:	225c      	movs	r2, #92	@ 0x5c
 801a7c2:	4342      	muls	r2, r0
 801a7c4:	189b      	adds	r3, r3, r2
 801a7c6:	18cb      	adds	r3, r1, r3
 801a7c8:	191b      	adds	r3, r3, r4
 801a7ca:	220b      	movs	r2, #11
 801a7cc:	18ba      	adds	r2, r7, r2
 801a7ce:	7812      	ldrb	r2, [r2, #0]
 801a7d0:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801a7d2:	68fb      	ldr	r3, [r7, #12]
 801a7d4:	6858      	ldr	r0, [r3, #4]
 801a7d6:	68f9      	ldr	r1, [r7, #12]
 801a7d8:	697a      	ldr	r2, [r7, #20]
 801a7da:	2425      	movs	r4, #37	@ 0x25
 801a7dc:	0013      	movs	r3, r2
 801a7de:	005b      	lsls	r3, r3, #1
 801a7e0:	189b      	adds	r3, r3, r2
 801a7e2:	005b      	lsls	r3, r3, #1
 801a7e4:	225c      	movs	r2, #92	@ 0x5c
 801a7e6:	4342      	muls	r2, r0
 801a7e8:	189b      	adds	r3, r3, r2
 801a7ea:	18cb      	adds	r3, r1, r3
 801a7ec:	191b      	adds	r3, r3, r4
 801a7ee:	220a      	movs	r2, #10
 801a7f0:	18ba      	adds	r2, r7, r2
 801a7f2:	7812      	ldrb	r2, [r2, #0]
 801a7f4:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801a7f6:	68fb      	ldr	r3, [r7, #12]
 801a7f8:	6858      	ldr	r0, [r3, #4]
 801a7fa:	687b      	ldr	r3, [r7, #4]
 801a7fc:	b29c      	uxth	r4, r3
 801a7fe:	68f9      	ldr	r1, [r7, #12]
 801a800:	697a      	ldr	r2, [r7, #20]
 801a802:	0013      	movs	r3, r2
 801a804:	005b      	lsls	r3, r3, #1
 801a806:	189b      	adds	r3, r3, r2
 801a808:	005b      	lsls	r3, r3, #1
 801a80a:	225c      	movs	r2, #92	@ 0x5c
 801a80c:	4342      	muls	r2, r0
 801a80e:	189b      	adds	r3, r3, r2
 801a810:	18cb      	adds	r3, r1, r3
 801a812:	3326      	adds	r3, #38	@ 0x26
 801a814:	1c22      	adds	r2, r4, #0
 801a816:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801a818:	68fb      	ldr	r3, [r7, #12]
 801a81a:	6858      	ldr	r0, [r3, #4]
 801a81c:	68f9      	ldr	r1, [r7, #12]
 801a81e:	697a      	ldr	r2, [r7, #20]
 801a820:	2428      	movs	r4, #40	@ 0x28
 801a822:	0013      	movs	r3, r2
 801a824:	005b      	lsls	r3, r3, #1
 801a826:	189b      	adds	r3, r3, r2
 801a828:	005b      	lsls	r3, r3, #1
 801a82a:	225c      	movs	r2, #92	@ 0x5c
 801a82c:	4342      	muls	r2, r0
 801a82e:	189b      	adds	r3, r3, r2
 801a830:	18cb      	adds	r3, r1, r3
 801a832:	191b      	adds	r3, r3, r4
 801a834:	2201      	movs	r2, #1
 801a836:	701a      	strb	r2, [r3, #0]
}
 801a838:	46c0      	nop			@ (mov r8, r8)
 801a83a:	46bd      	mov	sp, r7
 801a83c:	b007      	add	sp, #28
 801a83e:	bd90      	pop	{r4, r7, pc}

0801a840 <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 801a840:	b590      	push	{r4, r7, lr}
 801a842:	b085      	sub	sp, #20
 801a844:	af00      	add	r7, sp, #0
 801a846:	60f8      	str	r0, [r7, #12]
 801a848:	60b9      	str	r1, [r7, #8]
 801a84a:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 801a84c:	687b      	ldr	r3, [r7, #4]
 801a84e:	681a      	ldr	r2, [r3, #0]
 801a850:	68bb      	ldr	r3, [r7, #8]
 801a852:	18d3      	adds	r3, r2, r3
 801a854:	001a      	movs	r2, r3
 801a856:	4be9      	ldr	r3, [pc, #932]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a858:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801a85a:	4be8      	ldr	r3, [pc, #928]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a85c:	681b      	ldr	r3, [r3, #0]
 801a85e:	2208      	movs	r2, #8
 801a860:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 801a862:	4be6      	ldr	r3, [pc, #920]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a864:	681b      	ldr	r3, [r3, #0]
 801a866:	220b      	movs	r2, #11
 801a868:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	685a      	ldr	r2, [r3, #4]
 801a86e:	4be3      	ldr	r3, [pc, #908]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a870:	681b      	ldr	r3, [r3, #0]
 801a872:	68f9      	ldr	r1, [r7, #12]
 801a874:	205a      	movs	r0, #90	@ 0x5a
 801a876:	245c      	movs	r4, #92	@ 0x5c
 801a878:	4362      	muls	r2, r4
 801a87a:	188a      	adds	r2, r1, r2
 801a87c:	1812      	adds	r2, r2, r0
 801a87e:	7812      	ldrb	r2, [r2, #0]
 801a880:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 801a882:	4bde      	ldr	r3, [pc, #888]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a884:	681b      	ldr	r3, [r3, #0]
 801a886:	2202      	movs	r2, #2
 801a888:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 801a88a:	4bdc      	ldr	r3, [pc, #880]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a88c:	681b      	ldr	r3, [r3, #0]
 801a88e:	2202      	movs	r2, #2
 801a890:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 801a892:	4bda      	ldr	r3, [pc, #872]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a894:	681b      	ldr	r3, [r3, #0]
 801a896:	2202      	movs	r2, #2
 801a898:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 801a89a:	4bd8      	ldr	r3, [pc, #864]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a89c:	681b      	ldr	r3, [r3, #0]
 801a89e:	2201      	movs	r2, #1
 801a8a0:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 801a8a2:	4bd6      	ldr	r3, [pc, #856]	@ (801abfc <USBD_FrameWork_CDCDesc+0x3bc>)
 801a8a4:	681b      	ldr	r3, [r3, #0]
 801a8a6:	2200      	movs	r2, #0
 801a8a8:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 801a8aa:	687b      	ldr	r3, [r7, #4]
 801a8ac:	681b      	ldr	r3, [r3, #0]
 801a8ae:	3308      	adds	r3, #8
 801a8b0:	001a      	movs	r2, r3
 801a8b2:	687b      	ldr	r3, [r7, #4]
 801a8b4:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801a8b6:	687b      	ldr	r3, [r7, #4]
 801a8b8:	681a      	ldr	r2, [r3, #0]
 801a8ba:	68bb      	ldr	r3, [r7, #8]
 801a8bc:	18d3      	adds	r3, r2, r3
 801a8be:	001a      	movs	r2, r3
 801a8c0:	4bcf      	ldr	r3, [pc, #828]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8c2:	601a      	str	r2, [r3, #0]
 801a8c4:	4bce      	ldr	r3, [pc, #824]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	2209      	movs	r2, #9
 801a8ca:	701a      	strb	r2, [r3, #0]
 801a8cc:	4bcc      	ldr	r3, [pc, #816]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8ce:	681b      	ldr	r3, [r3, #0]
 801a8d0:	2204      	movs	r2, #4
 801a8d2:	705a      	strb	r2, [r3, #1]
 801a8d4:	68fb      	ldr	r3, [r7, #12]
 801a8d6:	685a      	ldr	r2, [r3, #4]
 801a8d8:	4bc9      	ldr	r3, [pc, #804]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8da:	681b      	ldr	r3, [r3, #0]
 801a8dc:	68f9      	ldr	r1, [r7, #12]
 801a8de:	205a      	movs	r0, #90	@ 0x5a
 801a8e0:	245c      	movs	r4, #92	@ 0x5c
 801a8e2:	4362      	muls	r2, r4
 801a8e4:	188a      	adds	r2, r1, r2
 801a8e6:	1812      	adds	r2, r2, r0
 801a8e8:	7812      	ldrb	r2, [r2, #0]
 801a8ea:	709a      	strb	r2, [r3, #2]
 801a8ec:	4bc4      	ldr	r3, [pc, #784]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	2200      	movs	r2, #0
 801a8f2:	70da      	strb	r2, [r3, #3]
 801a8f4:	4bc2      	ldr	r3, [pc, #776]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8f6:	681b      	ldr	r3, [r3, #0]
 801a8f8:	2201      	movs	r2, #1
 801a8fa:	711a      	strb	r2, [r3, #4]
 801a8fc:	4bc0      	ldr	r3, [pc, #768]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a8fe:	681b      	ldr	r3, [r3, #0]
 801a900:	2202      	movs	r2, #2
 801a902:	715a      	strb	r2, [r3, #5]
 801a904:	4bbe      	ldr	r3, [pc, #760]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a906:	681b      	ldr	r3, [r3, #0]
 801a908:	2202      	movs	r2, #2
 801a90a:	719a      	strb	r2, [r3, #6]
 801a90c:	4bbc      	ldr	r3, [pc, #752]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	2201      	movs	r2, #1
 801a912:	71da      	strb	r2, [r3, #7]
 801a914:	4bba      	ldr	r3, [pc, #744]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801a916:	681b      	ldr	r3, [r3, #0]
 801a918:	2200      	movs	r2, #0
 801a91a:	721a      	strb	r2, [r3, #8]
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	681b      	ldr	r3, [r3, #0]
 801a920:	3309      	adds	r3, #9
 801a922:	001a      	movs	r2, r3
 801a924:	687b      	ldr	r3, [r7, #4]
 801a926:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801a928:	687b      	ldr	r3, [r7, #4]
 801a92a:	681a      	ldr	r2, [r3, #0]
 801a92c:	68bb      	ldr	r3, [r7, #8]
 801a92e:	18d3      	adds	r3, r2, r3
 801a930:	001a      	movs	r2, r3
 801a932:	4bb4      	ldr	r3, [pc, #720]	@ (801ac04 <USBD_FrameWork_CDCDesc+0x3c4>)
 801a934:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 801a936:	4bb3      	ldr	r3, [pc, #716]	@ (801ac04 <USBD_FrameWork_CDCDesc+0x3c4>)
 801a938:	681b      	ldr	r3, [r3, #0]
 801a93a:	2205      	movs	r2, #5
 801a93c:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 801a93e:	4bb1      	ldr	r3, [pc, #708]	@ (801ac04 <USBD_FrameWork_CDCDesc+0x3c4>)
 801a940:	681b      	ldr	r3, [r3, #0]
 801a942:	2224      	movs	r2, #36	@ 0x24
 801a944:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 801a946:	4baf      	ldr	r3, [pc, #700]	@ (801ac04 <USBD_FrameWork_CDCDesc+0x3c4>)
 801a948:	681b      	ldr	r3, [r3, #0]
 801a94a:	2200      	movs	r2, #0
 801a94c:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 801a94e:	4bad      	ldr	r3, [pc, #692]	@ (801ac04 <USBD_FrameWork_CDCDesc+0x3c4>)
 801a950:	681b      	ldr	r3, [r3, #0]
 801a952:	3303      	adds	r3, #3
 801a954:	781a      	ldrb	r2, [r3, #0]
 801a956:	2100      	movs	r1, #0
 801a958:	400a      	ands	r2, r1
 801a95a:	1c11      	adds	r1, r2, #0
 801a95c:	2210      	movs	r2, #16
 801a95e:	430a      	orrs	r2, r1
 801a960:	701a      	strb	r2, [r3, #0]
 801a962:	785a      	ldrb	r2, [r3, #1]
 801a964:	2100      	movs	r1, #0
 801a966:	400a      	ands	r2, r1
 801a968:	1c11      	adds	r1, r2, #0
 801a96a:	2201      	movs	r2, #1
 801a96c:	430a      	orrs	r2, r1
 801a96e:	705a      	strb	r2, [r3, #1]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 801a970:	687b      	ldr	r3, [r7, #4]
 801a972:	681b      	ldr	r3, [r3, #0]
 801a974:	1d5a      	adds	r2, r3, #5
 801a976:	687b      	ldr	r3, [r7, #4]
 801a978:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801a97a:	687b      	ldr	r3, [r7, #4]
 801a97c:	681a      	ldr	r2, [r3, #0]
 801a97e:	68bb      	ldr	r3, [r7, #8]
 801a980:	18d3      	adds	r3, r2, r3
 801a982:	001a      	movs	r2, r3
 801a984:	4ba0      	ldr	r3, [pc, #640]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a986:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 801a988:	4b9f      	ldr	r3, [pc, #636]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a98a:	681b      	ldr	r3, [r3, #0]
 801a98c:	2205      	movs	r2, #5
 801a98e:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 801a990:	4b9d      	ldr	r3, [pc, #628]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a992:	681b      	ldr	r3, [r3, #0]
 801a994:	2224      	movs	r2, #36	@ 0x24
 801a996:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 801a998:	4b9b      	ldr	r3, [pc, #620]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a99a:	681b      	ldr	r3, [r3, #0]
 801a99c:	2201      	movs	r2, #1
 801a99e:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 801a9a0:	4b99      	ldr	r3, [pc, #612]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a9a2:	681b      	ldr	r3, [r3, #0]
 801a9a4:	2200      	movs	r2, #0
 801a9a6:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801a9a8:	68fb      	ldr	r3, [r7, #12]
 801a9aa:	685a      	ldr	r2, [r3, #4]
 801a9ac:	4b96      	ldr	r3, [pc, #600]	@ (801ac08 <USBD_FrameWork_CDCDesc+0x3c8>)
 801a9ae:	681b      	ldr	r3, [r3, #0]
 801a9b0:	68f9      	ldr	r1, [r7, #12]
 801a9b2:	205b      	movs	r0, #91	@ 0x5b
 801a9b4:	245c      	movs	r4, #92	@ 0x5c
 801a9b6:	4362      	muls	r2, r4
 801a9b8:	188a      	adds	r2, r1, r2
 801a9ba:	1812      	adds	r2, r2, r0
 801a9bc:	7812      	ldrb	r2, [r2, #0]
 801a9be:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 801a9c0:	687b      	ldr	r3, [r7, #4]
 801a9c2:	681b      	ldr	r3, [r3, #0]
 801a9c4:	1d5a      	adds	r2, r3, #5
 801a9c6:	687b      	ldr	r3, [r7, #4]
 801a9c8:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801a9ca:	687b      	ldr	r3, [r7, #4]
 801a9cc:	681a      	ldr	r2, [r3, #0]
 801a9ce:	68bb      	ldr	r3, [r7, #8]
 801a9d0:	18d3      	adds	r3, r2, r3
 801a9d2:	001a      	movs	r2, r3
 801a9d4:	4b8d      	ldr	r3, [pc, #564]	@ (801ac0c <USBD_FrameWork_CDCDesc+0x3cc>)
 801a9d6:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 801a9d8:	4b8c      	ldr	r3, [pc, #560]	@ (801ac0c <USBD_FrameWork_CDCDesc+0x3cc>)
 801a9da:	681b      	ldr	r3, [r3, #0]
 801a9dc:	2204      	movs	r2, #4
 801a9de:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 801a9e0:	4b8a      	ldr	r3, [pc, #552]	@ (801ac0c <USBD_FrameWork_CDCDesc+0x3cc>)
 801a9e2:	681b      	ldr	r3, [r3, #0]
 801a9e4:	2224      	movs	r2, #36	@ 0x24
 801a9e6:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 801a9e8:	4b88      	ldr	r3, [pc, #544]	@ (801ac0c <USBD_FrameWork_CDCDesc+0x3cc>)
 801a9ea:	681b      	ldr	r3, [r3, #0]
 801a9ec:	2202      	movs	r2, #2
 801a9ee:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 801a9f0:	4b86      	ldr	r3, [pc, #536]	@ (801ac0c <USBD_FrameWork_CDCDesc+0x3cc>)
 801a9f2:	681b      	ldr	r3, [r3, #0]
 801a9f4:	2202      	movs	r2, #2
 801a9f6:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	681b      	ldr	r3, [r3, #0]
 801a9fc:	1d1a      	adds	r2, r3, #4
 801a9fe:	687b      	ldr	r3, [r7, #4]
 801aa00:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 801aa02:	687b      	ldr	r3, [r7, #4]
 801aa04:	681a      	ldr	r2, [r3, #0]
 801aa06:	68bb      	ldr	r3, [r7, #8]
 801aa08:	18d3      	adds	r3, r2, r3
 801aa0a:	001a      	movs	r2, r3
 801aa0c:	4b80      	ldr	r3, [pc, #512]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa0e:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 801aa10:	4b7f      	ldr	r3, [pc, #508]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa12:	681b      	ldr	r3, [r3, #0]
 801aa14:	2205      	movs	r2, #5
 801aa16:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 801aa18:	4b7d      	ldr	r3, [pc, #500]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa1a:	681b      	ldr	r3, [r3, #0]
 801aa1c:	2224      	movs	r2, #36	@ 0x24
 801aa1e:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 801aa20:	4b7b      	ldr	r3, [pc, #492]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa22:	681b      	ldr	r3, [r3, #0]
 801aa24:	2206      	movs	r2, #6
 801aa26:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801aa28:	68fb      	ldr	r3, [r7, #12]
 801aa2a:	685a      	ldr	r2, [r3, #4]
 801aa2c:	4b78      	ldr	r3, [pc, #480]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	68f9      	ldr	r1, [r7, #12]
 801aa32:	205a      	movs	r0, #90	@ 0x5a
 801aa34:	245c      	movs	r4, #92	@ 0x5c
 801aa36:	4362      	muls	r2, r4
 801aa38:	188a      	adds	r2, r1, r2
 801aa3a:	1812      	adds	r2, r2, r0
 801aa3c:	7812      	ldrb	r2, [r2, #0]
 801aa3e:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 801aa40:	68fb      	ldr	r3, [r7, #12]
 801aa42:	685a      	ldr	r2, [r3, #4]
 801aa44:	4b72      	ldr	r3, [pc, #456]	@ (801ac10 <USBD_FrameWork_CDCDesc+0x3d0>)
 801aa46:	681b      	ldr	r3, [r3, #0]
 801aa48:	68f9      	ldr	r1, [r7, #12]
 801aa4a:	205b      	movs	r0, #91	@ 0x5b
 801aa4c:	245c      	movs	r4, #92	@ 0x5c
 801aa4e:	4362      	muls	r2, r4
 801aa50:	188a      	adds	r2, r1, r2
 801aa52:	1812      	adds	r2, r2, r0
 801aa54:	7812      	ldrb	r2, [r2, #0]
 801aa56:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	681b      	ldr	r3, [r3, #0]
 801aa5c:	1d5a      	adds	r2, r3, #5
 801aa5e:	687b      	ldr	r3, [r7, #4]
 801aa60:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 801aa62:	687b      	ldr	r3, [r7, #4]
 801aa64:	681a      	ldr	r2, [r3, #0]
 801aa66:	68bb      	ldr	r3, [r7, #8]
 801aa68:	18d3      	adds	r3, r2, r3
 801aa6a:	001a      	movs	r2, r3
 801aa6c:	4b69      	ldr	r3, [pc, #420]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aa6e:	601a      	str	r2, [r3, #0]
 801aa70:	4b68      	ldr	r3, [pc, #416]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aa72:	681b      	ldr	r3, [r3, #0]
 801aa74:	2207      	movs	r2, #7
 801aa76:	701a      	strb	r2, [r3, #0]
 801aa78:	4b66      	ldr	r3, [pc, #408]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aa7a:	681b      	ldr	r3, [r3, #0]
 801aa7c:	2205      	movs	r2, #5
 801aa7e:	705a      	strb	r2, [r3, #1]
 801aa80:	68fb      	ldr	r3, [r7, #12]
 801aa82:	685a      	ldr	r2, [r3, #4]
 801aa84:	4b63      	ldr	r3, [pc, #396]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aa86:	681b      	ldr	r3, [r3, #0]
 801aa88:	68f9      	ldr	r1, [r7, #12]
 801aa8a:	2030      	movs	r0, #48	@ 0x30
 801aa8c:	245c      	movs	r4, #92	@ 0x5c
 801aa8e:	4362      	muls	r2, r4
 801aa90:	188a      	adds	r2, r1, r2
 801aa92:	1812      	adds	r2, r2, r0
 801aa94:	7812      	ldrb	r2, [r2, #0]
 801aa96:	709a      	strb	r2, [r3, #2]
 801aa98:	4b5e      	ldr	r3, [pc, #376]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aa9a:	681b      	ldr	r3, [r3, #0]
 801aa9c:	2203      	movs	r2, #3
 801aa9e:	70da      	strb	r2, [r3, #3]
 801aaa0:	68fb      	ldr	r3, [r7, #12]
 801aaa2:	685a      	ldr	r2, [r3, #4]
 801aaa4:	4b5b      	ldr	r3, [pc, #364]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aaa6:	681b      	ldr	r3, [r3, #0]
 801aaa8:	68f9      	ldr	r1, [r7, #12]
 801aaaa:	205c      	movs	r0, #92	@ 0x5c
 801aaac:	4342      	muls	r2, r0
 801aaae:	188a      	adds	r2, r1, r2
 801aab0:	3232      	adds	r2, #50	@ 0x32
 801aab2:	8812      	ldrh	r2, [r2, #0]
 801aab4:	21ff      	movs	r1, #255	@ 0xff
 801aab6:	4011      	ands	r1, r2
 801aab8:	000c      	movs	r4, r1
 801aaba:	7919      	ldrb	r1, [r3, #4]
 801aabc:	2000      	movs	r0, #0
 801aabe:	4001      	ands	r1, r0
 801aac0:	1c08      	adds	r0, r1, #0
 801aac2:	1c21      	adds	r1, r4, #0
 801aac4:	4301      	orrs	r1, r0
 801aac6:	7119      	strb	r1, [r3, #4]
 801aac8:	0a12      	lsrs	r2, r2, #8
 801aaca:	b290      	uxth	r0, r2
 801aacc:	795a      	ldrb	r2, [r3, #5]
 801aace:	2100      	movs	r1, #0
 801aad0:	400a      	ands	r2, r1
 801aad2:	1c11      	adds	r1, r2, #0
 801aad4:	1c02      	adds	r2, r0, #0
 801aad6:	430a      	orrs	r2, r1
 801aad8:	715a      	strb	r2, [r3, #5]
 801aada:	68fb      	ldr	r3, [r7, #12]
 801aadc:	781b      	ldrb	r3, [r3, #0]
 801aade:	2b01      	cmp	r3, #1
 801aae0:	d104      	bne.n	801aaec <USBD_FrameWork_CDCDesc+0x2ac>
 801aae2:	4b4c      	ldr	r3, [pc, #304]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aae4:	681b      	ldr	r3, [r3, #0]
 801aae6:	2205      	movs	r2, #5
 801aae8:	719a      	strb	r2, [r3, #6]
 801aaea:	e003      	b.n	801aaf4 <USBD_FrameWork_CDCDesc+0x2b4>
 801aaec:	4b49      	ldr	r3, [pc, #292]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	2205      	movs	r2, #5
 801aaf2:	719a      	strb	r2, [r3, #6]
 801aaf4:	687b      	ldr	r3, [r7, #4]
 801aaf6:	681b      	ldr	r3, [r3, #0]
 801aaf8:	1dda      	adds	r2, r3, #7
 801aafa:	687b      	ldr	r3, [r7, #4]
 801aafc:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 801aafe:	687b      	ldr	r3, [r7, #4]
 801ab00:	681a      	ldr	r2, [r3, #0]
 801ab02:	68bb      	ldr	r3, [r7, #8]
 801ab04:	18d3      	adds	r3, r2, r3
 801ab06:	001a      	movs	r2, r3
 801ab08:	4b3d      	ldr	r3, [pc, #244]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab0a:	601a      	str	r2, [r3, #0]
 801ab0c:	4b3c      	ldr	r3, [pc, #240]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	2209      	movs	r2, #9
 801ab12:	701a      	strb	r2, [r3, #0]
 801ab14:	4b3a      	ldr	r3, [pc, #232]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab16:	681b      	ldr	r3, [r3, #0]
 801ab18:	2204      	movs	r2, #4
 801ab1a:	705a      	strb	r2, [r3, #1]
 801ab1c:	68fb      	ldr	r3, [r7, #12]
 801ab1e:	685a      	ldr	r2, [r3, #4]
 801ab20:	4b37      	ldr	r3, [pc, #220]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab22:	681b      	ldr	r3, [r3, #0]
 801ab24:	68f9      	ldr	r1, [r7, #12]
 801ab26:	205b      	movs	r0, #91	@ 0x5b
 801ab28:	245c      	movs	r4, #92	@ 0x5c
 801ab2a:	4362      	muls	r2, r4
 801ab2c:	188a      	adds	r2, r1, r2
 801ab2e:	1812      	adds	r2, r2, r0
 801ab30:	7812      	ldrb	r2, [r2, #0]
 801ab32:	709a      	strb	r2, [r3, #2]
 801ab34:	4b32      	ldr	r3, [pc, #200]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab36:	681b      	ldr	r3, [r3, #0]
 801ab38:	2200      	movs	r2, #0
 801ab3a:	70da      	strb	r2, [r3, #3]
 801ab3c:	4b30      	ldr	r3, [pc, #192]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab3e:	681b      	ldr	r3, [r3, #0]
 801ab40:	2202      	movs	r2, #2
 801ab42:	711a      	strb	r2, [r3, #4]
 801ab44:	4b2e      	ldr	r3, [pc, #184]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	220a      	movs	r2, #10
 801ab4a:	715a      	strb	r2, [r3, #5]
 801ab4c:	4b2c      	ldr	r3, [pc, #176]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab4e:	681b      	ldr	r3, [r3, #0]
 801ab50:	2200      	movs	r2, #0
 801ab52:	719a      	strb	r2, [r3, #6]
 801ab54:	4b2a      	ldr	r3, [pc, #168]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab56:	681b      	ldr	r3, [r3, #0]
 801ab58:	2200      	movs	r2, #0
 801ab5a:	71da      	strb	r2, [r3, #7]
 801ab5c:	4b28      	ldr	r3, [pc, #160]	@ (801ac00 <USBD_FrameWork_CDCDesc+0x3c0>)
 801ab5e:	681b      	ldr	r3, [r3, #0]
 801ab60:	2200      	movs	r2, #0
 801ab62:	721a      	strb	r2, [r3, #8]
 801ab64:	687b      	ldr	r3, [r7, #4]
 801ab66:	681b      	ldr	r3, [r3, #0]
 801ab68:	3309      	adds	r3, #9
 801ab6a:	001a      	movs	r2, r3
 801ab6c:	687b      	ldr	r3, [r7, #4]
 801ab6e:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 801ab70:	687b      	ldr	r3, [r7, #4]
 801ab72:	681a      	ldr	r2, [r3, #0]
 801ab74:	68bb      	ldr	r3, [r7, #8]
 801ab76:	18d3      	adds	r3, r2, r3
 801ab78:	001a      	movs	r2, r3
 801ab7a:	4b26      	ldr	r3, [pc, #152]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801ab7c:	601a      	str	r2, [r3, #0]
 801ab7e:	4b25      	ldr	r3, [pc, #148]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801ab80:	681b      	ldr	r3, [r3, #0]
 801ab82:	2207      	movs	r2, #7
 801ab84:	701a      	strb	r2, [r3, #0]
 801ab86:	4b23      	ldr	r3, [pc, #140]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801ab88:	681b      	ldr	r3, [r3, #0]
 801ab8a:	2205      	movs	r2, #5
 801ab8c:	705a      	strb	r2, [r3, #1]
 801ab8e:	68fb      	ldr	r3, [r7, #12]
 801ab90:	685a      	ldr	r2, [r3, #4]
 801ab92:	4b20      	ldr	r3, [pc, #128]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801ab94:	681b      	ldr	r3, [r3, #0]
 801ab96:	68f9      	ldr	r1, [r7, #12]
 801ab98:	2024      	movs	r0, #36	@ 0x24
 801ab9a:	245c      	movs	r4, #92	@ 0x5c
 801ab9c:	4362      	muls	r2, r4
 801ab9e:	188a      	adds	r2, r1, r2
 801aba0:	1812      	adds	r2, r2, r0
 801aba2:	7812      	ldrb	r2, [r2, #0]
 801aba4:	709a      	strb	r2, [r3, #2]
 801aba6:	4b1b      	ldr	r3, [pc, #108]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801aba8:	681b      	ldr	r3, [r3, #0]
 801abaa:	2202      	movs	r2, #2
 801abac:	70da      	strb	r2, [r3, #3]
 801abae:	68fb      	ldr	r3, [r7, #12]
 801abb0:	685a      	ldr	r2, [r3, #4]
 801abb2:	4b18      	ldr	r3, [pc, #96]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801abb4:	681b      	ldr	r3, [r3, #0]
 801abb6:	68f9      	ldr	r1, [r7, #12]
 801abb8:	205c      	movs	r0, #92	@ 0x5c
 801abba:	4342      	muls	r2, r0
 801abbc:	188a      	adds	r2, r1, r2
 801abbe:	3226      	adds	r2, #38	@ 0x26
 801abc0:	8812      	ldrh	r2, [r2, #0]
 801abc2:	21ff      	movs	r1, #255	@ 0xff
 801abc4:	4011      	ands	r1, r2
 801abc6:	000c      	movs	r4, r1
 801abc8:	7919      	ldrb	r1, [r3, #4]
 801abca:	2000      	movs	r0, #0
 801abcc:	4001      	ands	r1, r0
 801abce:	1c08      	adds	r0, r1, #0
 801abd0:	1c21      	adds	r1, r4, #0
 801abd2:	4301      	orrs	r1, r0
 801abd4:	7119      	strb	r1, [r3, #4]
 801abd6:	0a12      	lsrs	r2, r2, #8
 801abd8:	b290      	uxth	r0, r2
 801abda:	795a      	ldrb	r2, [r3, #5]
 801abdc:	2100      	movs	r1, #0
 801abde:	400a      	ands	r2, r1
 801abe0:	1c11      	adds	r1, r2, #0
 801abe2:	1c02      	adds	r2, r0, #0
 801abe4:	430a      	orrs	r2, r1
 801abe6:	715a      	strb	r2, [r3, #5]
 801abe8:	68fb      	ldr	r3, [r7, #12]
 801abea:	781b      	ldrb	r3, [r3, #0]
 801abec:	2b01      	cmp	r3, #1
 801abee:	d113      	bne.n	801ac18 <USBD_FrameWork_CDCDesc+0x3d8>
 801abf0:	4b08      	ldr	r3, [pc, #32]	@ (801ac14 <USBD_FrameWork_CDCDesc+0x3d4>)
 801abf2:	681b      	ldr	r3, [r3, #0]
 801abf4:	2200      	movs	r2, #0
 801abf6:	719a      	strb	r2, [r3, #6]
 801abf8:	e012      	b.n	801ac20 <USBD_FrameWork_CDCDesc+0x3e0>
 801abfa:	46c0      	nop			@ (mov r8, r8)
 801abfc:	20004db8 	.word	0x20004db8
 801ac00:	20004dbc 	.word	0x20004dbc
 801ac04:	20004dc0 	.word	0x20004dc0
 801ac08:	20004dc4 	.word	0x20004dc4
 801ac0c:	20004dc8 	.word	0x20004dc8
 801ac10:	20004dcc 	.word	0x20004dcc
 801ac14:	20004dd0 	.word	0x20004dd0
 801ac18:	4b3b      	ldr	r3, [pc, #236]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac1a:	681b      	ldr	r3, [r3, #0]
 801ac1c:	2200      	movs	r2, #0
 801ac1e:	719a      	strb	r2, [r3, #6]
 801ac20:	687b      	ldr	r3, [r7, #4]
 801ac22:	681b      	ldr	r3, [r3, #0]
 801ac24:	1dda      	adds	r2, r3, #7
 801ac26:	687b      	ldr	r3, [r7, #4]
 801ac28:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	681a      	ldr	r2, [r3, #0]
 801ac2e:	68bb      	ldr	r3, [r7, #8]
 801ac30:	18d3      	adds	r3, r2, r3
 801ac32:	001a      	movs	r2, r3
 801ac34:	4b34      	ldr	r3, [pc, #208]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac36:	601a      	str	r2, [r3, #0]
 801ac38:	4b33      	ldr	r3, [pc, #204]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac3a:	681b      	ldr	r3, [r3, #0]
 801ac3c:	2207      	movs	r2, #7
 801ac3e:	701a      	strb	r2, [r3, #0]
 801ac40:	4b31      	ldr	r3, [pc, #196]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac42:	681b      	ldr	r3, [r3, #0]
 801ac44:	2205      	movs	r2, #5
 801ac46:	705a      	strb	r2, [r3, #1]
 801ac48:	68fb      	ldr	r3, [r7, #12]
 801ac4a:	685a      	ldr	r2, [r3, #4]
 801ac4c:	4b2e      	ldr	r3, [pc, #184]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac4e:	681b      	ldr	r3, [r3, #0]
 801ac50:	68f9      	ldr	r1, [r7, #12]
 801ac52:	202a      	movs	r0, #42	@ 0x2a
 801ac54:	245c      	movs	r4, #92	@ 0x5c
 801ac56:	4362      	muls	r2, r4
 801ac58:	188a      	adds	r2, r1, r2
 801ac5a:	1812      	adds	r2, r2, r0
 801ac5c:	7812      	ldrb	r2, [r2, #0]
 801ac5e:	709a      	strb	r2, [r3, #2]
 801ac60:	4b29      	ldr	r3, [pc, #164]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac62:	681b      	ldr	r3, [r3, #0]
 801ac64:	2202      	movs	r2, #2
 801ac66:	70da      	strb	r2, [r3, #3]
 801ac68:	68fb      	ldr	r3, [r7, #12]
 801ac6a:	685a      	ldr	r2, [r3, #4]
 801ac6c:	4b26      	ldr	r3, [pc, #152]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801ac6e:	681b      	ldr	r3, [r3, #0]
 801ac70:	68f9      	ldr	r1, [r7, #12]
 801ac72:	205c      	movs	r0, #92	@ 0x5c
 801ac74:	4342      	muls	r2, r0
 801ac76:	188a      	adds	r2, r1, r2
 801ac78:	322c      	adds	r2, #44	@ 0x2c
 801ac7a:	8812      	ldrh	r2, [r2, #0]
 801ac7c:	21ff      	movs	r1, #255	@ 0xff
 801ac7e:	4011      	ands	r1, r2
 801ac80:	000c      	movs	r4, r1
 801ac82:	7919      	ldrb	r1, [r3, #4]
 801ac84:	2000      	movs	r0, #0
 801ac86:	4001      	ands	r1, r0
 801ac88:	1c08      	adds	r0, r1, #0
 801ac8a:	1c21      	adds	r1, r4, #0
 801ac8c:	4301      	orrs	r1, r0
 801ac8e:	7119      	strb	r1, [r3, #4]
 801ac90:	0a12      	lsrs	r2, r2, #8
 801ac92:	b290      	uxth	r0, r2
 801ac94:	795a      	ldrb	r2, [r3, #5]
 801ac96:	2100      	movs	r1, #0
 801ac98:	400a      	ands	r2, r1
 801ac9a:	1c11      	adds	r1, r2, #0
 801ac9c:	1c02      	adds	r2, r0, #0
 801ac9e:	430a      	orrs	r2, r1
 801aca0:	715a      	strb	r2, [r3, #5]
 801aca2:	68fb      	ldr	r3, [r7, #12]
 801aca4:	781b      	ldrb	r3, [r3, #0]
 801aca6:	2b01      	cmp	r3, #1
 801aca8:	d104      	bne.n	801acb4 <USBD_FrameWork_CDCDesc+0x474>
 801acaa:	4b17      	ldr	r3, [pc, #92]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801acac:	681b      	ldr	r3, [r3, #0]
 801acae:	2200      	movs	r2, #0
 801acb0:	719a      	strb	r2, [r3, #6]
 801acb2:	e003      	b.n	801acbc <USBD_FrameWork_CDCDesc+0x47c>
 801acb4:	4b14      	ldr	r3, [pc, #80]	@ (801ad08 <USBD_FrameWork_CDCDesc+0x4c8>)
 801acb6:	681b      	ldr	r3, [r3, #0]
 801acb8:	2200      	movs	r2, #0
 801acba:	719a      	strb	r2, [r3, #6]
 801acbc:	687b      	ldr	r3, [r7, #4]
 801acbe:	681b      	ldr	r3, [r3, #0]
 801acc0:	1dda      	adds	r2, r3, #7
 801acc2:	687b      	ldr	r3, [r7, #4]
 801acc4:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 801acc6:	68bb      	ldr	r3, [r7, #8]
 801acc8:	791a      	ldrb	r2, [r3, #4]
 801acca:	68bb      	ldr	r3, [r7, #8]
 801accc:	3202      	adds	r2, #2
 801acce:	b2d2      	uxtb	r2, r2
 801acd0:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801acd2:	687b      	ldr	r3, [r7, #4]
 801acd4:	681a      	ldr	r2, [r3, #0]
 801acd6:	68bb      	ldr	r3, [r7, #8]
 801acd8:	b292      	uxth	r2, r2
 801acda:	21ff      	movs	r1, #255	@ 0xff
 801acdc:	4011      	ands	r1, r2
 801acde:	000c      	movs	r4, r1
 801ace0:	7899      	ldrb	r1, [r3, #2]
 801ace2:	2000      	movs	r0, #0
 801ace4:	4001      	ands	r1, r0
 801ace6:	1c08      	adds	r0, r1, #0
 801ace8:	1c21      	adds	r1, r4, #0
 801acea:	4301      	orrs	r1, r0
 801acec:	7099      	strb	r1, [r3, #2]
 801acee:	0a12      	lsrs	r2, r2, #8
 801acf0:	b290      	uxth	r0, r2
 801acf2:	78da      	ldrb	r2, [r3, #3]
 801acf4:	2100      	movs	r1, #0
 801acf6:	400a      	ands	r2, r1
 801acf8:	1c11      	adds	r1, r2, #0
 801acfa:	1c02      	adds	r2, r0, #0
 801acfc:	430a      	orrs	r2, r1
 801acfe:	70da      	strb	r2, [r3, #3]
}
 801ad00:	46c0      	nop			@ (mov r8, r8)
 801ad02:	46bd      	mov	sp, r7
 801ad04:	b005      	add	sp, #20
 801ad06:	bd90      	pop	{r4, r7, pc}
 801ad08:	20004dd0 	.word	0x20004dd0

0801ad0c <sulp>:
 801ad0c:	b570      	push	{r4, r5, r6, lr}
 801ad0e:	0016      	movs	r6, r2
 801ad10:	000d      	movs	r5, r1
 801ad12:	f003 ff95 	bl	801ec40 <__ulp>
 801ad16:	2e00      	cmp	r6, #0
 801ad18:	d00d      	beq.n	801ad36 <sulp+0x2a>
 801ad1a:	236b      	movs	r3, #107	@ 0x6b
 801ad1c:	006a      	lsls	r2, r5, #1
 801ad1e:	0d52      	lsrs	r2, r2, #21
 801ad20:	1a9b      	subs	r3, r3, r2
 801ad22:	2b00      	cmp	r3, #0
 801ad24:	dd07      	ble.n	801ad36 <sulp+0x2a>
 801ad26:	2400      	movs	r4, #0
 801ad28:	4a03      	ldr	r2, [pc, #12]	@ (801ad38 <sulp+0x2c>)
 801ad2a:	051b      	lsls	r3, r3, #20
 801ad2c:	189d      	adds	r5, r3, r2
 801ad2e:	002b      	movs	r3, r5
 801ad30:	0022      	movs	r2, r4
 801ad32:	f7e7 fe7b 	bl	8002a2c <__aeabi_dmul>
 801ad36:	bd70      	pop	{r4, r5, r6, pc}
 801ad38:	3ff00000 	.word	0x3ff00000

0801ad3c <_strtod_l>:
 801ad3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ad3e:	b0a3      	sub	sp, #140	@ 0x8c
 801ad40:	921b      	str	r2, [sp, #108]	@ 0x6c
 801ad42:	2200      	movs	r2, #0
 801ad44:	2600      	movs	r6, #0
 801ad46:	2700      	movs	r7, #0
 801ad48:	9005      	str	r0, [sp, #20]
 801ad4a:	9109      	str	r1, [sp, #36]	@ 0x24
 801ad4c:	921e      	str	r2, [sp, #120]	@ 0x78
 801ad4e:	911d      	str	r1, [sp, #116]	@ 0x74
 801ad50:	780a      	ldrb	r2, [r1, #0]
 801ad52:	2a2b      	cmp	r2, #43	@ 0x2b
 801ad54:	d053      	beq.n	801adfe <_strtod_l+0xc2>
 801ad56:	d83f      	bhi.n	801add8 <_strtod_l+0x9c>
 801ad58:	2a0d      	cmp	r2, #13
 801ad5a:	d839      	bhi.n	801add0 <_strtod_l+0x94>
 801ad5c:	2a08      	cmp	r2, #8
 801ad5e:	d839      	bhi.n	801add4 <_strtod_l+0x98>
 801ad60:	2a00      	cmp	r2, #0
 801ad62:	d042      	beq.n	801adea <_strtod_l+0xae>
 801ad64:	2200      	movs	r2, #0
 801ad66:	9212      	str	r2, [sp, #72]	@ 0x48
 801ad68:	2100      	movs	r1, #0
 801ad6a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 801ad6c:	910c      	str	r1, [sp, #48]	@ 0x30
 801ad6e:	782a      	ldrb	r2, [r5, #0]
 801ad70:	2a30      	cmp	r2, #48	@ 0x30
 801ad72:	d000      	beq.n	801ad76 <_strtod_l+0x3a>
 801ad74:	e083      	b.n	801ae7e <_strtod_l+0x142>
 801ad76:	786a      	ldrb	r2, [r5, #1]
 801ad78:	3120      	adds	r1, #32
 801ad7a:	438a      	bics	r2, r1
 801ad7c:	2a58      	cmp	r2, #88	@ 0x58
 801ad7e:	d000      	beq.n	801ad82 <_strtod_l+0x46>
 801ad80:	e073      	b.n	801ae6a <_strtod_l+0x12e>
 801ad82:	9302      	str	r3, [sp, #8]
 801ad84:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801ad86:	4a9b      	ldr	r2, [pc, #620]	@ (801aff4 <_strtod_l+0x2b8>)
 801ad88:	9301      	str	r3, [sp, #4]
 801ad8a:	ab1e      	add	r3, sp, #120	@ 0x78
 801ad8c:	9300      	str	r3, [sp, #0]
 801ad8e:	9805      	ldr	r0, [sp, #20]
 801ad90:	ab1f      	add	r3, sp, #124	@ 0x7c
 801ad92:	a91d      	add	r1, sp, #116	@ 0x74
 801ad94:	f003 f80c 	bl	801ddb0 <__gethex>
 801ad98:	230f      	movs	r3, #15
 801ad9a:	0002      	movs	r2, r0
 801ad9c:	401a      	ands	r2, r3
 801ad9e:	0004      	movs	r4, r0
 801ada0:	9206      	str	r2, [sp, #24]
 801ada2:	4218      	tst	r0, r3
 801ada4:	d005      	beq.n	801adb2 <_strtod_l+0x76>
 801ada6:	2a06      	cmp	r2, #6
 801ada8:	d12b      	bne.n	801ae02 <_strtod_l+0xc6>
 801adaa:	2300      	movs	r3, #0
 801adac:	3501      	adds	r5, #1
 801adae:	951d      	str	r5, [sp, #116]	@ 0x74
 801adb0:	9312      	str	r3, [sp, #72]	@ 0x48
 801adb2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d002      	beq.n	801adbe <_strtod_l+0x82>
 801adb8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801adba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801adbc:	6013      	str	r3, [r2, #0]
 801adbe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801adc0:	2b00      	cmp	r3, #0
 801adc2:	d019      	beq.n	801adf8 <_strtod_l+0xbc>
 801adc4:	2380      	movs	r3, #128	@ 0x80
 801adc6:	0030      	movs	r0, r6
 801adc8:	061b      	lsls	r3, r3, #24
 801adca:	18f9      	adds	r1, r7, r3
 801adcc:	b023      	add	sp, #140	@ 0x8c
 801adce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801add0:	2a20      	cmp	r2, #32
 801add2:	d1c7      	bne.n	801ad64 <_strtod_l+0x28>
 801add4:	3101      	adds	r1, #1
 801add6:	e7ba      	b.n	801ad4e <_strtod_l+0x12>
 801add8:	2a2d      	cmp	r2, #45	@ 0x2d
 801adda:	d1c3      	bne.n	801ad64 <_strtod_l+0x28>
 801addc:	3a2c      	subs	r2, #44	@ 0x2c
 801adde:	9212      	str	r2, [sp, #72]	@ 0x48
 801ade0:	1c4a      	adds	r2, r1, #1
 801ade2:	921d      	str	r2, [sp, #116]	@ 0x74
 801ade4:	784a      	ldrb	r2, [r1, #1]
 801ade6:	2a00      	cmp	r2, #0
 801ade8:	d1be      	bne.n	801ad68 <_strtod_l+0x2c>
 801adea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801adec:	931d      	str	r3, [sp, #116]	@ 0x74
 801adee:	2300      	movs	r3, #0
 801adf0:	9312      	str	r3, [sp, #72]	@ 0x48
 801adf2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d1df      	bne.n	801adb8 <_strtod_l+0x7c>
 801adf8:	0030      	movs	r0, r6
 801adfa:	0039      	movs	r1, r7
 801adfc:	e7e6      	b.n	801adcc <_strtod_l+0x90>
 801adfe:	2200      	movs	r2, #0
 801ae00:	e7ed      	b.n	801adde <_strtod_l+0xa2>
 801ae02:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 801ae04:	2a00      	cmp	r2, #0
 801ae06:	d007      	beq.n	801ae18 <_strtod_l+0xdc>
 801ae08:	2135      	movs	r1, #53	@ 0x35
 801ae0a:	a820      	add	r0, sp, #128	@ 0x80
 801ae0c:	f004 f80e 	bl	801ee2c <__copybits>
 801ae10:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801ae12:	9805      	ldr	r0, [sp, #20]
 801ae14:	f003 fbd0 	bl	801e5b8 <_Bfree>
 801ae18:	9806      	ldr	r0, [sp, #24]
 801ae1a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801ae1c:	3801      	subs	r0, #1
 801ae1e:	2804      	cmp	r0, #4
 801ae20:	d806      	bhi.n	801ae30 <_strtod_l+0xf4>
 801ae22:	f7e5 f983 	bl	800012c <__gnu_thumb1_case_uqi>
 801ae26:	0312      	.short	0x0312
 801ae28:	1e1c      	.short	0x1e1c
 801ae2a:	12          	.byte	0x12
 801ae2b:	00          	.byte	0x00
 801ae2c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801ae2e:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 801ae30:	05e4      	lsls	r4, r4, #23
 801ae32:	d502      	bpl.n	801ae3a <_strtod_l+0xfe>
 801ae34:	2380      	movs	r3, #128	@ 0x80
 801ae36:	061b      	lsls	r3, r3, #24
 801ae38:	431f      	orrs	r7, r3
 801ae3a:	4b6f      	ldr	r3, [pc, #444]	@ (801aff8 <_strtod_l+0x2bc>)
 801ae3c:	423b      	tst	r3, r7
 801ae3e:	d1b8      	bne.n	801adb2 <_strtod_l+0x76>
 801ae40:	f002 f824 	bl	801ce8c <__errno>
 801ae44:	2322      	movs	r3, #34	@ 0x22
 801ae46:	6003      	str	r3, [r0, #0]
 801ae48:	e7b3      	b.n	801adb2 <_strtod_l+0x76>
 801ae4a:	496c      	ldr	r1, [pc, #432]	@ (801affc <_strtod_l+0x2c0>)
 801ae4c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801ae4e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801ae50:	400a      	ands	r2, r1
 801ae52:	496b      	ldr	r1, [pc, #428]	@ (801b000 <_strtod_l+0x2c4>)
 801ae54:	185b      	adds	r3, r3, r1
 801ae56:	051b      	lsls	r3, r3, #20
 801ae58:	431a      	orrs	r2, r3
 801ae5a:	0017      	movs	r7, r2
 801ae5c:	e7e8      	b.n	801ae30 <_strtod_l+0xf4>
 801ae5e:	4f66      	ldr	r7, [pc, #408]	@ (801aff8 <_strtod_l+0x2bc>)
 801ae60:	e7e6      	b.n	801ae30 <_strtod_l+0xf4>
 801ae62:	2601      	movs	r6, #1
 801ae64:	4f67      	ldr	r7, [pc, #412]	@ (801b004 <_strtod_l+0x2c8>)
 801ae66:	4276      	negs	r6, r6
 801ae68:	e7e2      	b.n	801ae30 <_strtod_l+0xf4>
 801ae6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ae6c:	1c5a      	adds	r2, r3, #1
 801ae6e:	921d      	str	r2, [sp, #116]	@ 0x74
 801ae70:	785b      	ldrb	r3, [r3, #1]
 801ae72:	2b30      	cmp	r3, #48	@ 0x30
 801ae74:	d0f9      	beq.n	801ae6a <_strtod_l+0x12e>
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	d09b      	beq.n	801adb2 <_strtod_l+0x76>
 801ae7a:	2301      	movs	r3, #1
 801ae7c:	930c      	str	r3, [sp, #48]	@ 0x30
 801ae7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ae80:	220a      	movs	r2, #10
 801ae82:	9313      	str	r3, [sp, #76]	@ 0x4c
 801ae84:	2300      	movs	r3, #0
 801ae86:	9310      	str	r3, [sp, #64]	@ 0x40
 801ae88:	930d      	str	r3, [sp, #52]	@ 0x34
 801ae8a:	9308      	str	r3, [sp, #32]
 801ae8c:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801ae8e:	7804      	ldrb	r4, [r0, #0]
 801ae90:	0023      	movs	r3, r4
 801ae92:	3b30      	subs	r3, #48	@ 0x30
 801ae94:	b2d9      	uxtb	r1, r3
 801ae96:	2909      	cmp	r1, #9
 801ae98:	d927      	bls.n	801aeea <_strtod_l+0x1ae>
 801ae9a:	2201      	movs	r2, #1
 801ae9c:	495a      	ldr	r1, [pc, #360]	@ (801b008 <_strtod_l+0x2cc>)
 801ae9e:	f001 ff31 	bl	801cd04 <strncmp>
 801aea2:	2800      	cmp	r0, #0
 801aea4:	d033      	beq.n	801af0e <_strtod_l+0x1d2>
 801aea6:	2000      	movs	r0, #0
 801aea8:	0023      	movs	r3, r4
 801aeaa:	4684      	mov	ip, r0
 801aeac:	9a08      	ldr	r2, [sp, #32]
 801aeae:	900e      	str	r0, [sp, #56]	@ 0x38
 801aeb0:	9206      	str	r2, [sp, #24]
 801aeb2:	2220      	movs	r2, #32
 801aeb4:	0019      	movs	r1, r3
 801aeb6:	4391      	bics	r1, r2
 801aeb8:	000a      	movs	r2, r1
 801aeba:	2100      	movs	r1, #0
 801aebc:	9107      	str	r1, [sp, #28]
 801aebe:	2a45      	cmp	r2, #69	@ 0x45
 801aec0:	d000      	beq.n	801aec4 <_strtod_l+0x188>
 801aec2:	e0cb      	b.n	801b05c <_strtod_l+0x320>
 801aec4:	9b06      	ldr	r3, [sp, #24]
 801aec6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801aec8:	4303      	orrs	r3, r0
 801aeca:	4313      	orrs	r3, r2
 801aecc:	428b      	cmp	r3, r1
 801aece:	d08c      	beq.n	801adea <_strtod_l+0xae>
 801aed0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801aed2:	9309      	str	r3, [sp, #36]	@ 0x24
 801aed4:	3301      	adds	r3, #1
 801aed6:	931d      	str	r3, [sp, #116]	@ 0x74
 801aed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aeda:	785b      	ldrb	r3, [r3, #1]
 801aedc:	2b2b      	cmp	r3, #43	@ 0x2b
 801aede:	d07b      	beq.n	801afd8 <_strtod_l+0x29c>
 801aee0:	000c      	movs	r4, r1
 801aee2:	2b2d      	cmp	r3, #45	@ 0x2d
 801aee4:	d17e      	bne.n	801afe4 <_strtod_l+0x2a8>
 801aee6:	2401      	movs	r4, #1
 801aee8:	e077      	b.n	801afda <_strtod_l+0x29e>
 801aeea:	9908      	ldr	r1, [sp, #32]
 801aeec:	2908      	cmp	r1, #8
 801aeee:	dc09      	bgt.n	801af04 <_strtod_l+0x1c8>
 801aef0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801aef2:	4351      	muls	r1, r2
 801aef4:	185b      	adds	r3, r3, r1
 801aef6:	930d      	str	r3, [sp, #52]	@ 0x34
 801aef8:	9b08      	ldr	r3, [sp, #32]
 801aefa:	3001      	adds	r0, #1
 801aefc:	3301      	adds	r3, #1
 801aefe:	9308      	str	r3, [sp, #32]
 801af00:	901d      	str	r0, [sp, #116]	@ 0x74
 801af02:	e7c3      	b.n	801ae8c <_strtod_l+0x150>
 801af04:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801af06:	4355      	muls	r5, r2
 801af08:	195b      	adds	r3, r3, r5
 801af0a:	9310      	str	r3, [sp, #64]	@ 0x40
 801af0c:	e7f4      	b.n	801aef8 <_strtod_l+0x1bc>
 801af0e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801af10:	1c5a      	adds	r2, r3, #1
 801af12:	921d      	str	r2, [sp, #116]	@ 0x74
 801af14:	9a08      	ldr	r2, [sp, #32]
 801af16:	785b      	ldrb	r3, [r3, #1]
 801af18:	2a00      	cmp	r2, #0
 801af1a:	d03e      	beq.n	801af9a <_strtod_l+0x25e>
 801af1c:	900e      	str	r0, [sp, #56]	@ 0x38
 801af1e:	9206      	str	r2, [sp, #24]
 801af20:	001a      	movs	r2, r3
 801af22:	3a30      	subs	r2, #48	@ 0x30
 801af24:	2a09      	cmp	r2, #9
 801af26:	d912      	bls.n	801af4e <_strtod_l+0x212>
 801af28:	2201      	movs	r2, #1
 801af2a:	4694      	mov	ip, r2
 801af2c:	e7c1      	b.n	801aeb2 <_strtod_l+0x176>
 801af2e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801af30:	3001      	adds	r0, #1
 801af32:	1c5a      	adds	r2, r3, #1
 801af34:	921d      	str	r2, [sp, #116]	@ 0x74
 801af36:	785b      	ldrb	r3, [r3, #1]
 801af38:	2b30      	cmp	r3, #48	@ 0x30
 801af3a:	d0f8      	beq.n	801af2e <_strtod_l+0x1f2>
 801af3c:	001a      	movs	r2, r3
 801af3e:	3a31      	subs	r2, #49	@ 0x31
 801af40:	2a08      	cmp	r2, #8
 801af42:	d844      	bhi.n	801afce <_strtod_l+0x292>
 801af44:	900e      	str	r0, [sp, #56]	@ 0x38
 801af46:	2000      	movs	r0, #0
 801af48:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801af4a:	9006      	str	r0, [sp, #24]
 801af4c:	9213      	str	r2, [sp, #76]	@ 0x4c
 801af4e:	001c      	movs	r4, r3
 801af50:	1c42      	adds	r2, r0, #1
 801af52:	3c30      	subs	r4, #48	@ 0x30
 801af54:	2b30      	cmp	r3, #48	@ 0x30
 801af56:	d01a      	beq.n	801af8e <_strtod_l+0x252>
 801af58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801af5a:	9906      	ldr	r1, [sp, #24]
 801af5c:	189b      	adds	r3, r3, r2
 801af5e:	930e      	str	r3, [sp, #56]	@ 0x38
 801af60:	230a      	movs	r3, #10
 801af62:	469c      	mov	ip, r3
 801af64:	9d06      	ldr	r5, [sp, #24]
 801af66:	1c4b      	adds	r3, r1, #1
 801af68:	1b5d      	subs	r5, r3, r5
 801af6a:	42aa      	cmp	r2, r5
 801af6c:	dc17      	bgt.n	801af9e <_strtod_l+0x262>
 801af6e:	43c3      	mvns	r3, r0
 801af70:	9a06      	ldr	r2, [sp, #24]
 801af72:	17db      	asrs	r3, r3, #31
 801af74:	4003      	ands	r3, r0
 801af76:	18d1      	adds	r1, r2, r3
 801af78:	3201      	adds	r2, #1
 801af7a:	18d3      	adds	r3, r2, r3
 801af7c:	9306      	str	r3, [sp, #24]
 801af7e:	2908      	cmp	r1, #8
 801af80:	dc1c      	bgt.n	801afbc <_strtod_l+0x280>
 801af82:	230a      	movs	r3, #10
 801af84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801af86:	4353      	muls	r3, r2
 801af88:	2200      	movs	r2, #0
 801af8a:	18e3      	adds	r3, r4, r3
 801af8c:	930d      	str	r3, [sp, #52]	@ 0x34
 801af8e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801af90:	0010      	movs	r0, r2
 801af92:	1c59      	adds	r1, r3, #1
 801af94:	911d      	str	r1, [sp, #116]	@ 0x74
 801af96:	785b      	ldrb	r3, [r3, #1]
 801af98:	e7c2      	b.n	801af20 <_strtod_l+0x1e4>
 801af9a:	9808      	ldr	r0, [sp, #32]
 801af9c:	e7cc      	b.n	801af38 <_strtod_l+0x1fc>
 801af9e:	2908      	cmp	r1, #8
 801afa0:	dc05      	bgt.n	801afae <_strtod_l+0x272>
 801afa2:	4665      	mov	r5, ip
 801afa4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801afa6:	4369      	muls	r1, r5
 801afa8:	910d      	str	r1, [sp, #52]	@ 0x34
 801afaa:	0019      	movs	r1, r3
 801afac:	e7da      	b.n	801af64 <_strtod_l+0x228>
 801afae:	2b10      	cmp	r3, #16
 801afb0:	dcfb      	bgt.n	801afaa <_strtod_l+0x26e>
 801afb2:	4661      	mov	r1, ip
 801afb4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801afb6:	434d      	muls	r5, r1
 801afb8:	9510      	str	r5, [sp, #64]	@ 0x40
 801afba:	e7f6      	b.n	801afaa <_strtod_l+0x26e>
 801afbc:	2200      	movs	r2, #0
 801afbe:	290f      	cmp	r1, #15
 801afc0:	dce5      	bgt.n	801af8e <_strtod_l+0x252>
 801afc2:	230a      	movs	r3, #10
 801afc4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801afc6:	435d      	muls	r5, r3
 801afc8:	1963      	adds	r3, r4, r5
 801afca:	9310      	str	r3, [sp, #64]	@ 0x40
 801afcc:	e7df      	b.n	801af8e <_strtod_l+0x252>
 801afce:	2200      	movs	r2, #0
 801afd0:	920e      	str	r2, [sp, #56]	@ 0x38
 801afd2:	9206      	str	r2, [sp, #24]
 801afd4:	3201      	adds	r2, #1
 801afd6:	e7a8      	b.n	801af2a <_strtod_l+0x1ee>
 801afd8:	2400      	movs	r4, #0
 801afda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801afdc:	3302      	adds	r3, #2
 801afde:	931d      	str	r3, [sp, #116]	@ 0x74
 801afe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801afe2:	789b      	ldrb	r3, [r3, #2]
 801afe4:	001a      	movs	r2, r3
 801afe6:	3a30      	subs	r2, #48	@ 0x30
 801afe8:	2a09      	cmp	r2, #9
 801afea:	d913      	bls.n	801b014 <_strtod_l+0x2d8>
 801afec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801afee:	921d      	str	r2, [sp, #116]	@ 0x74
 801aff0:	2200      	movs	r2, #0
 801aff2:	e032      	b.n	801b05a <_strtod_l+0x31e>
 801aff4:	080219bc 	.word	0x080219bc
 801aff8:	7ff00000 	.word	0x7ff00000
 801affc:	ffefffff 	.word	0xffefffff
 801b000:	00000433 	.word	0x00000433
 801b004:	7fffffff 	.word	0x7fffffff
 801b008:	0802175c 	.word	0x0802175c
 801b00c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b00e:	1c5a      	adds	r2, r3, #1
 801b010:	921d      	str	r2, [sp, #116]	@ 0x74
 801b012:	785b      	ldrb	r3, [r3, #1]
 801b014:	2b30      	cmp	r3, #48	@ 0x30
 801b016:	d0f9      	beq.n	801b00c <_strtod_l+0x2d0>
 801b018:	2200      	movs	r2, #0
 801b01a:	9207      	str	r2, [sp, #28]
 801b01c:	001a      	movs	r2, r3
 801b01e:	3a31      	subs	r2, #49	@ 0x31
 801b020:	2a08      	cmp	r2, #8
 801b022:	d81b      	bhi.n	801b05c <_strtod_l+0x320>
 801b024:	3b30      	subs	r3, #48	@ 0x30
 801b026:	001a      	movs	r2, r3
 801b028:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b02a:	9307      	str	r3, [sp, #28]
 801b02c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b02e:	1c59      	adds	r1, r3, #1
 801b030:	911d      	str	r1, [sp, #116]	@ 0x74
 801b032:	785b      	ldrb	r3, [r3, #1]
 801b034:	001d      	movs	r5, r3
 801b036:	3d30      	subs	r5, #48	@ 0x30
 801b038:	2d09      	cmp	r5, #9
 801b03a:	d93a      	bls.n	801b0b2 <_strtod_l+0x376>
 801b03c:	9d07      	ldr	r5, [sp, #28]
 801b03e:	1b49      	subs	r1, r1, r5
 801b040:	000d      	movs	r5, r1
 801b042:	49b3      	ldr	r1, [pc, #716]	@ (801b310 <_strtod_l+0x5d4>)
 801b044:	9107      	str	r1, [sp, #28]
 801b046:	2d08      	cmp	r5, #8
 801b048:	dc03      	bgt.n	801b052 <_strtod_l+0x316>
 801b04a:	9207      	str	r2, [sp, #28]
 801b04c:	428a      	cmp	r2, r1
 801b04e:	dd00      	ble.n	801b052 <_strtod_l+0x316>
 801b050:	9107      	str	r1, [sp, #28]
 801b052:	2c00      	cmp	r4, #0
 801b054:	d002      	beq.n	801b05c <_strtod_l+0x320>
 801b056:	9a07      	ldr	r2, [sp, #28]
 801b058:	4252      	negs	r2, r2
 801b05a:	9207      	str	r2, [sp, #28]
 801b05c:	9a06      	ldr	r2, [sp, #24]
 801b05e:	2a00      	cmp	r2, #0
 801b060:	d14b      	bne.n	801b0fa <_strtod_l+0x3be>
 801b062:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801b064:	4310      	orrs	r0, r2
 801b066:	d000      	beq.n	801b06a <_strtod_l+0x32e>
 801b068:	e6a3      	b.n	801adb2 <_strtod_l+0x76>
 801b06a:	4662      	mov	r2, ip
 801b06c:	2a00      	cmp	r2, #0
 801b06e:	d000      	beq.n	801b072 <_strtod_l+0x336>
 801b070:	e6bb      	b.n	801adea <_strtod_l+0xae>
 801b072:	2b69      	cmp	r3, #105	@ 0x69
 801b074:	d025      	beq.n	801b0c2 <_strtod_l+0x386>
 801b076:	dc21      	bgt.n	801b0bc <_strtod_l+0x380>
 801b078:	2b49      	cmp	r3, #73	@ 0x49
 801b07a:	d022      	beq.n	801b0c2 <_strtod_l+0x386>
 801b07c:	2b4e      	cmp	r3, #78	@ 0x4e
 801b07e:	d000      	beq.n	801b082 <_strtod_l+0x346>
 801b080:	e6b3      	b.n	801adea <_strtod_l+0xae>
 801b082:	49a4      	ldr	r1, [pc, #656]	@ (801b314 <_strtod_l+0x5d8>)
 801b084:	a81d      	add	r0, sp, #116	@ 0x74
 801b086:	f003 f8c9 	bl	801e21c <__match>
 801b08a:	2800      	cmp	r0, #0
 801b08c:	d100      	bne.n	801b090 <_strtod_l+0x354>
 801b08e:	e6ac      	b.n	801adea <_strtod_l+0xae>
 801b090:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b092:	781b      	ldrb	r3, [r3, #0]
 801b094:	2b28      	cmp	r3, #40	@ 0x28
 801b096:	d12a      	bne.n	801b0ee <_strtod_l+0x3b2>
 801b098:	499f      	ldr	r1, [pc, #636]	@ (801b318 <_strtod_l+0x5dc>)
 801b09a:	aa20      	add	r2, sp, #128	@ 0x80
 801b09c:	a81d      	add	r0, sp, #116	@ 0x74
 801b09e:	f003 f8d1 	bl	801e244 <__hexnan>
 801b0a2:	2805      	cmp	r0, #5
 801b0a4:	d123      	bne.n	801b0ee <_strtod_l+0x3b2>
 801b0a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801b0a8:	4a9c      	ldr	r2, [pc, #624]	@ (801b31c <_strtod_l+0x5e0>)
 801b0aa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801b0ac:	431a      	orrs	r2, r3
 801b0ae:	0017      	movs	r7, r2
 801b0b0:	e67f      	b.n	801adb2 <_strtod_l+0x76>
 801b0b2:	210a      	movs	r1, #10
 801b0b4:	434a      	muls	r2, r1
 801b0b6:	18d2      	adds	r2, r2, r3
 801b0b8:	3a30      	subs	r2, #48	@ 0x30
 801b0ba:	e7b7      	b.n	801b02c <_strtod_l+0x2f0>
 801b0bc:	2b6e      	cmp	r3, #110	@ 0x6e
 801b0be:	d0e0      	beq.n	801b082 <_strtod_l+0x346>
 801b0c0:	e693      	b.n	801adea <_strtod_l+0xae>
 801b0c2:	4997      	ldr	r1, [pc, #604]	@ (801b320 <_strtod_l+0x5e4>)
 801b0c4:	a81d      	add	r0, sp, #116	@ 0x74
 801b0c6:	f003 f8a9 	bl	801e21c <__match>
 801b0ca:	2800      	cmp	r0, #0
 801b0cc:	d100      	bne.n	801b0d0 <_strtod_l+0x394>
 801b0ce:	e68c      	b.n	801adea <_strtod_l+0xae>
 801b0d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b0d2:	4994      	ldr	r1, [pc, #592]	@ (801b324 <_strtod_l+0x5e8>)
 801b0d4:	3b01      	subs	r3, #1
 801b0d6:	a81d      	add	r0, sp, #116	@ 0x74
 801b0d8:	931d      	str	r3, [sp, #116]	@ 0x74
 801b0da:	f003 f89f 	bl	801e21c <__match>
 801b0de:	2800      	cmp	r0, #0
 801b0e0:	d102      	bne.n	801b0e8 <_strtod_l+0x3ac>
 801b0e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b0e4:	3301      	adds	r3, #1
 801b0e6:	931d      	str	r3, [sp, #116]	@ 0x74
 801b0e8:	2600      	movs	r6, #0
 801b0ea:	4f8c      	ldr	r7, [pc, #560]	@ (801b31c <_strtod_l+0x5e0>)
 801b0ec:	e661      	b.n	801adb2 <_strtod_l+0x76>
 801b0ee:	488e      	ldr	r0, [pc, #568]	@ (801b328 <_strtod_l+0x5ec>)
 801b0f0:	f001 ff0e 	bl	801cf10 <nan>
 801b0f4:	0006      	movs	r6, r0
 801b0f6:	000f      	movs	r7, r1
 801b0f8:	e65b      	b.n	801adb2 <_strtod_l+0x76>
 801b0fa:	9b07      	ldr	r3, [sp, #28]
 801b0fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b0fe:	1a9b      	subs	r3, r3, r2
 801b100:	930c      	str	r3, [sp, #48]	@ 0x30
 801b102:	9b08      	ldr	r3, [sp, #32]
 801b104:	2b00      	cmp	r3, #0
 801b106:	d101      	bne.n	801b10c <_strtod_l+0x3d0>
 801b108:	9b06      	ldr	r3, [sp, #24]
 801b10a:	9308      	str	r3, [sp, #32]
 801b10c:	9c06      	ldr	r4, [sp, #24]
 801b10e:	2c10      	cmp	r4, #16
 801b110:	dd00      	ble.n	801b114 <_strtod_l+0x3d8>
 801b112:	2410      	movs	r4, #16
 801b114:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801b116:	f7e8 fc05 	bl	8003924 <__aeabi_ui2d>
 801b11a:	9b06      	ldr	r3, [sp, #24]
 801b11c:	0006      	movs	r6, r0
 801b11e:	000f      	movs	r7, r1
 801b120:	2b09      	cmp	r3, #9
 801b122:	dc13      	bgt.n	801b14c <_strtod_l+0x410>
 801b124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b126:	2b00      	cmp	r3, #0
 801b128:	d100      	bne.n	801b12c <_strtod_l+0x3f0>
 801b12a:	e642      	b.n	801adb2 <_strtod_l+0x76>
 801b12c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b12e:	2b00      	cmp	r3, #0
 801b130:	dc00      	bgt.n	801b134 <_strtod_l+0x3f8>
 801b132:	e07e      	b.n	801b232 <_strtod_l+0x4f6>
 801b134:	2b16      	cmp	r3, #22
 801b136:	dc63      	bgt.n	801b200 <_strtod_l+0x4c4>
 801b138:	497c      	ldr	r1, [pc, #496]	@ (801b32c <_strtod_l+0x5f0>)
 801b13a:	00db      	lsls	r3, r3, #3
 801b13c:	18c9      	adds	r1, r1, r3
 801b13e:	0032      	movs	r2, r6
 801b140:	6808      	ldr	r0, [r1, #0]
 801b142:	6849      	ldr	r1, [r1, #4]
 801b144:	003b      	movs	r3, r7
 801b146:	f7e7 fc71 	bl	8002a2c <__aeabi_dmul>
 801b14a:	e7d3      	b.n	801b0f4 <_strtod_l+0x3b8>
 801b14c:	0022      	movs	r2, r4
 801b14e:	4b77      	ldr	r3, [pc, #476]	@ (801b32c <_strtod_l+0x5f0>)
 801b150:	3a09      	subs	r2, #9
 801b152:	00d2      	lsls	r2, r2, #3
 801b154:	189b      	adds	r3, r3, r2
 801b156:	681a      	ldr	r2, [r3, #0]
 801b158:	685b      	ldr	r3, [r3, #4]
 801b15a:	f7e7 fc67 	bl	8002a2c <__aeabi_dmul>
 801b15e:	0006      	movs	r6, r0
 801b160:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801b162:	000f      	movs	r7, r1
 801b164:	f7e8 fbde 	bl	8003924 <__aeabi_ui2d>
 801b168:	000b      	movs	r3, r1
 801b16a:	0002      	movs	r2, r0
 801b16c:	0039      	movs	r1, r7
 801b16e:	0030      	movs	r0, r6
 801b170:	f7e6 fc5c 	bl	8001a2c <__aeabi_dadd>
 801b174:	9b06      	ldr	r3, [sp, #24]
 801b176:	0006      	movs	r6, r0
 801b178:	000f      	movs	r7, r1
 801b17a:	2b0f      	cmp	r3, #15
 801b17c:	ddd2      	ble.n	801b124 <_strtod_l+0x3e8>
 801b17e:	9b06      	ldr	r3, [sp, #24]
 801b180:	1b1c      	subs	r4, r3, r4
 801b182:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b184:	18e4      	adds	r4, r4, r3
 801b186:	2c00      	cmp	r4, #0
 801b188:	dc00      	bgt.n	801b18c <_strtod_l+0x450>
 801b18a:	e09b      	b.n	801b2c4 <_strtod_l+0x588>
 801b18c:	220f      	movs	r2, #15
 801b18e:	0023      	movs	r3, r4
 801b190:	4013      	ands	r3, r2
 801b192:	4214      	tst	r4, r2
 801b194:	d00a      	beq.n	801b1ac <_strtod_l+0x470>
 801b196:	4965      	ldr	r1, [pc, #404]	@ (801b32c <_strtod_l+0x5f0>)
 801b198:	00db      	lsls	r3, r3, #3
 801b19a:	18c9      	adds	r1, r1, r3
 801b19c:	0032      	movs	r2, r6
 801b19e:	6808      	ldr	r0, [r1, #0]
 801b1a0:	6849      	ldr	r1, [r1, #4]
 801b1a2:	003b      	movs	r3, r7
 801b1a4:	f7e7 fc42 	bl	8002a2c <__aeabi_dmul>
 801b1a8:	0006      	movs	r6, r0
 801b1aa:	000f      	movs	r7, r1
 801b1ac:	230f      	movs	r3, #15
 801b1ae:	439c      	bics	r4, r3
 801b1b0:	d073      	beq.n	801b29a <_strtod_l+0x55e>
 801b1b2:	3326      	adds	r3, #38	@ 0x26
 801b1b4:	33ff      	adds	r3, #255	@ 0xff
 801b1b6:	429c      	cmp	r4, r3
 801b1b8:	dd4b      	ble.n	801b252 <_strtod_l+0x516>
 801b1ba:	2300      	movs	r3, #0
 801b1bc:	9306      	str	r3, [sp, #24]
 801b1be:	9307      	str	r3, [sp, #28]
 801b1c0:	930d      	str	r3, [sp, #52]	@ 0x34
 801b1c2:	9308      	str	r3, [sp, #32]
 801b1c4:	2322      	movs	r3, #34	@ 0x22
 801b1c6:	2600      	movs	r6, #0
 801b1c8:	9a05      	ldr	r2, [sp, #20]
 801b1ca:	4f54      	ldr	r7, [pc, #336]	@ (801b31c <_strtod_l+0x5e0>)
 801b1cc:	6013      	str	r3, [r2, #0]
 801b1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b1d0:	42b3      	cmp	r3, r6
 801b1d2:	d100      	bne.n	801b1d6 <_strtod_l+0x49a>
 801b1d4:	e5ed      	b.n	801adb2 <_strtod_l+0x76>
 801b1d6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801b1d8:	9805      	ldr	r0, [sp, #20]
 801b1da:	f003 f9ed 	bl	801e5b8 <_Bfree>
 801b1de:	9908      	ldr	r1, [sp, #32]
 801b1e0:	9805      	ldr	r0, [sp, #20]
 801b1e2:	f003 f9e9 	bl	801e5b8 <_Bfree>
 801b1e6:	9907      	ldr	r1, [sp, #28]
 801b1e8:	9805      	ldr	r0, [sp, #20]
 801b1ea:	f003 f9e5 	bl	801e5b8 <_Bfree>
 801b1ee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801b1f0:	9805      	ldr	r0, [sp, #20]
 801b1f2:	f003 f9e1 	bl	801e5b8 <_Bfree>
 801b1f6:	9906      	ldr	r1, [sp, #24]
 801b1f8:	9805      	ldr	r0, [sp, #20]
 801b1fa:	f003 f9dd 	bl	801e5b8 <_Bfree>
 801b1fe:	e5d8      	b.n	801adb2 <_strtod_l+0x76>
 801b200:	2325      	movs	r3, #37	@ 0x25
 801b202:	9a06      	ldr	r2, [sp, #24]
 801b204:	1a9b      	subs	r3, r3, r2
 801b206:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801b208:	4293      	cmp	r3, r2
 801b20a:	dbb8      	blt.n	801b17e <_strtod_l+0x442>
 801b20c:	240f      	movs	r4, #15
 801b20e:	9b06      	ldr	r3, [sp, #24]
 801b210:	4d46      	ldr	r5, [pc, #280]	@ (801b32c <_strtod_l+0x5f0>)
 801b212:	1ae4      	subs	r4, r4, r3
 801b214:	00e1      	lsls	r1, r4, #3
 801b216:	1869      	adds	r1, r5, r1
 801b218:	0032      	movs	r2, r6
 801b21a:	6808      	ldr	r0, [r1, #0]
 801b21c:	6849      	ldr	r1, [r1, #4]
 801b21e:	003b      	movs	r3, r7
 801b220:	f7e7 fc04 	bl	8002a2c <__aeabi_dmul>
 801b224:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b226:	1b1c      	subs	r4, r3, r4
 801b228:	00e4      	lsls	r4, r4, #3
 801b22a:	192d      	adds	r5, r5, r4
 801b22c:	682a      	ldr	r2, [r5, #0]
 801b22e:	686b      	ldr	r3, [r5, #4]
 801b230:	e789      	b.n	801b146 <_strtod_l+0x40a>
 801b232:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b234:	3316      	adds	r3, #22
 801b236:	dba2      	blt.n	801b17e <_strtod_l+0x442>
 801b238:	9907      	ldr	r1, [sp, #28]
 801b23a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b23c:	4b3b      	ldr	r3, [pc, #236]	@ (801b32c <_strtod_l+0x5f0>)
 801b23e:	1a52      	subs	r2, r2, r1
 801b240:	00d2      	lsls	r2, r2, #3
 801b242:	189b      	adds	r3, r3, r2
 801b244:	0030      	movs	r0, r6
 801b246:	681a      	ldr	r2, [r3, #0]
 801b248:	685b      	ldr	r3, [r3, #4]
 801b24a:	0039      	movs	r1, r7
 801b24c:	f7e6 ffb4 	bl	80021b8 <__aeabi_ddiv>
 801b250:	e750      	b.n	801b0f4 <_strtod_l+0x3b8>
 801b252:	2300      	movs	r3, #0
 801b254:	0030      	movs	r0, r6
 801b256:	0039      	movs	r1, r7
 801b258:	4d35      	ldr	r5, [pc, #212]	@ (801b330 <_strtod_l+0x5f4>)
 801b25a:	1124      	asrs	r4, r4, #4
 801b25c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b25e:	2c01      	cmp	r4, #1
 801b260:	dc1e      	bgt.n	801b2a0 <_strtod_l+0x564>
 801b262:	2b00      	cmp	r3, #0
 801b264:	d001      	beq.n	801b26a <_strtod_l+0x52e>
 801b266:	0006      	movs	r6, r0
 801b268:	000f      	movs	r7, r1
 801b26a:	4b32      	ldr	r3, [pc, #200]	@ (801b334 <_strtod_l+0x5f8>)
 801b26c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b26e:	18ff      	adds	r7, r7, r3
 801b270:	4b2f      	ldr	r3, [pc, #188]	@ (801b330 <_strtod_l+0x5f4>)
 801b272:	00d5      	lsls	r5, r2, #3
 801b274:	195d      	adds	r5, r3, r5
 801b276:	0032      	movs	r2, r6
 801b278:	6828      	ldr	r0, [r5, #0]
 801b27a:	6869      	ldr	r1, [r5, #4]
 801b27c:	003b      	movs	r3, r7
 801b27e:	f7e7 fbd5 	bl	8002a2c <__aeabi_dmul>
 801b282:	4b26      	ldr	r3, [pc, #152]	@ (801b31c <_strtod_l+0x5e0>)
 801b284:	4a2c      	ldr	r2, [pc, #176]	@ (801b338 <_strtod_l+0x5fc>)
 801b286:	0006      	movs	r6, r0
 801b288:	400b      	ands	r3, r1
 801b28a:	4293      	cmp	r3, r2
 801b28c:	d895      	bhi.n	801b1ba <_strtod_l+0x47e>
 801b28e:	4a2b      	ldr	r2, [pc, #172]	@ (801b33c <_strtod_l+0x600>)
 801b290:	4293      	cmp	r3, r2
 801b292:	d913      	bls.n	801b2bc <_strtod_l+0x580>
 801b294:	2601      	movs	r6, #1
 801b296:	4f2a      	ldr	r7, [pc, #168]	@ (801b340 <_strtod_l+0x604>)
 801b298:	4276      	negs	r6, r6
 801b29a:	2300      	movs	r3, #0
 801b29c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b29e:	e086      	b.n	801b3ae <_strtod_l+0x672>
 801b2a0:	2201      	movs	r2, #1
 801b2a2:	4214      	tst	r4, r2
 801b2a4:	d004      	beq.n	801b2b0 <_strtod_l+0x574>
 801b2a6:	682a      	ldr	r2, [r5, #0]
 801b2a8:	686b      	ldr	r3, [r5, #4]
 801b2aa:	f7e7 fbbf 	bl	8002a2c <__aeabi_dmul>
 801b2ae:	2301      	movs	r3, #1
 801b2b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b2b2:	1064      	asrs	r4, r4, #1
 801b2b4:	3201      	adds	r2, #1
 801b2b6:	9209      	str	r2, [sp, #36]	@ 0x24
 801b2b8:	3508      	adds	r5, #8
 801b2ba:	e7d0      	b.n	801b25e <_strtod_l+0x522>
 801b2bc:	23d4      	movs	r3, #212	@ 0xd4
 801b2be:	049b      	lsls	r3, r3, #18
 801b2c0:	18cf      	adds	r7, r1, r3
 801b2c2:	e7ea      	b.n	801b29a <_strtod_l+0x55e>
 801b2c4:	2c00      	cmp	r4, #0
 801b2c6:	d0e8      	beq.n	801b29a <_strtod_l+0x55e>
 801b2c8:	4264      	negs	r4, r4
 801b2ca:	230f      	movs	r3, #15
 801b2cc:	0022      	movs	r2, r4
 801b2ce:	401a      	ands	r2, r3
 801b2d0:	421c      	tst	r4, r3
 801b2d2:	d00a      	beq.n	801b2ea <_strtod_l+0x5ae>
 801b2d4:	4b15      	ldr	r3, [pc, #84]	@ (801b32c <_strtod_l+0x5f0>)
 801b2d6:	00d2      	lsls	r2, r2, #3
 801b2d8:	189b      	adds	r3, r3, r2
 801b2da:	0030      	movs	r0, r6
 801b2dc:	681a      	ldr	r2, [r3, #0]
 801b2de:	685b      	ldr	r3, [r3, #4]
 801b2e0:	0039      	movs	r1, r7
 801b2e2:	f7e6 ff69 	bl	80021b8 <__aeabi_ddiv>
 801b2e6:	0006      	movs	r6, r0
 801b2e8:	000f      	movs	r7, r1
 801b2ea:	1124      	asrs	r4, r4, #4
 801b2ec:	d0d5      	beq.n	801b29a <_strtod_l+0x55e>
 801b2ee:	2c1f      	cmp	r4, #31
 801b2f0:	dd28      	ble.n	801b344 <_strtod_l+0x608>
 801b2f2:	2300      	movs	r3, #0
 801b2f4:	9306      	str	r3, [sp, #24]
 801b2f6:	9307      	str	r3, [sp, #28]
 801b2f8:	930d      	str	r3, [sp, #52]	@ 0x34
 801b2fa:	9308      	str	r3, [sp, #32]
 801b2fc:	2322      	movs	r3, #34	@ 0x22
 801b2fe:	9a05      	ldr	r2, [sp, #20]
 801b300:	2600      	movs	r6, #0
 801b302:	6013      	str	r3, [r2, #0]
 801b304:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b306:	2700      	movs	r7, #0
 801b308:	2b00      	cmp	r3, #0
 801b30a:	d000      	beq.n	801b30e <_strtod_l+0x5d2>
 801b30c:	e763      	b.n	801b1d6 <_strtod_l+0x49a>
 801b30e:	e550      	b.n	801adb2 <_strtod_l+0x76>
 801b310:	00004e1f 	.word	0x00004e1f
 801b314:	0802176b 	.word	0x0802176b
 801b318:	080219a8 	.word	0x080219a8
 801b31c:	7ff00000 	.word	0x7ff00000
 801b320:	08021763 	.word	0x08021763
 801b324:	0802184d 	.word	0x0802184d
 801b328:	08021849 	.word	0x08021849
 801b32c:	08021b30 	.word	0x08021b30
 801b330:	08021b08 	.word	0x08021b08
 801b334:	fcb00000 	.word	0xfcb00000
 801b338:	7ca00000 	.word	0x7ca00000
 801b33c:	7c900000 	.word	0x7c900000
 801b340:	7fefffff 	.word	0x7fefffff
 801b344:	2310      	movs	r3, #16
 801b346:	0022      	movs	r2, r4
 801b348:	401a      	ands	r2, r3
 801b34a:	9209      	str	r2, [sp, #36]	@ 0x24
 801b34c:	421c      	tst	r4, r3
 801b34e:	d001      	beq.n	801b354 <_strtod_l+0x618>
 801b350:	335a      	adds	r3, #90	@ 0x5a
 801b352:	9309      	str	r3, [sp, #36]	@ 0x24
 801b354:	0030      	movs	r0, r6
 801b356:	0039      	movs	r1, r7
 801b358:	2300      	movs	r3, #0
 801b35a:	4dc0      	ldr	r5, [pc, #768]	@ (801b65c <_strtod_l+0x920>)
 801b35c:	2201      	movs	r2, #1
 801b35e:	4214      	tst	r4, r2
 801b360:	d004      	beq.n	801b36c <_strtod_l+0x630>
 801b362:	682a      	ldr	r2, [r5, #0]
 801b364:	686b      	ldr	r3, [r5, #4]
 801b366:	f7e7 fb61 	bl	8002a2c <__aeabi_dmul>
 801b36a:	2301      	movs	r3, #1
 801b36c:	1064      	asrs	r4, r4, #1
 801b36e:	3508      	adds	r5, #8
 801b370:	2c00      	cmp	r4, #0
 801b372:	d1f3      	bne.n	801b35c <_strtod_l+0x620>
 801b374:	2b00      	cmp	r3, #0
 801b376:	d001      	beq.n	801b37c <_strtod_l+0x640>
 801b378:	0006      	movs	r6, r0
 801b37a:	000f      	movs	r7, r1
 801b37c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b37e:	2b00      	cmp	r3, #0
 801b380:	d00d      	beq.n	801b39e <_strtod_l+0x662>
 801b382:	236b      	movs	r3, #107	@ 0x6b
 801b384:	007a      	lsls	r2, r7, #1
 801b386:	0d52      	lsrs	r2, r2, #21
 801b388:	0039      	movs	r1, r7
 801b38a:	1a9b      	subs	r3, r3, r2
 801b38c:	2b00      	cmp	r3, #0
 801b38e:	dd06      	ble.n	801b39e <_strtod_l+0x662>
 801b390:	2b1f      	cmp	r3, #31
 801b392:	dd5c      	ble.n	801b44e <_strtod_l+0x712>
 801b394:	2600      	movs	r6, #0
 801b396:	2b34      	cmp	r3, #52	@ 0x34
 801b398:	dd52      	ble.n	801b440 <_strtod_l+0x704>
 801b39a:	27dc      	movs	r7, #220	@ 0xdc
 801b39c:	04bf      	lsls	r7, r7, #18
 801b39e:	2200      	movs	r2, #0
 801b3a0:	2300      	movs	r3, #0
 801b3a2:	0030      	movs	r0, r6
 801b3a4:	0039      	movs	r1, r7
 801b3a6:	f7e5 f85b 	bl	8000460 <__aeabi_dcmpeq>
 801b3aa:	2800      	cmp	r0, #0
 801b3ac:	d1a1      	bne.n	801b2f2 <_strtod_l+0x5b6>
 801b3ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b3b0:	9a08      	ldr	r2, [sp, #32]
 801b3b2:	9300      	str	r3, [sp, #0]
 801b3b4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801b3b6:	9b06      	ldr	r3, [sp, #24]
 801b3b8:	9805      	ldr	r0, [sp, #20]
 801b3ba:	f003 f965 	bl	801e688 <__s2b>
 801b3be:	900d      	str	r0, [sp, #52]	@ 0x34
 801b3c0:	2800      	cmp	r0, #0
 801b3c2:	d100      	bne.n	801b3c6 <_strtod_l+0x68a>
 801b3c4:	e6f9      	b.n	801b1ba <_strtod_l+0x47e>
 801b3c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b3c8:	9907      	ldr	r1, [sp, #28]
 801b3ca:	43db      	mvns	r3, r3
 801b3cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b3ce:	17db      	asrs	r3, r3, #31
 801b3d0:	1a52      	subs	r2, r2, r1
 801b3d2:	9214      	str	r2, [sp, #80]	@ 0x50
 801b3d4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801b3d6:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801b3d8:	17d2      	asrs	r2, r2, #31
 801b3da:	4011      	ands	r1, r2
 801b3dc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801b3de:	9114      	str	r1, [sp, #80]	@ 0x50
 801b3e0:	401a      	ands	r2, r3
 801b3e2:	2300      	movs	r3, #0
 801b3e4:	921a      	str	r2, [sp, #104]	@ 0x68
 801b3e6:	9306      	str	r3, [sp, #24]
 801b3e8:	9307      	str	r3, [sp, #28]
 801b3ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b3ec:	9805      	ldr	r0, [sp, #20]
 801b3ee:	6859      	ldr	r1, [r3, #4]
 801b3f0:	f003 f89e 	bl	801e530 <_Balloc>
 801b3f4:	9008      	str	r0, [sp, #32]
 801b3f6:	2800      	cmp	r0, #0
 801b3f8:	d100      	bne.n	801b3fc <_strtod_l+0x6c0>
 801b3fa:	e6e3      	b.n	801b1c4 <_strtod_l+0x488>
 801b3fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801b3fe:	300c      	adds	r0, #12
 801b400:	0019      	movs	r1, r3
 801b402:	691a      	ldr	r2, [r3, #16]
 801b404:	310c      	adds	r1, #12
 801b406:	3202      	adds	r2, #2
 801b408:	0092      	lsls	r2, r2, #2
 801b40a:	f001 fd77 	bl	801cefc <memcpy>
 801b40e:	ab20      	add	r3, sp, #128	@ 0x80
 801b410:	9301      	str	r3, [sp, #4]
 801b412:	ab1f      	add	r3, sp, #124	@ 0x7c
 801b414:	9300      	str	r3, [sp, #0]
 801b416:	0032      	movs	r2, r6
 801b418:	003b      	movs	r3, r7
 801b41a:	9805      	ldr	r0, [sp, #20]
 801b41c:	9610      	str	r6, [sp, #64]	@ 0x40
 801b41e:	9711      	str	r7, [sp, #68]	@ 0x44
 801b420:	f003 fc7a 	bl	801ed18 <__d2b>
 801b424:	901e      	str	r0, [sp, #120]	@ 0x78
 801b426:	2800      	cmp	r0, #0
 801b428:	d100      	bne.n	801b42c <_strtod_l+0x6f0>
 801b42a:	e6cb      	b.n	801b1c4 <_strtod_l+0x488>
 801b42c:	2101      	movs	r1, #1
 801b42e:	9805      	ldr	r0, [sp, #20]
 801b430:	f003 f9c6 	bl	801e7c0 <__i2b>
 801b434:	9007      	str	r0, [sp, #28]
 801b436:	2800      	cmp	r0, #0
 801b438:	d10e      	bne.n	801b458 <_strtod_l+0x71c>
 801b43a:	2300      	movs	r3, #0
 801b43c:	9307      	str	r3, [sp, #28]
 801b43e:	e6c1      	b.n	801b1c4 <_strtod_l+0x488>
 801b440:	234b      	movs	r3, #75	@ 0x4b
 801b442:	1a9a      	subs	r2, r3, r2
 801b444:	3b4c      	subs	r3, #76	@ 0x4c
 801b446:	4093      	lsls	r3, r2
 801b448:	4019      	ands	r1, r3
 801b44a:	000f      	movs	r7, r1
 801b44c:	e7a7      	b.n	801b39e <_strtod_l+0x662>
 801b44e:	2201      	movs	r2, #1
 801b450:	4252      	negs	r2, r2
 801b452:	409a      	lsls	r2, r3
 801b454:	4016      	ands	r6, r2
 801b456:	e7a2      	b.n	801b39e <_strtod_l+0x662>
 801b458:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 801b45a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801b45c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801b45e:	1ad4      	subs	r4, r2, r3
 801b460:	2b00      	cmp	r3, #0
 801b462:	db01      	blt.n	801b468 <_strtod_l+0x72c>
 801b464:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 801b466:	195d      	adds	r5, r3, r5
 801b468:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b46a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801b46c:	1a5b      	subs	r3, r3, r1
 801b46e:	2136      	movs	r1, #54	@ 0x36
 801b470:	189b      	adds	r3, r3, r2
 801b472:	1a8a      	subs	r2, r1, r2
 801b474:	497a      	ldr	r1, [pc, #488]	@ (801b660 <_strtod_l+0x924>)
 801b476:	2001      	movs	r0, #1
 801b478:	468c      	mov	ip, r1
 801b47a:	2100      	movs	r1, #0
 801b47c:	3b01      	subs	r3, #1
 801b47e:	9115      	str	r1, [sp, #84]	@ 0x54
 801b480:	9016      	str	r0, [sp, #88]	@ 0x58
 801b482:	4563      	cmp	r3, ip
 801b484:	da06      	bge.n	801b494 <_strtod_l+0x758>
 801b486:	4661      	mov	r1, ip
 801b488:	1ac9      	subs	r1, r1, r3
 801b48a:	1a52      	subs	r2, r2, r1
 801b48c:	291f      	cmp	r1, #31
 801b48e:	dc3f      	bgt.n	801b510 <_strtod_l+0x7d4>
 801b490:	4088      	lsls	r0, r1
 801b492:	9016      	str	r0, [sp, #88]	@ 0x58
 801b494:	18ab      	adds	r3, r5, r2
 801b496:	930e      	str	r3, [sp, #56]	@ 0x38
 801b498:	18a4      	adds	r4, r4, r2
 801b49a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b49c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b49e:	191c      	adds	r4, r3, r4
 801b4a0:	002b      	movs	r3, r5
 801b4a2:	4295      	cmp	r5, r2
 801b4a4:	dd00      	ble.n	801b4a8 <_strtod_l+0x76c>
 801b4a6:	0013      	movs	r3, r2
 801b4a8:	42a3      	cmp	r3, r4
 801b4aa:	dd00      	ble.n	801b4ae <_strtod_l+0x772>
 801b4ac:	0023      	movs	r3, r4
 801b4ae:	2b00      	cmp	r3, #0
 801b4b0:	dd04      	ble.n	801b4bc <_strtod_l+0x780>
 801b4b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b4b4:	1ae4      	subs	r4, r4, r3
 801b4b6:	1ad2      	subs	r2, r2, r3
 801b4b8:	920e      	str	r2, [sp, #56]	@ 0x38
 801b4ba:	1aed      	subs	r5, r5, r3
 801b4bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b4be:	2b00      	cmp	r3, #0
 801b4c0:	dd16      	ble.n	801b4f0 <_strtod_l+0x7b4>
 801b4c2:	001a      	movs	r2, r3
 801b4c4:	9907      	ldr	r1, [sp, #28]
 801b4c6:	9805      	ldr	r0, [sp, #20]
 801b4c8:	f003 fa3c 	bl	801e944 <__pow5mult>
 801b4cc:	9007      	str	r0, [sp, #28]
 801b4ce:	2800      	cmp	r0, #0
 801b4d0:	d0b3      	beq.n	801b43a <_strtod_l+0x6fe>
 801b4d2:	0001      	movs	r1, r0
 801b4d4:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 801b4d6:	9805      	ldr	r0, [sp, #20]
 801b4d8:	f003 f98a 	bl	801e7f0 <__multiply>
 801b4dc:	9013      	str	r0, [sp, #76]	@ 0x4c
 801b4de:	2800      	cmp	r0, #0
 801b4e0:	d100      	bne.n	801b4e4 <_strtod_l+0x7a8>
 801b4e2:	e66f      	b.n	801b1c4 <_strtod_l+0x488>
 801b4e4:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801b4e6:	9805      	ldr	r0, [sp, #20]
 801b4e8:	f003 f866 	bl	801e5b8 <_Bfree>
 801b4ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b4ee:	931e      	str	r3, [sp, #120]	@ 0x78
 801b4f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b4f2:	2b00      	cmp	r3, #0
 801b4f4:	dc12      	bgt.n	801b51c <_strtod_l+0x7e0>
 801b4f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	dd18      	ble.n	801b52e <_strtod_l+0x7f2>
 801b4fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801b4fe:	9908      	ldr	r1, [sp, #32]
 801b500:	9805      	ldr	r0, [sp, #20]
 801b502:	f003 fa1f 	bl	801e944 <__pow5mult>
 801b506:	9008      	str	r0, [sp, #32]
 801b508:	2800      	cmp	r0, #0
 801b50a:	d110      	bne.n	801b52e <_strtod_l+0x7f2>
 801b50c:	2300      	movs	r3, #0
 801b50e:	e658      	b.n	801b1c2 <_strtod_l+0x486>
 801b510:	4954      	ldr	r1, [pc, #336]	@ (801b664 <_strtod_l+0x928>)
 801b512:	1acb      	subs	r3, r1, r3
 801b514:	0001      	movs	r1, r0
 801b516:	4099      	lsls	r1, r3
 801b518:	9115      	str	r1, [sp, #84]	@ 0x54
 801b51a:	e7ba      	b.n	801b492 <_strtod_l+0x756>
 801b51c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b51e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801b520:	9805      	ldr	r0, [sp, #20]
 801b522:	f003 fa6b 	bl	801e9fc <__lshift>
 801b526:	901e      	str	r0, [sp, #120]	@ 0x78
 801b528:	2800      	cmp	r0, #0
 801b52a:	d1e4      	bne.n	801b4f6 <_strtod_l+0x7ba>
 801b52c:	e64a      	b.n	801b1c4 <_strtod_l+0x488>
 801b52e:	2c00      	cmp	r4, #0
 801b530:	dd07      	ble.n	801b542 <_strtod_l+0x806>
 801b532:	0022      	movs	r2, r4
 801b534:	9908      	ldr	r1, [sp, #32]
 801b536:	9805      	ldr	r0, [sp, #20]
 801b538:	f003 fa60 	bl	801e9fc <__lshift>
 801b53c:	9008      	str	r0, [sp, #32]
 801b53e:	2800      	cmp	r0, #0
 801b540:	d0e4      	beq.n	801b50c <_strtod_l+0x7d0>
 801b542:	2d00      	cmp	r5, #0
 801b544:	dd08      	ble.n	801b558 <_strtod_l+0x81c>
 801b546:	002a      	movs	r2, r5
 801b548:	9907      	ldr	r1, [sp, #28]
 801b54a:	9805      	ldr	r0, [sp, #20]
 801b54c:	f003 fa56 	bl	801e9fc <__lshift>
 801b550:	9007      	str	r0, [sp, #28]
 801b552:	2800      	cmp	r0, #0
 801b554:	d100      	bne.n	801b558 <_strtod_l+0x81c>
 801b556:	e635      	b.n	801b1c4 <_strtod_l+0x488>
 801b558:	9a08      	ldr	r2, [sp, #32]
 801b55a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801b55c:	9805      	ldr	r0, [sp, #20]
 801b55e:	f003 fad5 	bl	801eb0c <__mdiff>
 801b562:	9006      	str	r0, [sp, #24]
 801b564:	2800      	cmp	r0, #0
 801b566:	d100      	bne.n	801b56a <_strtod_l+0x82e>
 801b568:	e62c      	b.n	801b1c4 <_strtod_l+0x488>
 801b56a:	68c3      	ldr	r3, [r0, #12]
 801b56c:	9907      	ldr	r1, [sp, #28]
 801b56e:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b570:	2300      	movs	r3, #0
 801b572:	60c3      	str	r3, [r0, #12]
 801b574:	f003 faae 	bl	801ead4 <__mcmp>
 801b578:	2800      	cmp	r0, #0
 801b57a:	da3b      	bge.n	801b5f4 <_strtod_l+0x8b8>
 801b57c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b57e:	4333      	orrs	r3, r6
 801b580:	d167      	bne.n	801b652 <_strtod_l+0x916>
 801b582:	033b      	lsls	r3, r7, #12
 801b584:	d165      	bne.n	801b652 <_strtod_l+0x916>
 801b586:	22d6      	movs	r2, #214	@ 0xd6
 801b588:	4b37      	ldr	r3, [pc, #220]	@ (801b668 <_strtod_l+0x92c>)
 801b58a:	04d2      	lsls	r2, r2, #19
 801b58c:	403b      	ands	r3, r7
 801b58e:	4293      	cmp	r3, r2
 801b590:	d95f      	bls.n	801b652 <_strtod_l+0x916>
 801b592:	9b06      	ldr	r3, [sp, #24]
 801b594:	695b      	ldr	r3, [r3, #20]
 801b596:	2b00      	cmp	r3, #0
 801b598:	d103      	bne.n	801b5a2 <_strtod_l+0x866>
 801b59a:	9b06      	ldr	r3, [sp, #24]
 801b59c:	691b      	ldr	r3, [r3, #16]
 801b59e:	2b01      	cmp	r3, #1
 801b5a0:	dd57      	ble.n	801b652 <_strtod_l+0x916>
 801b5a2:	9906      	ldr	r1, [sp, #24]
 801b5a4:	2201      	movs	r2, #1
 801b5a6:	9805      	ldr	r0, [sp, #20]
 801b5a8:	f003 fa28 	bl	801e9fc <__lshift>
 801b5ac:	9907      	ldr	r1, [sp, #28]
 801b5ae:	9006      	str	r0, [sp, #24]
 801b5b0:	f003 fa90 	bl	801ead4 <__mcmp>
 801b5b4:	2800      	cmp	r0, #0
 801b5b6:	dd4c      	ble.n	801b652 <_strtod_l+0x916>
 801b5b8:	4b2b      	ldr	r3, [pc, #172]	@ (801b668 <_strtod_l+0x92c>)
 801b5ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b5bc:	403b      	ands	r3, r7
 801b5be:	2a00      	cmp	r2, #0
 801b5c0:	d074      	beq.n	801b6ac <_strtod_l+0x970>
 801b5c2:	22d6      	movs	r2, #214	@ 0xd6
 801b5c4:	04d2      	lsls	r2, r2, #19
 801b5c6:	4293      	cmp	r3, r2
 801b5c8:	d870      	bhi.n	801b6ac <_strtod_l+0x970>
 801b5ca:	22dc      	movs	r2, #220	@ 0xdc
 801b5cc:	0492      	lsls	r2, r2, #18
 801b5ce:	4293      	cmp	r3, r2
 801b5d0:	d800      	bhi.n	801b5d4 <_strtod_l+0x898>
 801b5d2:	e693      	b.n	801b2fc <_strtod_l+0x5c0>
 801b5d4:	0030      	movs	r0, r6
 801b5d6:	0039      	movs	r1, r7
 801b5d8:	4b24      	ldr	r3, [pc, #144]	@ (801b66c <_strtod_l+0x930>)
 801b5da:	2200      	movs	r2, #0
 801b5dc:	f7e7 fa26 	bl	8002a2c <__aeabi_dmul>
 801b5e0:	4b21      	ldr	r3, [pc, #132]	@ (801b668 <_strtod_l+0x92c>)
 801b5e2:	0006      	movs	r6, r0
 801b5e4:	000f      	movs	r7, r1
 801b5e6:	420b      	tst	r3, r1
 801b5e8:	d000      	beq.n	801b5ec <_strtod_l+0x8b0>
 801b5ea:	e5f4      	b.n	801b1d6 <_strtod_l+0x49a>
 801b5ec:	2322      	movs	r3, #34	@ 0x22
 801b5ee:	9a05      	ldr	r2, [sp, #20]
 801b5f0:	6013      	str	r3, [r2, #0]
 801b5f2:	e5f0      	b.n	801b1d6 <_strtod_l+0x49a>
 801b5f4:	970e      	str	r7, [sp, #56]	@ 0x38
 801b5f6:	2800      	cmp	r0, #0
 801b5f8:	d175      	bne.n	801b6e6 <_strtod_l+0x9aa>
 801b5fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801b5fc:	033b      	lsls	r3, r7, #12
 801b5fe:	0b1b      	lsrs	r3, r3, #12
 801b600:	2a00      	cmp	r2, #0
 801b602:	d039      	beq.n	801b678 <_strtod_l+0x93c>
 801b604:	4a1a      	ldr	r2, [pc, #104]	@ (801b670 <_strtod_l+0x934>)
 801b606:	4293      	cmp	r3, r2
 801b608:	d138      	bne.n	801b67c <_strtod_l+0x940>
 801b60a:	2101      	movs	r1, #1
 801b60c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b60e:	4249      	negs	r1, r1
 801b610:	0032      	movs	r2, r6
 801b612:	0008      	movs	r0, r1
 801b614:	2b00      	cmp	r3, #0
 801b616:	d00b      	beq.n	801b630 <_strtod_l+0x8f4>
 801b618:	24d4      	movs	r4, #212	@ 0xd4
 801b61a:	4b13      	ldr	r3, [pc, #76]	@ (801b668 <_strtod_l+0x92c>)
 801b61c:	0008      	movs	r0, r1
 801b61e:	403b      	ands	r3, r7
 801b620:	04e4      	lsls	r4, r4, #19
 801b622:	42a3      	cmp	r3, r4
 801b624:	d804      	bhi.n	801b630 <_strtod_l+0x8f4>
 801b626:	306c      	adds	r0, #108	@ 0x6c
 801b628:	0d1b      	lsrs	r3, r3, #20
 801b62a:	1ac3      	subs	r3, r0, r3
 801b62c:	4099      	lsls	r1, r3
 801b62e:	0008      	movs	r0, r1
 801b630:	4282      	cmp	r2, r0
 801b632:	d123      	bne.n	801b67c <_strtod_l+0x940>
 801b634:	4b0f      	ldr	r3, [pc, #60]	@ (801b674 <_strtod_l+0x938>)
 801b636:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801b638:	4299      	cmp	r1, r3
 801b63a:	d102      	bne.n	801b642 <_strtod_l+0x906>
 801b63c:	3201      	adds	r2, #1
 801b63e:	d100      	bne.n	801b642 <_strtod_l+0x906>
 801b640:	e5c0      	b.n	801b1c4 <_strtod_l+0x488>
 801b642:	4b09      	ldr	r3, [pc, #36]	@ (801b668 <_strtod_l+0x92c>)
 801b644:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b646:	2600      	movs	r6, #0
 801b648:	401a      	ands	r2, r3
 801b64a:	0013      	movs	r3, r2
 801b64c:	2280      	movs	r2, #128	@ 0x80
 801b64e:	0352      	lsls	r2, r2, #13
 801b650:	189f      	adds	r7, r3, r2
 801b652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b654:	2b00      	cmp	r3, #0
 801b656:	d1bd      	bne.n	801b5d4 <_strtod_l+0x898>
 801b658:	e5bd      	b.n	801b1d6 <_strtod_l+0x49a>
 801b65a:	46c0      	nop			@ (mov r8, r8)
 801b65c:	080219d0 	.word	0x080219d0
 801b660:	fffffc02 	.word	0xfffffc02
 801b664:	fffffbe2 	.word	0xfffffbe2
 801b668:	7ff00000 	.word	0x7ff00000
 801b66c:	39500000 	.word	0x39500000
 801b670:	000fffff 	.word	0x000fffff
 801b674:	7fefffff 	.word	0x7fefffff
 801b678:	4333      	orrs	r3, r6
 801b67a:	d09d      	beq.n	801b5b8 <_strtod_l+0x87c>
 801b67c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b67e:	2b00      	cmp	r3, #0
 801b680:	d01c      	beq.n	801b6bc <_strtod_l+0x980>
 801b682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b684:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801b686:	4213      	tst	r3, r2
 801b688:	d0e3      	beq.n	801b652 <_strtod_l+0x916>
 801b68a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b68c:	0030      	movs	r0, r6
 801b68e:	0039      	movs	r1, r7
 801b690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b692:	2b00      	cmp	r3, #0
 801b694:	d016      	beq.n	801b6c4 <_strtod_l+0x988>
 801b696:	f7ff fb39 	bl	801ad0c <sulp>
 801b69a:	0002      	movs	r2, r0
 801b69c:	000b      	movs	r3, r1
 801b69e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801b6a0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801b6a2:	f7e6 f9c3 	bl	8001a2c <__aeabi_dadd>
 801b6a6:	0006      	movs	r6, r0
 801b6a8:	000f      	movs	r7, r1
 801b6aa:	e7d2      	b.n	801b652 <_strtod_l+0x916>
 801b6ac:	2601      	movs	r6, #1
 801b6ae:	4a92      	ldr	r2, [pc, #584]	@ (801b8f8 <_strtod_l+0xbbc>)
 801b6b0:	4276      	negs	r6, r6
 801b6b2:	189b      	adds	r3, r3, r2
 801b6b4:	4a91      	ldr	r2, [pc, #580]	@ (801b8fc <_strtod_l+0xbc0>)
 801b6b6:	431a      	orrs	r2, r3
 801b6b8:	0017      	movs	r7, r2
 801b6ba:	e7ca      	b.n	801b652 <_strtod_l+0x916>
 801b6bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801b6be:	4233      	tst	r3, r6
 801b6c0:	d0c7      	beq.n	801b652 <_strtod_l+0x916>
 801b6c2:	e7e2      	b.n	801b68a <_strtod_l+0x94e>
 801b6c4:	f7ff fb22 	bl	801ad0c <sulp>
 801b6c8:	0002      	movs	r2, r0
 801b6ca:	000b      	movs	r3, r1
 801b6cc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801b6ce:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801b6d0:	f7e7 fc92 	bl	8002ff8 <__aeabi_dsub>
 801b6d4:	2200      	movs	r2, #0
 801b6d6:	2300      	movs	r3, #0
 801b6d8:	0006      	movs	r6, r0
 801b6da:	000f      	movs	r7, r1
 801b6dc:	f7e4 fec0 	bl	8000460 <__aeabi_dcmpeq>
 801b6e0:	2800      	cmp	r0, #0
 801b6e2:	d0b6      	beq.n	801b652 <_strtod_l+0x916>
 801b6e4:	e60a      	b.n	801b2fc <_strtod_l+0x5c0>
 801b6e6:	9907      	ldr	r1, [sp, #28]
 801b6e8:	9806      	ldr	r0, [sp, #24]
 801b6ea:	f003 fb75 	bl	801edd8 <__ratio>
 801b6ee:	2380      	movs	r3, #128	@ 0x80
 801b6f0:	2200      	movs	r2, #0
 801b6f2:	05db      	lsls	r3, r3, #23
 801b6f4:	0004      	movs	r4, r0
 801b6f6:	000d      	movs	r5, r1
 801b6f8:	f7e4 fec2 	bl	8000480 <__aeabi_dcmple>
 801b6fc:	2800      	cmp	r0, #0
 801b6fe:	d06c      	beq.n	801b7da <_strtod_l+0xa9e>
 801b700:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b702:	2b00      	cmp	r3, #0
 801b704:	d177      	bne.n	801b7f6 <_strtod_l+0xaba>
 801b706:	2e00      	cmp	r6, #0
 801b708:	d157      	bne.n	801b7ba <_strtod_l+0xa7e>
 801b70a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b70c:	031b      	lsls	r3, r3, #12
 801b70e:	d15a      	bne.n	801b7c6 <_strtod_l+0xa8a>
 801b710:	2200      	movs	r2, #0
 801b712:	0020      	movs	r0, r4
 801b714:	0029      	movs	r1, r5
 801b716:	4b7a      	ldr	r3, [pc, #488]	@ (801b900 <_strtod_l+0xbc4>)
 801b718:	f7e4 fea8 	bl	800046c <__aeabi_dcmplt>
 801b71c:	2800      	cmp	r0, #0
 801b71e:	d159      	bne.n	801b7d4 <_strtod_l+0xa98>
 801b720:	0020      	movs	r0, r4
 801b722:	0029      	movs	r1, r5
 801b724:	2200      	movs	r2, #0
 801b726:	4b77      	ldr	r3, [pc, #476]	@ (801b904 <_strtod_l+0xbc8>)
 801b728:	f7e7 f980 	bl	8002a2c <__aeabi_dmul>
 801b72c:	0004      	movs	r4, r0
 801b72e:	000d      	movs	r5, r1
 801b730:	2380      	movs	r3, #128	@ 0x80
 801b732:	061b      	lsls	r3, r3, #24
 801b734:	18eb      	adds	r3, r5, r3
 801b736:	940a      	str	r4, [sp, #40]	@ 0x28
 801b738:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b73a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b73c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b73e:	9216      	str	r2, [sp, #88]	@ 0x58
 801b740:	9317      	str	r3, [sp, #92]	@ 0x5c
 801b742:	4a71      	ldr	r2, [pc, #452]	@ (801b908 <_strtod_l+0xbcc>)
 801b744:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b746:	4013      	ands	r3, r2
 801b748:	9315      	str	r3, [sp, #84]	@ 0x54
 801b74a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801b74c:	4b6f      	ldr	r3, [pc, #444]	@ (801b90c <_strtod_l+0xbd0>)
 801b74e:	429a      	cmp	r2, r3
 801b750:	d000      	beq.n	801b754 <_strtod_l+0xa18>
 801b752:	e087      	b.n	801b864 <_strtod_l+0xb28>
 801b754:	4a6e      	ldr	r2, [pc, #440]	@ (801b910 <_strtod_l+0xbd4>)
 801b756:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b758:	4694      	mov	ip, r2
 801b75a:	4463      	add	r3, ip
 801b75c:	001f      	movs	r7, r3
 801b75e:	0030      	movs	r0, r6
 801b760:	0019      	movs	r1, r3
 801b762:	f003 fa6d 	bl	801ec40 <__ulp>
 801b766:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b768:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b76a:	f7e7 f95f 	bl	8002a2c <__aeabi_dmul>
 801b76e:	0032      	movs	r2, r6
 801b770:	003b      	movs	r3, r7
 801b772:	f7e6 f95b 	bl	8001a2c <__aeabi_dadd>
 801b776:	4a64      	ldr	r2, [pc, #400]	@ (801b908 <_strtod_l+0xbcc>)
 801b778:	4b66      	ldr	r3, [pc, #408]	@ (801b914 <_strtod_l+0xbd8>)
 801b77a:	0006      	movs	r6, r0
 801b77c:	400a      	ands	r2, r1
 801b77e:	429a      	cmp	r2, r3
 801b780:	d940      	bls.n	801b804 <_strtod_l+0xac8>
 801b782:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b784:	4a64      	ldr	r2, [pc, #400]	@ (801b918 <_strtod_l+0xbdc>)
 801b786:	4293      	cmp	r3, r2
 801b788:	d103      	bne.n	801b792 <_strtod_l+0xa56>
 801b78a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b78c:	3301      	adds	r3, #1
 801b78e:	d100      	bne.n	801b792 <_strtod_l+0xa56>
 801b790:	e518      	b.n	801b1c4 <_strtod_l+0x488>
 801b792:	2601      	movs	r6, #1
 801b794:	4f60      	ldr	r7, [pc, #384]	@ (801b918 <_strtod_l+0xbdc>)
 801b796:	4276      	negs	r6, r6
 801b798:	991e      	ldr	r1, [sp, #120]	@ 0x78
 801b79a:	9805      	ldr	r0, [sp, #20]
 801b79c:	f002 ff0c 	bl	801e5b8 <_Bfree>
 801b7a0:	9908      	ldr	r1, [sp, #32]
 801b7a2:	9805      	ldr	r0, [sp, #20]
 801b7a4:	f002 ff08 	bl	801e5b8 <_Bfree>
 801b7a8:	9907      	ldr	r1, [sp, #28]
 801b7aa:	9805      	ldr	r0, [sp, #20]
 801b7ac:	f002 ff04 	bl	801e5b8 <_Bfree>
 801b7b0:	9906      	ldr	r1, [sp, #24]
 801b7b2:	9805      	ldr	r0, [sp, #20]
 801b7b4:	f002 ff00 	bl	801e5b8 <_Bfree>
 801b7b8:	e617      	b.n	801b3ea <_strtod_l+0x6ae>
 801b7ba:	2e01      	cmp	r6, #1
 801b7bc:	d103      	bne.n	801b7c6 <_strtod_l+0xa8a>
 801b7be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b7c0:	2b00      	cmp	r3, #0
 801b7c2:	d100      	bne.n	801b7c6 <_strtod_l+0xa8a>
 801b7c4:	e59a      	b.n	801b2fc <_strtod_l+0x5c0>
 801b7c6:	2300      	movs	r3, #0
 801b7c8:	4c54      	ldr	r4, [pc, #336]	@ (801b91c <_strtod_l+0xbe0>)
 801b7ca:	4d4d      	ldr	r5, [pc, #308]	@ (801b900 <_strtod_l+0xbc4>)
 801b7cc:	930a      	str	r3, [sp, #40]	@ 0x28
 801b7ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 801b7d0:	2400      	movs	r4, #0
 801b7d2:	e7b2      	b.n	801b73a <_strtod_l+0x9fe>
 801b7d4:	2400      	movs	r4, #0
 801b7d6:	4d4b      	ldr	r5, [pc, #300]	@ (801b904 <_strtod_l+0xbc8>)
 801b7d8:	e7aa      	b.n	801b730 <_strtod_l+0x9f4>
 801b7da:	0020      	movs	r0, r4
 801b7dc:	0029      	movs	r1, r5
 801b7de:	4b49      	ldr	r3, [pc, #292]	@ (801b904 <_strtod_l+0xbc8>)
 801b7e0:	2200      	movs	r2, #0
 801b7e2:	f7e7 f923 	bl	8002a2c <__aeabi_dmul>
 801b7e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b7e8:	0004      	movs	r4, r0
 801b7ea:	000d      	movs	r5, r1
 801b7ec:	2b00      	cmp	r3, #0
 801b7ee:	d09f      	beq.n	801b730 <_strtod_l+0x9f4>
 801b7f0:	940a      	str	r4, [sp, #40]	@ 0x28
 801b7f2:	950b      	str	r5, [sp, #44]	@ 0x2c
 801b7f4:	e7a1      	b.n	801b73a <_strtod_l+0x9fe>
 801b7f6:	2300      	movs	r3, #0
 801b7f8:	4c41      	ldr	r4, [pc, #260]	@ (801b900 <_strtod_l+0xbc4>)
 801b7fa:	0025      	movs	r5, r4
 801b7fc:	930a      	str	r3, [sp, #40]	@ 0x28
 801b7fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 801b800:	001c      	movs	r4, r3
 801b802:	e79a      	b.n	801b73a <_strtod_l+0x9fe>
 801b804:	23d4      	movs	r3, #212	@ 0xd4
 801b806:	049b      	lsls	r3, r3, #18
 801b808:	18cf      	adds	r7, r1, r3
 801b80a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b80c:	9710      	str	r7, [sp, #64]	@ 0x40
 801b80e:	2b00      	cmp	r3, #0
 801b810:	d1c2      	bne.n	801b798 <_strtod_l+0xa5c>
 801b812:	4b3d      	ldr	r3, [pc, #244]	@ (801b908 <_strtod_l+0xbcc>)
 801b814:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801b816:	403b      	ands	r3, r7
 801b818:	429a      	cmp	r2, r3
 801b81a:	d1bd      	bne.n	801b798 <_strtod_l+0xa5c>
 801b81c:	0020      	movs	r0, r4
 801b81e:	0029      	movs	r1, r5
 801b820:	f7e4 ff4c 	bl	80006bc <__aeabi_d2lz>
 801b824:	f7e4 ffb8 	bl	8000798 <__aeabi_l2d>
 801b828:	0002      	movs	r2, r0
 801b82a:	000b      	movs	r3, r1
 801b82c:	0020      	movs	r0, r4
 801b82e:	0029      	movs	r1, r5
 801b830:	f7e7 fbe2 	bl	8002ff8 <__aeabi_dsub>
 801b834:	033c      	lsls	r4, r7, #12
 801b836:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b838:	0b24      	lsrs	r4, r4, #12
 801b83a:	4334      	orrs	r4, r6
 801b83c:	900e      	str	r0, [sp, #56]	@ 0x38
 801b83e:	910f      	str	r1, [sp, #60]	@ 0x3c
 801b840:	4a37      	ldr	r2, [pc, #220]	@ (801b920 <_strtod_l+0xbe4>)
 801b842:	431c      	orrs	r4, r3
 801b844:	d052      	beq.n	801b8ec <_strtod_l+0xbb0>
 801b846:	4b37      	ldr	r3, [pc, #220]	@ (801b924 <_strtod_l+0xbe8>)
 801b848:	f7e4 fe10 	bl	800046c <__aeabi_dcmplt>
 801b84c:	2800      	cmp	r0, #0
 801b84e:	d000      	beq.n	801b852 <_strtod_l+0xb16>
 801b850:	e4c1      	b.n	801b1d6 <_strtod_l+0x49a>
 801b852:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801b854:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801b856:	4a34      	ldr	r2, [pc, #208]	@ (801b928 <_strtod_l+0xbec>)
 801b858:	4b2a      	ldr	r3, [pc, #168]	@ (801b904 <_strtod_l+0xbc8>)
 801b85a:	f7e4 fe1b 	bl	8000494 <__aeabi_dcmpgt>
 801b85e:	2800      	cmp	r0, #0
 801b860:	d09a      	beq.n	801b798 <_strtod_l+0xa5c>
 801b862:	e4b8      	b.n	801b1d6 <_strtod_l+0x49a>
 801b864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b866:	2b00      	cmp	r3, #0
 801b868:	d02a      	beq.n	801b8c0 <_strtod_l+0xb84>
 801b86a:	23d4      	movs	r3, #212	@ 0xd4
 801b86c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801b86e:	04db      	lsls	r3, r3, #19
 801b870:	429a      	cmp	r2, r3
 801b872:	d825      	bhi.n	801b8c0 <_strtod_l+0xb84>
 801b874:	0020      	movs	r0, r4
 801b876:	0029      	movs	r1, r5
 801b878:	4a2c      	ldr	r2, [pc, #176]	@ (801b92c <_strtod_l+0xbf0>)
 801b87a:	4b2d      	ldr	r3, [pc, #180]	@ (801b930 <_strtod_l+0xbf4>)
 801b87c:	f7e4 fe00 	bl	8000480 <__aeabi_dcmple>
 801b880:	2800      	cmp	r0, #0
 801b882:	d016      	beq.n	801b8b2 <_strtod_l+0xb76>
 801b884:	0020      	movs	r0, r4
 801b886:	0029      	movs	r1, r5
 801b888:	f7e4 fefa 	bl	8000680 <__aeabi_d2uiz>
 801b88c:	2800      	cmp	r0, #0
 801b88e:	d100      	bne.n	801b892 <_strtod_l+0xb56>
 801b890:	3001      	adds	r0, #1
 801b892:	f7e8 f847 	bl	8003924 <__aeabi_ui2d>
 801b896:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b898:	0004      	movs	r4, r0
 801b89a:	000d      	movs	r5, r1
 801b89c:	2b00      	cmp	r3, #0
 801b89e:	d122      	bne.n	801b8e6 <_strtod_l+0xbaa>
 801b8a0:	2380      	movs	r3, #128	@ 0x80
 801b8a2:	061b      	lsls	r3, r3, #24
 801b8a4:	18cb      	adds	r3, r1, r3
 801b8a6:	9018      	str	r0, [sp, #96]	@ 0x60
 801b8a8:	9319      	str	r3, [sp, #100]	@ 0x64
 801b8aa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b8ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b8ae:	9216      	str	r2, [sp, #88]	@ 0x58
 801b8b0:	9317      	str	r3, [sp, #92]	@ 0x5c
 801b8b2:	22d6      	movs	r2, #214	@ 0xd6
 801b8b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801b8b6:	04d2      	lsls	r2, r2, #19
 801b8b8:	189b      	adds	r3, r3, r2
 801b8ba:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801b8bc:	1a9b      	subs	r3, r3, r2
 801b8be:	9317      	str	r3, [sp, #92]	@ 0x5c
 801b8c0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801b8c2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801b8c4:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 801b8c6:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 801b8c8:	f003 f9ba 	bl	801ec40 <__ulp>
 801b8cc:	0002      	movs	r2, r0
 801b8ce:	000b      	movs	r3, r1
 801b8d0:	0030      	movs	r0, r6
 801b8d2:	0039      	movs	r1, r7
 801b8d4:	f7e7 f8aa 	bl	8002a2c <__aeabi_dmul>
 801b8d8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801b8da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b8dc:	f7e6 f8a6 	bl	8001a2c <__aeabi_dadd>
 801b8e0:	0006      	movs	r6, r0
 801b8e2:	000f      	movs	r7, r1
 801b8e4:	e791      	b.n	801b80a <_strtod_l+0xace>
 801b8e6:	9418      	str	r4, [sp, #96]	@ 0x60
 801b8e8:	9519      	str	r5, [sp, #100]	@ 0x64
 801b8ea:	e7de      	b.n	801b8aa <_strtod_l+0xb6e>
 801b8ec:	4b11      	ldr	r3, [pc, #68]	@ (801b934 <_strtod_l+0xbf8>)
 801b8ee:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801b8f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801b8f2:	f7e4 fdbb 	bl	800046c <__aeabi_dcmplt>
 801b8f6:	e7b2      	b.n	801b85e <_strtod_l+0xb22>
 801b8f8:	fff00000 	.word	0xfff00000
 801b8fc:	000fffff 	.word	0x000fffff
 801b900:	3ff00000 	.word	0x3ff00000
 801b904:	3fe00000 	.word	0x3fe00000
 801b908:	7ff00000 	.word	0x7ff00000
 801b90c:	7fe00000 	.word	0x7fe00000
 801b910:	fcb00000 	.word	0xfcb00000
 801b914:	7c9fffff 	.word	0x7c9fffff
 801b918:	7fefffff 	.word	0x7fefffff
 801b91c:	bff00000 	.word	0xbff00000
 801b920:	94a03595 	.word	0x94a03595
 801b924:	3fdfffff 	.word	0x3fdfffff
 801b928:	35afe535 	.word	0x35afe535
 801b92c:	ffc00000 	.word	0xffc00000
 801b930:	41dfffff 	.word	0x41dfffff
 801b934:	3fcfffff 	.word	0x3fcfffff

0801b938 <_strtod_r>:
 801b938:	b510      	push	{r4, lr}
 801b93a:	4b02      	ldr	r3, [pc, #8]	@ (801b944 <_strtod_r+0xc>)
 801b93c:	f7ff f9fe 	bl	801ad3c <_strtod_l>
 801b940:	bd10      	pop	{r4, pc}
 801b942:	46c0      	nop			@ (mov r8, r8)
 801b944:	20000080 	.word	0x20000080

0801b948 <strtof>:
 801b948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b94a:	4c29      	ldr	r4, [pc, #164]	@ (801b9f0 <strtof+0xa8>)
 801b94c:	000a      	movs	r2, r1
 801b94e:	4b29      	ldr	r3, [pc, #164]	@ (801b9f4 <strtof+0xac>)
 801b950:	0001      	movs	r1, r0
 801b952:	6820      	ldr	r0, [r4, #0]
 801b954:	f7ff f9f2 	bl	801ad3c <_strtod_l>
 801b958:	0002      	movs	r2, r0
 801b95a:	000b      	movs	r3, r1
 801b95c:	0006      	movs	r6, r0
 801b95e:	000f      	movs	r7, r1
 801b960:	f7e7 ff54 	bl	800380c <__aeabi_dcmpun>
 801b964:	2800      	cmp	r0, #0
 801b966:	d00e      	beq.n	801b986 <strtof+0x3e>
 801b968:	4823      	ldr	r0, [pc, #140]	@ (801b9f8 <strtof+0xb0>)
 801b96a:	2f00      	cmp	r7, #0
 801b96c:	da07      	bge.n	801b97e <strtof+0x36>
 801b96e:	f001 fad5 	bl	801cf1c <nanf>
 801b972:	2380      	movs	r3, #128	@ 0x80
 801b974:	061b      	lsls	r3, r3, #24
 801b976:	18c3      	adds	r3, r0, r3
 801b978:	9301      	str	r3, [sp, #4]
 801b97a:	9801      	ldr	r0, [sp, #4]
 801b97c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801b97e:	f001 facd 	bl	801cf1c <nanf>
 801b982:	9001      	str	r0, [sp, #4]
 801b984:	e7f9      	b.n	801b97a <strtof+0x32>
 801b986:	0039      	movs	r1, r7
 801b988:	0030      	movs	r0, r6
 801b98a:	f7e8 f837 	bl	80039fc <__aeabi_d2f>
 801b98e:	9001      	str	r0, [sp, #4]
 801b990:	9b01      	ldr	r3, [sp, #4]
 801b992:	491a      	ldr	r1, [pc, #104]	@ (801b9fc <strtof+0xb4>)
 801b994:	005d      	lsls	r5, r3, #1
 801b996:	086d      	lsrs	r5, r5, #1
 801b998:	1c28      	adds	r0, r5, #0
 801b99a:	f7e5 ff7b 	bl	8001894 <__aeabi_fcmpun>
 801b99e:	2800      	cmp	r0, #0
 801b9a0:	d119      	bne.n	801b9d6 <strtof+0x8e>
 801b9a2:	4916      	ldr	r1, [pc, #88]	@ (801b9fc <strtof+0xb4>)
 801b9a4:	1c28      	adds	r0, r5, #0
 801b9a6:	f7e4 fda5 	bl	80004f4 <__aeabi_fcmple>
 801b9aa:	2800      	cmp	r0, #0
 801b9ac:	d113      	bne.n	801b9d6 <strtof+0x8e>
 801b9ae:	2201      	movs	r2, #1
 801b9b0:	007b      	lsls	r3, r7, #1
 801b9b2:	085d      	lsrs	r5, r3, #1
 801b9b4:	0030      	movs	r0, r6
 801b9b6:	0029      	movs	r1, r5
 801b9b8:	4b11      	ldr	r3, [pc, #68]	@ (801ba00 <strtof+0xb8>)
 801b9ba:	4252      	negs	r2, r2
 801b9bc:	f7e7 ff26 	bl	800380c <__aeabi_dcmpun>
 801b9c0:	2800      	cmp	r0, #0
 801b9c2:	d110      	bne.n	801b9e6 <strtof+0x9e>
 801b9c4:	2201      	movs	r2, #1
 801b9c6:	0030      	movs	r0, r6
 801b9c8:	0029      	movs	r1, r5
 801b9ca:	4b0d      	ldr	r3, [pc, #52]	@ (801ba00 <strtof+0xb8>)
 801b9cc:	4252      	negs	r2, r2
 801b9ce:	f7e4 fd57 	bl	8000480 <__aeabi_dcmple>
 801b9d2:	2800      	cmp	r0, #0
 801b9d4:	d107      	bne.n	801b9e6 <strtof+0x9e>
 801b9d6:	23ff      	movs	r3, #255	@ 0xff
 801b9d8:	9a01      	ldr	r2, [sp, #4]
 801b9da:	05db      	lsls	r3, r3, #23
 801b9dc:	4213      	tst	r3, r2
 801b9de:	d1cc      	bne.n	801b97a <strtof+0x32>
 801b9e0:	4b08      	ldr	r3, [pc, #32]	@ (801ba04 <strtof+0xbc>)
 801b9e2:	423b      	tst	r3, r7
 801b9e4:	d0c9      	beq.n	801b97a <strtof+0x32>
 801b9e6:	2222      	movs	r2, #34	@ 0x22
 801b9e8:	4b01      	ldr	r3, [pc, #4]	@ (801b9f0 <strtof+0xa8>)
 801b9ea:	681b      	ldr	r3, [r3, #0]
 801b9ec:	601a      	str	r2, [r3, #0]
 801b9ee:	e7c4      	b.n	801b97a <strtof+0x32>
 801b9f0:	200001ec 	.word	0x200001ec
 801b9f4:	20000080 	.word	0x20000080
 801b9f8:	08021849 	.word	0x08021849
 801b9fc:	7f7fffff 	.word	0x7f7fffff
 801ba00:	7fefffff 	.word	0x7fefffff
 801ba04:	7ff00000 	.word	0x7ff00000

0801ba08 <_strtol_l.isra.0>:
 801ba08:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ba0a:	b085      	sub	sp, #20
 801ba0c:	0017      	movs	r7, r2
 801ba0e:	001e      	movs	r6, r3
 801ba10:	9003      	str	r0, [sp, #12]
 801ba12:	9101      	str	r1, [sp, #4]
 801ba14:	2b24      	cmp	r3, #36	@ 0x24
 801ba16:	d823      	bhi.n	801ba60 <_strtol_l.isra.0+0x58>
 801ba18:	000c      	movs	r4, r1
 801ba1a:	2b01      	cmp	r3, #1
 801ba1c:	d020      	beq.n	801ba60 <_strtol_l.isra.0+0x58>
 801ba1e:	4b3d      	ldr	r3, [pc, #244]	@ (801bb14 <_strtol_l.isra.0+0x10c>)
 801ba20:	2208      	movs	r2, #8
 801ba22:	469c      	mov	ip, r3
 801ba24:	0023      	movs	r3, r4
 801ba26:	4661      	mov	r1, ip
 801ba28:	781d      	ldrb	r5, [r3, #0]
 801ba2a:	3401      	adds	r4, #1
 801ba2c:	5d48      	ldrb	r0, [r1, r5]
 801ba2e:	0001      	movs	r1, r0
 801ba30:	4011      	ands	r1, r2
 801ba32:	4210      	tst	r0, r2
 801ba34:	d1f6      	bne.n	801ba24 <_strtol_l.isra.0+0x1c>
 801ba36:	2d2d      	cmp	r5, #45	@ 0x2d
 801ba38:	d119      	bne.n	801ba6e <_strtol_l.isra.0+0x66>
 801ba3a:	7825      	ldrb	r5, [r4, #0]
 801ba3c:	1c9c      	adds	r4, r3, #2
 801ba3e:	2301      	movs	r3, #1
 801ba40:	9300      	str	r3, [sp, #0]
 801ba42:	2210      	movs	r2, #16
 801ba44:	0033      	movs	r3, r6
 801ba46:	4393      	bics	r3, r2
 801ba48:	d11d      	bne.n	801ba86 <_strtol_l.isra.0+0x7e>
 801ba4a:	2d30      	cmp	r5, #48	@ 0x30
 801ba4c:	d115      	bne.n	801ba7a <_strtol_l.isra.0+0x72>
 801ba4e:	2120      	movs	r1, #32
 801ba50:	7823      	ldrb	r3, [r4, #0]
 801ba52:	438b      	bics	r3, r1
 801ba54:	2b58      	cmp	r3, #88	@ 0x58
 801ba56:	d110      	bne.n	801ba7a <_strtol_l.isra.0+0x72>
 801ba58:	7865      	ldrb	r5, [r4, #1]
 801ba5a:	3402      	adds	r4, #2
 801ba5c:	2610      	movs	r6, #16
 801ba5e:	e012      	b.n	801ba86 <_strtol_l.isra.0+0x7e>
 801ba60:	f001 fa14 	bl	801ce8c <__errno>
 801ba64:	2316      	movs	r3, #22
 801ba66:	6003      	str	r3, [r0, #0]
 801ba68:	2000      	movs	r0, #0
 801ba6a:	b005      	add	sp, #20
 801ba6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ba6e:	9100      	str	r1, [sp, #0]
 801ba70:	2d2b      	cmp	r5, #43	@ 0x2b
 801ba72:	d1e6      	bne.n	801ba42 <_strtol_l.isra.0+0x3a>
 801ba74:	7825      	ldrb	r5, [r4, #0]
 801ba76:	1c9c      	adds	r4, r3, #2
 801ba78:	e7e3      	b.n	801ba42 <_strtol_l.isra.0+0x3a>
 801ba7a:	2e00      	cmp	r6, #0
 801ba7c:	d1ee      	bne.n	801ba5c <_strtol_l.isra.0+0x54>
 801ba7e:	360a      	adds	r6, #10
 801ba80:	2d30      	cmp	r5, #48	@ 0x30
 801ba82:	d100      	bne.n	801ba86 <_strtol_l.isra.0+0x7e>
 801ba84:	3e02      	subs	r6, #2
 801ba86:	4a24      	ldr	r2, [pc, #144]	@ (801bb18 <_strtol_l.isra.0+0x110>)
 801ba88:	9b00      	ldr	r3, [sp, #0]
 801ba8a:	4694      	mov	ip, r2
 801ba8c:	4463      	add	r3, ip
 801ba8e:	0031      	movs	r1, r6
 801ba90:	0018      	movs	r0, r3
 801ba92:	9302      	str	r3, [sp, #8]
 801ba94:	f7e4 fbe4 	bl	8000260 <__aeabi_uidivmod>
 801ba98:	2200      	movs	r2, #0
 801ba9a:	4684      	mov	ip, r0
 801ba9c:	0010      	movs	r0, r2
 801ba9e:	002b      	movs	r3, r5
 801baa0:	3b30      	subs	r3, #48	@ 0x30
 801baa2:	2b09      	cmp	r3, #9
 801baa4:	d811      	bhi.n	801baca <_strtol_l.isra.0+0xc2>
 801baa6:	001d      	movs	r5, r3
 801baa8:	42ae      	cmp	r6, r5
 801baaa:	dd1d      	ble.n	801bae8 <_strtol_l.isra.0+0xe0>
 801baac:	1c53      	adds	r3, r2, #1
 801baae:	d009      	beq.n	801bac4 <_strtol_l.isra.0+0xbc>
 801bab0:	2201      	movs	r2, #1
 801bab2:	4252      	negs	r2, r2
 801bab4:	4584      	cmp	ip, r0
 801bab6:	d305      	bcc.n	801bac4 <_strtol_l.isra.0+0xbc>
 801bab8:	d101      	bne.n	801babe <_strtol_l.isra.0+0xb6>
 801baba:	42a9      	cmp	r1, r5
 801babc:	db11      	blt.n	801bae2 <_strtol_l.isra.0+0xda>
 801babe:	2201      	movs	r2, #1
 801bac0:	4370      	muls	r0, r6
 801bac2:	1828      	adds	r0, r5, r0
 801bac4:	7825      	ldrb	r5, [r4, #0]
 801bac6:	3401      	adds	r4, #1
 801bac8:	e7e9      	b.n	801ba9e <_strtol_l.isra.0+0x96>
 801baca:	002b      	movs	r3, r5
 801bacc:	3b41      	subs	r3, #65	@ 0x41
 801bace:	2b19      	cmp	r3, #25
 801bad0:	d801      	bhi.n	801bad6 <_strtol_l.isra.0+0xce>
 801bad2:	3d37      	subs	r5, #55	@ 0x37
 801bad4:	e7e8      	b.n	801baa8 <_strtol_l.isra.0+0xa0>
 801bad6:	002b      	movs	r3, r5
 801bad8:	3b61      	subs	r3, #97	@ 0x61
 801bada:	2b19      	cmp	r3, #25
 801badc:	d804      	bhi.n	801bae8 <_strtol_l.isra.0+0xe0>
 801bade:	3d57      	subs	r5, #87	@ 0x57
 801bae0:	e7e2      	b.n	801baa8 <_strtol_l.isra.0+0xa0>
 801bae2:	2201      	movs	r2, #1
 801bae4:	4252      	negs	r2, r2
 801bae6:	e7ed      	b.n	801bac4 <_strtol_l.isra.0+0xbc>
 801bae8:	1c53      	adds	r3, r2, #1
 801baea:	d108      	bne.n	801bafe <_strtol_l.isra.0+0xf6>
 801baec:	2322      	movs	r3, #34	@ 0x22
 801baee:	9a03      	ldr	r2, [sp, #12]
 801baf0:	9802      	ldr	r0, [sp, #8]
 801baf2:	6013      	str	r3, [r2, #0]
 801baf4:	2f00      	cmp	r7, #0
 801baf6:	d0b8      	beq.n	801ba6a <_strtol_l.isra.0+0x62>
 801baf8:	1e63      	subs	r3, r4, #1
 801bafa:	9301      	str	r3, [sp, #4]
 801bafc:	e007      	b.n	801bb0e <_strtol_l.isra.0+0x106>
 801bafe:	9b00      	ldr	r3, [sp, #0]
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d000      	beq.n	801bb06 <_strtol_l.isra.0+0xfe>
 801bb04:	4240      	negs	r0, r0
 801bb06:	2f00      	cmp	r7, #0
 801bb08:	d0af      	beq.n	801ba6a <_strtol_l.isra.0+0x62>
 801bb0a:	2a00      	cmp	r2, #0
 801bb0c:	d1f4      	bne.n	801baf8 <_strtol_l.isra.0+0xf0>
 801bb0e:	9b01      	ldr	r3, [sp, #4]
 801bb10:	603b      	str	r3, [r7, #0]
 801bb12:	e7aa      	b.n	801ba6a <_strtol_l.isra.0+0x62>
 801bb14:	080219f9 	.word	0x080219f9
 801bb18:	7fffffff 	.word	0x7fffffff

0801bb1c <_strtol_r>:
 801bb1c:	b510      	push	{r4, lr}
 801bb1e:	f7ff ff73 	bl	801ba08 <_strtol_l.isra.0>
 801bb22:	bd10      	pop	{r4, pc}

0801bb24 <strtol>:
 801bb24:	b510      	push	{r4, lr}
 801bb26:	4c04      	ldr	r4, [pc, #16]	@ (801bb38 <strtol+0x14>)
 801bb28:	0013      	movs	r3, r2
 801bb2a:	000a      	movs	r2, r1
 801bb2c:	0001      	movs	r1, r0
 801bb2e:	6820      	ldr	r0, [r4, #0]
 801bb30:	f7ff ff6a 	bl	801ba08 <_strtol_l.isra.0>
 801bb34:	bd10      	pop	{r4, pc}
 801bb36:	46c0      	nop			@ (mov r8, r8)
 801bb38:	200001ec 	.word	0x200001ec

0801bb3c <_strtoul_l.isra.0>:
 801bb3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bb3e:	001e      	movs	r6, r3
 801bb40:	4b3e      	ldr	r3, [pc, #248]	@ (801bc3c <_strtoul_l.isra.0+0x100>)
 801bb42:	0017      	movs	r7, r2
 801bb44:	000c      	movs	r4, r1
 801bb46:	469c      	mov	ip, r3
 801bb48:	2208      	movs	r2, #8
 801bb4a:	b085      	sub	sp, #20
 801bb4c:	9003      	str	r0, [sp, #12]
 801bb4e:	9100      	str	r1, [sp, #0]
 801bb50:	0023      	movs	r3, r4
 801bb52:	4661      	mov	r1, ip
 801bb54:	781d      	ldrb	r5, [r3, #0]
 801bb56:	3401      	adds	r4, #1
 801bb58:	5d48      	ldrb	r0, [r1, r5]
 801bb5a:	0001      	movs	r1, r0
 801bb5c:	4011      	ands	r1, r2
 801bb5e:	4210      	tst	r0, r2
 801bb60:	d1f6      	bne.n	801bb50 <_strtoul_l.isra.0+0x14>
 801bb62:	2d2d      	cmp	r5, #45	@ 0x2d
 801bb64:	d112      	bne.n	801bb8c <_strtoul_l.isra.0+0x50>
 801bb66:	7825      	ldrb	r5, [r4, #0]
 801bb68:	1c9c      	adds	r4, r3, #2
 801bb6a:	2301      	movs	r3, #1
 801bb6c:	9302      	str	r3, [sp, #8]
 801bb6e:	2210      	movs	r2, #16
 801bb70:	0033      	movs	r3, r6
 801bb72:	4393      	bics	r3, r2
 801bb74:	d116      	bne.n	801bba4 <_strtoul_l.isra.0+0x68>
 801bb76:	2d30      	cmp	r5, #48	@ 0x30
 801bb78:	d10e      	bne.n	801bb98 <_strtoul_l.isra.0+0x5c>
 801bb7a:	2120      	movs	r1, #32
 801bb7c:	7823      	ldrb	r3, [r4, #0]
 801bb7e:	438b      	bics	r3, r1
 801bb80:	2b58      	cmp	r3, #88	@ 0x58
 801bb82:	d109      	bne.n	801bb98 <_strtoul_l.isra.0+0x5c>
 801bb84:	7865      	ldrb	r5, [r4, #1]
 801bb86:	3402      	adds	r4, #2
 801bb88:	2610      	movs	r6, #16
 801bb8a:	e00b      	b.n	801bba4 <_strtoul_l.isra.0+0x68>
 801bb8c:	9102      	str	r1, [sp, #8]
 801bb8e:	2d2b      	cmp	r5, #43	@ 0x2b
 801bb90:	d1ed      	bne.n	801bb6e <_strtoul_l.isra.0+0x32>
 801bb92:	7825      	ldrb	r5, [r4, #0]
 801bb94:	1c9c      	adds	r4, r3, #2
 801bb96:	e7ea      	b.n	801bb6e <_strtoul_l.isra.0+0x32>
 801bb98:	2e00      	cmp	r6, #0
 801bb9a:	d1f5      	bne.n	801bb88 <_strtoul_l.isra.0+0x4c>
 801bb9c:	360a      	adds	r6, #10
 801bb9e:	2d30      	cmp	r5, #48	@ 0x30
 801bba0:	d100      	bne.n	801bba4 <_strtoul_l.isra.0+0x68>
 801bba2:	3e02      	subs	r6, #2
 801bba4:	2001      	movs	r0, #1
 801bba6:	0031      	movs	r1, r6
 801bba8:	4240      	negs	r0, r0
 801bbaa:	f7e4 fad3 	bl	8000154 <__udivsi3>
 801bbae:	9001      	str	r0, [sp, #4]
 801bbb0:	2001      	movs	r0, #1
 801bbb2:	0031      	movs	r1, r6
 801bbb4:	4240      	negs	r0, r0
 801bbb6:	f7e4 fb53 	bl	8000260 <__aeabi_uidivmod>
 801bbba:	2300      	movs	r3, #0
 801bbbc:	2201      	movs	r2, #1
 801bbbe:	0018      	movs	r0, r3
 801bbc0:	4694      	mov	ip, r2
 801bbc2:	002a      	movs	r2, r5
 801bbc4:	3a30      	subs	r2, #48	@ 0x30
 801bbc6:	2a09      	cmp	r2, #9
 801bbc8:	d812      	bhi.n	801bbf0 <_strtoul_l.isra.0+0xb4>
 801bbca:	0015      	movs	r5, r2
 801bbcc:	42ae      	cmp	r6, r5
 801bbce:	dd1e      	ble.n	801bc0e <_strtoul_l.isra.0+0xd2>
 801bbd0:	1c5a      	adds	r2, r3, #1
 801bbd2:	d00a      	beq.n	801bbea <_strtoul_l.isra.0+0xae>
 801bbd4:	2301      	movs	r3, #1
 801bbd6:	9a01      	ldr	r2, [sp, #4]
 801bbd8:	425b      	negs	r3, r3
 801bbda:	4282      	cmp	r2, r0
 801bbdc:	d305      	bcc.n	801bbea <_strtoul_l.isra.0+0xae>
 801bbde:	d101      	bne.n	801bbe4 <_strtoul_l.isra.0+0xa8>
 801bbe0:	42a9      	cmp	r1, r5
 801bbe2:	db11      	blt.n	801bc08 <_strtoul_l.isra.0+0xcc>
 801bbe4:	4663      	mov	r3, ip
 801bbe6:	4370      	muls	r0, r6
 801bbe8:	1828      	adds	r0, r5, r0
 801bbea:	7825      	ldrb	r5, [r4, #0]
 801bbec:	3401      	adds	r4, #1
 801bbee:	e7e8      	b.n	801bbc2 <_strtoul_l.isra.0+0x86>
 801bbf0:	002a      	movs	r2, r5
 801bbf2:	3a41      	subs	r2, #65	@ 0x41
 801bbf4:	2a19      	cmp	r2, #25
 801bbf6:	d801      	bhi.n	801bbfc <_strtoul_l.isra.0+0xc0>
 801bbf8:	3d37      	subs	r5, #55	@ 0x37
 801bbfa:	e7e7      	b.n	801bbcc <_strtoul_l.isra.0+0x90>
 801bbfc:	002a      	movs	r2, r5
 801bbfe:	3a61      	subs	r2, #97	@ 0x61
 801bc00:	2a19      	cmp	r2, #25
 801bc02:	d804      	bhi.n	801bc0e <_strtoul_l.isra.0+0xd2>
 801bc04:	3d57      	subs	r5, #87	@ 0x57
 801bc06:	e7e1      	b.n	801bbcc <_strtoul_l.isra.0+0x90>
 801bc08:	2301      	movs	r3, #1
 801bc0a:	425b      	negs	r3, r3
 801bc0c:	e7ed      	b.n	801bbea <_strtoul_l.isra.0+0xae>
 801bc0e:	1c5a      	adds	r2, r3, #1
 801bc10:	d107      	bne.n	801bc22 <_strtoul_l.isra.0+0xe6>
 801bc12:	2222      	movs	r2, #34	@ 0x22
 801bc14:	9903      	ldr	r1, [sp, #12]
 801bc16:	0018      	movs	r0, r3
 801bc18:	600a      	str	r2, [r1, #0]
 801bc1a:	2f00      	cmp	r7, #0
 801bc1c:	d109      	bne.n	801bc32 <_strtoul_l.isra.0+0xf6>
 801bc1e:	b005      	add	sp, #20
 801bc20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bc22:	9a02      	ldr	r2, [sp, #8]
 801bc24:	2a00      	cmp	r2, #0
 801bc26:	d000      	beq.n	801bc2a <_strtoul_l.isra.0+0xee>
 801bc28:	4240      	negs	r0, r0
 801bc2a:	2f00      	cmp	r7, #0
 801bc2c:	d0f7      	beq.n	801bc1e <_strtoul_l.isra.0+0xe2>
 801bc2e:	2b00      	cmp	r3, #0
 801bc30:	d001      	beq.n	801bc36 <_strtoul_l.isra.0+0xfa>
 801bc32:	1e63      	subs	r3, r4, #1
 801bc34:	9300      	str	r3, [sp, #0]
 801bc36:	9b00      	ldr	r3, [sp, #0]
 801bc38:	603b      	str	r3, [r7, #0]
 801bc3a:	e7f0      	b.n	801bc1e <_strtoul_l.isra.0+0xe2>
 801bc3c:	080219f9 	.word	0x080219f9

0801bc40 <_strtoul_r>:
 801bc40:	b510      	push	{r4, lr}
 801bc42:	f7ff ff7b 	bl	801bb3c <_strtoul_l.isra.0>
 801bc46:	bd10      	pop	{r4, pc}

0801bc48 <strtoul>:
 801bc48:	b510      	push	{r4, lr}
 801bc4a:	4c04      	ldr	r4, [pc, #16]	@ (801bc5c <strtoul+0x14>)
 801bc4c:	0013      	movs	r3, r2
 801bc4e:	000a      	movs	r2, r1
 801bc50:	0001      	movs	r1, r0
 801bc52:	6820      	ldr	r0, [r4, #0]
 801bc54:	f7ff ff72 	bl	801bb3c <_strtoul_l.isra.0>
 801bc58:	bd10      	pop	{r4, pc}
 801bc5a:	46c0      	nop			@ (mov r8, r8)
 801bc5c:	200001ec 	.word	0x200001ec

0801bc60 <__cvt>:
 801bc60:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bc62:	001f      	movs	r7, r3
 801bc64:	2300      	movs	r3, #0
 801bc66:	0016      	movs	r6, r2
 801bc68:	b08b      	sub	sp, #44	@ 0x2c
 801bc6a:	429f      	cmp	r7, r3
 801bc6c:	da04      	bge.n	801bc78 <__cvt+0x18>
 801bc6e:	2180      	movs	r1, #128	@ 0x80
 801bc70:	0609      	lsls	r1, r1, #24
 801bc72:	187b      	adds	r3, r7, r1
 801bc74:	001f      	movs	r7, r3
 801bc76:	232d      	movs	r3, #45	@ 0x2d
 801bc78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801bc7a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801bc7c:	7013      	strb	r3, [r2, #0]
 801bc7e:	2320      	movs	r3, #32
 801bc80:	2203      	movs	r2, #3
 801bc82:	439d      	bics	r5, r3
 801bc84:	2d46      	cmp	r5, #70	@ 0x46
 801bc86:	d007      	beq.n	801bc98 <__cvt+0x38>
 801bc88:	002b      	movs	r3, r5
 801bc8a:	3b45      	subs	r3, #69	@ 0x45
 801bc8c:	4259      	negs	r1, r3
 801bc8e:	414b      	adcs	r3, r1
 801bc90:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801bc92:	3a01      	subs	r2, #1
 801bc94:	18cb      	adds	r3, r1, r3
 801bc96:	9310      	str	r3, [sp, #64]	@ 0x40
 801bc98:	ab09      	add	r3, sp, #36	@ 0x24
 801bc9a:	9304      	str	r3, [sp, #16]
 801bc9c:	ab08      	add	r3, sp, #32
 801bc9e:	9303      	str	r3, [sp, #12]
 801bca0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bca2:	9200      	str	r2, [sp, #0]
 801bca4:	9302      	str	r3, [sp, #8]
 801bca6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801bca8:	0032      	movs	r2, r6
 801bcaa:	9301      	str	r3, [sp, #4]
 801bcac:	003b      	movs	r3, r7
 801bcae:	f001 f9dd 	bl	801d06c <_dtoa_r>
 801bcb2:	0004      	movs	r4, r0
 801bcb4:	2d47      	cmp	r5, #71	@ 0x47
 801bcb6:	d11b      	bne.n	801bcf0 <__cvt+0x90>
 801bcb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801bcba:	07db      	lsls	r3, r3, #31
 801bcbc:	d511      	bpl.n	801bce2 <__cvt+0x82>
 801bcbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801bcc0:	18c3      	adds	r3, r0, r3
 801bcc2:	9307      	str	r3, [sp, #28]
 801bcc4:	2200      	movs	r2, #0
 801bcc6:	2300      	movs	r3, #0
 801bcc8:	0030      	movs	r0, r6
 801bcca:	0039      	movs	r1, r7
 801bccc:	f7e4 fbc8 	bl	8000460 <__aeabi_dcmpeq>
 801bcd0:	2800      	cmp	r0, #0
 801bcd2:	d001      	beq.n	801bcd8 <__cvt+0x78>
 801bcd4:	9b07      	ldr	r3, [sp, #28]
 801bcd6:	9309      	str	r3, [sp, #36]	@ 0x24
 801bcd8:	2230      	movs	r2, #48	@ 0x30
 801bcda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bcdc:	9907      	ldr	r1, [sp, #28]
 801bcde:	428b      	cmp	r3, r1
 801bce0:	d320      	bcc.n	801bd24 <__cvt+0xc4>
 801bce2:	0020      	movs	r0, r4
 801bce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bce6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801bce8:	1b1b      	subs	r3, r3, r4
 801bcea:	6013      	str	r3, [r2, #0]
 801bcec:	b00b      	add	sp, #44	@ 0x2c
 801bcee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bcf0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801bcf2:	18c3      	adds	r3, r0, r3
 801bcf4:	9307      	str	r3, [sp, #28]
 801bcf6:	2d46      	cmp	r5, #70	@ 0x46
 801bcf8:	d1e4      	bne.n	801bcc4 <__cvt+0x64>
 801bcfa:	7803      	ldrb	r3, [r0, #0]
 801bcfc:	2b30      	cmp	r3, #48	@ 0x30
 801bcfe:	d10c      	bne.n	801bd1a <__cvt+0xba>
 801bd00:	2200      	movs	r2, #0
 801bd02:	2300      	movs	r3, #0
 801bd04:	0030      	movs	r0, r6
 801bd06:	0039      	movs	r1, r7
 801bd08:	f7e4 fbaa 	bl	8000460 <__aeabi_dcmpeq>
 801bd0c:	2800      	cmp	r0, #0
 801bd0e:	d104      	bne.n	801bd1a <__cvt+0xba>
 801bd10:	2301      	movs	r3, #1
 801bd12:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801bd14:	1a9b      	subs	r3, r3, r2
 801bd16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801bd18:	6013      	str	r3, [r2, #0]
 801bd1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bd1c:	9a07      	ldr	r2, [sp, #28]
 801bd1e:	681b      	ldr	r3, [r3, #0]
 801bd20:	18d3      	adds	r3, r2, r3
 801bd22:	e7ce      	b.n	801bcc2 <__cvt+0x62>
 801bd24:	1c59      	adds	r1, r3, #1
 801bd26:	9109      	str	r1, [sp, #36]	@ 0x24
 801bd28:	701a      	strb	r2, [r3, #0]
 801bd2a:	e7d6      	b.n	801bcda <__cvt+0x7a>

0801bd2c <__exponent>:
 801bd2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bd2e:	232b      	movs	r3, #43	@ 0x2b
 801bd30:	b085      	sub	sp, #20
 801bd32:	0005      	movs	r5, r0
 801bd34:	1e0c      	subs	r4, r1, #0
 801bd36:	7002      	strb	r2, [r0, #0]
 801bd38:	da01      	bge.n	801bd3e <__exponent+0x12>
 801bd3a:	424c      	negs	r4, r1
 801bd3c:	3302      	adds	r3, #2
 801bd3e:	706b      	strb	r3, [r5, #1]
 801bd40:	2c09      	cmp	r4, #9
 801bd42:	dd2c      	ble.n	801bd9e <__exponent+0x72>
 801bd44:	ab02      	add	r3, sp, #8
 801bd46:	1dde      	adds	r6, r3, #7
 801bd48:	0020      	movs	r0, r4
 801bd4a:	210a      	movs	r1, #10
 801bd4c:	f7e4 fb72 	bl	8000434 <__aeabi_idivmod>
 801bd50:	0037      	movs	r7, r6
 801bd52:	3130      	adds	r1, #48	@ 0x30
 801bd54:	3e01      	subs	r6, #1
 801bd56:	0020      	movs	r0, r4
 801bd58:	7031      	strb	r1, [r6, #0]
 801bd5a:	210a      	movs	r1, #10
 801bd5c:	9401      	str	r4, [sp, #4]
 801bd5e:	f7e4 fa83 	bl	8000268 <__divsi3>
 801bd62:	9b01      	ldr	r3, [sp, #4]
 801bd64:	0004      	movs	r4, r0
 801bd66:	2b63      	cmp	r3, #99	@ 0x63
 801bd68:	dcee      	bgt.n	801bd48 <__exponent+0x1c>
 801bd6a:	1eba      	subs	r2, r7, #2
 801bd6c:	1ca8      	adds	r0, r5, #2
 801bd6e:	0001      	movs	r1, r0
 801bd70:	0013      	movs	r3, r2
 801bd72:	3430      	adds	r4, #48	@ 0x30
 801bd74:	7014      	strb	r4, [r2, #0]
 801bd76:	ac02      	add	r4, sp, #8
 801bd78:	3407      	adds	r4, #7
 801bd7a:	429c      	cmp	r4, r3
 801bd7c:	d80a      	bhi.n	801bd94 <__exponent+0x68>
 801bd7e:	2300      	movs	r3, #0
 801bd80:	4294      	cmp	r4, r2
 801bd82:	d303      	bcc.n	801bd8c <__exponent+0x60>
 801bd84:	3309      	adds	r3, #9
 801bd86:	aa02      	add	r2, sp, #8
 801bd88:	189b      	adds	r3, r3, r2
 801bd8a:	1bdb      	subs	r3, r3, r7
 801bd8c:	18c0      	adds	r0, r0, r3
 801bd8e:	1b40      	subs	r0, r0, r5
 801bd90:	b005      	add	sp, #20
 801bd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bd94:	781c      	ldrb	r4, [r3, #0]
 801bd96:	3301      	adds	r3, #1
 801bd98:	700c      	strb	r4, [r1, #0]
 801bd9a:	3101      	adds	r1, #1
 801bd9c:	e7eb      	b.n	801bd76 <__exponent+0x4a>
 801bd9e:	2330      	movs	r3, #48	@ 0x30
 801bda0:	18e4      	adds	r4, r4, r3
 801bda2:	70ab      	strb	r3, [r5, #2]
 801bda4:	1d28      	adds	r0, r5, #4
 801bda6:	70ec      	strb	r4, [r5, #3]
 801bda8:	e7f1      	b.n	801bd8e <__exponent+0x62>
	...

0801bdac <_printf_float>:
 801bdac:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bdae:	b097      	sub	sp, #92	@ 0x5c
 801bdb0:	000d      	movs	r5, r1
 801bdb2:	920a      	str	r2, [sp, #40]	@ 0x28
 801bdb4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 801bdb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bdb8:	9009      	str	r0, [sp, #36]	@ 0x24
 801bdba:	f001 f815 	bl	801cde8 <_localeconv_r>
 801bdbe:	6803      	ldr	r3, [r0, #0]
 801bdc0:	0018      	movs	r0, r3
 801bdc2:	930d      	str	r3, [sp, #52]	@ 0x34
 801bdc4:	f7e4 f9aa 	bl	800011c <strlen>
 801bdc8:	2300      	movs	r3, #0
 801bdca:	900f      	str	r0, [sp, #60]	@ 0x3c
 801bdcc:	9314      	str	r3, [sp, #80]	@ 0x50
 801bdce:	7e2b      	ldrb	r3, [r5, #24]
 801bdd0:	2207      	movs	r2, #7
 801bdd2:	930c      	str	r3, [sp, #48]	@ 0x30
 801bdd4:	682b      	ldr	r3, [r5, #0]
 801bdd6:	930e      	str	r3, [sp, #56]	@ 0x38
 801bdd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801bdda:	6823      	ldr	r3, [r4, #0]
 801bddc:	05c9      	lsls	r1, r1, #23
 801bdde:	d545      	bpl.n	801be6c <_printf_float+0xc0>
 801bde0:	189b      	adds	r3, r3, r2
 801bde2:	4393      	bics	r3, r2
 801bde4:	001a      	movs	r2, r3
 801bde6:	3208      	adds	r2, #8
 801bde8:	6022      	str	r2, [r4, #0]
 801bdea:	2201      	movs	r2, #1
 801bdec:	681e      	ldr	r6, [r3, #0]
 801bdee:	685f      	ldr	r7, [r3, #4]
 801bdf0:	007b      	lsls	r3, r7, #1
 801bdf2:	085b      	lsrs	r3, r3, #1
 801bdf4:	9311      	str	r3, [sp, #68]	@ 0x44
 801bdf6:	9610      	str	r6, [sp, #64]	@ 0x40
 801bdf8:	64ae      	str	r6, [r5, #72]	@ 0x48
 801bdfa:	64ef      	str	r7, [r5, #76]	@ 0x4c
 801bdfc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801bdfe:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801be00:	4ba7      	ldr	r3, [pc, #668]	@ (801c0a0 <_printf_float+0x2f4>)
 801be02:	4252      	negs	r2, r2
 801be04:	f7e7 fd02 	bl	800380c <__aeabi_dcmpun>
 801be08:	2800      	cmp	r0, #0
 801be0a:	d131      	bne.n	801be70 <_printf_float+0xc4>
 801be0c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801be0e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 801be10:	2201      	movs	r2, #1
 801be12:	4ba3      	ldr	r3, [pc, #652]	@ (801c0a0 <_printf_float+0x2f4>)
 801be14:	4252      	negs	r2, r2
 801be16:	f7e4 fb33 	bl	8000480 <__aeabi_dcmple>
 801be1a:	2800      	cmp	r0, #0
 801be1c:	d128      	bne.n	801be70 <_printf_float+0xc4>
 801be1e:	2200      	movs	r2, #0
 801be20:	2300      	movs	r3, #0
 801be22:	0030      	movs	r0, r6
 801be24:	0039      	movs	r1, r7
 801be26:	f7e4 fb21 	bl	800046c <__aeabi_dcmplt>
 801be2a:	2800      	cmp	r0, #0
 801be2c:	d003      	beq.n	801be36 <_printf_float+0x8a>
 801be2e:	002b      	movs	r3, r5
 801be30:	222d      	movs	r2, #45	@ 0x2d
 801be32:	3343      	adds	r3, #67	@ 0x43
 801be34:	701a      	strb	r2, [r3, #0]
 801be36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801be38:	4f9a      	ldr	r7, [pc, #616]	@ (801c0a4 <_printf_float+0x2f8>)
 801be3a:	2b47      	cmp	r3, #71	@ 0x47
 801be3c:	d800      	bhi.n	801be40 <_printf_float+0x94>
 801be3e:	4f9a      	ldr	r7, [pc, #616]	@ (801c0a8 <_printf_float+0x2fc>)
 801be40:	2303      	movs	r3, #3
 801be42:	2400      	movs	r4, #0
 801be44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801be46:	612b      	str	r3, [r5, #16]
 801be48:	3301      	adds	r3, #1
 801be4a:	439a      	bics	r2, r3
 801be4c:	602a      	str	r2, [r5, #0]
 801be4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801be50:	0029      	movs	r1, r5
 801be52:	9300      	str	r3, [sp, #0]
 801be54:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801be56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801be58:	aa15      	add	r2, sp, #84	@ 0x54
 801be5a:	f000 f9e5 	bl	801c228 <_printf_common>
 801be5e:	3001      	adds	r0, #1
 801be60:	d000      	beq.n	801be64 <_printf_float+0xb8>
 801be62:	e09e      	b.n	801bfa2 <_printf_float+0x1f6>
 801be64:	2001      	movs	r0, #1
 801be66:	4240      	negs	r0, r0
 801be68:	b017      	add	sp, #92	@ 0x5c
 801be6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801be6c:	3307      	adds	r3, #7
 801be6e:	e7b8      	b.n	801bde2 <_printf_float+0x36>
 801be70:	0032      	movs	r2, r6
 801be72:	003b      	movs	r3, r7
 801be74:	0030      	movs	r0, r6
 801be76:	0039      	movs	r1, r7
 801be78:	f7e7 fcc8 	bl	800380c <__aeabi_dcmpun>
 801be7c:	2800      	cmp	r0, #0
 801be7e:	d00b      	beq.n	801be98 <_printf_float+0xec>
 801be80:	2f00      	cmp	r7, #0
 801be82:	da03      	bge.n	801be8c <_printf_float+0xe0>
 801be84:	002b      	movs	r3, r5
 801be86:	222d      	movs	r2, #45	@ 0x2d
 801be88:	3343      	adds	r3, #67	@ 0x43
 801be8a:	701a      	strb	r2, [r3, #0]
 801be8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801be8e:	4f87      	ldr	r7, [pc, #540]	@ (801c0ac <_printf_float+0x300>)
 801be90:	2b47      	cmp	r3, #71	@ 0x47
 801be92:	d8d5      	bhi.n	801be40 <_printf_float+0x94>
 801be94:	4f86      	ldr	r7, [pc, #536]	@ (801c0b0 <_printf_float+0x304>)
 801be96:	e7d3      	b.n	801be40 <_printf_float+0x94>
 801be98:	2220      	movs	r2, #32
 801be9a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 801be9c:	686b      	ldr	r3, [r5, #4]
 801be9e:	4394      	bics	r4, r2
 801bea0:	1c5a      	adds	r2, r3, #1
 801bea2:	d146      	bne.n	801bf32 <_printf_float+0x186>
 801bea4:	3307      	adds	r3, #7
 801bea6:	606b      	str	r3, [r5, #4]
 801bea8:	2380      	movs	r3, #128	@ 0x80
 801beaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801beac:	00db      	lsls	r3, r3, #3
 801beae:	4313      	orrs	r3, r2
 801beb0:	2200      	movs	r2, #0
 801beb2:	602b      	str	r3, [r5, #0]
 801beb4:	9206      	str	r2, [sp, #24]
 801beb6:	aa14      	add	r2, sp, #80	@ 0x50
 801beb8:	9205      	str	r2, [sp, #20]
 801beba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801bebc:	a90a      	add	r1, sp, #40	@ 0x28
 801bebe:	9204      	str	r2, [sp, #16]
 801bec0:	aa13      	add	r2, sp, #76	@ 0x4c
 801bec2:	9203      	str	r2, [sp, #12]
 801bec4:	2223      	movs	r2, #35	@ 0x23
 801bec6:	1852      	adds	r2, r2, r1
 801bec8:	9202      	str	r2, [sp, #8]
 801beca:	9301      	str	r3, [sp, #4]
 801becc:	686b      	ldr	r3, [r5, #4]
 801bece:	0032      	movs	r2, r6
 801bed0:	9300      	str	r3, [sp, #0]
 801bed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bed4:	003b      	movs	r3, r7
 801bed6:	f7ff fec3 	bl	801bc60 <__cvt>
 801beda:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801bedc:	0007      	movs	r7, r0
 801bede:	2c47      	cmp	r4, #71	@ 0x47
 801bee0:	d12d      	bne.n	801bf3e <_printf_float+0x192>
 801bee2:	1cd3      	adds	r3, r2, #3
 801bee4:	db02      	blt.n	801beec <_printf_float+0x140>
 801bee6:	686b      	ldr	r3, [r5, #4]
 801bee8:	429a      	cmp	r2, r3
 801beea:	dd47      	ble.n	801bf7c <_printf_float+0x1d0>
 801beec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801beee:	3b02      	subs	r3, #2
 801bef0:	b2db      	uxtb	r3, r3
 801bef2:	930c      	str	r3, [sp, #48]	@ 0x30
 801bef4:	0028      	movs	r0, r5
 801bef6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801bef8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801befa:	3901      	subs	r1, #1
 801befc:	3050      	adds	r0, #80	@ 0x50
 801befe:	9113      	str	r1, [sp, #76]	@ 0x4c
 801bf00:	f7ff ff14 	bl	801bd2c <__exponent>
 801bf04:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801bf06:	0004      	movs	r4, r0
 801bf08:	1813      	adds	r3, r2, r0
 801bf0a:	612b      	str	r3, [r5, #16]
 801bf0c:	2a01      	cmp	r2, #1
 801bf0e:	dc02      	bgt.n	801bf16 <_printf_float+0x16a>
 801bf10:	682a      	ldr	r2, [r5, #0]
 801bf12:	07d2      	lsls	r2, r2, #31
 801bf14:	d501      	bpl.n	801bf1a <_printf_float+0x16e>
 801bf16:	3301      	adds	r3, #1
 801bf18:	612b      	str	r3, [r5, #16]
 801bf1a:	2323      	movs	r3, #35	@ 0x23
 801bf1c:	aa0a      	add	r2, sp, #40	@ 0x28
 801bf1e:	189b      	adds	r3, r3, r2
 801bf20:	781b      	ldrb	r3, [r3, #0]
 801bf22:	2b00      	cmp	r3, #0
 801bf24:	d100      	bne.n	801bf28 <_printf_float+0x17c>
 801bf26:	e792      	b.n	801be4e <_printf_float+0xa2>
 801bf28:	002b      	movs	r3, r5
 801bf2a:	222d      	movs	r2, #45	@ 0x2d
 801bf2c:	3343      	adds	r3, #67	@ 0x43
 801bf2e:	701a      	strb	r2, [r3, #0]
 801bf30:	e78d      	b.n	801be4e <_printf_float+0xa2>
 801bf32:	2c47      	cmp	r4, #71	@ 0x47
 801bf34:	d1b8      	bne.n	801bea8 <_printf_float+0xfc>
 801bf36:	2b00      	cmp	r3, #0
 801bf38:	d1b6      	bne.n	801bea8 <_printf_float+0xfc>
 801bf3a:	3301      	adds	r3, #1
 801bf3c:	e7b3      	b.n	801bea6 <_printf_float+0xfa>
 801bf3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801bf40:	2b65      	cmp	r3, #101	@ 0x65
 801bf42:	d9d7      	bls.n	801bef4 <_printf_float+0x148>
 801bf44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801bf46:	2b66      	cmp	r3, #102	@ 0x66
 801bf48:	d11a      	bne.n	801bf80 <_printf_float+0x1d4>
 801bf4a:	686b      	ldr	r3, [r5, #4]
 801bf4c:	2a00      	cmp	r2, #0
 801bf4e:	dd09      	ble.n	801bf64 <_printf_float+0x1b8>
 801bf50:	612a      	str	r2, [r5, #16]
 801bf52:	2b00      	cmp	r3, #0
 801bf54:	d102      	bne.n	801bf5c <_printf_float+0x1b0>
 801bf56:	6829      	ldr	r1, [r5, #0]
 801bf58:	07c9      	lsls	r1, r1, #31
 801bf5a:	d50b      	bpl.n	801bf74 <_printf_float+0x1c8>
 801bf5c:	3301      	adds	r3, #1
 801bf5e:	189b      	adds	r3, r3, r2
 801bf60:	612b      	str	r3, [r5, #16]
 801bf62:	e007      	b.n	801bf74 <_printf_float+0x1c8>
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	d103      	bne.n	801bf70 <_printf_float+0x1c4>
 801bf68:	2201      	movs	r2, #1
 801bf6a:	6829      	ldr	r1, [r5, #0]
 801bf6c:	4211      	tst	r1, r2
 801bf6e:	d000      	beq.n	801bf72 <_printf_float+0x1c6>
 801bf70:	1c9a      	adds	r2, r3, #2
 801bf72:	612a      	str	r2, [r5, #16]
 801bf74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bf76:	2400      	movs	r4, #0
 801bf78:	65ab      	str	r3, [r5, #88]	@ 0x58
 801bf7a:	e7ce      	b.n	801bf1a <_printf_float+0x16e>
 801bf7c:	2367      	movs	r3, #103	@ 0x67
 801bf7e:	930c      	str	r3, [sp, #48]	@ 0x30
 801bf80:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801bf82:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bf84:	4299      	cmp	r1, r3
 801bf86:	db06      	blt.n	801bf96 <_printf_float+0x1ea>
 801bf88:	682b      	ldr	r3, [r5, #0]
 801bf8a:	6129      	str	r1, [r5, #16]
 801bf8c:	07db      	lsls	r3, r3, #31
 801bf8e:	d5f1      	bpl.n	801bf74 <_printf_float+0x1c8>
 801bf90:	3101      	adds	r1, #1
 801bf92:	6129      	str	r1, [r5, #16]
 801bf94:	e7ee      	b.n	801bf74 <_printf_float+0x1c8>
 801bf96:	2201      	movs	r2, #1
 801bf98:	2900      	cmp	r1, #0
 801bf9a:	dce0      	bgt.n	801bf5e <_printf_float+0x1b2>
 801bf9c:	1892      	adds	r2, r2, r2
 801bf9e:	1a52      	subs	r2, r2, r1
 801bfa0:	e7dd      	b.n	801bf5e <_printf_float+0x1b2>
 801bfa2:	682a      	ldr	r2, [r5, #0]
 801bfa4:	0553      	lsls	r3, r2, #21
 801bfa6:	d408      	bmi.n	801bfba <_printf_float+0x20e>
 801bfa8:	692b      	ldr	r3, [r5, #16]
 801bfaa:	003a      	movs	r2, r7
 801bfac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bfae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bfb0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801bfb2:	47a0      	blx	r4
 801bfb4:	3001      	adds	r0, #1
 801bfb6:	d129      	bne.n	801c00c <_printf_float+0x260>
 801bfb8:	e754      	b.n	801be64 <_printf_float+0xb8>
 801bfba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801bfbc:	2b65      	cmp	r3, #101	@ 0x65
 801bfbe:	d800      	bhi.n	801bfc2 <_printf_float+0x216>
 801bfc0:	e0db      	b.n	801c17a <_printf_float+0x3ce>
 801bfc2:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 801bfc4:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801bfc6:	2200      	movs	r2, #0
 801bfc8:	2300      	movs	r3, #0
 801bfca:	f7e4 fa49 	bl	8000460 <__aeabi_dcmpeq>
 801bfce:	2800      	cmp	r0, #0
 801bfd0:	d033      	beq.n	801c03a <_printf_float+0x28e>
 801bfd2:	2301      	movs	r3, #1
 801bfd4:	4a37      	ldr	r2, [pc, #220]	@ (801c0b4 <_printf_float+0x308>)
 801bfd6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bfd8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bfda:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801bfdc:	47a0      	blx	r4
 801bfde:	3001      	adds	r0, #1
 801bfe0:	d100      	bne.n	801bfe4 <_printf_float+0x238>
 801bfe2:	e73f      	b.n	801be64 <_printf_float+0xb8>
 801bfe4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801bfe6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801bfe8:	42b3      	cmp	r3, r6
 801bfea:	db02      	blt.n	801bff2 <_printf_float+0x246>
 801bfec:	682b      	ldr	r3, [r5, #0]
 801bfee:	07db      	lsls	r3, r3, #31
 801bff0:	d50c      	bpl.n	801c00c <_printf_float+0x260>
 801bff2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801bff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bff6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801bff8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bffc:	47a0      	blx	r4
 801bffe:	2400      	movs	r4, #0
 801c000:	3001      	adds	r0, #1
 801c002:	d100      	bne.n	801c006 <_printf_float+0x25a>
 801c004:	e72e      	b.n	801be64 <_printf_float+0xb8>
 801c006:	1e73      	subs	r3, r6, #1
 801c008:	42a3      	cmp	r3, r4
 801c00a:	dc0a      	bgt.n	801c022 <_printf_float+0x276>
 801c00c:	682b      	ldr	r3, [r5, #0]
 801c00e:	079b      	lsls	r3, r3, #30
 801c010:	d500      	bpl.n	801c014 <_printf_float+0x268>
 801c012:	e106      	b.n	801c222 <_printf_float+0x476>
 801c014:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801c016:	68e8      	ldr	r0, [r5, #12]
 801c018:	4298      	cmp	r0, r3
 801c01a:	db00      	blt.n	801c01e <_printf_float+0x272>
 801c01c:	e724      	b.n	801be68 <_printf_float+0xbc>
 801c01e:	0018      	movs	r0, r3
 801c020:	e722      	b.n	801be68 <_printf_float+0xbc>
 801c022:	002a      	movs	r2, r5
 801c024:	2301      	movs	r3, #1
 801c026:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c028:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c02a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801c02c:	321a      	adds	r2, #26
 801c02e:	47b8      	blx	r7
 801c030:	3001      	adds	r0, #1
 801c032:	d100      	bne.n	801c036 <_printf_float+0x28a>
 801c034:	e716      	b.n	801be64 <_printf_float+0xb8>
 801c036:	3401      	adds	r4, #1
 801c038:	e7e5      	b.n	801c006 <_printf_float+0x25a>
 801c03a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c03c:	2b00      	cmp	r3, #0
 801c03e:	dc3b      	bgt.n	801c0b8 <_printf_float+0x30c>
 801c040:	2301      	movs	r3, #1
 801c042:	4a1c      	ldr	r2, [pc, #112]	@ (801c0b4 <_printf_float+0x308>)
 801c044:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c046:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c048:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801c04a:	47a0      	blx	r4
 801c04c:	3001      	adds	r0, #1
 801c04e:	d100      	bne.n	801c052 <_printf_float+0x2a6>
 801c050:	e708      	b.n	801be64 <_printf_float+0xb8>
 801c052:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801c054:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c056:	4333      	orrs	r3, r6
 801c058:	d102      	bne.n	801c060 <_printf_float+0x2b4>
 801c05a:	682b      	ldr	r3, [r5, #0]
 801c05c:	07db      	lsls	r3, r3, #31
 801c05e:	d5d5      	bpl.n	801c00c <_printf_float+0x260>
 801c060:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c062:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c064:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c068:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801c06a:	47a0      	blx	r4
 801c06c:	2300      	movs	r3, #0
 801c06e:	3001      	adds	r0, #1
 801c070:	d100      	bne.n	801c074 <_printf_float+0x2c8>
 801c072:	e6f7      	b.n	801be64 <_printf_float+0xb8>
 801c074:	930c      	str	r3, [sp, #48]	@ 0x30
 801c076:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c078:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801c07a:	425b      	negs	r3, r3
 801c07c:	4293      	cmp	r3, r2
 801c07e:	dc01      	bgt.n	801c084 <_printf_float+0x2d8>
 801c080:	0033      	movs	r3, r6
 801c082:	e792      	b.n	801bfaa <_printf_float+0x1fe>
 801c084:	002a      	movs	r2, r5
 801c086:	2301      	movs	r3, #1
 801c088:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c08a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c08c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801c08e:	321a      	adds	r2, #26
 801c090:	47a0      	blx	r4
 801c092:	3001      	adds	r0, #1
 801c094:	d100      	bne.n	801c098 <_printf_float+0x2ec>
 801c096:	e6e5      	b.n	801be64 <_printf_float+0xb8>
 801c098:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c09a:	3301      	adds	r3, #1
 801c09c:	e7ea      	b.n	801c074 <_printf_float+0x2c8>
 801c09e:	46c0      	nop			@ (mov r8, r8)
 801c0a0:	7fefffff 	.word	0x7fefffff
 801c0a4:	08021762 	.word	0x08021762
 801c0a8:	0802175e 	.word	0x0802175e
 801c0ac:	0802176a 	.word	0x0802176a
 801c0b0:	08021766 	.word	0x08021766
 801c0b4:	080219a0 	.word	0x080219a0
 801c0b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801c0ba:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 801c0bc:	930c      	str	r3, [sp, #48]	@ 0x30
 801c0be:	429e      	cmp	r6, r3
 801c0c0:	dd00      	ble.n	801c0c4 <_printf_float+0x318>
 801c0c2:	001e      	movs	r6, r3
 801c0c4:	2e00      	cmp	r6, #0
 801c0c6:	dc31      	bgt.n	801c12c <_printf_float+0x380>
 801c0c8:	43f3      	mvns	r3, r6
 801c0ca:	2400      	movs	r4, #0
 801c0cc:	17db      	asrs	r3, r3, #31
 801c0ce:	4033      	ands	r3, r6
 801c0d0:	930e      	str	r3, [sp, #56]	@ 0x38
 801c0d2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 801c0d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c0d6:	1af3      	subs	r3, r6, r3
 801c0d8:	42a3      	cmp	r3, r4
 801c0da:	dc30      	bgt.n	801c13e <_printf_float+0x392>
 801c0dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c0de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801c0e0:	429a      	cmp	r2, r3
 801c0e2:	dc38      	bgt.n	801c156 <_printf_float+0x3aa>
 801c0e4:	682b      	ldr	r3, [r5, #0]
 801c0e6:	07db      	lsls	r3, r3, #31
 801c0e8:	d435      	bmi.n	801c156 <_printf_float+0x3aa>
 801c0ea:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801c0ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c0ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801c0f0:	1b9b      	subs	r3, r3, r6
 801c0f2:	1b14      	subs	r4, r2, r4
 801c0f4:	429c      	cmp	r4, r3
 801c0f6:	dd00      	ble.n	801c0fa <_printf_float+0x34e>
 801c0f8:	001c      	movs	r4, r3
 801c0fa:	2c00      	cmp	r4, #0
 801c0fc:	dc34      	bgt.n	801c168 <_printf_float+0x3bc>
 801c0fe:	43e3      	mvns	r3, r4
 801c100:	2600      	movs	r6, #0
 801c102:	17db      	asrs	r3, r3, #31
 801c104:	401c      	ands	r4, r3
 801c106:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801c108:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801c10a:	1ad3      	subs	r3, r2, r3
 801c10c:	1b1b      	subs	r3, r3, r4
 801c10e:	42b3      	cmp	r3, r6
 801c110:	dc00      	bgt.n	801c114 <_printf_float+0x368>
 801c112:	e77b      	b.n	801c00c <_printf_float+0x260>
 801c114:	002a      	movs	r2, r5
 801c116:	2301      	movs	r3, #1
 801c118:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c11a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c11c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801c11e:	321a      	adds	r2, #26
 801c120:	47b8      	blx	r7
 801c122:	3001      	adds	r0, #1
 801c124:	d100      	bne.n	801c128 <_printf_float+0x37c>
 801c126:	e69d      	b.n	801be64 <_printf_float+0xb8>
 801c128:	3601      	adds	r6, #1
 801c12a:	e7ec      	b.n	801c106 <_printf_float+0x35a>
 801c12c:	0033      	movs	r3, r6
 801c12e:	003a      	movs	r2, r7
 801c130:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c134:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801c136:	47a0      	blx	r4
 801c138:	3001      	adds	r0, #1
 801c13a:	d1c5      	bne.n	801c0c8 <_printf_float+0x31c>
 801c13c:	e692      	b.n	801be64 <_printf_float+0xb8>
 801c13e:	002a      	movs	r2, r5
 801c140:	2301      	movs	r3, #1
 801c142:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c144:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c146:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c148:	321a      	adds	r2, #26
 801c14a:	47b0      	blx	r6
 801c14c:	3001      	adds	r0, #1
 801c14e:	d100      	bne.n	801c152 <_printf_float+0x3a6>
 801c150:	e688      	b.n	801be64 <_printf_float+0xb8>
 801c152:	3401      	adds	r4, #1
 801c154:	e7bd      	b.n	801c0d2 <_printf_float+0x326>
 801c156:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c158:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c15a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c15c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c15e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801c160:	47a0      	blx	r4
 801c162:	3001      	adds	r0, #1
 801c164:	d1c1      	bne.n	801c0ea <_printf_float+0x33e>
 801c166:	e67d      	b.n	801be64 <_printf_float+0xb8>
 801c168:	19ba      	adds	r2, r7, r6
 801c16a:	0023      	movs	r3, r4
 801c16c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c16e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c170:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c172:	47b0      	blx	r6
 801c174:	3001      	adds	r0, #1
 801c176:	d1c2      	bne.n	801c0fe <_printf_float+0x352>
 801c178:	e674      	b.n	801be64 <_printf_float+0xb8>
 801c17a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801c17c:	930c      	str	r3, [sp, #48]	@ 0x30
 801c17e:	2b01      	cmp	r3, #1
 801c180:	dc02      	bgt.n	801c188 <_printf_float+0x3dc>
 801c182:	2301      	movs	r3, #1
 801c184:	421a      	tst	r2, r3
 801c186:	d039      	beq.n	801c1fc <_printf_float+0x450>
 801c188:	2301      	movs	r3, #1
 801c18a:	003a      	movs	r2, r7
 801c18c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c18e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c190:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c192:	47b0      	blx	r6
 801c194:	3001      	adds	r0, #1
 801c196:	d100      	bne.n	801c19a <_printf_float+0x3ee>
 801c198:	e664      	b.n	801be64 <_printf_float+0xb8>
 801c19a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801c19c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801c19e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c1a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c1a2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c1a4:	47b0      	blx	r6
 801c1a6:	3001      	adds	r0, #1
 801c1a8:	d100      	bne.n	801c1ac <_printf_float+0x400>
 801c1aa:	e65b      	b.n	801be64 <_printf_float+0xb8>
 801c1ac:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 801c1ae:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 801c1b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c1b2:	2200      	movs	r2, #0
 801c1b4:	3b01      	subs	r3, #1
 801c1b6:	930c      	str	r3, [sp, #48]	@ 0x30
 801c1b8:	2300      	movs	r3, #0
 801c1ba:	f7e4 f951 	bl	8000460 <__aeabi_dcmpeq>
 801c1be:	2800      	cmp	r0, #0
 801c1c0:	d11a      	bne.n	801c1f8 <_printf_float+0x44c>
 801c1c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c1c4:	1c7a      	adds	r2, r7, #1
 801c1c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c1c8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c1ca:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c1cc:	47b0      	blx	r6
 801c1ce:	3001      	adds	r0, #1
 801c1d0:	d10e      	bne.n	801c1f0 <_printf_float+0x444>
 801c1d2:	e647      	b.n	801be64 <_printf_float+0xb8>
 801c1d4:	002a      	movs	r2, r5
 801c1d6:	2301      	movs	r3, #1
 801c1d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c1da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c1dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801c1de:	321a      	adds	r2, #26
 801c1e0:	47b8      	blx	r7
 801c1e2:	3001      	adds	r0, #1
 801c1e4:	d100      	bne.n	801c1e8 <_printf_float+0x43c>
 801c1e6:	e63d      	b.n	801be64 <_printf_float+0xb8>
 801c1e8:	3601      	adds	r6, #1
 801c1ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801c1ec:	429e      	cmp	r6, r3
 801c1ee:	dbf1      	blt.n	801c1d4 <_printf_float+0x428>
 801c1f0:	002a      	movs	r2, r5
 801c1f2:	0023      	movs	r3, r4
 801c1f4:	3250      	adds	r2, #80	@ 0x50
 801c1f6:	e6d9      	b.n	801bfac <_printf_float+0x200>
 801c1f8:	2600      	movs	r6, #0
 801c1fa:	e7f6      	b.n	801c1ea <_printf_float+0x43e>
 801c1fc:	003a      	movs	r2, r7
 801c1fe:	e7e2      	b.n	801c1c6 <_printf_float+0x41a>
 801c200:	002a      	movs	r2, r5
 801c202:	2301      	movs	r3, #1
 801c204:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801c206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c208:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801c20a:	3219      	adds	r2, #25
 801c20c:	47b0      	blx	r6
 801c20e:	3001      	adds	r0, #1
 801c210:	d100      	bne.n	801c214 <_printf_float+0x468>
 801c212:	e627      	b.n	801be64 <_printf_float+0xb8>
 801c214:	3401      	adds	r4, #1
 801c216:	68eb      	ldr	r3, [r5, #12]
 801c218:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801c21a:	1a9b      	subs	r3, r3, r2
 801c21c:	42a3      	cmp	r3, r4
 801c21e:	dcef      	bgt.n	801c200 <_printf_float+0x454>
 801c220:	e6f8      	b.n	801c014 <_printf_float+0x268>
 801c222:	2400      	movs	r4, #0
 801c224:	e7f7      	b.n	801c216 <_printf_float+0x46a>
 801c226:	46c0      	nop			@ (mov r8, r8)

0801c228 <_printf_common>:
 801c228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c22a:	0016      	movs	r6, r2
 801c22c:	9301      	str	r3, [sp, #4]
 801c22e:	688a      	ldr	r2, [r1, #8]
 801c230:	690b      	ldr	r3, [r1, #16]
 801c232:	000c      	movs	r4, r1
 801c234:	9000      	str	r0, [sp, #0]
 801c236:	4293      	cmp	r3, r2
 801c238:	da00      	bge.n	801c23c <_printf_common+0x14>
 801c23a:	0013      	movs	r3, r2
 801c23c:	0022      	movs	r2, r4
 801c23e:	6033      	str	r3, [r6, #0]
 801c240:	3243      	adds	r2, #67	@ 0x43
 801c242:	7812      	ldrb	r2, [r2, #0]
 801c244:	2a00      	cmp	r2, #0
 801c246:	d001      	beq.n	801c24c <_printf_common+0x24>
 801c248:	3301      	adds	r3, #1
 801c24a:	6033      	str	r3, [r6, #0]
 801c24c:	6823      	ldr	r3, [r4, #0]
 801c24e:	069b      	lsls	r3, r3, #26
 801c250:	d502      	bpl.n	801c258 <_printf_common+0x30>
 801c252:	6833      	ldr	r3, [r6, #0]
 801c254:	3302      	adds	r3, #2
 801c256:	6033      	str	r3, [r6, #0]
 801c258:	6822      	ldr	r2, [r4, #0]
 801c25a:	2306      	movs	r3, #6
 801c25c:	0015      	movs	r5, r2
 801c25e:	401d      	ands	r5, r3
 801c260:	421a      	tst	r2, r3
 801c262:	d027      	beq.n	801c2b4 <_printf_common+0x8c>
 801c264:	0023      	movs	r3, r4
 801c266:	3343      	adds	r3, #67	@ 0x43
 801c268:	781b      	ldrb	r3, [r3, #0]
 801c26a:	1e5a      	subs	r2, r3, #1
 801c26c:	4193      	sbcs	r3, r2
 801c26e:	6822      	ldr	r2, [r4, #0]
 801c270:	0692      	lsls	r2, r2, #26
 801c272:	d430      	bmi.n	801c2d6 <_printf_common+0xae>
 801c274:	0022      	movs	r2, r4
 801c276:	9901      	ldr	r1, [sp, #4]
 801c278:	9800      	ldr	r0, [sp, #0]
 801c27a:	9d08      	ldr	r5, [sp, #32]
 801c27c:	3243      	adds	r2, #67	@ 0x43
 801c27e:	47a8      	blx	r5
 801c280:	3001      	adds	r0, #1
 801c282:	d025      	beq.n	801c2d0 <_printf_common+0xa8>
 801c284:	2206      	movs	r2, #6
 801c286:	6823      	ldr	r3, [r4, #0]
 801c288:	2500      	movs	r5, #0
 801c28a:	4013      	ands	r3, r2
 801c28c:	2b04      	cmp	r3, #4
 801c28e:	d105      	bne.n	801c29c <_printf_common+0x74>
 801c290:	6833      	ldr	r3, [r6, #0]
 801c292:	68e5      	ldr	r5, [r4, #12]
 801c294:	1aed      	subs	r5, r5, r3
 801c296:	43eb      	mvns	r3, r5
 801c298:	17db      	asrs	r3, r3, #31
 801c29a:	401d      	ands	r5, r3
 801c29c:	68a3      	ldr	r3, [r4, #8]
 801c29e:	6922      	ldr	r2, [r4, #16]
 801c2a0:	4293      	cmp	r3, r2
 801c2a2:	dd01      	ble.n	801c2a8 <_printf_common+0x80>
 801c2a4:	1a9b      	subs	r3, r3, r2
 801c2a6:	18ed      	adds	r5, r5, r3
 801c2a8:	2600      	movs	r6, #0
 801c2aa:	42b5      	cmp	r5, r6
 801c2ac:	d120      	bne.n	801c2f0 <_printf_common+0xc8>
 801c2ae:	2000      	movs	r0, #0
 801c2b0:	e010      	b.n	801c2d4 <_printf_common+0xac>
 801c2b2:	3501      	adds	r5, #1
 801c2b4:	68e3      	ldr	r3, [r4, #12]
 801c2b6:	6832      	ldr	r2, [r6, #0]
 801c2b8:	1a9b      	subs	r3, r3, r2
 801c2ba:	42ab      	cmp	r3, r5
 801c2bc:	ddd2      	ble.n	801c264 <_printf_common+0x3c>
 801c2be:	0022      	movs	r2, r4
 801c2c0:	2301      	movs	r3, #1
 801c2c2:	9901      	ldr	r1, [sp, #4]
 801c2c4:	9800      	ldr	r0, [sp, #0]
 801c2c6:	9f08      	ldr	r7, [sp, #32]
 801c2c8:	3219      	adds	r2, #25
 801c2ca:	47b8      	blx	r7
 801c2cc:	3001      	adds	r0, #1
 801c2ce:	d1f0      	bne.n	801c2b2 <_printf_common+0x8a>
 801c2d0:	2001      	movs	r0, #1
 801c2d2:	4240      	negs	r0, r0
 801c2d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801c2d6:	2030      	movs	r0, #48	@ 0x30
 801c2d8:	18e1      	adds	r1, r4, r3
 801c2da:	3143      	adds	r1, #67	@ 0x43
 801c2dc:	7008      	strb	r0, [r1, #0]
 801c2de:	0021      	movs	r1, r4
 801c2e0:	1c5a      	adds	r2, r3, #1
 801c2e2:	3145      	adds	r1, #69	@ 0x45
 801c2e4:	7809      	ldrb	r1, [r1, #0]
 801c2e6:	18a2      	adds	r2, r4, r2
 801c2e8:	3243      	adds	r2, #67	@ 0x43
 801c2ea:	3302      	adds	r3, #2
 801c2ec:	7011      	strb	r1, [r2, #0]
 801c2ee:	e7c1      	b.n	801c274 <_printf_common+0x4c>
 801c2f0:	0022      	movs	r2, r4
 801c2f2:	2301      	movs	r3, #1
 801c2f4:	9901      	ldr	r1, [sp, #4]
 801c2f6:	9800      	ldr	r0, [sp, #0]
 801c2f8:	9f08      	ldr	r7, [sp, #32]
 801c2fa:	321a      	adds	r2, #26
 801c2fc:	47b8      	blx	r7
 801c2fe:	3001      	adds	r0, #1
 801c300:	d0e6      	beq.n	801c2d0 <_printf_common+0xa8>
 801c302:	3601      	adds	r6, #1
 801c304:	e7d1      	b.n	801c2aa <_printf_common+0x82>
	...

0801c308 <_printf_i>:
 801c308:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c30a:	b08b      	sub	sp, #44	@ 0x2c
 801c30c:	9206      	str	r2, [sp, #24]
 801c30e:	000a      	movs	r2, r1
 801c310:	3243      	adds	r2, #67	@ 0x43
 801c312:	9307      	str	r3, [sp, #28]
 801c314:	9005      	str	r0, [sp, #20]
 801c316:	9203      	str	r2, [sp, #12]
 801c318:	7e0a      	ldrb	r2, [r1, #24]
 801c31a:	000c      	movs	r4, r1
 801c31c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801c31e:	2a78      	cmp	r2, #120	@ 0x78
 801c320:	d809      	bhi.n	801c336 <_printf_i+0x2e>
 801c322:	2a62      	cmp	r2, #98	@ 0x62
 801c324:	d80b      	bhi.n	801c33e <_printf_i+0x36>
 801c326:	2a00      	cmp	r2, #0
 801c328:	d100      	bne.n	801c32c <_printf_i+0x24>
 801c32a:	e0ba      	b.n	801c4a2 <_printf_i+0x19a>
 801c32c:	497a      	ldr	r1, [pc, #488]	@ (801c518 <_printf_i+0x210>)
 801c32e:	9104      	str	r1, [sp, #16]
 801c330:	2a58      	cmp	r2, #88	@ 0x58
 801c332:	d100      	bne.n	801c336 <_printf_i+0x2e>
 801c334:	e08e      	b.n	801c454 <_printf_i+0x14c>
 801c336:	0025      	movs	r5, r4
 801c338:	3542      	adds	r5, #66	@ 0x42
 801c33a:	702a      	strb	r2, [r5, #0]
 801c33c:	e022      	b.n	801c384 <_printf_i+0x7c>
 801c33e:	0010      	movs	r0, r2
 801c340:	3863      	subs	r0, #99	@ 0x63
 801c342:	2815      	cmp	r0, #21
 801c344:	d8f7      	bhi.n	801c336 <_printf_i+0x2e>
 801c346:	f7e3 fefb 	bl	8000140 <__gnu_thumb1_case_shi>
 801c34a:	0016      	.short	0x0016
 801c34c:	fff6001f 	.word	0xfff6001f
 801c350:	fff6fff6 	.word	0xfff6fff6
 801c354:	001ffff6 	.word	0x001ffff6
 801c358:	fff6fff6 	.word	0xfff6fff6
 801c35c:	fff6fff6 	.word	0xfff6fff6
 801c360:	0036009f 	.word	0x0036009f
 801c364:	fff6007e 	.word	0xfff6007e
 801c368:	00b0fff6 	.word	0x00b0fff6
 801c36c:	0036fff6 	.word	0x0036fff6
 801c370:	fff6fff6 	.word	0xfff6fff6
 801c374:	0082      	.short	0x0082
 801c376:	0025      	movs	r5, r4
 801c378:	681a      	ldr	r2, [r3, #0]
 801c37a:	3542      	adds	r5, #66	@ 0x42
 801c37c:	1d11      	adds	r1, r2, #4
 801c37e:	6019      	str	r1, [r3, #0]
 801c380:	6813      	ldr	r3, [r2, #0]
 801c382:	702b      	strb	r3, [r5, #0]
 801c384:	2301      	movs	r3, #1
 801c386:	e09e      	b.n	801c4c6 <_printf_i+0x1be>
 801c388:	6818      	ldr	r0, [r3, #0]
 801c38a:	6809      	ldr	r1, [r1, #0]
 801c38c:	1d02      	adds	r2, r0, #4
 801c38e:	060d      	lsls	r5, r1, #24
 801c390:	d50b      	bpl.n	801c3aa <_printf_i+0xa2>
 801c392:	6806      	ldr	r6, [r0, #0]
 801c394:	601a      	str	r2, [r3, #0]
 801c396:	2e00      	cmp	r6, #0
 801c398:	da03      	bge.n	801c3a2 <_printf_i+0x9a>
 801c39a:	232d      	movs	r3, #45	@ 0x2d
 801c39c:	9a03      	ldr	r2, [sp, #12]
 801c39e:	4276      	negs	r6, r6
 801c3a0:	7013      	strb	r3, [r2, #0]
 801c3a2:	4b5d      	ldr	r3, [pc, #372]	@ (801c518 <_printf_i+0x210>)
 801c3a4:	270a      	movs	r7, #10
 801c3a6:	9304      	str	r3, [sp, #16]
 801c3a8:	e018      	b.n	801c3dc <_printf_i+0xd4>
 801c3aa:	6806      	ldr	r6, [r0, #0]
 801c3ac:	601a      	str	r2, [r3, #0]
 801c3ae:	0649      	lsls	r1, r1, #25
 801c3b0:	d5f1      	bpl.n	801c396 <_printf_i+0x8e>
 801c3b2:	b236      	sxth	r6, r6
 801c3b4:	e7ef      	b.n	801c396 <_printf_i+0x8e>
 801c3b6:	6808      	ldr	r0, [r1, #0]
 801c3b8:	6819      	ldr	r1, [r3, #0]
 801c3ba:	c940      	ldmia	r1!, {r6}
 801c3bc:	0605      	lsls	r5, r0, #24
 801c3be:	d402      	bmi.n	801c3c6 <_printf_i+0xbe>
 801c3c0:	0640      	lsls	r0, r0, #25
 801c3c2:	d500      	bpl.n	801c3c6 <_printf_i+0xbe>
 801c3c4:	b2b6      	uxth	r6, r6
 801c3c6:	6019      	str	r1, [r3, #0]
 801c3c8:	4b53      	ldr	r3, [pc, #332]	@ (801c518 <_printf_i+0x210>)
 801c3ca:	270a      	movs	r7, #10
 801c3cc:	9304      	str	r3, [sp, #16]
 801c3ce:	2a6f      	cmp	r2, #111	@ 0x6f
 801c3d0:	d100      	bne.n	801c3d4 <_printf_i+0xcc>
 801c3d2:	3f02      	subs	r7, #2
 801c3d4:	0023      	movs	r3, r4
 801c3d6:	2200      	movs	r2, #0
 801c3d8:	3343      	adds	r3, #67	@ 0x43
 801c3da:	701a      	strb	r2, [r3, #0]
 801c3dc:	6863      	ldr	r3, [r4, #4]
 801c3de:	60a3      	str	r3, [r4, #8]
 801c3e0:	2b00      	cmp	r3, #0
 801c3e2:	db06      	blt.n	801c3f2 <_printf_i+0xea>
 801c3e4:	2104      	movs	r1, #4
 801c3e6:	6822      	ldr	r2, [r4, #0]
 801c3e8:	9d03      	ldr	r5, [sp, #12]
 801c3ea:	438a      	bics	r2, r1
 801c3ec:	6022      	str	r2, [r4, #0]
 801c3ee:	4333      	orrs	r3, r6
 801c3f0:	d00c      	beq.n	801c40c <_printf_i+0x104>
 801c3f2:	9d03      	ldr	r5, [sp, #12]
 801c3f4:	0030      	movs	r0, r6
 801c3f6:	0039      	movs	r1, r7
 801c3f8:	f7e3 ff32 	bl	8000260 <__aeabi_uidivmod>
 801c3fc:	9b04      	ldr	r3, [sp, #16]
 801c3fe:	3d01      	subs	r5, #1
 801c400:	5c5b      	ldrb	r3, [r3, r1]
 801c402:	702b      	strb	r3, [r5, #0]
 801c404:	0033      	movs	r3, r6
 801c406:	0006      	movs	r6, r0
 801c408:	429f      	cmp	r7, r3
 801c40a:	d9f3      	bls.n	801c3f4 <_printf_i+0xec>
 801c40c:	2f08      	cmp	r7, #8
 801c40e:	d109      	bne.n	801c424 <_printf_i+0x11c>
 801c410:	6823      	ldr	r3, [r4, #0]
 801c412:	07db      	lsls	r3, r3, #31
 801c414:	d506      	bpl.n	801c424 <_printf_i+0x11c>
 801c416:	6862      	ldr	r2, [r4, #4]
 801c418:	6923      	ldr	r3, [r4, #16]
 801c41a:	429a      	cmp	r2, r3
 801c41c:	dc02      	bgt.n	801c424 <_printf_i+0x11c>
 801c41e:	2330      	movs	r3, #48	@ 0x30
 801c420:	3d01      	subs	r5, #1
 801c422:	702b      	strb	r3, [r5, #0]
 801c424:	9b03      	ldr	r3, [sp, #12]
 801c426:	1b5b      	subs	r3, r3, r5
 801c428:	6123      	str	r3, [r4, #16]
 801c42a:	9b07      	ldr	r3, [sp, #28]
 801c42c:	0021      	movs	r1, r4
 801c42e:	9300      	str	r3, [sp, #0]
 801c430:	9805      	ldr	r0, [sp, #20]
 801c432:	9b06      	ldr	r3, [sp, #24]
 801c434:	aa09      	add	r2, sp, #36	@ 0x24
 801c436:	f7ff fef7 	bl	801c228 <_printf_common>
 801c43a:	3001      	adds	r0, #1
 801c43c:	d148      	bne.n	801c4d0 <_printf_i+0x1c8>
 801c43e:	2001      	movs	r0, #1
 801c440:	4240      	negs	r0, r0
 801c442:	b00b      	add	sp, #44	@ 0x2c
 801c444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c446:	2220      	movs	r2, #32
 801c448:	6809      	ldr	r1, [r1, #0]
 801c44a:	430a      	orrs	r2, r1
 801c44c:	6022      	str	r2, [r4, #0]
 801c44e:	2278      	movs	r2, #120	@ 0x78
 801c450:	4932      	ldr	r1, [pc, #200]	@ (801c51c <_printf_i+0x214>)
 801c452:	9104      	str	r1, [sp, #16]
 801c454:	0021      	movs	r1, r4
 801c456:	3145      	adds	r1, #69	@ 0x45
 801c458:	700a      	strb	r2, [r1, #0]
 801c45a:	6819      	ldr	r1, [r3, #0]
 801c45c:	6822      	ldr	r2, [r4, #0]
 801c45e:	c940      	ldmia	r1!, {r6}
 801c460:	0610      	lsls	r0, r2, #24
 801c462:	d402      	bmi.n	801c46a <_printf_i+0x162>
 801c464:	0650      	lsls	r0, r2, #25
 801c466:	d500      	bpl.n	801c46a <_printf_i+0x162>
 801c468:	b2b6      	uxth	r6, r6
 801c46a:	6019      	str	r1, [r3, #0]
 801c46c:	07d3      	lsls	r3, r2, #31
 801c46e:	d502      	bpl.n	801c476 <_printf_i+0x16e>
 801c470:	2320      	movs	r3, #32
 801c472:	4313      	orrs	r3, r2
 801c474:	6023      	str	r3, [r4, #0]
 801c476:	2e00      	cmp	r6, #0
 801c478:	d001      	beq.n	801c47e <_printf_i+0x176>
 801c47a:	2710      	movs	r7, #16
 801c47c:	e7aa      	b.n	801c3d4 <_printf_i+0xcc>
 801c47e:	2220      	movs	r2, #32
 801c480:	6823      	ldr	r3, [r4, #0]
 801c482:	4393      	bics	r3, r2
 801c484:	6023      	str	r3, [r4, #0]
 801c486:	e7f8      	b.n	801c47a <_printf_i+0x172>
 801c488:	681a      	ldr	r2, [r3, #0]
 801c48a:	680d      	ldr	r5, [r1, #0]
 801c48c:	1d10      	adds	r0, r2, #4
 801c48e:	6949      	ldr	r1, [r1, #20]
 801c490:	6018      	str	r0, [r3, #0]
 801c492:	6813      	ldr	r3, [r2, #0]
 801c494:	062e      	lsls	r6, r5, #24
 801c496:	d501      	bpl.n	801c49c <_printf_i+0x194>
 801c498:	6019      	str	r1, [r3, #0]
 801c49a:	e002      	b.n	801c4a2 <_printf_i+0x19a>
 801c49c:	066d      	lsls	r5, r5, #25
 801c49e:	d5fb      	bpl.n	801c498 <_printf_i+0x190>
 801c4a0:	8019      	strh	r1, [r3, #0]
 801c4a2:	2300      	movs	r3, #0
 801c4a4:	9d03      	ldr	r5, [sp, #12]
 801c4a6:	6123      	str	r3, [r4, #16]
 801c4a8:	e7bf      	b.n	801c42a <_printf_i+0x122>
 801c4aa:	681a      	ldr	r2, [r3, #0]
 801c4ac:	1d11      	adds	r1, r2, #4
 801c4ae:	6019      	str	r1, [r3, #0]
 801c4b0:	6815      	ldr	r5, [r2, #0]
 801c4b2:	2100      	movs	r1, #0
 801c4b4:	0028      	movs	r0, r5
 801c4b6:	6862      	ldr	r2, [r4, #4]
 801c4b8:	f000 fd15 	bl	801cee6 <memchr>
 801c4bc:	2800      	cmp	r0, #0
 801c4be:	d001      	beq.n	801c4c4 <_printf_i+0x1bc>
 801c4c0:	1b40      	subs	r0, r0, r5
 801c4c2:	6060      	str	r0, [r4, #4]
 801c4c4:	6863      	ldr	r3, [r4, #4]
 801c4c6:	6123      	str	r3, [r4, #16]
 801c4c8:	2300      	movs	r3, #0
 801c4ca:	9a03      	ldr	r2, [sp, #12]
 801c4cc:	7013      	strb	r3, [r2, #0]
 801c4ce:	e7ac      	b.n	801c42a <_printf_i+0x122>
 801c4d0:	002a      	movs	r2, r5
 801c4d2:	6923      	ldr	r3, [r4, #16]
 801c4d4:	9906      	ldr	r1, [sp, #24]
 801c4d6:	9805      	ldr	r0, [sp, #20]
 801c4d8:	9d07      	ldr	r5, [sp, #28]
 801c4da:	47a8      	blx	r5
 801c4dc:	3001      	adds	r0, #1
 801c4de:	d0ae      	beq.n	801c43e <_printf_i+0x136>
 801c4e0:	6823      	ldr	r3, [r4, #0]
 801c4e2:	079b      	lsls	r3, r3, #30
 801c4e4:	d415      	bmi.n	801c512 <_printf_i+0x20a>
 801c4e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c4e8:	68e0      	ldr	r0, [r4, #12]
 801c4ea:	4298      	cmp	r0, r3
 801c4ec:	daa9      	bge.n	801c442 <_printf_i+0x13a>
 801c4ee:	0018      	movs	r0, r3
 801c4f0:	e7a7      	b.n	801c442 <_printf_i+0x13a>
 801c4f2:	0022      	movs	r2, r4
 801c4f4:	2301      	movs	r3, #1
 801c4f6:	9906      	ldr	r1, [sp, #24]
 801c4f8:	9805      	ldr	r0, [sp, #20]
 801c4fa:	9e07      	ldr	r6, [sp, #28]
 801c4fc:	3219      	adds	r2, #25
 801c4fe:	47b0      	blx	r6
 801c500:	3001      	adds	r0, #1
 801c502:	d09c      	beq.n	801c43e <_printf_i+0x136>
 801c504:	3501      	adds	r5, #1
 801c506:	68e3      	ldr	r3, [r4, #12]
 801c508:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c50a:	1a9b      	subs	r3, r3, r2
 801c50c:	42ab      	cmp	r3, r5
 801c50e:	dcf0      	bgt.n	801c4f2 <_printf_i+0x1ea>
 801c510:	e7e9      	b.n	801c4e6 <_printf_i+0x1de>
 801c512:	2500      	movs	r5, #0
 801c514:	e7f7      	b.n	801c506 <_printf_i+0x1fe>
 801c516:	46c0      	nop			@ (mov r8, r8)
 801c518:	0802176e 	.word	0x0802176e
 801c51c:	0802177f 	.word	0x0802177f

0801c520 <_scanf_float>:
 801c520:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c522:	b08b      	sub	sp, #44	@ 0x2c
 801c524:	0016      	movs	r6, r2
 801c526:	9003      	str	r0, [sp, #12]
 801c528:	22ae      	movs	r2, #174	@ 0xae
 801c52a:	2000      	movs	r0, #0
 801c52c:	9307      	str	r3, [sp, #28]
 801c52e:	688b      	ldr	r3, [r1, #8]
 801c530:	000c      	movs	r4, r1
 801c532:	1e59      	subs	r1, r3, #1
 801c534:	0052      	lsls	r2, r2, #1
 801c536:	9006      	str	r0, [sp, #24]
 801c538:	4291      	cmp	r1, r2
 801c53a:	d905      	bls.n	801c548 <_scanf_float+0x28>
 801c53c:	3b5e      	subs	r3, #94	@ 0x5e
 801c53e:	3bff      	subs	r3, #255	@ 0xff
 801c540:	9306      	str	r3, [sp, #24]
 801c542:	235e      	movs	r3, #94	@ 0x5e
 801c544:	33ff      	adds	r3, #255	@ 0xff
 801c546:	60a3      	str	r3, [r4, #8]
 801c548:	23f0      	movs	r3, #240	@ 0xf0
 801c54a:	6822      	ldr	r2, [r4, #0]
 801c54c:	00db      	lsls	r3, r3, #3
 801c54e:	4313      	orrs	r3, r2
 801c550:	6023      	str	r3, [r4, #0]
 801c552:	0023      	movs	r3, r4
 801c554:	2500      	movs	r5, #0
 801c556:	331c      	adds	r3, #28
 801c558:	001f      	movs	r7, r3
 801c55a:	9304      	str	r3, [sp, #16]
 801c55c:	9502      	str	r5, [sp, #8]
 801c55e:	9509      	str	r5, [sp, #36]	@ 0x24
 801c560:	9508      	str	r5, [sp, #32]
 801c562:	9501      	str	r5, [sp, #4]
 801c564:	9505      	str	r5, [sp, #20]
 801c566:	68a2      	ldr	r2, [r4, #8]
 801c568:	2a00      	cmp	r2, #0
 801c56a:	d00a      	beq.n	801c582 <_scanf_float+0x62>
 801c56c:	6833      	ldr	r3, [r6, #0]
 801c56e:	781b      	ldrb	r3, [r3, #0]
 801c570:	2b4e      	cmp	r3, #78	@ 0x4e
 801c572:	d844      	bhi.n	801c5fe <_scanf_float+0xde>
 801c574:	0018      	movs	r0, r3
 801c576:	2b40      	cmp	r3, #64	@ 0x40
 801c578:	d82c      	bhi.n	801c5d4 <_scanf_float+0xb4>
 801c57a:	382b      	subs	r0, #43	@ 0x2b
 801c57c:	b2c1      	uxtb	r1, r0
 801c57e:	290e      	cmp	r1, #14
 801c580:	d92a      	bls.n	801c5d8 <_scanf_float+0xb8>
 801c582:	9b01      	ldr	r3, [sp, #4]
 801c584:	2b00      	cmp	r3, #0
 801c586:	d003      	beq.n	801c590 <_scanf_float+0x70>
 801c588:	6823      	ldr	r3, [r4, #0]
 801c58a:	4aa6      	ldr	r2, [pc, #664]	@ (801c824 <_scanf_float+0x304>)
 801c58c:	4013      	ands	r3, r2
 801c58e:	6023      	str	r3, [r4, #0]
 801c590:	9b02      	ldr	r3, [sp, #8]
 801c592:	3b01      	subs	r3, #1
 801c594:	2b01      	cmp	r3, #1
 801c596:	d900      	bls.n	801c59a <_scanf_float+0x7a>
 801c598:	e0fe      	b.n	801c798 <_scanf_float+0x278>
 801c59a:	25be      	movs	r5, #190	@ 0xbe
 801c59c:	006d      	lsls	r5, r5, #1
 801c59e:	9b04      	ldr	r3, [sp, #16]
 801c5a0:	429f      	cmp	r7, r3
 801c5a2:	d900      	bls.n	801c5a6 <_scanf_float+0x86>
 801c5a4:	e0ee      	b.n	801c784 <_scanf_float+0x264>
 801c5a6:	2001      	movs	r0, #1
 801c5a8:	b00b      	add	sp, #44	@ 0x2c
 801c5aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c5ac:	0018      	movs	r0, r3
 801c5ae:	3861      	subs	r0, #97	@ 0x61
 801c5b0:	280d      	cmp	r0, #13
 801c5b2:	d8e6      	bhi.n	801c582 <_scanf_float+0x62>
 801c5b4:	f7e3 fdc4 	bl	8000140 <__gnu_thumb1_case_shi>
 801c5b8:	ffe50089 	.word	0xffe50089
 801c5bc:	ffe5ffe5 	.word	0xffe5ffe5
 801c5c0:	00a700bb 	.word	0x00a700bb
 801c5c4:	ffe5ffe5 	.word	0xffe5ffe5
 801c5c8:	ffe5008f 	.word	0xffe5008f
 801c5cc:	ffe5ffe5 	.word	0xffe5ffe5
 801c5d0:	006bffe5 	.word	0x006bffe5
 801c5d4:	3841      	subs	r0, #65	@ 0x41
 801c5d6:	e7eb      	b.n	801c5b0 <_scanf_float+0x90>
 801c5d8:	280e      	cmp	r0, #14
 801c5da:	d8d2      	bhi.n	801c582 <_scanf_float+0x62>
 801c5dc:	f7e3 fdb0 	bl	8000140 <__gnu_thumb1_case_shi>
 801c5e0:	ffd1004f 	.word	0xffd1004f
 801c5e4:	009d004f 	.word	0x009d004f
 801c5e8:	0021ffd1 	.word	0x0021ffd1
 801c5ec:	00410041 	.word	0x00410041
 801c5f0:	00410041 	.word	0x00410041
 801c5f4:	00410041 	.word	0x00410041
 801c5f8:	00410041 	.word	0x00410041
 801c5fc:	0041      	.short	0x0041
 801c5fe:	2b6e      	cmp	r3, #110	@ 0x6e
 801c600:	d80a      	bhi.n	801c618 <_scanf_float+0xf8>
 801c602:	2b60      	cmp	r3, #96	@ 0x60
 801c604:	d8d2      	bhi.n	801c5ac <_scanf_float+0x8c>
 801c606:	2b54      	cmp	r3, #84	@ 0x54
 801c608:	d100      	bne.n	801c60c <_scanf_float+0xec>
 801c60a:	e081      	b.n	801c710 <_scanf_float+0x1f0>
 801c60c:	2b59      	cmp	r3, #89	@ 0x59
 801c60e:	d1b8      	bne.n	801c582 <_scanf_float+0x62>
 801c610:	2d07      	cmp	r5, #7
 801c612:	d1b6      	bne.n	801c582 <_scanf_float+0x62>
 801c614:	2508      	movs	r5, #8
 801c616:	e02f      	b.n	801c678 <_scanf_float+0x158>
 801c618:	2b74      	cmp	r3, #116	@ 0x74
 801c61a:	d079      	beq.n	801c710 <_scanf_float+0x1f0>
 801c61c:	2b79      	cmp	r3, #121	@ 0x79
 801c61e:	d0f7      	beq.n	801c610 <_scanf_float+0xf0>
 801c620:	e7af      	b.n	801c582 <_scanf_float+0x62>
 801c622:	6821      	ldr	r1, [r4, #0]
 801c624:	05c8      	lsls	r0, r1, #23
 801c626:	d51c      	bpl.n	801c662 <_scanf_float+0x142>
 801c628:	2380      	movs	r3, #128	@ 0x80
 801c62a:	4399      	bics	r1, r3
 801c62c:	9b01      	ldr	r3, [sp, #4]
 801c62e:	6021      	str	r1, [r4, #0]
 801c630:	3301      	adds	r3, #1
 801c632:	9301      	str	r3, [sp, #4]
 801c634:	9b06      	ldr	r3, [sp, #24]
 801c636:	2b00      	cmp	r3, #0
 801c638:	d003      	beq.n	801c642 <_scanf_float+0x122>
 801c63a:	3b01      	subs	r3, #1
 801c63c:	3201      	adds	r2, #1
 801c63e:	9306      	str	r3, [sp, #24]
 801c640:	60a2      	str	r2, [r4, #8]
 801c642:	68a3      	ldr	r3, [r4, #8]
 801c644:	3b01      	subs	r3, #1
 801c646:	60a3      	str	r3, [r4, #8]
 801c648:	6923      	ldr	r3, [r4, #16]
 801c64a:	3301      	adds	r3, #1
 801c64c:	6123      	str	r3, [r4, #16]
 801c64e:	6873      	ldr	r3, [r6, #4]
 801c650:	3b01      	subs	r3, #1
 801c652:	6073      	str	r3, [r6, #4]
 801c654:	2b00      	cmp	r3, #0
 801c656:	dc00      	bgt.n	801c65a <_scanf_float+0x13a>
 801c658:	e08a      	b.n	801c770 <_scanf_float+0x250>
 801c65a:	6833      	ldr	r3, [r6, #0]
 801c65c:	3301      	adds	r3, #1
 801c65e:	6033      	str	r3, [r6, #0]
 801c660:	e781      	b.n	801c566 <_scanf_float+0x46>
 801c662:	9a02      	ldr	r2, [sp, #8]
 801c664:	1951      	adds	r1, r2, r5
 801c666:	2900      	cmp	r1, #0
 801c668:	d000      	beq.n	801c66c <_scanf_float+0x14c>
 801c66a:	e78a      	b.n	801c582 <_scanf_float+0x62>
 801c66c:	000d      	movs	r5, r1
 801c66e:	6822      	ldr	r2, [r4, #0]
 801c670:	486d      	ldr	r0, [pc, #436]	@ (801c828 <_scanf_float+0x308>)
 801c672:	9102      	str	r1, [sp, #8]
 801c674:	4002      	ands	r2, r0
 801c676:	6022      	str	r2, [r4, #0]
 801c678:	703b      	strb	r3, [r7, #0]
 801c67a:	3701      	adds	r7, #1
 801c67c:	e7e1      	b.n	801c642 <_scanf_float+0x122>
 801c67e:	2180      	movs	r1, #128	@ 0x80
 801c680:	6822      	ldr	r2, [r4, #0]
 801c682:	420a      	tst	r2, r1
 801c684:	d100      	bne.n	801c688 <_scanf_float+0x168>
 801c686:	e77c      	b.n	801c582 <_scanf_float+0x62>
 801c688:	438a      	bics	r2, r1
 801c68a:	6022      	str	r2, [r4, #0]
 801c68c:	e7f4      	b.n	801c678 <_scanf_float+0x158>
 801c68e:	9a02      	ldr	r2, [sp, #8]
 801c690:	2a00      	cmp	r2, #0
 801c692:	d10f      	bne.n	801c6b4 <_scanf_float+0x194>
 801c694:	9a01      	ldr	r2, [sp, #4]
 801c696:	2a00      	cmp	r2, #0
 801c698:	d10f      	bne.n	801c6ba <_scanf_float+0x19a>
 801c69a:	6822      	ldr	r2, [r4, #0]
 801c69c:	21e0      	movs	r1, #224	@ 0xe0
 801c69e:	0010      	movs	r0, r2
 801c6a0:	00c9      	lsls	r1, r1, #3
 801c6a2:	4008      	ands	r0, r1
 801c6a4:	4288      	cmp	r0, r1
 801c6a6:	d108      	bne.n	801c6ba <_scanf_float+0x19a>
 801c6a8:	4960      	ldr	r1, [pc, #384]	@ (801c82c <_scanf_float+0x30c>)
 801c6aa:	400a      	ands	r2, r1
 801c6ac:	6022      	str	r2, [r4, #0]
 801c6ae:	2201      	movs	r2, #1
 801c6b0:	9202      	str	r2, [sp, #8]
 801c6b2:	e7e1      	b.n	801c678 <_scanf_float+0x158>
 801c6b4:	9a02      	ldr	r2, [sp, #8]
 801c6b6:	2a02      	cmp	r2, #2
 801c6b8:	d058      	beq.n	801c76c <_scanf_float+0x24c>
 801c6ba:	2d01      	cmp	r5, #1
 801c6bc:	d002      	beq.n	801c6c4 <_scanf_float+0x1a4>
 801c6be:	2d04      	cmp	r5, #4
 801c6c0:	d000      	beq.n	801c6c4 <_scanf_float+0x1a4>
 801c6c2:	e75e      	b.n	801c582 <_scanf_float+0x62>
 801c6c4:	3501      	adds	r5, #1
 801c6c6:	b2ed      	uxtb	r5, r5
 801c6c8:	e7d6      	b.n	801c678 <_scanf_float+0x158>
 801c6ca:	9a02      	ldr	r2, [sp, #8]
 801c6cc:	2a01      	cmp	r2, #1
 801c6ce:	d000      	beq.n	801c6d2 <_scanf_float+0x1b2>
 801c6d0:	e757      	b.n	801c582 <_scanf_float+0x62>
 801c6d2:	2202      	movs	r2, #2
 801c6d4:	e7ec      	b.n	801c6b0 <_scanf_float+0x190>
 801c6d6:	2d00      	cmp	r5, #0
 801c6d8:	d110      	bne.n	801c6fc <_scanf_float+0x1dc>
 801c6da:	9a01      	ldr	r2, [sp, #4]
 801c6dc:	2a00      	cmp	r2, #0
 801c6de:	d000      	beq.n	801c6e2 <_scanf_float+0x1c2>
 801c6e0:	e752      	b.n	801c588 <_scanf_float+0x68>
 801c6e2:	6822      	ldr	r2, [r4, #0]
 801c6e4:	21e0      	movs	r1, #224	@ 0xe0
 801c6e6:	0010      	movs	r0, r2
 801c6e8:	00c9      	lsls	r1, r1, #3
 801c6ea:	4008      	ands	r0, r1
 801c6ec:	4288      	cmp	r0, r1
 801c6ee:	d000      	beq.n	801c6f2 <_scanf_float+0x1d2>
 801c6f0:	e11b      	b.n	801c92a <_scanf_float+0x40a>
 801c6f2:	494e      	ldr	r1, [pc, #312]	@ (801c82c <_scanf_float+0x30c>)
 801c6f4:	3501      	adds	r5, #1
 801c6f6:	400a      	ands	r2, r1
 801c6f8:	6022      	str	r2, [r4, #0]
 801c6fa:	e7bd      	b.n	801c678 <_scanf_float+0x158>
 801c6fc:	21fd      	movs	r1, #253	@ 0xfd
 801c6fe:	1eea      	subs	r2, r5, #3
 801c700:	420a      	tst	r2, r1
 801c702:	d0df      	beq.n	801c6c4 <_scanf_float+0x1a4>
 801c704:	e73d      	b.n	801c582 <_scanf_float+0x62>
 801c706:	2d02      	cmp	r5, #2
 801c708:	d000      	beq.n	801c70c <_scanf_float+0x1ec>
 801c70a:	e73a      	b.n	801c582 <_scanf_float+0x62>
 801c70c:	2503      	movs	r5, #3
 801c70e:	e7b3      	b.n	801c678 <_scanf_float+0x158>
 801c710:	2d06      	cmp	r5, #6
 801c712:	d000      	beq.n	801c716 <_scanf_float+0x1f6>
 801c714:	e735      	b.n	801c582 <_scanf_float+0x62>
 801c716:	2507      	movs	r5, #7
 801c718:	e7ae      	b.n	801c678 <_scanf_float+0x158>
 801c71a:	6822      	ldr	r2, [r4, #0]
 801c71c:	0591      	lsls	r1, r2, #22
 801c71e:	d400      	bmi.n	801c722 <_scanf_float+0x202>
 801c720:	e72f      	b.n	801c582 <_scanf_float+0x62>
 801c722:	4943      	ldr	r1, [pc, #268]	@ (801c830 <_scanf_float+0x310>)
 801c724:	400a      	ands	r2, r1
 801c726:	6022      	str	r2, [r4, #0]
 801c728:	9a01      	ldr	r2, [sp, #4]
 801c72a:	9205      	str	r2, [sp, #20]
 801c72c:	e7a4      	b.n	801c678 <_scanf_float+0x158>
 801c72e:	21a0      	movs	r1, #160	@ 0xa0
 801c730:	2080      	movs	r0, #128	@ 0x80
 801c732:	6822      	ldr	r2, [r4, #0]
 801c734:	00c9      	lsls	r1, r1, #3
 801c736:	4011      	ands	r1, r2
 801c738:	00c0      	lsls	r0, r0, #3
 801c73a:	4281      	cmp	r1, r0
 801c73c:	d006      	beq.n	801c74c <_scanf_float+0x22c>
 801c73e:	4202      	tst	r2, r0
 801c740:	d100      	bne.n	801c744 <_scanf_float+0x224>
 801c742:	e71e      	b.n	801c582 <_scanf_float+0x62>
 801c744:	9901      	ldr	r1, [sp, #4]
 801c746:	2900      	cmp	r1, #0
 801c748:	d100      	bne.n	801c74c <_scanf_float+0x22c>
 801c74a:	e0ee      	b.n	801c92a <_scanf_float+0x40a>
 801c74c:	0591      	lsls	r1, r2, #22
 801c74e:	d404      	bmi.n	801c75a <_scanf_float+0x23a>
 801c750:	9901      	ldr	r1, [sp, #4]
 801c752:	9805      	ldr	r0, [sp, #20]
 801c754:	9709      	str	r7, [sp, #36]	@ 0x24
 801c756:	1a09      	subs	r1, r1, r0
 801c758:	9108      	str	r1, [sp, #32]
 801c75a:	4934      	ldr	r1, [pc, #208]	@ (801c82c <_scanf_float+0x30c>)
 801c75c:	400a      	ands	r2, r1
 801c75e:	21c0      	movs	r1, #192	@ 0xc0
 801c760:	0049      	lsls	r1, r1, #1
 801c762:	430a      	orrs	r2, r1
 801c764:	6022      	str	r2, [r4, #0]
 801c766:	2200      	movs	r2, #0
 801c768:	9201      	str	r2, [sp, #4]
 801c76a:	e785      	b.n	801c678 <_scanf_float+0x158>
 801c76c:	2203      	movs	r2, #3
 801c76e:	e79f      	b.n	801c6b0 <_scanf_float+0x190>
 801c770:	23c0      	movs	r3, #192	@ 0xc0
 801c772:	005b      	lsls	r3, r3, #1
 801c774:	0031      	movs	r1, r6
 801c776:	58e3      	ldr	r3, [r4, r3]
 801c778:	9803      	ldr	r0, [sp, #12]
 801c77a:	4798      	blx	r3
 801c77c:	2800      	cmp	r0, #0
 801c77e:	d100      	bne.n	801c782 <_scanf_float+0x262>
 801c780:	e6f1      	b.n	801c566 <_scanf_float+0x46>
 801c782:	e6fe      	b.n	801c582 <_scanf_float+0x62>
 801c784:	3f01      	subs	r7, #1
 801c786:	5963      	ldr	r3, [r4, r5]
 801c788:	0032      	movs	r2, r6
 801c78a:	7839      	ldrb	r1, [r7, #0]
 801c78c:	9803      	ldr	r0, [sp, #12]
 801c78e:	4798      	blx	r3
 801c790:	6923      	ldr	r3, [r4, #16]
 801c792:	3b01      	subs	r3, #1
 801c794:	6123      	str	r3, [r4, #16]
 801c796:	e702      	b.n	801c59e <_scanf_float+0x7e>
 801c798:	1e6b      	subs	r3, r5, #1
 801c79a:	2b06      	cmp	r3, #6
 801c79c:	d80e      	bhi.n	801c7bc <_scanf_float+0x29c>
 801c79e:	9702      	str	r7, [sp, #8]
 801c7a0:	2d02      	cmp	r5, #2
 801c7a2:	d920      	bls.n	801c7e6 <_scanf_float+0x2c6>
 801c7a4:	1beb      	subs	r3, r5, r7
 801c7a6:	b2db      	uxtb	r3, r3
 801c7a8:	9306      	str	r3, [sp, #24]
 801c7aa:	9b02      	ldr	r3, [sp, #8]
 801c7ac:	9a06      	ldr	r2, [sp, #24]
 801c7ae:	189b      	adds	r3, r3, r2
 801c7b0:	b2db      	uxtb	r3, r3
 801c7b2:	2b03      	cmp	r3, #3
 801c7b4:	d127      	bne.n	801c806 <_scanf_float+0x2e6>
 801c7b6:	3d03      	subs	r5, #3
 801c7b8:	b2ed      	uxtb	r5, r5
 801c7ba:	1b7f      	subs	r7, r7, r5
 801c7bc:	6823      	ldr	r3, [r4, #0]
 801c7be:	05da      	lsls	r2, r3, #23
 801c7c0:	d553      	bpl.n	801c86a <_scanf_float+0x34a>
 801c7c2:	055b      	lsls	r3, r3, #21
 801c7c4:	d536      	bpl.n	801c834 <_scanf_float+0x314>
 801c7c6:	25be      	movs	r5, #190	@ 0xbe
 801c7c8:	006d      	lsls	r5, r5, #1
 801c7ca:	9b04      	ldr	r3, [sp, #16]
 801c7cc:	429f      	cmp	r7, r3
 801c7ce:	d800      	bhi.n	801c7d2 <_scanf_float+0x2b2>
 801c7d0:	e6e9      	b.n	801c5a6 <_scanf_float+0x86>
 801c7d2:	3f01      	subs	r7, #1
 801c7d4:	5963      	ldr	r3, [r4, r5]
 801c7d6:	0032      	movs	r2, r6
 801c7d8:	7839      	ldrb	r1, [r7, #0]
 801c7da:	9803      	ldr	r0, [sp, #12]
 801c7dc:	4798      	blx	r3
 801c7de:	6923      	ldr	r3, [r4, #16]
 801c7e0:	3b01      	subs	r3, #1
 801c7e2:	6123      	str	r3, [r4, #16]
 801c7e4:	e7f1      	b.n	801c7ca <_scanf_float+0x2aa>
 801c7e6:	25be      	movs	r5, #190	@ 0xbe
 801c7e8:	006d      	lsls	r5, r5, #1
 801c7ea:	9b04      	ldr	r3, [sp, #16]
 801c7ec:	429f      	cmp	r7, r3
 801c7ee:	d800      	bhi.n	801c7f2 <_scanf_float+0x2d2>
 801c7f0:	e6d9      	b.n	801c5a6 <_scanf_float+0x86>
 801c7f2:	3f01      	subs	r7, #1
 801c7f4:	5963      	ldr	r3, [r4, r5]
 801c7f6:	0032      	movs	r2, r6
 801c7f8:	7839      	ldrb	r1, [r7, #0]
 801c7fa:	9803      	ldr	r0, [sp, #12]
 801c7fc:	4798      	blx	r3
 801c7fe:	6923      	ldr	r3, [r4, #16]
 801c800:	3b01      	subs	r3, #1
 801c802:	6123      	str	r3, [r4, #16]
 801c804:	e7f1      	b.n	801c7ea <_scanf_float+0x2ca>
 801c806:	9b02      	ldr	r3, [sp, #8]
 801c808:	0032      	movs	r2, r6
 801c80a:	3b01      	subs	r3, #1
 801c80c:	7819      	ldrb	r1, [r3, #0]
 801c80e:	9302      	str	r3, [sp, #8]
 801c810:	23be      	movs	r3, #190	@ 0xbe
 801c812:	005b      	lsls	r3, r3, #1
 801c814:	58e3      	ldr	r3, [r4, r3]
 801c816:	9803      	ldr	r0, [sp, #12]
 801c818:	4798      	blx	r3
 801c81a:	6923      	ldr	r3, [r4, #16]
 801c81c:	3b01      	subs	r3, #1
 801c81e:	6123      	str	r3, [r4, #16]
 801c820:	e7c3      	b.n	801c7aa <_scanf_float+0x28a>
 801c822:	46c0      	nop			@ (mov r8, r8)
 801c824:	fffffeff 	.word	0xfffffeff
 801c828:	fffffe7f 	.word	0xfffffe7f
 801c82c:	fffff87f 	.word	0xfffff87f
 801c830:	fffffd7f 	.word	0xfffffd7f
 801c834:	6923      	ldr	r3, [r4, #16]
 801c836:	1e7d      	subs	r5, r7, #1
 801c838:	7829      	ldrb	r1, [r5, #0]
 801c83a:	3b01      	subs	r3, #1
 801c83c:	6123      	str	r3, [r4, #16]
 801c83e:	2965      	cmp	r1, #101	@ 0x65
 801c840:	d00c      	beq.n	801c85c <_scanf_float+0x33c>
 801c842:	2945      	cmp	r1, #69	@ 0x45
 801c844:	d00a      	beq.n	801c85c <_scanf_float+0x33c>
 801c846:	23be      	movs	r3, #190	@ 0xbe
 801c848:	005b      	lsls	r3, r3, #1
 801c84a:	58e3      	ldr	r3, [r4, r3]
 801c84c:	0032      	movs	r2, r6
 801c84e:	9803      	ldr	r0, [sp, #12]
 801c850:	4798      	blx	r3
 801c852:	6923      	ldr	r3, [r4, #16]
 801c854:	1ebd      	subs	r5, r7, #2
 801c856:	3b01      	subs	r3, #1
 801c858:	7829      	ldrb	r1, [r5, #0]
 801c85a:	6123      	str	r3, [r4, #16]
 801c85c:	23be      	movs	r3, #190	@ 0xbe
 801c85e:	005b      	lsls	r3, r3, #1
 801c860:	0032      	movs	r2, r6
 801c862:	58e3      	ldr	r3, [r4, r3]
 801c864:	9803      	ldr	r0, [sp, #12]
 801c866:	4798      	blx	r3
 801c868:	002f      	movs	r7, r5
 801c86a:	6821      	ldr	r1, [r4, #0]
 801c86c:	2310      	movs	r3, #16
 801c86e:	000a      	movs	r2, r1
 801c870:	401a      	ands	r2, r3
 801c872:	4219      	tst	r1, r3
 801c874:	d001      	beq.n	801c87a <_scanf_float+0x35a>
 801c876:	2000      	movs	r0, #0
 801c878:	e696      	b.n	801c5a8 <_scanf_float+0x88>
 801c87a:	21c0      	movs	r1, #192	@ 0xc0
 801c87c:	703a      	strb	r2, [r7, #0]
 801c87e:	6823      	ldr	r3, [r4, #0]
 801c880:	00c9      	lsls	r1, r1, #3
 801c882:	400b      	ands	r3, r1
 801c884:	2180      	movs	r1, #128	@ 0x80
 801c886:	00c9      	lsls	r1, r1, #3
 801c888:	428b      	cmp	r3, r1
 801c88a:	d126      	bne.n	801c8da <_scanf_float+0x3ba>
 801c88c:	9b05      	ldr	r3, [sp, #20]
 801c88e:	9a01      	ldr	r2, [sp, #4]
 801c890:	4293      	cmp	r3, r2
 801c892:	d00c      	beq.n	801c8ae <_scanf_float+0x38e>
 801c894:	1a9a      	subs	r2, r3, r2
 801c896:	0023      	movs	r3, r4
 801c898:	3370      	adds	r3, #112	@ 0x70
 801c89a:	33ff      	adds	r3, #255	@ 0xff
 801c89c:	429f      	cmp	r7, r3
 801c89e:	d302      	bcc.n	801c8a6 <_scanf_float+0x386>
 801c8a0:	0027      	movs	r7, r4
 801c8a2:	376f      	adds	r7, #111	@ 0x6f
 801c8a4:	37ff      	adds	r7, #255	@ 0xff
 801c8a6:	0038      	movs	r0, r7
 801c8a8:	4921      	ldr	r1, [pc, #132]	@ (801c930 <_scanf_float+0x410>)
 801c8aa:	f000 f94f 	bl	801cb4c <siprintf>
 801c8ae:	2200      	movs	r2, #0
 801c8b0:	9904      	ldr	r1, [sp, #16]
 801c8b2:	9803      	ldr	r0, [sp, #12]
 801c8b4:	f7ff f840 	bl	801b938 <_strtod_r>
 801c8b8:	9b07      	ldr	r3, [sp, #28]
 801c8ba:	6822      	ldr	r2, [r4, #0]
 801c8bc:	0006      	movs	r6, r0
 801c8be:	000f      	movs	r7, r1
 801c8c0:	681b      	ldr	r3, [r3, #0]
 801c8c2:	0791      	lsls	r1, r2, #30
 801c8c4:	d516      	bpl.n	801c8f4 <_scanf_float+0x3d4>
 801c8c6:	9907      	ldr	r1, [sp, #28]
 801c8c8:	1d1a      	adds	r2, r3, #4
 801c8ca:	600a      	str	r2, [r1, #0]
 801c8cc:	681b      	ldr	r3, [r3, #0]
 801c8ce:	601e      	str	r6, [r3, #0]
 801c8d0:	605f      	str	r7, [r3, #4]
 801c8d2:	68e3      	ldr	r3, [r4, #12]
 801c8d4:	3301      	adds	r3, #1
 801c8d6:	60e3      	str	r3, [r4, #12]
 801c8d8:	e7cd      	b.n	801c876 <_scanf_float+0x356>
 801c8da:	9b08      	ldr	r3, [sp, #32]
 801c8dc:	2b00      	cmp	r3, #0
 801c8de:	d0e6      	beq.n	801c8ae <_scanf_float+0x38e>
 801c8e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c8e2:	9803      	ldr	r0, [sp, #12]
 801c8e4:	1c59      	adds	r1, r3, #1
 801c8e6:	230a      	movs	r3, #10
 801c8e8:	f7ff f918 	bl	801bb1c <_strtol_r>
 801c8ec:	9b08      	ldr	r3, [sp, #32]
 801c8ee:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 801c8f0:	1ac2      	subs	r2, r0, r3
 801c8f2:	e7d0      	b.n	801c896 <_scanf_float+0x376>
 801c8f4:	1d19      	adds	r1, r3, #4
 801c8f6:	0752      	lsls	r2, r2, #29
 801c8f8:	d502      	bpl.n	801c900 <_scanf_float+0x3e0>
 801c8fa:	9a07      	ldr	r2, [sp, #28]
 801c8fc:	6011      	str	r1, [r2, #0]
 801c8fe:	e7e5      	b.n	801c8cc <_scanf_float+0x3ac>
 801c900:	9a07      	ldr	r2, [sp, #28]
 801c902:	0030      	movs	r0, r6
 801c904:	6011      	str	r1, [r2, #0]
 801c906:	681d      	ldr	r5, [r3, #0]
 801c908:	0032      	movs	r2, r6
 801c90a:	003b      	movs	r3, r7
 801c90c:	0039      	movs	r1, r7
 801c90e:	f7e6 ff7d 	bl	800380c <__aeabi_dcmpun>
 801c912:	2800      	cmp	r0, #0
 801c914:	d004      	beq.n	801c920 <_scanf_float+0x400>
 801c916:	4807      	ldr	r0, [pc, #28]	@ (801c934 <_scanf_float+0x414>)
 801c918:	f000 fb00 	bl	801cf1c <nanf>
 801c91c:	6028      	str	r0, [r5, #0]
 801c91e:	e7d8      	b.n	801c8d2 <_scanf_float+0x3b2>
 801c920:	0030      	movs	r0, r6
 801c922:	0039      	movs	r1, r7
 801c924:	f7e7 f86a 	bl	80039fc <__aeabi_d2f>
 801c928:	e7f8      	b.n	801c91c <_scanf_float+0x3fc>
 801c92a:	2300      	movs	r3, #0
 801c92c:	9301      	str	r3, [sp, #4]
 801c92e:	e62f      	b.n	801c590 <_scanf_float+0x70>
 801c930:	08021790 	.word	0x08021790
 801c934:	08021849 	.word	0x08021849

0801c938 <std>:
 801c938:	2300      	movs	r3, #0
 801c93a:	b510      	push	{r4, lr}
 801c93c:	0004      	movs	r4, r0
 801c93e:	6003      	str	r3, [r0, #0]
 801c940:	6043      	str	r3, [r0, #4]
 801c942:	6083      	str	r3, [r0, #8]
 801c944:	8181      	strh	r1, [r0, #12]
 801c946:	6643      	str	r3, [r0, #100]	@ 0x64
 801c948:	81c2      	strh	r2, [r0, #14]
 801c94a:	6103      	str	r3, [r0, #16]
 801c94c:	6143      	str	r3, [r0, #20]
 801c94e:	6183      	str	r3, [r0, #24]
 801c950:	0019      	movs	r1, r3
 801c952:	2208      	movs	r2, #8
 801c954:	305c      	adds	r0, #92	@ 0x5c
 801c956:	f000 f9cd 	bl	801ccf4 <memset>
 801c95a:	4b0b      	ldr	r3, [pc, #44]	@ (801c988 <std+0x50>)
 801c95c:	6224      	str	r4, [r4, #32]
 801c95e:	6263      	str	r3, [r4, #36]	@ 0x24
 801c960:	4b0a      	ldr	r3, [pc, #40]	@ (801c98c <std+0x54>)
 801c962:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c964:	4b0a      	ldr	r3, [pc, #40]	@ (801c990 <std+0x58>)
 801c966:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c968:	4b0a      	ldr	r3, [pc, #40]	@ (801c994 <std+0x5c>)
 801c96a:	6323      	str	r3, [r4, #48]	@ 0x30
 801c96c:	4b0a      	ldr	r3, [pc, #40]	@ (801c998 <std+0x60>)
 801c96e:	429c      	cmp	r4, r3
 801c970:	d005      	beq.n	801c97e <std+0x46>
 801c972:	4b0a      	ldr	r3, [pc, #40]	@ (801c99c <std+0x64>)
 801c974:	429c      	cmp	r4, r3
 801c976:	d002      	beq.n	801c97e <std+0x46>
 801c978:	4b09      	ldr	r3, [pc, #36]	@ (801c9a0 <std+0x68>)
 801c97a:	429c      	cmp	r4, r3
 801c97c:	d103      	bne.n	801c986 <std+0x4e>
 801c97e:	0020      	movs	r0, r4
 801c980:	3058      	adds	r0, #88	@ 0x58
 801c982:	f000 faad 	bl	801cee0 <__retarget_lock_init_recursive>
 801c986:	bd10      	pop	{r4, pc}
 801c988:	0801cbe5 	.word	0x0801cbe5
 801c98c:	0801cc11 	.word	0x0801cc11
 801c990:	0801cc49 	.word	0x0801cc49
 801c994:	0801cc75 	.word	0x0801cc75
 801c998:	20004dd4 	.word	0x20004dd4
 801c99c:	20004e3c 	.word	0x20004e3c
 801c9a0:	20004ea4 	.word	0x20004ea4

0801c9a4 <stdio_exit_handler>:
 801c9a4:	b510      	push	{r4, lr}
 801c9a6:	4a03      	ldr	r2, [pc, #12]	@ (801c9b4 <stdio_exit_handler+0x10>)
 801c9a8:	4903      	ldr	r1, [pc, #12]	@ (801c9b8 <stdio_exit_handler+0x14>)
 801c9aa:	4804      	ldr	r0, [pc, #16]	@ (801c9bc <stdio_exit_handler+0x18>)
 801c9ac:	f000 f86c 	bl	801ca88 <_fwalk_sglue>
 801c9b0:	bd10      	pop	{r4, pc}
 801c9b2:	46c0      	nop			@ (mov r8, r8)
 801c9b4:	20000074 	.word	0x20000074
 801c9b8:	0801fb61 	.word	0x0801fb61
 801c9bc:	200001f0 	.word	0x200001f0

0801c9c0 <cleanup_stdio>:
 801c9c0:	6841      	ldr	r1, [r0, #4]
 801c9c2:	4b0b      	ldr	r3, [pc, #44]	@ (801c9f0 <cleanup_stdio+0x30>)
 801c9c4:	b510      	push	{r4, lr}
 801c9c6:	0004      	movs	r4, r0
 801c9c8:	4299      	cmp	r1, r3
 801c9ca:	d001      	beq.n	801c9d0 <cleanup_stdio+0x10>
 801c9cc:	f003 f8c8 	bl	801fb60 <_fflush_r>
 801c9d0:	68a1      	ldr	r1, [r4, #8]
 801c9d2:	4b08      	ldr	r3, [pc, #32]	@ (801c9f4 <cleanup_stdio+0x34>)
 801c9d4:	4299      	cmp	r1, r3
 801c9d6:	d002      	beq.n	801c9de <cleanup_stdio+0x1e>
 801c9d8:	0020      	movs	r0, r4
 801c9da:	f003 f8c1 	bl	801fb60 <_fflush_r>
 801c9de:	68e1      	ldr	r1, [r4, #12]
 801c9e0:	4b05      	ldr	r3, [pc, #20]	@ (801c9f8 <cleanup_stdio+0x38>)
 801c9e2:	4299      	cmp	r1, r3
 801c9e4:	d002      	beq.n	801c9ec <cleanup_stdio+0x2c>
 801c9e6:	0020      	movs	r0, r4
 801c9e8:	f003 f8ba 	bl	801fb60 <_fflush_r>
 801c9ec:	bd10      	pop	{r4, pc}
 801c9ee:	46c0      	nop			@ (mov r8, r8)
 801c9f0:	20004dd4 	.word	0x20004dd4
 801c9f4:	20004e3c 	.word	0x20004e3c
 801c9f8:	20004ea4 	.word	0x20004ea4

0801c9fc <global_stdio_init.part.0>:
 801c9fc:	b510      	push	{r4, lr}
 801c9fe:	4b09      	ldr	r3, [pc, #36]	@ (801ca24 <global_stdio_init.part.0+0x28>)
 801ca00:	4a09      	ldr	r2, [pc, #36]	@ (801ca28 <global_stdio_init.part.0+0x2c>)
 801ca02:	2104      	movs	r1, #4
 801ca04:	601a      	str	r2, [r3, #0]
 801ca06:	4809      	ldr	r0, [pc, #36]	@ (801ca2c <global_stdio_init.part.0+0x30>)
 801ca08:	2200      	movs	r2, #0
 801ca0a:	f7ff ff95 	bl	801c938 <std>
 801ca0e:	2201      	movs	r2, #1
 801ca10:	2109      	movs	r1, #9
 801ca12:	4807      	ldr	r0, [pc, #28]	@ (801ca30 <global_stdio_init.part.0+0x34>)
 801ca14:	f7ff ff90 	bl	801c938 <std>
 801ca18:	2202      	movs	r2, #2
 801ca1a:	2112      	movs	r1, #18
 801ca1c:	4805      	ldr	r0, [pc, #20]	@ (801ca34 <global_stdio_init.part.0+0x38>)
 801ca1e:	f7ff ff8b 	bl	801c938 <std>
 801ca22:	bd10      	pop	{r4, pc}
 801ca24:	20004f0c 	.word	0x20004f0c
 801ca28:	0801c9a5 	.word	0x0801c9a5
 801ca2c:	20004dd4 	.word	0x20004dd4
 801ca30:	20004e3c 	.word	0x20004e3c
 801ca34:	20004ea4 	.word	0x20004ea4

0801ca38 <__sfp_lock_acquire>:
 801ca38:	b510      	push	{r4, lr}
 801ca3a:	4802      	ldr	r0, [pc, #8]	@ (801ca44 <__sfp_lock_acquire+0xc>)
 801ca3c:	f000 fa51 	bl	801cee2 <__retarget_lock_acquire_recursive>
 801ca40:	bd10      	pop	{r4, pc}
 801ca42:	46c0      	nop			@ (mov r8, r8)
 801ca44:	20004f15 	.word	0x20004f15

0801ca48 <__sfp_lock_release>:
 801ca48:	b510      	push	{r4, lr}
 801ca4a:	4802      	ldr	r0, [pc, #8]	@ (801ca54 <__sfp_lock_release+0xc>)
 801ca4c:	f000 fa4a 	bl	801cee4 <__retarget_lock_release_recursive>
 801ca50:	bd10      	pop	{r4, pc}
 801ca52:	46c0      	nop			@ (mov r8, r8)
 801ca54:	20004f15 	.word	0x20004f15

0801ca58 <__sinit>:
 801ca58:	b510      	push	{r4, lr}
 801ca5a:	0004      	movs	r4, r0
 801ca5c:	f7ff ffec 	bl	801ca38 <__sfp_lock_acquire>
 801ca60:	6a23      	ldr	r3, [r4, #32]
 801ca62:	2b00      	cmp	r3, #0
 801ca64:	d002      	beq.n	801ca6c <__sinit+0x14>
 801ca66:	f7ff ffef 	bl	801ca48 <__sfp_lock_release>
 801ca6a:	bd10      	pop	{r4, pc}
 801ca6c:	4b04      	ldr	r3, [pc, #16]	@ (801ca80 <__sinit+0x28>)
 801ca6e:	6223      	str	r3, [r4, #32]
 801ca70:	4b04      	ldr	r3, [pc, #16]	@ (801ca84 <__sinit+0x2c>)
 801ca72:	681b      	ldr	r3, [r3, #0]
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	d1f6      	bne.n	801ca66 <__sinit+0xe>
 801ca78:	f7ff ffc0 	bl	801c9fc <global_stdio_init.part.0>
 801ca7c:	e7f3      	b.n	801ca66 <__sinit+0xe>
 801ca7e:	46c0      	nop			@ (mov r8, r8)
 801ca80:	0801c9c1 	.word	0x0801c9c1
 801ca84:	20004f0c 	.word	0x20004f0c

0801ca88 <_fwalk_sglue>:
 801ca88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ca8a:	0014      	movs	r4, r2
 801ca8c:	2600      	movs	r6, #0
 801ca8e:	9000      	str	r0, [sp, #0]
 801ca90:	9101      	str	r1, [sp, #4]
 801ca92:	68a5      	ldr	r5, [r4, #8]
 801ca94:	6867      	ldr	r7, [r4, #4]
 801ca96:	3f01      	subs	r7, #1
 801ca98:	d504      	bpl.n	801caa4 <_fwalk_sglue+0x1c>
 801ca9a:	6824      	ldr	r4, [r4, #0]
 801ca9c:	2c00      	cmp	r4, #0
 801ca9e:	d1f8      	bne.n	801ca92 <_fwalk_sglue+0xa>
 801caa0:	0030      	movs	r0, r6
 801caa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801caa4:	89ab      	ldrh	r3, [r5, #12]
 801caa6:	2b01      	cmp	r3, #1
 801caa8:	d908      	bls.n	801cabc <_fwalk_sglue+0x34>
 801caaa:	220e      	movs	r2, #14
 801caac:	5eab      	ldrsh	r3, [r5, r2]
 801caae:	3301      	adds	r3, #1
 801cab0:	d004      	beq.n	801cabc <_fwalk_sglue+0x34>
 801cab2:	0029      	movs	r1, r5
 801cab4:	9800      	ldr	r0, [sp, #0]
 801cab6:	9b01      	ldr	r3, [sp, #4]
 801cab8:	4798      	blx	r3
 801caba:	4306      	orrs	r6, r0
 801cabc:	3568      	adds	r5, #104	@ 0x68
 801cabe:	e7ea      	b.n	801ca96 <_fwalk_sglue+0xe>

0801cac0 <iprintf>:
 801cac0:	b40f      	push	{r0, r1, r2, r3}
 801cac2:	b507      	push	{r0, r1, r2, lr}
 801cac4:	4905      	ldr	r1, [pc, #20]	@ (801cadc <iprintf+0x1c>)
 801cac6:	ab04      	add	r3, sp, #16
 801cac8:	6808      	ldr	r0, [r1, #0]
 801caca:	cb04      	ldmia	r3!, {r2}
 801cacc:	6881      	ldr	r1, [r0, #8]
 801cace:	9301      	str	r3, [sp, #4]
 801cad0:	f002 fd44 	bl	801f55c <_vfiprintf_r>
 801cad4:	b003      	add	sp, #12
 801cad6:	bc08      	pop	{r3}
 801cad8:	b004      	add	sp, #16
 801cada:	4718      	bx	r3
 801cadc:	200001ec 	.word	0x200001ec

0801cae0 <sniprintf>:
 801cae0:	b40c      	push	{r2, r3}
 801cae2:	b530      	push	{r4, r5, lr}
 801cae4:	4b18      	ldr	r3, [pc, #96]	@ (801cb48 <sniprintf+0x68>)
 801cae6:	000c      	movs	r4, r1
 801cae8:	681d      	ldr	r5, [r3, #0]
 801caea:	b09d      	sub	sp, #116	@ 0x74
 801caec:	2900      	cmp	r1, #0
 801caee:	da08      	bge.n	801cb02 <sniprintf+0x22>
 801caf0:	238b      	movs	r3, #139	@ 0x8b
 801caf2:	2001      	movs	r0, #1
 801caf4:	602b      	str	r3, [r5, #0]
 801caf6:	4240      	negs	r0, r0
 801caf8:	b01d      	add	sp, #116	@ 0x74
 801cafa:	bc30      	pop	{r4, r5}
 801cafc:	bc08      	pop	{r3}
 801cafe:	b002      	add	sp, #8
 801cb00:	4718      	bx	r3
 801cb02:	2382      	movs	r3, #130	@ 0x82
 801cb04:	466a      	mov	r2, sp
 801cb06:	009b      	lsls	r3, r3, #2
 801cb08:	8293      	strh	r3, [r2, #20]
 801cb0a:	2300      	movs	r3, #0
 801cb0c:	9002      	str	r0, [sp, #8]
 801cb0e:	931b      	str	r3, [sp, #108]	@ 0x6c
 801cb10:	9006      	str	r0, [sp, #24]
 801cb12:	4299      	cmp	r1, r3
 801cb14:	d000      	beq.n	801cb18 <sniprintf+0x38>
 801cb16:	1e4b      	subs	r3, r1, #1
 801cb18:	9304      	str	r3, [sp, #16]
 801cb1a:	9307      	str	r3, [sp, #28]
 801cb1c:	2301      	movs	r3, #1
 801cb1e:	466a      	mov	r2, sp
 801cb20:	425b      	negs	r3, r3
 801cb22:	82d3      	strh	r3, [r2, #22]
 801cb24:	0028      	movs	r0, r5
 801cb26:	ab21      	add	r3, sp, #132	@ 0x84
 801cb28:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801cb2a:	a902      	add	r1, sp, #8
 801cb2c:	9301      	str	r3, [sp, #4]
 801cb2e:	f002 fa2f 	bl	801ef90 <_svfiprintf_r>
 801cb32:	1c43      	adds	r3, r0, #1
 801cb34:	da01      	bge.n	801cb3a <sniprintf+0x5a>
 801cb36:	238b      	movs	r3, #139	@ 0x8b
 801cb38:	602b      	str	r3, [r5, #0]
 801cb3a:	2c00      	cmp	r4, #0
 801cb3c:	d0dc      	beq.n	801caf8 <sniprintf+0x18>
 801cb3e:	2200      	movs	r2, #0
 801cb40:	9b02      	ldr	r3, [sp, #8]
 801cb42:	701a      	strb	r2, [r3, #0]
 801cb44:	e7d8      	b.n	801caf8 <sniprintf+0x18>
 801cb46:	46c0      	nop			@ (mov r8, r8)
 801cb48:	200001ec 	.word	0x200001ec

0801cb4c <siprintf>:
 801cb4c:	b40e      	push	{r1, r2, r3}
 801cb4e:	b510      	push	{r4, lr}
 801cb50:	2400      	movs	r4, #0
 801cb52:	490c      	ldr	r1, [pc, #48]	@ (801cb84 <siprintf+0x38>)
 801cb54:	b09d      	sub	sp, #116	@ 0x74
 801cb56:	ab1f      	add	r3, sp, #124	@ 0x7c
 801cb58:	9002      	str	r0, [sp, #8]
 801cb5a:	9006      	str	r0, [sp, #24]
 801cb5c:	9107      	str	r1, [sp, #28]
 801cb5e:	9104      	str	r1, [sp, #16]
 801cb60:	4809      	ldr	r0, [pc, #36]	@ (801cb88 <siprintf+0x3c>)
 801cb62:	490a      	ldr	r1, [pc, #40]	@ (801cb8c <siprintf+0x40>)
 801cb64:	cb04      	ldmia	r3!, {r2}
 801cb66:	9105      	str	r1, [sp, #20]
 801cb68:	6800      	ldr	r0, [r0, #0]
 801cb6a:	a902      	add	r1, sp, #8
 801cb6c:	9301      	str	r3, [sp, #4]
 801cb6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801cb70:	f002 fa0e 	bl	801ef90 <_svfiprintf_r>
 801cb74:	9b02      	ldr	r3, [sp, #8]
 801cb76:	701c      	strb	r4, [r3, #0]
 801cb78:	b01d      	add	sp, #116	@ 0x74
 801cb7a:	bc10      	pop	{r4}
 801cb7c:	bc08      	pop	{r3}
 801cb7e:	b003      	add	sp, #12
 801cb80:	4718      	bx	r3
 801cb82:	46c0      	nop			@ (mov r8, r8)
 801cb84:	7fffffff 	.word	0x7fffffff
 801cb88:	200001ec 	.word	0x200001ec
 801cb8c:	ffff0208 	.word	0xffff0208

0801cb90 <siscanf>:
 801cb90:	b40e      	push	{r1, r2, r3}
 801cb92:	b570      	push	{r4, r5, r6, lr}
 801cb94:	2381      	movs	r3, #129	@ 0x81
 801cb96:	b09d      	sub	sp, #116	@ 0x74
 801cb98:	466a      	mov	r2, sp
 801cb9a:	2500      	movs	r5, #0
 801cb9c:	ac21      	add	r4, sp, #132	@ 0x84
 801cb9e:	009b      	lsls	r3, r3, #2
 801cba0:	cc40      	ldmia	r4!, {r6}
 801cba2:	8293      	strh	r3, [r2, #20]
 801cba4:	951b      	str	r5, [sp, #108]	@ 0x6c
 801cba6:	9002      	str	r0, [sp, #8]
 801cba8:	9006      	str	r0, [sp, #24]
 801cbaa:	f7e3 fab7 	bl	800011c <strlen>
 801cbae:	4b0b      	ldr	r3, [pc, #44]	@ (801cbdc <siscanf+0x4c>)
 801cbb0:	466a      	mov	r2, sp
 801cbb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801cbb4:	2301      	movs	r3, #1
 801cbb6:	9003      	str	r0, [sp, #12]
 801cbb8:	9007      	str	r0, [sp, #28]
 801cbba:	4809      	ldr	r0, [pc, #36]	@ (801cbe0 <siscanf+0x50>)
 801cbbc:	425b      	negs	r3, r3
 801cbbe:	82d3      	strh	r3, [r2, #22]
 801cbc0:	a902      	add	r1, sp, #8
 801cbc2:	0023      	movs	r3, r4
 801cbc4:	0032      	movs	r2, r6
 801cbc6:	6800      	ldr	r0, [r0, #0]
 801cbc8:	950f      	str	r5, [sp, #60]	@ 0x3c
 801cbca:	9514      	str	r5, [sp, #80]	@ 0x50
 801cbcc:	9401      	str	r4, [sp, #4]
 801cbce:	f002 fb39 	bl	801f244 <__ssvfiscanf_r>
 801cbd2:	b01d      	add	sp, #116	@ 0x74
 801cbd4:	bc70      	pop	{r4, r5, r6}
 801cbd6:	bc08      	pop	{r3}
 801cbd8:	b003      	add	sp, #12
 801cbda:	4718      	bx	r3
 801cbdc:	0801cc0d 	.word	0x0801cc0d
 801cbe0:	200001ec 	.word	0x200001ec

0801cbe4 <__sread>:
 801cbe4:	b570      	push	{r4, r5, r6, lr}
 801cbe6:	000c      	movs	r4, r1
 801cbe8:	250e      	movs	r5, #14
 801cbea:	5f49      	ldrsh	r1, [r1, r5]
 801cbec:	f000 f926 	bl	801ce3c <_read_r>
 801cbf0:	2800      	cmp	r0, #0
 801cbf2:	db03      	blt.n	801cbfc <__sread+0x18>
 801cbf4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 801cbf6:	181b      	adds	r3, r3, r0
 801cbf8:	6563      	str	r3, [r4, #84]	@ 0x54
 801cbfa:	bd70      	pop	{r4, r5, r6, pc}
 801cbfc:	89a3      	ldrh	r3, [r4, #12]
 801cbfe:	4a02      	ldr	r2, [pc, #8]	@ (801cc08 <__sread+0x24>)
 801cc00:	4013      	ands	r3, r2
 801cc02:	81a3      	strh	r3, [r4, #12]
 801cc04:	e7f9      	b.n	801cbfa <__sread+0x16>
 801cc06:	46c0      	nop			@ (mov r8, r8)
 801cc08:	ffffefff 	.word	0xffffefff

0801cc0c <__seofread>:
 801cc0c:	2000      	movs	r0, #0
 801cc0e:	4770      	bx	lr

0801cc10 <__swrite>:
 801cc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cc12:	001f      	movs	r7, r3
 801cc14:	898b      	ldrh	r3, [r1, #12]
 801cc16:	0005      	movs	r5, r0
 801cc18:	000c      	movs	r4, r1
 801cc1a:	0016      	movs	r6, r2
 801cc1c:	05db      	lsls	r3, r3, #23
 801cc1e:	d505      	bpl.n	801cc2c <__swrite+0x1c>
 801cc20:	230e      	movs	r3, #14
 801cc22:	5ec9      	ldrsh	r1, [r1, r3]
 801cc24:	2200      	movs	r2, #0
 801cc26:	2302      	movs	r3, #2
 801cc28:	f000 f8f4 	bl	801ce14 <_lseek_r>
 801cc2c:	89a3      	ldrh	r3, [r4, #12]
 801cc2e:	4a05      	ldr	r2, [pc, #20]	@ (801cc44 <__swrite+0x34>)
 801cc30:	0028      	movs	r0, r5
 801cc32:	4013      	ands	r3, r2
 801cc34:	81a3      	strh	r3, [r4, #12]
 801cc36:	0032      	movs	r2, r6
 801cc38:	230e      	movs	r3, #14
 801cc3a:	5ee1      	ldrsh	r1, [r4, r3]
 801cc3c:	003b      	movs	r3, r7
 801cc3e:	f000 f911 	bl	801ce64 <_write_r>
 801cc42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc44:	ffffefff 	.word	0xffffefff

0801cc48 <__sseek>:
 801cc48:	b570      	push	{r4, r5, r6, lr}
 801cc4a:	000c      	movs	r4, r1
 801cc4c:	250e      	movs	r5, #14
 801cc4e:	5f49      	ldrsh	r1, [r1, r5]
 801cc50:	f000 f8e0 	bl	801ce14 <_lseek_r>
 801cc54:	89a3      	ldrh	r3, [r4, #12]
 801cc56:	1c42      	adds	r2, r0, #1
 801cc58:	d103      	bne.n	801cc62 <__sseek+0x1a>
 801cc5a:	4a05      	ldr	r2, [pc, #20]	@ (801cc70 <__sseek+0x28>)
 801cc5c:	4013      	ands	r3, r2
 801cc5e:	81a3      	strh	r3, [r4, #12]
 801cc60:	bd70      	pop	{r4, r5, r6, pc}
 801cc62:	2280      	movs	r2, #128	@ 0x80
 801cc64:	0152      	lsls	r2, r2, #5
 801cc66:	4313      	orrs	r3, r2
 801cc68:	81a3      	strh	r3, [r4, #12]
 801cc6a:	6560      	str	r0, [r4, #84]	@ 0x54
 801cc6c:	e7f8      	b.n	801cc60 <__sseek+0x18>
 801cc6e:	46c0      	nop			@ (mov r8, r8)
 801cc70:	ffffefff 	.word	0xffffefff

0801cc74 <__sclose>:
 801cc74:	b510      	push	{r4, lr}
 801cc76:	230e      	movs	r3, #14
 801cc78:	5ec9      	ldrsh	r1, [r1, r3]
 801cc7a:	f000 f8b9 	bl	801cdf0 <_close_r>
 801cc7e:	bd10      	pop	{r4, pc}

0801cc80 <_vsniprintf_r>:
 801cc80:	b530      	push	{r4, r5, lr}
 801cc82:	0005      	movs	r5, r0
 801cc84:	0014      	movs	r4, r2
 801cc86:	0008      	movs	r0, r1
 801cc88:	001a      	movs	r2, r3
 801cc8a:	b09b      	sub	sp, #108	@ 0x6c
 801cc8c:	2c00      	cmp	r4, #0
 801cc8e:	da05      	bge.n	801cc9c <_vsniprintf_r+0x1c>
 801cc90:	238b      	movs	r3, #139	@ 0x8b
 801cc92:	2001      	movs	r0, #1
 801cc94:	602b      	str	r3, [r5, #0]
 801cc96:	4240      	negs	r0, r0
 801cc98:	b01b      	add	sp, #108	@ 0x6c
 801cc9a:	bd30      	pop	{r4, r5, pc}
 801cc9c:	2382      	movs	r3, #130	@ 0x82
 801cc9e:	4669      	mov	r1, sp
 801cca0:	009b      	lsls	r3, r3, #2
 801cca2:	818b      	strh	r3, [r1, #12]
 801cca4:	2100      	movs	r1, #0
 801cca6:	9000      	str	r0, [sp, #0]
 801cca8:	9119      	str	r1, [sp, #100]	@ 0x64
 801ccaa:	9004      	str	r0, [sp, #16]
 801ccac:	428c      	cmp	r4, r1
 801ccae:	d000      	beq.n	801ccb2 <_vsniprintf_r+0x32>
 801ccb0:	1e61      	subs	r1, r4, #1
 801ccb2:	2301      	movs	r3, #1
 801ccb4:	9102      	str	r1, [sp, #8]
 801ccb6:	9105      	str	r1, [sp, #20]
 801ccb8:	4669      	mov	r1, sp
 801ccba:	425b      	negs	r3, r3
 801ccbc:	81cb      	strh	r3, [r1, #14]
 801ccbe:	0028      	movs	r0, r5
 801ccc0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ccc2:	f002 f965 	bl	801ef90 <_svfiprintf_r>
 801ccc6:	1c43      	adds	r3, r0, #1
 801ccc8:	da01      	bge.n	801ccce <_vsniprintf_r+0x4e>
 801ccca:	238b      	movs	r3, #139	@ 0x8b
 801cccc:	602b      	str	r3, [r5, #0]
 801ccce:	2c00      	cmp	r4, #0
 801ccd0:	d0e2      	beq.n	801cc98 <_vsniprintf_r+0x18>
 801ccd2:	2200      	movs	r2, #0
 801ccd4:	9b00      	ldr	r3, [sp, #0]
 801ccd6:	701a      	strb	r2, [r3, #0]
 801ccd8:	e7de      	b.n	801cc98 <_vsniprintf_r+0x18>
	...

0801ccdc <vsniprintf>:
 801ccdc:	b513      	push	{r0, r1, r4, lr}
 801ccde:	4c04      	ldr	r4, [pc, #16]	@ (801ccf0 <vsniprintf+0x14>)
 801cce0:	9300      	str	r3, [sp, #0]
 801cce2:	0013      	movs	r3, r2
 801cce4:	000a      	movs	r2, r1
 801cce6:	0001      	movs	r1, r0
 801cce8:	6820      	ldr	r0, [r4, #0]
 801ccea:	f7ff ffc9 	bl	801cc80 <_vsniprintf_r>
 801ccee:	bd16      	pop	{r1, r2, r4, pc}
 801ccf0:	200001ec 	.word	0x200001ec

0801ccf4 <memset>:
 801ccf4:	0003      	movs	r3, r0
 801ccf6:	1882      	adds	r2, r0, r2
 801ccf8:	4293      	cmp	r3, r2
 801ccfa:	d100      	bne.n	801ccfe <memset+0xa>
 801ccfc:	4770      	bx	lr
 801ccfe:	7019      	strb	r1, [r3, #0]
 801cd00:	3301      	adds	r3, #1
 801cd02:	e7f9      	b.n	801ccf8 <memset+0x4>

0801cd04 <strncmp>:
 801cd04:	b530      	push	{r4, r5, lr}
 801cd06:	0005      	movs	r5, r0
 801cd08:	1e10      	subs	r0, r2, #0
 801cd0a:	d00b      	beq.n	801cd24 <strncmp+0x20>
 801cd0c:	2400      	movs	r4, #0
 801cd0e:	3a01      	subs	r2, #1
 801cd10:	5d2b      	ldrb	r3, [r5, r4]
 801cd12:	5d08      	ldrb	r0, [r1, r4]
 801cd14:	4283      	cmp	r3, r0
 801cd16:	d104      	bne.n	801cd22 <strncmp+0x1e>
 801cd18:	4294      	cmp	r4, r2
 801cd1a:	d002      	beq.n	801cd22 <strncmp+0x1e>
 801cd1c:	3401      	adds	r4, #1
 801cd1e:	2b00      	cmp	r3, #0
 801cd20:	d1f6      	bne.n	801cd10 <strncmp+0xc>
 801cd22:	1a18      	subs	r0, r3, r0
 801cd24:	bd30      	pop	{r4, r5, pc}
	...

0801cd28 <strtok>:
 801cd28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd2a:	4b16      	ldr	r3, [pc, #88]	@ (801cd84 <strtok+0x5c>)
 801cd2c:	0005      	movs	r5, r0
 801cd2e:	681f      	ldr	r7, [r3, #0]
 801cd30:	000e      	movs	r6, r1
 801cd32:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801cd34:	2c00      	cmp	r4, #0
 801cd36:	d11d      	bne.n	801cd74 <strtok+0x4c>
 801cd38:	2050      	movs	r0, #80	@ 0x50
 801cd3a:	f001 fb2b 	bl	801e394 <malloc>
 801cd3e:	1e02      	subs	r2, r0, #0
 801cd40:	6478      	str	r0, [r7, #68]	@ 0x44
 801cd42:	d104      	bne.n	801cd4e <strtok+0x26>
 801cd44:	215b      	movs	r1, #91	@ 0x5b
 801cd46:	4b10      	ldr	r3, [pc, #64]	@ (801cd88 <strtok+0x60>)
 801cd48:	4810      	ldr	r0, [pc, #64]	@ (801cd8c <strtok+0x64>)
 801cd4a:	f000 f8eb 	bl	801cf24 <__assert_func>
 801cd4e:	6004      	str	r4, [r0, #0]
 801cd50:	6044      	str	r4, [r0, #4]
 801cd52:	6084      	str	r4, [r0, #8]
 801cd54:	60c4      	str	r4, [r0, #12]
 801cd56:	6104      	str	r4, [r0, #16]
 801cd58:	6144      	str	r4, [r0, #20]
 801cd5a:	6184      	str	r4, [r0, #24]
 801cd5c:	6284      	str	r4, [r0, #40]	@ 0x28
 801cd5e:	62c4      	str	r4, [r0, #44]	@ 0x2c
 801cd60:	6304      	str	r4, [r0, #48]	@ 0x30
 801cd62:	6344      	str	r4, [r0, #52]	@ 0x34
 801cd64:	6384      	str	r4, [r0, #56]	@ 0x38
 801cd66:	63c4      	str	r4, [r0, #60]	@ 0x3c
 801cd68:	6404      	str	r4, [r0, #64]	@ 0x40
 801cd6a:	6444      	str	r4, [r0, #68]	@ 0x44
 801cd6c:	6484      	str	r4, [r0, #72]	@ 0x48
 801cd6e:	64c4      	str	r4, [r0, #76]	@ 0x4c
 801cd70:	7704      	strb	r4, [r0, #28]
 801cd72:	6244      	str	r4, [r0, #36]	@ 0x24
 801cd74:	0031      	movs	r1, r6
 801cd76:	0028      	movs	r0, r5
 801cd78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cd7a:	2301      	movs	r3, #1
 801cd7c:	f000 f808 	bl	801cd90 <__strtok_r>
 801cd80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cd82:	46c0      	nop			@ (mov r8, r8)
 801cd84:	200001ec 	.word	0x200001ec
 801cd88:	08021795 	.word	0x08021795
 801cd8c:	080217ac 	.word	0x080217ac

0801cd90 <__strtok_r>:
 801cd90:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cd92:	1e04      	subs	r4, r0, #0
 801cd94:	d102      	bne.n	801cd9c <__strtok_r+0xc>
 801cd96:	6814      	ldr	r4, [r2, #0]
 801cd98:	2c00      	cmp	r4, #0
 801cd9a:	d009      	beq.n	801cdb0 <__strtok_r+0x20>
 801cd9c:	0020      	movs	r0, r4
 801cd9e:	000e      	movs	r6, r1
 801cda0:	7805      	ldrb	r5, [r0, #0]
 801cda2:	3401      	adds	r4, #1
 801cda4:	7837      	ldrb	r7, [r6, #0]
 801cda6:	2f00      	cmp	r7, #0
 801cda8:	d104      	bne.n	801cdb4 <__strtok_r+0x24>
 801cdaa:	2d00      	cmp	r5, #0
 801cdac:	d10d      	bne.n	801cdca <__strtok_r+0x3a>
 801cdae:	6015      	str	r5, [r2, #0]
 801cdb0:	2000      	movs	r0, #0
 801cdb2:	e006      	b.n	801cdc2 <__strtok_r+0x32>
 801cdb4:	3601      	adds	r6, #1
 801cdb6:	42bd      	cmp	r5, r7
 801cdb8:	d1f4      	bne.n	801cda4 <__strtok_r+0x14>
 801cdba:	2b00      	cmp	r3, #0
 801cdbc:	d1ee      	bne.n	801cd9c <__strtok_r+0xc>
 801cdbe:	6014      	str	r4, [r2, #0]
 801cdc0:	7003      	strb	r3, [r0, #0]
 801cdc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cdc4:	3301      	adds	r3, #1
 801cdc6:	2d00      	cmp	r5, #0
 801cdc8:	d103      	bne.n	801cdd2 <__strtok_r+0x42>
 801cdca:	0026      	movs	r6, r4
 801cdcc:	000b      	movs	r3, r1
 801cdce:	7837      	ldrb	r7, [r6, #0]
 801cdd0:	3401      	adds	r4, #1
 801cdd2:	781d      	ldrb	r5, [r3, #0]
 801cdd4:	42af      	cmp	r7, r5
 801cdd6:	d1f5      	bne.n	801cdc4 <__strtok_r+0x34>
 801cdd8:	2300      	movs	r3, #0
 801cdda:	0019      	movs	r1, r3
 801cddc:	429f      	cmp	r7, r3
 801cdde:	d001      	beq.n	801cde4 <__strtok_r+0x54>
 801cde0:	0023      	movs	r3, r4
 801cde2:	7031      	strb	r1, [r6, #0]
 801cde4:	6013      	str	r3, [r2, #0]
 801cde6:	e7ec      	b.n	801cdc2 <__strtok_r+0x32>

0801cde8 <_localeconv_r>:
 801cde8:	4800      	ldr	r0, [pc, #0]	@ (801cdec <_localeconv_r+0x4>)
 801cdea:	4770      	bx	lr
 801cdec:	20000170 	.word	0x20000170

0801cdf0 <_close_r>:
 801cdf0:	2300      	movs	r3, #0
 801cdf2:	b570      	push	{r4, r5, r6, lr}
 801cdf4:	4d06      	ldr	r5, [pc, #24]	@ (801ce10 <_close_r+0x20>)
 801cdf6:	0004      	movs	r4, r0
 801cdf8:	0008      	movs	r0, r1
 801cdfa:	602b      	str	r3, [r5, #0]
 801cdfc:	f7e8 f96e 	bl	80050dc <_close>
 801ce00:	1c43      	adds	r3, r0, #1
 801ce02:	d103      	bne.n	801ce0c <_close_r+0x1c>
 801ce04:	682b      	ldr	r3, [r5, #0]
 801ce06:	2b00      	cmp	r3, #0
 801ce08:	d000      	beq.n	801ce0c <_close_r+0x1c>
 801ce0a:	6023      	str	r3, [r4, #0]
 801ce0c:	bd70      	pop	{r4, r5, r6, pc}
 801ce0e:	46c0      	nop			@ (mov r8, r8)
 801ce10:	20004f10 	.word	0x20004f10

0801ce14 <_lseek_r>:
 801ce14:	b570      	push	{r4, r5, r6, lr}
 801ce16:	0004      	movs	r4, r0
 801ce18:	0008      	movs	r0, r1
 801ce1a:	0011      	movs	r1, r2
 801ce1c:	001a      	movs	r2, r3
 801ce1e:	2300      	movs	r3, #0
 801ce20:	4d05      	ldr	r5, [pc, #20]	@ (801ce38 <_lseek_r+0x24>)
 801ce22:	602b      	str	r3, [r5, #0]
 801ce24:	f7e8 f97b 	bl	800511e <_lseek>
 801ce28:	1c43      	adds	r3, r0, #1
 801ce2a:	d103      	bne.n	801ce34 <_lseek_r+0x20>
 801ce2c:	682b      	ldr	r3, [r5, #0]
 801ce2e:	2b00      	cmp	r3, #0
 801ce30:	d000      	beq.n	801ce34 <_lseek_r+0x20>
 801ce32:	6023      	str	r3, [r4, #0]
 801ce34:	bd70      	pop	{r4, r5, r6, pc}
 801ce36:	46c0      	nop			@ (mov r8, r8)
 801ce38:	20004f10 	.word	0x20004f10

0801ce3c <_read_r>:
 801ce3c:	b570      	push	{r4, r5, r6, lr}
 801ce3e:	0004      	movs	r4, r0
 801ce40:	0008      	movs	r0, r1
 801ce42:	0011      	movs	r1, r2
 801ce44:	001a      	movs	r2, r3
 801ce46:	2300      	movs	r3, #0
 801ce48:	4d05      	ldr	r5, [pc, #20]	@ (801ce60 <_read_r+0x24>)
 801ce4a:	602b      	str	r3, [r5, #0]
 801ce4c:	f7e8 f90d 	bl	800506a <_read>
 801ce50:	1c43      	adds	r3, r0, #1
 801ce52:	d103      	bne.n	801ce5c <_read_r+0x20>
 801ce54:	682b      	ldr	r3, [r5, #0]
 801ce56:	2b00      	cmp	r3, #0
 801ce58:	d000      	beq.n	801ce5c <_read_r+0x20>
 801ce5a:	6023      	str	r3, [r4, #0]
 801ce5c:	bd70      	pop	{r4, r5, r6, pc}
 801ce5e:	46c0      	nop			@ (mov r8, r8)
 801ce60:	20004f10 	.word	0x20004f10

0801ce64 <_write_r>:
 801ce64:	b570      	push	{r4, r5, r6, lr}
 801ce66:	0004      	movs	r4, r0
 801ce68:	0008      	movs	r0, r1
 801ce6a:	0011      	movs	r1, r2
 801ce6c:	001a      	movs	r2, r3
 801ce6e:	2300      	movs	r3, #0
 801ce70:	4d05      	ldr	r5, [pc, #20]	@ (801ce88 <_write_r+0x24>)
 801ce72:	602b      	str	r3, [r5, #0]
 801ce74:	f7e8 f916 	bl	80050a4 <_write>
 801ce78:	1c43      	adds	r3, r0, #1
 801ce7a:	d103      	bne.n	801ce84 <_write_r+0x20>
 801ce7c:	682b      	ldr	r3, [r5, #0]
 801ce7e:	2b00      	cmp	r3, #0
 801ce80:	d000      	beq.n	801ce84 <_write_r+0x20>
 801ce82:	6023      	str	r3, [r4, #0]
 801ce84:	bd70      	pop	{r4, r5, r6, pc}
 801ce86:	46c0      	nop			@ (mov r8, r8)
 801ce88:	20004f10 	.word	0x20004f10

0801ce8c <__errno>:
 801ce8c:	4b01      	ldr	r3, [pc, #4]	@ (801ce94 <__errno+0x8>)
 801ce8e:	6818      	ldr	r0, [r3, #0]
 801ce90:	4770      	bx	lr
 801ce92:	46c0      	nop			@ (mov r8, r8)
 801ce94:	200001ec 	.word	0x200001ec

0801ce98 <__libc_init_array>:
 801ce98:	b570      	push	{r4, r5, r6, lr}
 801ce9a:	2600      	movs	r6, #0
 801ce9c:	4c0c      	ldr	r4, [pc, #48]	@ (801ced0 <__libc_init_array+0x38>)
 801ce9e:	4d0d      	ldr	r5, [pc, #52]	@ (801ced4 <__libc_init_array+0x3c>)
 801cea0:	1b64      	subs	r4, r4, r5
 801cea2:	10a4      	asrs	r4, r4, #2
 801cea4:	42a6      	cmp	r6, r4
 801cea6:	d109      	bne.n	801cebc <__libc_init_array+0x24>
 801cea8:	2600      	movs	r6, #0
 801ceaa:	f003 fbc9 	bl	8020640 <_init>
 801ceae:	4c0a      	ldr	r4, [pc, #40]	@ (801ced8 <__libc_init_array+0x40>)
 801ceb0:	4d0a      	ldr	r5, [pc, #40]	@ (801cedc <__libc_init_array+0x44>)
 801ceb2:	1b64      	subs	r4, r4, r5
 801ceb4:	10a4      	asrs	r4, r4, #2
 801ceb6:	42a6      	cmp	r6, r4
 801ceb8:	d105      	bne.n	801cec6 <__libc_init_array+0x2e>
 801ceba:	bd70      	pop	{r4, r5, r6, pc}
 801cebc:	00b3      	lsls	r3, r6, #2
 801cebe:	58eb      	ldr	r3, [r5, r3]
 801cec0:	4798      	blx	r3
 801cec2:	3601      	adds	r6, #1
 801cec4:	e7ee      	b.n	801cea4 <__libc_init_array+0xc>
 801cec6:	00b3      	lsls	r3, r6, #2
 801cec8:	58eb      	ldr	r3, [r5, r3]
 801ceca:	4798      	blx	r3
 801cecc:	3601      	adds	r6, #1
 801cece:	e7f2      	b.n	801ceb6 <__libc_init_array+0x1e>
 801ced0:	08021c10 	.word	0x08021c10
 801ced4:	08021c10 	.word	0x08021c10
 801ced8:	08021c14 	.word	0x08021c14
 801cedc:	08021c10 	.word	0x08021c10

0801cee0 <__retarget_lock_init_recursive>:
 801cee0:	4770      	bx	lr

0801cee2 <__retarget_lock_acquire_recursive>:
 801cee2:	4770      	bx	lr

0801cee4 <__retarget_lock_release_recursive>:
 801cee4:	4770      	bx	lr

0801cee6 <memchr>:
 801cee6:	b2c9      	uxtb	r1, r1
 801cee8:	1882      	adds	r2, r0, r2
 801ceea:	4290      	cmp	r0, r2
 801ceec:	d101      	bne.n	801cef2 <memchr+0xc>
 801ceee:	2000      	movs	r0, #0
 801cef0:	4770      	bx	lr
 801cef2:	7803      	ldrb	r3, [r0, #0]
 801cef4:	428b      	cmp	r3, r1
 801cef6:	d0fb      	beq.n	801cef0 <memchr+0xa>
 801cef8:	3001      	adds	r0, #1
 801cefa:	e7f6      	b.n	801ceea <memchr+0x4>

0801cefc <memcpy>:
 801cefc:	2300      	movs	r3, #0
 801cefe:	b510      	push	{r4, lr}
 801cf00:	429a      	cmp	r2, r3
 801cf02:	d100      	bne.n	801cf06 <memcpy+0xa>
 801cf04:	bd10      	pop	{r4, pc}
 801cf06:	5ccc      	ldrb	r4, [r1, r3]
 801cf08:	54c4      	strb	r4, [r0, r3]
 801cf0a:	3301      	adds	r3, #1
 801cf0c:	e7f8      	b.n	801cf00 <memcpy+0x4>
	...

0801cf10 <nan>:
 801cf10:	2000      	movs	r0, #0
 801cf12:	4901      	ldr	r1, [pc, #4]	@ (801cf18 <nan+0x8>)
 801cf14:	4770      	bx	lr
 801cf16:	46c0      	nop			@ (mov r8, r8)
 801cf18:	7ff80000 	.word	0x7ff80000

0801cf1c <nanf>:
 801cf1c:	4800      	ldr	r0, [pc, #0]	@ (801cf20 <nanf+0x4>)
 801cf1e:	4770      	bx	lr
 801cf20:	7fc00000 	.word	0x7fc00000

0801cf24 <__assert_func>:
 801cf24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801cf26:	0014      	movs	r4, r2
 801cf28:	001a      	movs	r2, r3
 801cf2a:	4b09      	ldr	r3, [pc, #36]	@ (801cf50 <__assert_func+0x2c>)
 801cf2c:	0005      	movs	r5, r0
 801cf2e:	681b      	ldr	r3, [r3, #0]
 801cf30:	000e      	movs	r6, r1
 801cf32:	68d8      	ldr	r0, [r3, #12]
 801cf34:	4b07      	ldr	r3, [pc, #28]	@ (801cf54 <__assert_func+0x30>)
 801cf36:	2c00      	cmp	r4, #0
 801cf38:	d101      	bne.n	801cf3e <__assert_func+0x1a>
 801cf3a:	4b07      	ldr	r3, [pc, #28]	@ (801cf58 <__assert_func+0x34>)
 801cf3c:	001c      	movs	r4, r3
 801cf3e:	4907      	ldr	r1, [pc, #28]	@ (801cf5c <__assert_func+0x38>)
 801cf40:	9301      	str	r3, [sp, #4]
 801cf42:	9402      	str	r4, [sp, #8]
 801cf44:	002b      	movs	r3, r5
 801cf46:	9600      	str	r6, [sp, #0]
 801cf48:	f002 fe36 	bl	801fbb8 <fiprintf>
 801cf4c:	f002 ff80 	bl	801fe50 <abort>
 801cf50:	200001ec 	.word	0x200001ec
 801cf54:	0802180e 	.word	0x0802180e
 801cf58:	08021849 	.word	0x08021849
 801cf5c:	0802181b 	.word	0x0802181b

0801cf60 <quorem>:
 801cf60:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cf62:	6903      	ldr	r3, [r0, #16]
 801cf64:	690c      	ldr	r4, [r1, #16]
 801cf66:	b089      	sub	sp, #36	@ 0x24
 801cf68:	9003      	str	r0, [sp, #12]
 801cf6a:	9106      	str	r1, [sp, #24]
 801cf6c:	2000      	movs	r0, #0
 801cf6e:	42a3      	cmp	r3, r4
 801cf70:	db63      	blt.n	801d03a <quorem+0xda>
 801cf72:	000b      	movs	r3, r1
 801cf74:	3c01      	subs	r4, #1
 801cf76:	3314      	adds	r3, #20
 801cf78:	00a5      	lsls	r5, r4, #2
 801cf7a:	9304      	str	r3, [sp, #16]
 801cf7c:	195b      	adds	r3, r3, r5
 801cf7e:	9305      	str	r3, [sp, #20]
 801cf80:	9b03      	ldr	r3, [sp, #12]
 801cf82:	3314      	adds	r3, #20
 801cf84:	9301      	str	r3, [sp, #4]
 801cf86:	195d      	adds	r5, r3, r5
 801cf88:	9b05      	ldr	r3, [sp, #20]
 801cf8a:	682f      	ldr	r7, [r5, #0]
 801cf8c:	681e      	ldr	r6, [r3, #0]
 801cf8e:	0038      	movs	r0, r7
 801cf90:	3601      	adds	r6, #1
 801cf92:	0031      	movs	r1, r6
 801cf94:	f7e3 f8de 	bl	8000154 <__udivsi3>
 801cf98:	9002      	str	r0, [sp, #8]
 801cf9a:	42b7      	cmp	r7, r6
 801cf9c:	d327      	bcc.n	801cfee <quorem+0x8e>
 801cf9e:	9b04      	ldr	r3, [sp, #16]
 801cfa0:	2700      	movs	r7, #0
 801cfa2:	469c      	mov	ip, r3
 801cfa4:	9e01      	ldr	r6, [sp, #4]
 801cfa6:	9707      	str	r7, [sp, #28]
 801cfa8:	4662      	mov	r2, ip
 801cfaa:	ca08      	ldmia	r2!, {r3}
 801cfac:	6830      	ldr	r0, [r6, #0]
 801cfae:	4694      	mov	ip, r2
 801cfb0:	9a02      	ldr	r2, [sp, #8]
 801cfb2:	b299      	uxth	r1, r3
 801cfb4:	4351      	muls	r1, r2
 801cfb6:	0c1b      	lsrs	r3, r3, #16
 801cfb8:	4353      	muls	r3, r2
 801cfba:	19c9      	adds	r1, r1, r7
 801cfbc:	0c0a      	lsrs	r2, r1, #16
 801cfbe:	189b      	adds	r3, r3, r2
 801cfc0:	b289      	uxth	r1, r1
 801cfc2:	b282      	uxth	r2, r0
 801cfc4:	1a52      	subs	r2, r2, r1
 801cfc6:	9907      	ldr	r1, [sp, #28]
 801cfc8:	0c1f      	lsrs	r7, r3, #16
 801cfca:	1852      	adds	r2, r2, r1
 801cfcc:	0c00      	lsrs	r0, r0, #16
 801cfce:	b29b      	uxth	r3, r3
 801cfd0:	1411      	asrs	r1, r2, #16
 801cfd2:	1ac3      	subs	r3, r0, r3
 801cfd4:	185b      	adds	r3, r3, r1
 801cfd6:	1419      	asrs	r1, r3, #16
 801cfd8:	b292      	uxth	r2, r2
 801cfda:	041b      	lsls	r3, r3, #16
 801cfdc:	431a      	orrs	r2, r3
 801cfde:	9b05      	ldr	r3, [sp, #20]
 801cfe0:	9107      	str	r1, [sp, #28]
 801cfe2:	c604      	stmia	r6!, {r2}
 801cfe4:	4563      	cmp	r3, ip
 801cfe6:	d2df      	bcs.n	801cfa8 <quorem+0x48>
 801cfe8:	682b      	ldr	r3, [r5, #0]
 801cfea:	2b00      	cmp	r3, #0
 801cfec:	d02b      	beq.n	801d046 <quorem+0xe6>
 801cfee:	9906      	ldr	r1, [sp, #24]
 801cff0:	9803      	ldr	r0, [sp, #12]
 801cff2:	f001 fd6f 	bl	801ead4 <__mcmp>
 801cff6:	2800      	cmp	r0, #0
 801cff8:	db1e      	blt.n	801d038 <quorem+0xd8>
 801cffa:	2600      	movs	r6, #0
 801cffc:	9d01      	ldr	r5, [sp, #4]
 801cffe:	9904      	ldr	r1, [sp, #16]
 801d000:	c901      	ldmia	r1!, {r0}
 801d002:	682b      	ldr	r3, [r5, #0]
 801d004:	b287      	uxth	r7, r0
 801d006:	b29a      	uxth	r2, r3
 801d008:	1bd2      	subs	r2, r2, r7
 801d00a:	1992      	adds	r2, r2, r6
 801d00c:	0c00      	lsrs	r0, r0, #16
 801d00e:	0c1b      	lsrs	r3, r3, #16
 801d010:	1a1b      	subs	r3, r3, r0
 801d012:	1410      	asrs	r0, r2, #16
 801d014:	181b      	adds	r3, r3, r0
 801d016:	141e      	asrs	r6, r3, #16
 801d018:	b292      	uxth	r2, r2
 801d01a:	041b      	lsls	r3, r3, #16
 801d01c:	431a      	orrs	r2, r3
 801d01e:	9b05      	ldr	r3, [sp, #20]
 801d020:	c504      	stmia	r5!, {r2}
 801d022:	428b      	cmp	r3, r1
 801d024:	d2ec      	bcs.n	801d000 <quorem+0xa0>
 801d026:	9a01      	ldr	r2, [sp, #4]
 801d028:	00a3      	lsls	r3, r4, #2
 801d02a:	18d3      	adds	r3, r2, r3
 801d02c:	681a      	ldr	r2, [r3, #0]
 801d02e:	2a00      	cmp	r2, #0
 801d030:	d014      	beq.n	801d05c <quorem+0xfc>
 801d032:	9b02      	ldr	r3, [sp, #8]
 801d034:	3301      	adds	r3, #1
 801d036:	9302      	str	r3, [sp, #8]
 801d038:	9802      	ldr	r0, [sp, #8]
 801d03a:	b009      	add	sp, #36	@ 0x24
 801d03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d03e:	682b      	ldr	r3, [r5, #0]
 801d040:	2b00      	cmp	r3, #0
 801d042:	d104      	bne.n	801d04e <quorem+0xee>
 801d044:	3c01      	subs	r4, #1
 801d046:	9b01      	ldr	r3, [sp, #4]
 801d048:	3d04      	subs	r5, #4
 801d04a:	42ab      	cmp	r3, r5
 801d04c:	d3f7      	bcc.n	801d03e <quorem+0xde>
 801d04e:	9b03      	ldr	r3, [sp, #12]
 801d050:	611c      	str	r4, [r3, #16]
 801d052:	e7cc      	b.n	801cfee <quorem+0x8e>
 801d054:	681a      	ldr	r2, [r3, #0]
 801d056:	2a00      	cmp	r2, #0
 801d058:	d104      	bne.n	801d064 <quorem+0x104>
 801d05a:	3c01      	subs	r4, #1
 801d05c:	9a01      	ldr	r2, [sp, #4]
 801d05e:	3b04      	subs	r3, #4
 801d060:	429a      	cmp	r2, r3
 801d062:	d3f7      	bcc.n	801d054 <quorem+0xf4>
 801d064:	9b03      	ldr	r3, [sp, #12]
 801d066:	611c      	str	r4, [r3, #16]
 801d068:	e7e3      	b.n	801d032 <quorem+0xd2>
	...

0801d06c <_dtoa_r>:
 801d06c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801d06e:	0014      	movs	r4, r2
 801d070:	001d      	movs	r5, r3
 801d072:	69c6      	ldr	r6, [r0, #28]
 801d074:	b09d      	sub	sp, #116	@ 0x74
 801d076:	940a      	str	r4, [sp, #40]	@ 0x28
 801d078:	950b      	str	r5, [sp, #44]	@ 0x2c
 801d07a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 801d07c:	9003      	str	r0, [sp, #12]
 801d07e:	2e00      	cmp	r6, #0
 801d080:	d10f      	bne.n	801d0a2 <_dtoa_r+0x36>
 801d082:	2010      	movs	r0, #16
 801d084:	f001 f986 	bl	801e394 <malloc>
 801d088:	9b03      	ldr	r3, [sp, #12]
 801d08a:	1e02      	subs	r2, r0, #0
 801d08c:	61d8      	str	r0, [r3, #28]
 801d08e:	d104      	bne.n	801d09a <_dtoa_r+0x2e>
 801d090:	21ef      	movs	r1, #239	@ 0xef
 801d092:	4bc7      	ldr	r3, [pc, #796]	@ (801d3b0 <_dtoa_r+0x344>)
 801d094:	48c7      	ldr	r0, [pc, #796]	@ (801d3b4 <_dtoa_r+0x348>)
 801d096:	f7ff ff45 	bl	801cf24 <__assert_func>
 801d09a:	6046      	str	r6, [r0, #4]
 801d09c:	6086      	str	r6, [r0, #8]
 801d09e:	6006      	str	r6, [r0, #0]
 801d0a0:	60c6      	str	r6, [r0, #12]
 801d0a2:	9b03      	ldr	r3, [sp, #12]
 801d0a4:	69db      	ldr	r3, [r3, #28]
 801d0a6:	6819      	ldr	r1, [r3, #0]
 801d0a8:	2900      	cmp	r1, #0
 801d0aa:	d00b      	beq.n	801d0c4 <_dtoa_r+0x58>
 801d0ac:	685a      	ldr	r2, [r3, #4]
 801d0ae:	2301      	movs	r3, #1
 801d0b0:	4093      	lsls	r3, r2
 801d0b2:	604a      	str	r2, [r1, #4]
 801d0b4:	608b      	str	r3, [r1, #8]
 801d0b6:	9803      	ldr	r0, [sp, #12]
 801d0b8:	f001 fa7e 	bl	801e5b8 <_Bfree>
 801d0bc:	2200      	movs	r2, #0
 801d0be:	9b03      	ldr	r3, [sp, #12]
 801d0c0:	69db      	ldr	r3, [r3, #28]
 801d0c2:	601a      	str	r2, [r3, #0]
 801d0c4:	2d00      	cmp	r5, #0
 801d0c6:	da1e      	bge.n	801d106 <_dtoa_r+0x9a>
 801d0c8:	2301      	movs	r3, #1
 801d0ca:	603b      	str	r3, [r7, #0]
 801d0cc:	006b      	lsls	r3, r5, #1
 801d0ce:	085b      	lsrs	r3, r3, #1
 801d0d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d0d2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801d0d4:	4bb8      	ldr	r3, [pc, #736]	@ (801d3b8 <_dtoa_r+0x34c>)
 801d0d6:	4ab8      	ldr	r2, [pc, #736]	@ (801d3b8 <_dtoa_r+0x34c>)
 801d0d8:	403b      	ands	r3, r7
 801d0da:	4293      	cmp	r3, r2
 801d0dc:	d116      	bne.n	801d10c <_dtoa_r+0xa0>
 801d0de:	4bb7      	ldr	r3, [pc, #732]	@ (801d3bc <_dtoa_r+0x350>)
 801d0e0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801d0e2:	6013      	str	r3, [r2, #0]
 801d0e4:	033b      	lsls	r3, r7, #12
 801d0e6:	0b1b      	lsrs	r3, r3, #12
 801d0e8:	4323      	orrs	r3, r4
 801d0ea:	d101      	bne.n	801d0f0 <_dtoa_r+0x84>
 801d0ec:	f000 fd80 	bl	801dbf0 <_dtoa_r+0xb84>
 801d0f0:	4bb3      	ldr	r3, [pc, #716]	@ (801d3c0 <_dtoa_r+0x354>)
 801d0f2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801d0f4:	9308      	str	r3, [sp, #32]
 801d0f6:	2a00      	cmp	r2, #0
 801d0f8:	d002      	beq.n	801d100 <_dtoa_r+0x94>
 801d0fa:	4bb2      	ldr	r3, [pc, #712]	@ (801d3c4 <_dtoa_r+0x358>)
 801d0fc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801d0fe:	6013      	str	r3, [r2, #0]
 801d100:	9808      	ldr	r0, [sp, #32]
 801d102:	b01d      	add	sp, #116	@ 0x74
 801d104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d106:	2300      	movs	r3, #0
 801d108:	603b      	str	r3, [r7, #0]
 801d10a:	e7e2      	b.n	801d0d2 <_dtoa_r+0x66>
 801d10c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d10e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d110:	9212      	str	r2, [sp, #72]	@ 0x48
 801d112:	9313      	str	r3, [sp, #76]	@ 0x4c
 801d114:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801d116:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801d118:	2200      	movs	r2, #0
 801d11a:	2300      	movs	r3, #0
 801d11c:	f7e3 f9a0 	bl	8000460 <__aeabi_dcmpeq>
 801d120:	1e06      	subs	r6, r0, #0
 801d122:	d00b      	beq.n	801d13c <_dtoa_r+0xd0>
 801d124:	2301      	movs	r3, #1
 801d126:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801d128:	6013      	str	r3, [r2, #0]
 801d12a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801d12c:	2b00      	cmp	r3, #0
 801d12e:	d002      	beq.n	801d136 <_dtoa_r+0xca>
 801d130:	4ba5      	ldr	r3, [pc, #660]	@ (801d3c8 <_dtoa_r+0x35c>)
 801d132:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801d134:	6013      	str	r3, [r2, #0]
 801d136:	4ba5      	ldr	r3, [pc, #660]	@ (801d3cc <_dtoa_r+0x360>)
 801d138:	9308      	str	r3, [sp, #32]
 801d13a:	e7e1      	b.n	801d100 <_dtoa_r+0x94>
 801d13c:	ab1a      	add	r3, sp, #104	@ 0x68
 801d13e:	9301      	str	r3, [sp, #4]
 801d140:	ab1b      	add	r3, sp, #108	@ 0x6c
 801d142:	9300      	str	r3, [sp, #0]
 801d144:	9803      	ldr	r0, [sp, #12]
 801d146:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d148:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801d14a:	f001 fde5 	bl	801ed18 <__d2b>
 801d14e:	007a      	lsls	r2, r7, #1
 801d150:	9005      	str	r0, [sp, #20]
 801d152:	0d52      	lsrs	r2, r2, #21
 801d154:	d100      	bne.n	801d158 <_dtoa_r+0xec>
 801d156:	e07b      	b.n	801d250 <_dtoa_r+0x1e4>
 801d158:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801d15a:	9618      	str	r6, [sp, #96]	@ 0x60
 801d15c:	0319      	lsls	r1, r3, #12
 801d15e:	4b9c      	ldr	r3, [pc, #624]	@ (801d3d0 <_dtoa_r+0x364>)
 801d160:	0b09      	lsrs	r1, r1, #12
 801d162:	430b      	orrs	r3, r1
 801d164:	499b      	ldr	r1, [pc, #620]	@ (801d3d4 <_dtoa_r+0x368>)
 801d166:	1857      	adds	r7, r2, r1
 801d168:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801d16a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801d16c:	0019      	movs	r1, r3
 801d16e:	2200      	movs	r2, #0
 801d170:	4b99      	ldr	r3, [pc, #612]	@ (801d3d8 <_dtoa_r+0x36c>)
 801d172:	f7e5 ff41 	bl	8002ff8 <__aeabi_dsub>
 801d176:	4a99      	ldr	r2, [pc, #612]	@ (801d3dc <_dtoa_r+0x370>)
 801d178:	4b99      	ldr	r3, [pc, #612]	@ (801d3e0 <_dtoa_r+0x374>)
 801d17a:	f7e5 fc57 	bl	8002a2c <__aeabi_dmul>
 801d17e:	4a99      	ldr	r2, [pc, #612]	@ (801d3e4 <_dtoa_r+0x378>)
 801d180:	4b99      	ldr	r3, [pc, #612]	@ (801d3e8 <_dtoa_r+0x37c>)
 801d182:	f7e4 fc53 	bl	8001a2c <__aeabi_dadd>
 801d186:	0004      	movs	r4, r0
 801d188:	0038      	movs	r0, r7
 801d18a:	000d      	movs	r5, r1
 801d18c:	f7e6 fb9c 	bl	80038c8 <__aeabi_i2d>
 801d190:	4a96      	ldr	r2, [pc, #600]	@ (801d3ec <_dtoa_r+0x380>)
 801d192:	4b97      	ldr	r3, [pc, #604]	@ (801d3f0 <_dtoa_r+0x384>)
 801d194:	f7e5 fc4a 	bl	8002a2c <__aeabi_dmul>
 801d198:	0002      	movs	r2, r0
 801d19a:	000b      	movs	r3, r1
 801d19c:	0020      	movs	r0, r4
 801d19e:	0029      	movs	r1, r5
 801d1a0:	f7e4 fc44 	bl	8001a2c <__aeabi_dadd>
 801d1a4:	0004      	movs	r4, r0
 801d1a6:	000d      	movs	r5, r1
 801d1a8:	f7e6 fb52 	bl	8003850 <__aeabi_d2iz>
 801d1ac:	2200      	movs	r2, #0
 801d1ae:	9004      	str	r0, [sp, #16]
 801d1b0:	2300      	movs	r3, #0
 801d1b2:	0020      	movs	r0, r4
 801d1b4:	0029      	movs	r1, r5
 801d1b6:	f7e3 f959 	bl	800046c <__aeabi_dcmplt>
 801d1ba:	2800      	cmp	r0, #0
 801d1bc:	d00b      	beq.n	801d1d6 <_dtoa_r+0x16a>
 801d1be:	9804      	ldr	r0, [sp, #16]
 801d1c0:	f7e6 fb82 	bl	80038c8 <__aeabi_i2d>
 801d1c4:	002b      	movs	r3, r5
 801d1c6:	0022      	movs	r2, r4
 801d1c8:	f7e3 f94a 	bl	8000460 <__aeabi_dcmpeq>
 801d1cc:	4243      	negs	r3, r0
 801d1ce:	4158      	adcs	r0, r3
 801d1d0:	9b04      	ldr	r3, [sp, #16]
 801d1d2:	1a1b      	subs	r3, r3, r0
 801d1d4:	9304      	str	r3, [sp, #16]
 801d1d6:	2301      	movs	r3, #1
 801d1d8:	9315      	str	r3, [sp, #84]	@ 0x54
 801d1da:	9b04      	ldr	r3, [sp, #16]
 801d1dc:	2b16      	cmp	r3, #22
 801d1de:	d810      	bhi.n	801d202 <_dtoa_r+0x196>
 801d1e0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801d1e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801d1e4:	9a04      	ldr	r2, [sp, #16]
 801d1e6:	4b83      	ldr	r3, [pc, #524]	@ (801d3f4 <_dtoa_r+0x388>)
 801d1e8:	00d2      	lsls	r2, r2, #3
 801d1ea:	189b      	adds	r3, r3, r2
 801d1ec:	681a      	ldr	r2, [r3, #0]
 801d1ee:	685b      	ldr	r3, [r3, #4]
 801d1f0:	f7e3 f93c 	bl	800046c <__aeabi_dcmplt>
 801d1f4:	2800      	cmp	r0, #0
 801d1f6:	d047      	beq.n	801d288 <_dtoa_r+0x21c>
 801d1f8:	9b04      	ldr	r3, [sp, #16]
 801d1fa:	3b01      	subs	r3, #1
 801d1fc:	9304      	str	r3, [sp, #16]
 801d1fe:	2300      	movs	r3, #0
 801d200:	9315      	str	r3, [sp, #84]	@ 0x54
 801d202:	2200      	movs	r2, #0
 801d204:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801d206:	9206      	str	r2, [sp, #24]
 801d208:	1bdb      	subs	r3, r3, r7
 801d20a:	1e5a      	subs	r2, r3, #1
 801d20c:	d53e      	bpl.n	801d28c <_dtoa_r+0x220>
 801d20e:	2201      	movs	r2, #1
 801d210:	1ad3      	subs	r3, r2, r3
 801d212:	9306      	str	r3, [sp, #24]
 801d214:	2300      	movs	r3, #0
 801d216:	930d      	str	r3, [sp, #52]	@ 0x34
 801d218:	9b04      	ldr	r3, [sp, #16]
 801d21a:	2b00      	cmp	r3, #0
 801d21c:	db38      	blt.n	801d290 <_dtoa_r+0x224>
 801d21e:	9a04      	ldr	r2, [sp, #16]
 801d220:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d222:	4694      	mov	ip, r2
 801d224:	4463      	add	r3, ip
 801d226:	930d      	str	r3, [sp, #52]	@ 0x34
 801d228:	2300      	movs	r3, #0
 801d22a:	9214      	str	r2, [sp, #80]	@ 0x50
 801d22c:	930f      	str	r3, [sp, #60]	@ 0x3c
 801d22e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801d230:	2401      	movs	r4, #1
 801d232:	2b09      	cmp	r3, #9
 801d234:	d862      	bhi.n	801d2fc <_dtoa_r+0x290>
 801d236:	2b05      	cmp	r3, #5
 801d238:	dd02      	ble.n	801d240 <_dtoa_r+0x1d4>
 801d23a:	2400      	movs	r4, #0
 801d23c:	3b04      	subs	r3, #4
 801d23e:	9322      	str	r3, [sp, #136]	@ 0x88
 801d240:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801d242:	1e98      	subs	r0, r3, #2
 801d244:	2803      	cmp	r0, #3
 801d246:	d863      	bhi.n	801d310 <_dtoa_r+0x2a4>
 801d248:	f7e2 ff70 	bl	800012c <__gnu_thumb1_case_uqi>
 801d24c:	2b385654 	.word	0x2b385654
 801d250:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801d252:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 801d254:	18f6      	adds	r6, r6, r3
 801d256:	4b68      	ldr	r3, [pc, #416]	@ (801d3f8 <_dtoa_r+0x38c>)
 801d258:	18f2      	adds	r2, r6, r3
 801d25a:	2a20      	cmp	r2, #32
 801d25c:	dd0f      	ble.n	801d27e <_dtoa_r+0x212>
 801d25e:	2340      	movs	r3, #64	@ 0x40
 801d260:	1a9b      	subs	r3, r3, r2
 801d262:	409f      	lsls	r7, r3
 801d264:	4b65      	ldr	r3, [pc, #404]	@ (801d3fc <_dtoa_r+0x390>)
 801d266:	0038      	movs	r0, r7
 801d268:	18f3      	adds	r3, r6, r3
 801d26a:	40dc      	lsrs	r4, r3
 801d26c:	4320      	orrs	r0, r4
 801d26e:	f7e6 fb59 	bl	8003924 <__aeabi_ui2d>
 801d272:	2201      	movs	r2, #1
 801d274:	4b62      	ldr	r3, [pc, #392]	@ (801d400 <_dtoa_r+0x394>)
 801d276:	1e77      	subs	r7, r6, #1
 801d278:	18cb      	adds	r3, r1, r3
 801d27a:	9218      	str	r2, [sp, #96]	@ 0x60
 801d27c:	e776      	b.n	801d16c <_dtoa_r+0x100>
 801d27e:	2320      	movs	r3, #32
 801d280:	0020      	movs	r0, r4
 801d282:	1a9b      	subs	r3, r3, r2
 801d284:	4098      	lsls	r0, r3
 801d286:	e7f2      	b.n	801d26e <_dtoa_r+0x202>
 801d288:	9015      	str	r0, [sp, #84]	@ 0x54
 801d28a:	e7ba      	b.n	801d202 <_dtoa_r+0x196>
 801d28c:	920d      	str	r2, [sp, #52]	@ 0x34
 801d28e:	e7c3      	b.n	801d218 <_dtoa_r+0x1ac>
 801d290:	9b06      	ldr	r3, [sp, #24]
 801d292:	9a04      	ldr	r2, [sp, #16]
 801d294:	1a9b      	subs	r3, r3, r2
 801d296:	9306      	str	r3, [sp, #24]
 801d298:	4253      	negs	r3, r2
 801d29a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801d29c:	2300      	movs	r3, #0
 801d29e:	9314      	str	r3, [sp, #80]	@ 0x50
 801d2a0:	e7c5      	b.n	801d22e <_dtoa_r+0x1c2>
 801d2a2:	2301      	movs	r3, #1
 801d2a4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801d2a6:	9310      	str	r3, [sp, #64]	@ 0x40
 801d2a8:	4694      	mov	ip, r2
 801d2aa:	9b04      	ldr	r3, [sp, #16]
 801d2ac:	4463      	add	r3, ip
 801d2ae:	930e      	str	r3, [sp, #56]	@ 0x38
 801d2b0:	3301      	adds	r3, #1
 801d2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801d2b4:	2b00      	cmp	r3, #0
 801d2b6:	dc08      	bgt.n	801d2ca <_dtoa_r+0x25e>
 801d2b8:	2301      	movs	r3, #1
 801d2ba:	e006      	b.n	801d2ca <_dtoa_r+0x25e>
 801d2bc:	2301      	movs	r3, #1
 801d2be:	9310      	str	r3, [sp, #64]	@ 0x40
 801d2c0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d2c2:	2b00      	cmp	r3, #0
 801d2c4:	dd28      	ble.n	801d318 <_dtoa_r+0x2ac>
 801d2c6:	930e      	str	r3, [sp, #56]	@ 0x38
 801d2c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801d2ca:	9a03      	ldr	r2, [sp, #12]
 801d2cc:	2100      	movs	r1, #0
 801d2ce:	69d0      	ldr	r0, [r2, #28]
 801d2d0:	2204      	movs	r2, #4
 801d2d2:	0015      	movs	r5, r2
 801d2d4:	3514      	adds	r5, #20
 801d2d6:	429d      	cmp	r5, r3
 801d2d8:	d923      	bls.n	801d322 <_dtoa_r+0x2b6>
 801d2da:	6041      	str	r1, [r0, #4]
 801d2dc:	9803      	ldr	r0, [sp, #12]
 801d2de:	f001 f927 	bl	801e530 <_Balloc>
 801d2e2:	9008      	str	r0, [sp, #32]
 801d2e4:	2800      	cmp	r0, #0
 801d2e6:	d11f      	bne.n	801d328 <_dtoa_r+0x2bc>
 801d2e8:	21b0      	movs	r1, #176	@ 0xb0
 801d2ea:	4b46      	ldr	r3, [pc, #280]	@ (801d404 <_dtoa_r+0x398>)
 801d2ec:	4831      	ldr	r0, [pc, #196]	@ (801d3b4 <_dtoa_r+0x348>)
 801d2ee:	9a08      	ldr	r2, [sp, #32]
 801d2f0:	31ff      	adds	r1, #255	@ 0xff
 801d2f2:	e6d0      	b.n	801d096 <_dtoa_r+0x2a>
 801d2f4:	2300      	movs	r3, #0
 801d2f6:	e7e2      	b.n	801d2be <_dtoa_r+0x252>
 801d2f8:	2300      	movs	r3, #0
 801d2fa:	e7d3      	b.n	801d2a4 <_dtoa_r+0x238>
 801d2fc:	2300      	movs	r3, #0
 801d2fe:	9410      	str	r4, [sp, #64]	@ 0x40
 801d300:	9322      	str	r3, [sp, #136]	@ 0x88
 801d302:	3b01      	subs	r3, #1
 801d304:	2200      	movs	r2, #0
 801d306:	930e      	str	r3, [sp, #56]	@ 0x38
 801d308:	9309      	str	r3, [sp, #36]	@ 0x24
 801d30a:	3313      	adds	r3, #19
 801d30c:	9223      	str	r2, [sp, #140]	@ 0x8c
 801d30e:	e7dc      	b.n	801d2ca <_dtoa_r+0x25e>
 801d310:	2301      	movs	r3, #1
 801d312:	9310      	str	r3, [sp, #64]	@ 0x40
 801d314:	3b02      	subs	r3, #2
 801d316:	e7f5      	b.n	801d304 <_dtoa_r+0x298>
 801d318:	2301      	movs	r3, #1
 801d31a:	001a      	movs	r2, r3
 801d31c:	930e      	str	r3, [sp, #56]	@ 0x38
 801d31e:	9309      	str	r3, [sp, #36]	@ 0x24
 801d320:	e7f4      	b.n	801d30c <_dtoa_r+0x2a0>
 801d322:	3101      	adds	r1, #1
 801d324:	0052      	lsls	r2, r2, #1
 801d326:	e7d4      	b.n	801d2d2 <_dtoa_r+0x266>
 801d328:	9b03      	ldr	r3, [sp, #12]
 801d32a:	9a08      	ldr	r2, [sp, #32]
 801d32c:	69db      	ldr	r3, [r3, #28]
 801d32e:	601a      	str	r2, [r3, #0]
 801d330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d332:	2b0e      	cmp	r3, #14
 801d334:	d900      	bls.n	801d338 <_dtoa_r+0x2cc>
 801d336:	e0d6      	b.n	801d4e6 <_dtoa_r+0x47a>
 801d338:	2c00      	cmp	r4, #0
 801d33a:	d100      	bne.n	801d33e <_dtoa_r+0x2d2>
 801d33c:	e0d3      	b.n	801d4e6 <_dtoa_r+0x47a>
 801d33e:	9b04      	ldr	r3, [sp, #16]
 801d340:	2b00      	cmp	r3, #0
 801d342:	dd63      	ble.n	801d40c <_dtoa_r+0x3a0>
 801d344:	210f      	movs	r1, #15
 801d346:	9a04      	ldr	r2, [sp, #16]
 801d348:	4b2a      	ldr	r3, [pc, #168]	@ (801d3f4 <_dtoa_r+0x388>)
 801d34a:	400a      	ands	r2, r1
 801d34c:	00d2      	lsls	r2, r2, #3
 801d34e:	189b      	adds	r3, r3, r2
 801d350:	681e      	ldr	r6, [r3, #0]
 801d352:	685f      	ldr	r7, [r3, #4]
 801d354:	9b04      	ldr	r3, [sp, #16]
 801d356:	2402      	movs	r4, #2
 801d358:	111d      	asrs	r5, r3, #4
 801d35a:	05db      	lsls	r3, r3, #23
 801d35c:	d50a      	bpl.n	801d374 <_dtoa_r+0x308>
 801d35e:	4b2a      	ldr	r3, [pc, #168]	@ (801d408 <_dtoa_r+0x39c>)
 801d360:	400d      	ands	r5, r1
 801d362:	6a1a      	ldr	r2, [r3, #32]
 801d364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d366:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801d368:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801d36a:	f7e4 ff25 	bl	80021b8 <__aeabi_ddiv>
 801d36e:	900a      	str	r0, [sp, #40]	@ 0x28
 801d370:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d372:	3401      	adds	r4, #1
 801d374:	4b24      	ldr	r3, [pc, #144]	@ (801d408 <_dtoa_r+0x39c>)
 801d376:	930c      	str	r3, [sp, #48]	@ 0x30
 801d378:	2d00      	cmp	r5, #0
 801d37a:	d108      	bne.n	801d38e <_dtoa_r+0x322>
 801d37c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d37e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d380:	0032      	movs	r2, r6
 801d382:	003b      	movs	r3, r7
 801d384:	f7e4 ff18 	bl	80021b8 <__aeabi_ddiv>
 801d388:	900a      	str	r0, [sp, #40]	@ 0x28
 801d38a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d38c:	e059      	b.n	801d442 <_dtoa_r+0x3d6>
 801d38e:	2301      	movs	r3, #1
 801d390:	421d      	tst	r5, r3
 801d392:	d009      	beq.n	801d3a8 <_dtoa_r+0x33c>
 801d394:	18e4      	adds	r4, r4, r3
 801d396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d398:	0030      	movs	r0, r6
 801d39a:	681a      	ldr	r2, [r3, #0]
 801d39c:	685b      	ldr	r3, [r3, #4]
 801d39e:	0039      	movs	r1, r7
 801d3a0:	f7e5 fb44 	bl	8002a2c <__aeabi_dmul>
 801d3a4:	0006      	movs	r6, r0
 801d3a6:	000f      	movs	r7, r1
 801d3a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d3aa:	106d      	asrs	r5, r5, #1
 801d3ac:	3308      	adds	r3, #8
 801d3ae:	e7e2      	b.n	801d376 <_dtoa_r+0x30a>
 801d3b0:	08021795 	.word	0x08021795
 801d3b4:	08021857 	.word	0x08021857
 801d3b8:	7ff00000 	.word	0x7ff00000
 801d3bc:	0000270f 	.word	0x0000270f
 801d3c0:	08021853 	.word	0x08021853
 801d3c4:	08021856 	.word	0x08021856
 801d3c8:	080219a1 	.word	0x080219a1
 801d3cc:	080219a0 	.word	0x080219a0
 801d3d0:	3ff00000 	.word	0x3ff00000
 801d3d4:	fffffc01 	.word	0xfffffc01
 801d3d8:	3ff80000 	.word	0x3ff80000
 801d3dc:	636f4361 	.word	0x636f4361
 801d3e0:	3fd287a7 	.word	0x3fd287a7
 801d3e4:	8b60c8b3 	.word	0x8b60c8b3
 801d3e8:	3fc68a28 	.word	0x3fc68a28
 801d3ec:	509f79fb 	.word	0x509f79fb
 801d3f0:	3fd34413 	.word	0x3fd34413
 801d3f4:	08021b30 	.word	0x08021b30
 801d3f8:	00000432 	.word	0x00000432
 801d3fc:	00000412 	.word	0x00000412
 801d400:	fe100000 	.word	0xfe100000
 801d404:	080218af 	.word	0x080218af
 801d408:	08021b08 	.word	0x08021b08
 801d40c:	9b04      	ldr	r3, [sp, #16]
 801d40e:	2402      	movs	r4, #2
 801d410:	2b00      	cmp	r3, #0
 801d412:	d016      	beq.n	801d442 <_dtoa_r+0x3d6>
 801d414:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801d416:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 801d418:	220f      	movs	r2, #15
 801d41a:	425d      	negs	r5, r3
 801d41c:	402a      	ands	r2, r5
 801d41e:	4bd5      	ldr	r3, [pc, #852]	@ (801d774 <_dtoa_r+0x708>)
 801d420:	00d2      	lsls	r2, r2, #3
 801d422:	189b      	adds	r3, r3, r2
 801d424:	681a      	ldr	r2, [r3, #0]
 801d426:	685b      	ldr	r3, [r3, #4]
 801d428:	f7e5 fb00 	bl	8002a2c <__aeabi_dmul>
 801d42c:	2701      	movs	r7, #1
 801d42e:	2300      	movs	r3, #0
 801d430:	900a      	str	r0, [sp, #40]	@ 0x28
 801d432:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d434:	4ed0      	ldr	r6, [pc, #832]	@ (801d778 <_dtoa_r+0x70c>)
 801d436:	112d      	asrs	r5, r5, #4
 801d438:	2d00      	cmp	r5, #0
 801d43a:	d000      	beq.n	801d43e <_dtoa_r+0x3d2>
 801d43c:	e095      	b.n	801d56a <_dtoa_r+0x4fe>
 801d43e:	2b00      	cmp	r3, #0
 801d440:	d1a2      	bne.n	801d388 <_dtoa_r+0x31c>
 801d442:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801d444:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801d446:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d448:	2b00      	cmp	r3, #0
 801d44a:	d100      	bne.n	801d44e <_dtoa_r+0x3e2>
 801d44c:	e098      	b.n	801d580 <_dtoa_r+0x514>
 801d44e:	2200      	movs	r2, #0
 801d450:	0030      	movs	r0, r6
 801d452:	0039      	movs	r1, r7
 801d454:	4bc9      	ldr	r3, [pc, #804]	@ (801d77c <_dtoa_r+0x710>)
 801d456:	f7e3 f809 	bl	800046c <__aeabi_dcmplt>
 801d45a:	2800      	cmp	r0, #0
 801d45c:	d100      	bne.n	801d460 <_dtoa_r+0x3f4>
 801d45e:	e08f      	b.n	801d580 <_dtoa_r+0x514>
 801d460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d462:	2b00      	cmp	r3, #0
 801d464:	d100      	bne.n	801d468 <_dtoa_r+0x3fc>
 801d466:	e08b      	b.n	801d580 <_dtoa_r+0x514>
 801d468:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d46a:	2b00      	cmp	r3, #0
 801d46c:	dd37      	ble.n	801d4de <_dtoa_r+0x472>
 801d46e:	9b04      	ldr	r3, [sp, #16]
 801d470:	2200      	movs	r2, #0
 801d472:	3b01      	subs	r3, #1
 801d474:	930c      	str	r3, [sp, #48]	@ 0x30
 801d476:	0030      	movs	r0, r6
 801d478:	4bc1      	ldr	r3, [pc, #772]	@ (801d780 <_dtoa_r+0x714>)
 801d47a:	0039      	movs	r1, r7
 801d47c:	f7e5 fad6 	bl	8002a2c <__aeabi_dmul>
 801d480:	900a      	str	r0, [sp, #40]	@ 0x28
 801d482:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d484:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d486:	3401      	adds	r4, #1
 801d488:	0020      	movs	r0, r4
 801d48a:	9311      	str	r3, [sp, #68]	@ 0x44
 801d48c:	f7e6 fa1c 	bl	80038c8 <__aeabi_i2d>
 801d490:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d492:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d494:	f7e5 faca 	bl	8002a2c <__aeabi_dmul>
 801d498:	4bba      	ldr	r3, [pc, #744]	@ (801d784 <_dtoa_r+0x718>)
 801d49a:	2200      	movs	r2, #0
 801d49c:	f7e4 fac6 	bl	8001a2c <__aeabi_dadd>
 801d4a0:	4bb9      	ldr	r3, [pc, #740]	@ (801d788 <_dtoa_r+0x71c>)
 801d4a2:	0006      	movs	r6, r0
 801d4a4:	18cf      	adds	r7, r1, r3
 801d4a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d4a8:	2b00      	cmp	r3, #0
 801d4aa:	d16d      	bne.n	801d588 <_dtoa_r+0x51c>
 801d4ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d4ae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d4b0:	2200      	movs	r2, #0
 801d4b2:	4bb6      	ldr	r3, [pc, #728]	@ (801d78c <_dtoa_r+0x720>)
 801d4b4:	f7e5 fda0 	bl	8002ff8 <__aeabi_dsub>
 801d4b8:	0032      	movs	r2, r6
 801d4ba:	003b      	movs	r3, r7
 801d4bc:	0004      	movs	r4, r0
 801d4be:	000d      	movs	r5, r1
 801d4c0:	f7e2 ffe8 	bl	8000494 <__aeabi_dcmpgt>
 801d4c4:	2800      	cmp	r0, #0
 801d4c6:	d000      	beq.n	801d4ca <_dtoa_r+0x45e>
 801d4c8:	e2b6      	b.n	801da38 <_dtoa_r+0x9cc>
 801d4ca:	2180      	movs	r1, #128	@ 0x80
 801d4cc:	0609      	lsls	r1, r1, #24
 801d4ce:	187b      	adds	r3, r7, r1
 801d4d0:	0032      	movs	r2, r6
 801d4d2:	0020      	movs	r0, r4
 801d4d4:	0029      	movs	r1, r5
 801d4d6:	f7e2 ffc9 	bl	800046c <__aeabi_dcmplt>
 801d4da:	2800      	cmp	r0, #0
 801d4dc:	d128      	bne.n	801d530 <_dtoa_r+0x4c4>
 801d4de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801d4e0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 801d4e2:	930a      	str	r3, [sp, #40]	@ 0x28
 801d4e4:	940b      	str	r4, [sp, #44]	@ 0x2c
 801d4e6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801d4e8:	2b00      	cmp	r3, #0
 801d4ea:	da00      	bge.n	801d4ee <_dtoa_r+0x482>
 801d4ec:	e174      	b.n	801d7d8 <_dtoa_r+0x76c>
 801d4ee:	9a04      	ldr	r2, [sp, #16]
 801d4f0:	2a0e      	cmp	r2, #14
 801d4f2:	dd00      	ble.n	801d4f6 <_dtoa_r+0x48a>
 801d4f4:	e170      	b.n	801d7d8 <_dtoa_r+0x76c>
 801d4f6:	4b9f      	ldr	r3, [pc, #636]	@ (801d774 <_dtoa_r+0x708>)
 801d4f8:	00d2      	lsls	r2, r2, #3
 801d4fa:	189b      	adds	r3, r3, r2
 801d4fc:	685c      	ldr	r4, [r3, #4]
 801d4fe:	681b      	ldr	r3, [r3, #0]
 801d500:	9306      	str	r3, [sp, #24]
 801d502:	9407      	str	r4, [sp, #28]
 801d504:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d506:	2b00      	cmp	r3, #0
 801d508:	db00      	blt.n	801d50c <_dtoa_r+0x4a0>
 801d50a:	e0e7      	b.n	801d6dc <_dtoa_r+0x670>
 801d50c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d50e:	2b00      	cmp	r3, #0
 801d510:	dd00      	ble.n	801d514 <_dtoa_r+0x4a8>
 801d512:	e0e3      	b.n	801d6dc <_dtoa_r+0x670>
 801d514:	d10c      	bne.n	801d530 <_dtoa_r+0x4c4>
 801d516:	9806      	ldr	r0, [sp, #24]
 801d518:	9907      	ldr	r1, [sp, #28]
 801d51a:	2200      	movs	r2, #0
 801d51c:	4b9b      	ldr	r3, [pc, #620]	@ (801d78c <_dtoa_r+0x720>)
 801d51e:	f7e5 fa85 	bl	8002a2c <__aeabi_dmul>
 801d522:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d526:	f7e2 ffbf 	bl	80004a8 <__aeabi_dcmpge>
 801d52a:	2800      	cmp	r0, #0
 801d52c:	d100      	bne.n	801d530 <_dtoa_r+0x4c4>
 801d52e:	e286      	b.n	801da3e <_dtoa_r+0x9d2>
 801d530:	2600      	movs	r6, #0
 801d532:	0037      	movs	r7, r6
 801d534:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801d536:	9c08      	ldr	r4, [sp, #32]
 801d538:	43db      	mvns	r3, r3
 801d53a:	930c      	str	r3, [sp, #48]	@ 0x30
 801d53c:	9704      	str	r7, [sp, #16]
 801d53e:	2700      	movs	r7, #0
 801d540:	0031      	movs	r1, r6
 801d542:	9803      	ldr	r0, [sp, #12]
 801d544:	f001 f838 	bl	801e5b8 <_Bfree>
 801d548:	9b04      	ldr	r3, [sp, #16]
 801d54a:	2b00      	cmp	r3, #0
 801d54c:	d100      	bne.n	801d550 <_dtoa_r+0x4e4>
 801d54e:	e0bb      	b.n	801d6c8 <_dtoa_r+0x65c>
 801d550:	2f00      	cmp	r7, #0
 801d552:	d005      	beq.n	801d560 <_dtoa_r+0x4f4>
 801d554:	429f      	cmp	r7, r3
 801d556:	d003      	beq.n	801d560 <_dtoa_r+0x4f4>
 801d558:	0039      	movs	r1, r7
 801d55a:	9803      	ldr	r0, [sp, #12]
 801d55c:	f001 f82c 	bl	801e5b8 <_Bfree>
 801d560:	9904      	ldr	r1, [sp, #16]
 801d562:	9803      	ldr	r0, [sp, #12]
 801d564:	f001 f828 	bl	801e5b8 <_Bfree>
 801d568:	e0ae      	b.n	801d6c8 <_dtoa_r+0x65c>
 801d56a:	423d      	tst	r5, r7
 801d56c:	d005      	beq.n	801d57a <_dtoa_r+0x50e>
 801d56e:	6832      	ldr	r2, [r6, #0]
 801d570:	6873      	ldr	r3, [r6, #4]
 801d572:	f7e5 fa5b 	bl	8002a2c <__aeabi_dmul>
 801d576:	003b      	movs	r3, r7
 801d578:	3401      	adds	r4, #1
 801d57a:	106d      	asrs	r5, r5, #1
 801d57c:	3608      	adds	r6, #8
 801d57e:	e75b      	b.n	801d438 <_dtoa_r+0x3cc>
 801d580:	9b04      	ldr	r3, [sp, #16]
 801d582:	930c      	str	r3, [sp, #48]	@ 0x30
 801d584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d586:	e77f      	b.n	801d488 <_dtoa_r+0x41c>
 801d588:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d58a:	4b7a      	ldr	r3, [pc, #488]	@ (801d774 <_dtoa_r+0x708>)
 801d58c:	3a01      	subs	r2, #1
 801d58e:	00d2      	lsls	r2, r2, #3
 801d590:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801d592:	189b      	adds	r3, r3, r2
 801d594:	681a      	ldr	r2, [r3, #0]
 801d596:	685b      	ldr	r3, [r3, #4]
 801d598:	2900      	cmp	r1, #0
 801d59a:	d04c      	beq.n	801d636 <_dtoa_r+0x5ca>
 801d59c:	2000      	movs	r0, #0
 801d59e:	497c      	ldr	r1, [pc, #496]	@ (801d790 <_dtoa_r+0x724>)
 801d5a0:	f7e4 fe0a 	bl	80021b8 <__aeabi_ddiv>
 801d5a4:	0032      	movs	r2, r6
 801d5a6:	003b      	movs	r3, r7
 801d5a8:	f7e5 fd26 	bl	8002ff8 <__aeabi_dsub>
 801d5ac:	9a08      	ldr	r2, [sp, #32]
 801d5ae:	0006      	movs	r6, r0
 801d5b0:	4694      	mov	ip, r2
 801d5b2:	000f      	movs	r7, r1
 801d5b4:	9b08      	ldr	r3, [sp, #32]
 801d5b6:	9316      	str	r3, [sp, #88]	@ 0x58
 801d5b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d5ba:	4463      	add	r3, ip
 801d5bc:	9311      	str	r3, [sp, #68]	@ 0x44
 801d5be:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d5c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d5c2:	f7e6 f945 	bl	8003850 <__aeabi_d2iz>
 801d5c6:	0005      	movs	r5, r0
 801d5c8:	f7e6 f97e 	bl	80038c8 <__aeabi_i2d>
 801d5cc:	0002      	movs	r2, r0
 801d5ce:	000b      	movs	r3, r1
 801d5d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d5d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d5d4:	f7e5 fd10 	bl	8002ff8 <__aeabi_dsub>
 801d5d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801d5da:	3530      	adds	r5, #48	@ 0x30
 801d5dc:	1c5c      	adds	r4, r3, #1
 801d5de:	701d      	strb	r5, [r3, #0]
 801d5e0:	0032      	movs	r2, r6
 801d5e2:	003b      	movs	r3, r7
 801d5e4:	900a      	str	r0, [sp, #40]	@ 0x28
 801d5e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d5e8:	f7e2 ff40 	bl	800046c <__aeabi_dcmplt>
 801d5ec:	2800      	cmp	r0, #0
 801d5ee:	d16b      	bne.n	801d6c8 <_dtoa_r+0x65c>
 801d5f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d5f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d5f4:	2000      	movs	r0, #0
 801d5f6:	4961      	ldr	r1, [pc, #388]	@ (801d77c <_dtoa_r+0x710>)
 801d5f8:	f7e5 fcfe 	bl	8002ff8 <__aeabi_dsub>
 801d5fc:	0032      	movs	r2, r6
 801d5fe:	003b      	movs	r3, r7
 801d600:	f7e2 ff34 	bl	800046c <__aeabi_dcmplt>
 801d604:	2800      	cmp	r0, #0
 801d606:	d000      	beq.n	801d60a <_dtoa_r+0x59e>
 801d608:	e0c6      	b.n	801d798 <_dtoa_r+0x72c>
 801d60a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d60c:	42a3      	cmp	r3, r4
 801d60e:	d100      	bne.n	801d612 <_dtoa_r+0x5a6>
 801d610:	e765      	b.n	801d4de <_dtoa_r+0x472>
 801d612:	2200      	movs	r2, #0
 801d614:	0030      	movs	r0, r6
 801d616:	0039      	movs	r1, r7
 801d618:	4b59      	ldr	r3, [pc, #356]	@ (801d780 <_dtoa_r+0x714>)
 801d61a:	f7e5 fa07 	bl	8002a2c <__aeabi_dmul>
 801d61e:	2200      	movs	r2, #0
 801d620:	0006      	movs	r6, r0
 801d622:	000f      	movs	r7, r1
 801d624:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d626:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d628:	4b55      	ldr	r3, [pc, #340]	@ (801d780 <_dtoa_r+0x714>)
 801d62a:	f7e5 f9ff 	bl	8002a2c <__aeabi_dmul>
 801d62e:	9416      	str	r4, [sp, #88]	@ 0x58
 801d630:	900a      	str	r0, [sp, #40]	@ 0x28
 801d632:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d634:	e7c3      	b.n	801d5be <_dtoa_r+0x552>
 801d636:	0030      	movs	r0, r6
 801d638:	0039      	movs	r1, r7
 801d63a:	f7e5 f9f7 	bl	8002a2c <__aeabi_dmul>
 801d63e:	9d08      	ldr	r5, [sp, #32]
 801d640:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d642:	002b      	movs	r3, r5
 801d644:	4694      	mov	ip, r2
 801d646:	9016      	str	r0, [sp, #88]	@ 0x58
 801d648:	9117      	str	r1, [sp, #92]	@ 0x5c
 801d64a:	4463      	add	r3, ip
 801d64c:	9319      	str	r3, [sp, #100]	@ 0x64
 801d64e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d650:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d652:	f7e6 f8fd 	bl	8003850 <__aeabi_d2iz>
 801d656:	0004      	movs	r4, r0
 801d658:	f7e6 f936 	bl	80038c8 <__aeabi_i2d>
 801d65c:	000b      	movs	r3, r1
 801d65e:	0002      	movs	r2, r0
 801d660:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801d662:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d664:	f7e5 fcc8 	bl	8002ff8 <__aeabi_dsub>
 801d668:	3430      	adds	r4, #48	@ 0x30
 801d66a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801d66c:	702c      	strb	r4, [r5, #0]
 801d66e:	3501      	adds	r5, #1
 801d670:	0006      	movs	r6, r0
 801d672:	000f      	movs	r7, r1
 801d674:	42ab      	cmp	r3, r5
 801d676:	d12a      	bne.n	801d6ce <_dtoa_r+0x662>
 801d678:	9816      	ldr	r0, [sp, #88]	@ 0x58
 801d67a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 801d67c:	9b08      	ldr	r3, [sp, #32]
 801d67e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 801d680:	469c      	mov	ip, r3
 801d682:	2200      	movs	r2, #0
 801d684:	4b42      	ldr	r3, [pc, #264]	@ (801d790 <_dtoa_r+0x724>)
 801d686:	4464      	add	r4, ip
 801d688:	f7e4 f9d0 	bl	8001a2c <__aeabi_dadd>
 801d68c:	0002      	movs	r2, r0
 801d68e:	000b      	movs	r3, r1
 801d690:	0030      	movs	r0, r6
 801d692:	0039      	movs	r1, r7
 801d694:	f7e2 fefe 	bl	8000494 <__aeabi_dcmpgt>
 801d698:	2800      	cmp	r0, #0
 801d69a:	d000      	beq.n	801d69e <_dtoa_r+0x632>
 801d69c:	e07c      	b.n	801d798 <_dtoa_r+0x72c>
 801d69e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801d6a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801d6a2:	2000      	movs	r0, #0
 801d6a4:	493a      	ldr	r1, [pc, #232]	@ (801d790 <_dtoa_r+0x724>)
 801d6a6:	f7e5 fca7 	bl	8002ff8 <__aeabi_dsub>
 801d6aa:	0002      	movs	r2, r0
 801d6ac:	000b      	movs	r3, r1
 801d6ae:	0030      	movs	r0, r6
 801d6b0:	0039      	movs	r1, r7
 801d6b2:	f7e2 fedb 	bl	800046c <__aeabi_dcmplt>
 801d6b6:	2800      	cmp	r0, #0
 801d6b8:	d100      	bne.n	801d6bc <_dtoa_r+0x650>
 801d6ba:	e710      	b.n	801d4de <_dtoa_r+0x472>
 801d6bc:	0023      	movs	r3, r4
 801d6be:	3c01      	subs	r4, #1
 801d6c0:	7822      	ldrb	r2, [r4, #0]
 801d6c2:	2a30      	cmp	r2, #48	@ 0x30
 801d6c4:	d0fa      	beq.n	801d6bc <_dtoa_r+0x650>
 801d6c6:	001c      	movs	r4, r3
 801d6c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d6ca:	9304      	str	r3, [sp, #16]
 801d6cc:	e042      	b.n	801d754 <_dtoa_r+0x6e8>
 801d6ce:	2200      	movs	r2, #0
 801d6d0:	4b2b      	ldr	r3, [pc, #172]	@ (801d780 <_dtoa_r+0x714>)
 801d6d2:	f7e5 f9ab 	bl	8002a2c <__aeabi_dmul>
 801d6d6:	900a      	str	r0, [sp, #40]	@ 0x28
 801d6d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d6da:	e7b8      	b.n	801d64e <_dtoa_r+0x5e2>
 801d6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d6de:	9d08      	ldr	r5, [sp, #32]
 801d6e0:	3b01      	subs	r3, #1
 801d6e2:	195b      	adds	r3, r3, r5
 801d6e4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801d6e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 801d6e8:	930a      	str	r3, [sp, #40]	@ 0x28
 801d6ea:	9a06      	ldr	r2, [sp, #24]
 801d6ec:	9b07      	ldr	r3, [sp, #28]
 801d6ee:	0030      	movs	r0, r6
 801d6f0:	0039      	movs	r1, r7
 801d6f2:	f7e4 fd61 	bl	80021b8 <__aeabi_ddiv>
 801d6f6:	f7e6 f8ab 	bl	8003850 <__aeabi_d2iz>
 801d6fa:	9009      	str	r0, [sp, #36]	@ 0x24
 801d6fc:	f7e6 f8e4 	bl	80038c8 <__aeabi_i2d>
 801d700:	9a06      	ldr	r2, [sp, #24]
 801d702:	9b07      	ldr	r3, [sp, #28]
 801d704:	f7e5 f992 	bl	8002a2c <__aeabi_dmul>
 801d708:	0002      	movs	r2, r0
 801d70a:	000b      	movs	r3, r1
 801d70c:	0030      	movs	r0, r6
 801d70e:	0039      	movs	r1, r7
 801d710:	f7e5 fc72 	bl	8002ff8 <__aeabi_dsub>
 801d714:	002b      	movs	r3, r5
 801d716:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d718:	3501      	adds	r5, #1
 801d71a:	3230      	adds	r2, #48	@ 0x30
 801d71c:	701a      	strb	r2, [r3, #0]
 801d71e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d720:	002c      	movs	r4, r5
 801d722:	429a      	cmp	r2, r3
 801d724:	d14b      	bne.n	801d7be <_dtoa_r+0x752>
 801d726:	0002      	movs	r2, r0
 801d728:	000b      	movs	r3, r1
 801d72a:	f7e4 f97f 	bl	8001a2c <__aeabi_dadd>
 801d72e:	9a06      	ldr	r2, [sp, #24]
 801d730:	9b07      	ldr	r3, [sp, #28]
 801d732:	0006      	movs	r6, r0
 801d734:	000f      	movs	r7, r1
 801d736:	f7e2 fead 	bl	8000494 <__aeabi_dcmpgt>
 801d73a:	2800      	cmp	r0, #0
 801d73c:	d12a      	bne.n	801d794 <_dtoa_r+0x728>
 801d73e:	9a06      	ldr	r2, [sp, #24]
 801d740:	9b07      	ldr	r3, [sp, #28]
 801d742:	0030      	movs	r0, r6
 801d744:	0039      	movs	r1, r7
 801d746:	f7e2 fe8b 	bl	8000460 <__aeabi_dcmpeq>
 801d74a:	2800      	cmp	r0, #0
 801d74c:	d002      	beq.n	801d754 <_dtoa_r+0x6e8>
 801d74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d750:	07dd      	lsls	r5, r3, #31
 801d752:	d41f      	bmi.n	801d794 <_dtoa_r+0x728>
 801d754:	9905      	ldr	r1, [sp, #20]
 801d756:	9803      	ldr	r0, [sp, #12]
 801d758:	f000 ff2e 	bl	801e5b8 <_Bfree>
 801d75c:	2300      	movs	r3, #0
 801d75e:	7023      	strb	r3, [r4, #0]
 801d760:	9b04      	ldr	r3, [sp, #16]
 801d762:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801d764:	3301      	adds	r3, #1
 801d766:	6013      	str	r3, [r2, #0]
 801d768:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801d76a:	2b00      	cmp	r3, #0
 801d76c:	d100      	bne.n	801d770 <_dtoa_r+0x704>
 801d76e:	e4c7      	b.n	801d100 <_dtoa_r+0x94>
 801d770:	601c      	str	r4, [r3, #0]
 801d772:	e4c5      	b.n	801d100 <_dtoa_r+0x94>
 801d774:	08021b30 	.word	0x08021b30
 801d778:	08021b08 	.word	0x08021b08
 801d77c:	3ff00000 	.word	0x3ff00000
 801d780:	40240000 	.word	0x40240000
 801d784:	401c0000 	.word	0x401c0000
 801d788:	fcc00000 	.word	0xfcc00000
 801d78c:	40140000 	.word	0x40140000
 801d790:	3fe00000 	.word	0x3fe00000
 801d794:	9b04      	ldr	r3, [sp, #16]
 801d796:	930c      	str	r3, [sp, #48]	@ 0x30
 801d798:	0023      	movs	r3, r4
 801d79a:	001c      	movs	r4, r3
 801d79c:	3b01      	subs	r3, #1
 801d79e:	781a      	ldrb	r2, [r3, #0]
 801d7a0:	2a39      	cmp	r2, #57	@ 0x39
 801d7a2:	d108      	bne.n	801d7b6 <_dtoa_r+0x74a>
 801d7a4:	9a08      	ldr	r2, [sp, #32]
 801d7a6:	429a      	cmp	r2, r3
 801d7a8:	d1f7      	bne.n	801d79a <_dtoa_r+0x72e>
 801d7aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801d7ac:	9908      	ldr	r1, [sp, #32]
 801d7ae:	3201      	adds	r2, #1
 801d7b0:	920c      	str	r2, [sp, #48]	@ 0x30
 801d7b2:	2230      	movs	r2, #48	@ 0x30
 801d7b4:	700a      	strb	r2, [r1, #0]
 801d7b6:	781a      	ldrb	r2, [r3, #0]
 801d7b8:	3201      	adds	r2, #1
 801d7ba:	701a      	strb	r2, [r3, #0]
 801d7bc:	e784      	b.n	801d6c8 <_dtoa_r+0x65c>
 801d7be:	2200      	movs	r2, #0
 801d7c0:	4bc6      	ldr	r3, [pc, #792]	@ (801dadc <_dtoa_r+0xa70>)
 801d7c2:	f7e5 f933 	bl	8002a2c <__aeabi_dmul>
 801d7c6:	2200      	movs	r2, #0
 801d7c8:	2300      	movs	r3, #0
 801d7ca:	0006      	movs	r6, r0
 801d7cc:	000f      	movs	r7, r1
 801d7ce:	f7e2 fe47 	bl	8000460 <__aeabi_dcmpeq>
 801d7d2:	2800      	cmp	r0, #0
 801d7d4:	d089      	beq.n	801d6ea <_dtoa_r+0x67e>
 801d7d6:	e7bd      	b.n	801d754 <_dtoa_r+0x6e8>
 801d7d8:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801d7da:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801d7dc:	9c06      	ldr	r4, [sp, #24]
 801d7de:	2f00      	cmp	r7, #0
 801d7e0:	d014      	beq.n	801d80c <_dtoa_r+0x7a0>
 801d7e2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801d7e4:	2a01      	cmp	r2, #1
 801d7e6:	dd00      	ble.n	801d7ea <_dtoa_r+0x77e>
 801d7e8:	e0e4      	b.n	801d9b4 <_dtoa_r+0x948>
 801d7ea:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801d7ec:	2a00      	cmp	r2, #0
 801d7ee:	d100      	bne.n	801d7f2 <_dtoa_r+0x786>
 801d7f0:	e0da      	b.n	801d9a8 <_dtoa_r+0x93c>
 801d7f2:	4abb      	ldr	r2, [pc, #748]	@ (801dae0 <_dtoa_r+0xa74>)
 801d7f4:	189b      	adds	r3, r3, r2
 801d7f6:	9a06      	ldr	r2, [sp, #24]
 801d7f8:	2101      	movs	r1, #1
 801d7fa:	18d2      	adds	r2, r2, r3
 801d7fc:	9206      	str	r2, [sp, #24]
 801d7fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d800:	9803      	ldr	r0, [sp, #12]
 801d802:	18d3      	adds	r3, r2, r3
 801d804:	930d      	str	r3, [sp, #52]	@ 0x34
 801d806:	f000 ffdb 	bl	801e7c0 <__i2b>
 801d80a:	0007      	movs	r7, r0
 801d80c:	2c00      	cmp	r4, #0
 801d80e:	d00e      	beq.n	801d82e <_dtoa_r+0x7c2>
 801d810:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d812:	2b00      	cmp	r3, #0
 801d814:	dd0b      	ble.n	801d82e <_dtoa_r+0x7c2>
 801d816:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d818:	0023      	movs	r3, r4
 801d81a:	4294      	cmp	r4, r2
 801d81c:	dd00      	ble.n	801d820 <_dtoa_r+0x7b4>
 801d81e:	0013      	movs	r3, r2
 801d820:	9a06      	ldr	r2, [sp, #24]
 801d822:	1ae4      	subs	r4, r4, r3
 801d824:	1ad2      	subs	r2, r2, r3
 801d826:	9206      	str	r2, [sp, #24]
 801d828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d82a:	1ad3      	subs	r3, r2, r3
 801d82c:	930d      	str	r3, [sp, #52]	@ 0x34
 801d82e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d830:	2b00      	cmp	r3, #0
 801d832:	d021      	beq.n	801d878 <_dtoa_r+0x80c>
 801d834:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801d836:	2b00      	cmp	r3, #0
 801d838:	d100      	bne.n	801d83c <_dtoa_r+0x7d0>
 801d83a:	e0d3      	b.n	801d9e4 <_dtoa_r+0x978>
 801d83c:	9e05      	ldr	r6, [sp, #20]
 801d83e:	2d00      	cmp	r5, #0
 801d840:	d014      	beq.n	801d86c <_dtoa_r+0x800>
 801d842:	0039      	movs	r1, r7
 801d844:	002a      	movs	r2, r5
 801d846:	9803      	ldr	r0, [sp, #12]
 801d848:	f001 f87c 	bl	801e944 <__pow5mult>
 801d84c:	9a05      	ldr	r2, [sp, #20]
 801d84e:	0001      	movs	r1, r0
 801d850:	0007      	movs	r7, r0
 801d852:	9803      	ldr	r0, [sp, #12]
 801d854:	f000 ffcc 	bl	801e7f0 <__multiply>
 801d858:	0006      	movs	r6, r0
 801d85a:	9905      	ldr	r1, [sp, #20]
 801d85c:	9803      	ldr	r0, [sp, #12]
 801d85e:	f000 feab 	bl	801e5b8 <_Bfree>
 801d862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d864:	9605      	str	r6, [sp, #20]
 801d866:	1b5b      	subs	r3, r3, r5
 801d868:	930f      	str	r3, [sp, #60]	@ 0x3c
 801d86a:	d005      	beq.n	801d878 <_dtoa_r+0x80c>
 801d86c:	0031      	movs	r1, r6
 801d86e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801d870:	9803      	ldr	r0, [sp, #12]
 801d872:	f001 f867 	bl	801e944 <__pow5mult>
 801d876:	9005      	str	r0, [sp, #20]
 801d878:	2101      	movs	r1, #1
 801d87a:	9803      	ldr	r0, [sp, #12]
 801d87c:	f000 ffa0 	bl	801e7c0 <__i2b>
 801d880:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801d882:	0006      	movs	r6, r0
 801d884:	2b00      	cmp	r3, #0
 801d886:	d100      	bne.n	801d88a <_dtoa_r+0x81e>
 801d888:	e1bc      	b.n	801dc04 <_dtoa_r+0xb98>
 801d88a:	001a      	movs	r2, r3
 801d88c:	0001      	movs	r1, r0
 801d88e:	9803      	ldr	r0, [sp, #12]
 801d890:	f001 f858 	bl	801e944 <__pow5mult>
 801d894:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801d896:	0006      	movs	r6, r0
 801d898:	2500      	movs	r5, #0
 801d89a:	2b01      	cmp	r3, #1
 801d89c:	dc16      	bgt.n	801d8cc <_dtoa_r+0x860>
 801d89e:	2500      	movs	r5, #0
 801d8a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d8a2:	42ab      	cmp	r3, r5
 801d8a4:	d10e      	bne.n	801d8c4 <_dtoa_r+0x858>
 801d8a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d8a8:	031b      	lsls	r3, r3, #12
 801d8aa:	42ab      	cmp	r3, r5
 801d8ac:	d10a      	bne.n	801d8c4 <_dtoa_r+0x858>
 801d8ae:	4b8d      	ldr	r3, [pc, #564]	@ (801dae4 <_dtoa_r+0xa78>)
 801d8b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801d8b2:	4213      	tst	r3, r2
 801d8b4:	d006      	beq.n	801d8c4 <_dtoa_r+0x858>
 801d8b6:	9b06      	ldr	r3, [sp, #24]
 801d8b8:	3501      	adds	r5, #1
 801d8ba:	3301      	adds	r3, #1
 801d8bc:	9306      	str	r3, [sp, #24]
 801d8be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d8c0:	3301      	adds	r3, #1
 801d8c2:	930d      	str	r3, [sp, #52]	@ 0x34
 801d8c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801d8c6:	2001      	movs	r0, #1
 801d8c8:	2b00      	cmp	r3, #0
 801d8ca:	d008      	beq.n	801d8de <_dtoa_r+0x872>
 801d8cc:	6933      	ldr	r3, [r6, #16]
 801d8ce:	3303      	adds	r3, #3
 801d8d0:	009b      	lsls	r3, r3, #2
 801d8d2:	18f3      	adds	r3, r6, r3
 801d8d4:	6858      	ldr	r0, [r3, #4]
 801d8d6:	f000 ff23 	bl	801e720 <__hi0bits>
 801d8da:	2320      	movs	r3, #32
 801d8dc:	1a18      	subs	r0, r3, r0
 801d8de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d8e0:	1818      	adds	r0, r3, r0
 801d8e2:	0002      	movs	r2, r0
 801d8e4:	231f      	movs	r3, #31
 801d8e6:	401a      	ands	r2, r3
 801d8e8:	4218      	tst	r0, r3
 801d8ea:	d100      	bne.n	801d8ee <_dtoa_r+0x882>
 801d8ec:	e081      	b.n	801d9f2 <_dtoa_r+0x986>
 801d8ee:	3301      	adds	r3, #1
 801d8f0:	1a9b      	subs	r3, r3, r2
 801d8f2:	2b04      	cmp	r3, #4
 801d8f4:	dd79      	ble.n	801d9ea <_dtoa_r+0x97e>
 801d8f6:	231c      	movs	r3, #28
 801d8f8:	1a9b      	subs	r3, r3, r2
 801d8fa:	9a06      	ldr	r2, [sp, #24]
 801d8fc:	18e4      	adds	r4, r4, r3
 801d8fe:	18d2      	adds	r2, r2, r3
 801d900:	9206      	str	r2, [sp, #24]
 801d902:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d904:	18d3      	adds	r3, r2, r3
 801d906:	930d      	str	r3, [sp, #52]	@ 0x34
 801d908:	9b06      	ldr	r3, [sp, #24]
 801d90a:	2b00      	cmp	r3, #0
 801d90c:	dd05      	ble.n	801d91a <_dtoa_r+0x8ae>
 801d90e:	001a      	movs	r2, r3
 801d910:	9905      	ldr	r1, [sp, #20]
 801d912:	9803      	ldr	r0, [sp, #12]
 801d914:	f001 f872 	bl	801e9fc <__lshift>
 801d918:	9005      	str	r0, [sp, #20]
 801d91a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d91c:	2b00      	cmp	r3, #0
 801d91e:	dd05      	ble.n	801d92c <_dtoa_r+0x8c0>
 801d920:	0031      	movs	r1, r6
 801d922:	001a      	movs	r2, r3
 801d924:	9803      	ldr	r0, [sp, #12]
 801d926:	f001 f869 	bl	801e9fc <__lshift>
 801d92a:	0006      	movs	r6, r0
 801d92c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d92e:	2b00      	cmp	r3, #0
 801d930:	d061      	beq.n	801d9f6 <_dtoa_r+0x98a>
 801d932:	0031      	movs	r1, r6
 801d934:	9805      	ldr	r0, [sp, #20]
 801d936:	f001 f8cd 	bl	801ead4 <__mcmp>
 801d93a:	2800      	cmp	r0, #0
 801d93c:	da5b      	bge.n	801d9f6 <_dtoa_r+0x98a>
 801d93e:	9b04      	ldr	r3, [sp, #16]
 801d940:	220a      	movs	r2, #10
 801d942:	3b01      	subs	r3, #1
 801d944:	930c      	str	r3, [sp, #48]	@ 0x30
 801d946:	9905      	ldr	r1, [sp, #20]
 801d948:	2300      	movs	r3, #0
 801d94a:	9803      	ldr	r0, [sp, #12]
 801d94c:	f000 fe58 	bl	801e600 <__multadd>
 801d950:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801d952:	9005      	str	r0, [sp, #20]
 801d954:	2b00      	cmp	r3, #0
 801d956:	d100      	bne.n	801d95a <_dtoa_r+0x8ee>
 801d958:	e15b      	b.n	801dc12 <_dtoa_r+0xba6>
 801d95a:	2300      	movs	r3, #0
 801d95c:	0039      	movs	r1, r7
 801d95e:	220a      	movs	r2, #10
 801d960:	9803      	ldr	r0, [sp, #12]
 801d962:	f000 fe4d 	bl	801e600 <__multadd>
 801d966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d968:	0007      	movs	r7, r0
 801d96a:	2b00      	cmp	r3, #0
 801d96c:	dc4d      	bgt.n	801da0a <_dtoa_r+0x99e>
 801d96e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801d970:	2b02      	cmp	r3, #2
 801d972:	dd46      	ble.n	801da02 <_dtoa_r+0x996>
 801d974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d976:	2b00      	cmp	r3, #0
 801d978:	d000      	beq.n	801d97c <_dtoa_r+0x910>
 801d97a:	e5db      	b.n	801d534 <_dtoa_r+0x4c8>
 801d97c:	0031      	movs	r1, r6
 801d97e:	2205      	movs	r2, #5
 801d980:	9803      	ldr	r0, [sp, #12]
 801d982:	f000 fe3d 	bl	801e600 <__multadd>
 801d986:	0006      	movs	r6, r0
 801d988:	0001      	movs	r1, r0
 801d98a:	9805      	ldr	r0, [sp, #20]
 801d98c:	f001 f8a2 	bl	801ead4 <__mcmp>
 801d990:	2800      	cmp	r0, #0
 801d992:	dc00      	bgt.n	801d996 <_dtoa_r+0x92a>
 801d994:	e5ce      	b.n	801d534 <_dtoa_r+0x4c8>
 801d996:	9b08      	ldr	r3, [sp, #32]
 801d998:	9a08      	ldr	r2, [sp, #32]
 801d99a:	1c5c      	adds	r4, r3, #1
 801d99c:	2331      	movs	r3, #49	@ 0x31
 801d99e:	7013      	strb	r3, [r2, #0]
 801d9a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d9a2:	3301      	adds	r3, #1
 801d9a4:	930c      	str	r3, [sp, #48]	@ 0x30
 801d9a6:	e5c9      	b.n	801d53c <_dtoa_r+0x4d0>
 801d9a8:	2336      	movs	r3, #54	@ 0x36
 801d9aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801d9ac:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801d9ae:	1a9b      	subs	r3, r3, r2
 801d9b0:	9c06      	ldr	r4, [sp, #24]
 801d9b2:	e720      	b.n	801d7f6 <_dtoa_r+0x78a>
 801d9b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9b6:	1e5d      	subs	r5, r3, #1
 801d9b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d9ba:	42ab      	cmp	r3, r5
 801d9bc:	db08      	blt.n	801d9d0 <_dtoa_r+0x964>
 801d9be:	1b5d      	subs	r5, r3, r5
 801d9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9c2:	2b00      	cmp	r3, #0
 801d9c4:	daf4      	bge.n	801d9b0 <_dtoa_r+0x944>
 801d9c6:	9b06      	ldr	r3, [sp, #24]
 801d9c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d9ca:	1a9c      	subs	r4, r3, r2
 801d9cc:	2300      	movs	r3, #0
 801d9ce:	e712      	b.n	801d7f6 <_dtoa_r+0x78a>
 801d9d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d9d2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801d9d4:	1aeb      	subs	r3, r5, r3
 801d9d6:	18d3      	adds	r3, r2, r3
 801d9d8:	9314      	str	r3, [sp, #80]	@ 0x50
 801d9da:	950f      	str	r5, [sp, #60]	@ 0x3c
 801d9dc:	9c06      	ldr	r4, [sp, #24]
 801d9de:	2500      	movs	r5, #0
 801d9e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9e2:	e708      	b.n	801d7f6 <_dtoa_r+0x78a>
 801d9e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801d9e6:	9905      	ldr	r1, [sp, #20]
 801d9e8:	e742      	b.n	801d870 <_dtoa_r+0x804>
 801d9ea:	2b04      	cmp	r3, #4
 801d9ec:	d08c      	beq.n	801d908 <_dtoa_r+0x89c>
 801d9ee:	331c      	adds	r3, #28
 801d9f0:	e783      	b.n	801d8fa <_dtoa_r+0x88e>
 801d9f2:	0013      	movs	r3, r2
 801d9f4:	e7fb      	b.n	801d9ee <_dtoa_r+0x982>
 801d9f6:	9b04      	ldr	r3, [sp, #16]
 801d9f8:	930c      	str	r3, [sp, #48]	@ 0x30
 801d9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9fc:	930e      	str	r3, [sp, #56]	@ 0x38
 801d9fe:	2b00      	cmp	r3, #0
 801da00:	ddb5      	ble.n	801d96e <_dtoa_r+0x902>
 801da02:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801da04:	2b00      	cmp	r3, #0
 801da06:	d100      	bne.n	801da0a <_dtoa_r+0x99e>
 801da08:	e107      	b.n	801dc1a <_dtoa_r+0xbae>
 801da0a:	2c00      	cmp	r4, #0
 801da0c:	dd05      	ble.n	801da1a <_dtoa_r+0x9ae>
 801da0e:	0039      	movs	r1, r7
 801da10:	0022      	movs	r2, r4
 801da12:	9803      	ldr	r0, [sp, #12]
 801da14:	f000 fff2 	bl	801e9fc <__lshift>
 801da18:	0007      	movs	r7, r0
 801da1a:	9704      	str	r7, [sp, #16]
 801da1c:	2d00      	cmp	r5, #0
 801da1e:	d020      	beq.n	801da62 <_dtoa_r+0x9f6>
 801da20:	6879      	ldr	r1, [r7, #4]
 801da22:	9803      	ldr	r0, [sp, #12]
 801da24:	f000 fd84 	bl	801e530 <_Balloc>
 801da28:	1e04      	subs	r4, r0, #0
 801da2a:	d10c      	bne.n	801da46 <_dtoa_r+0x9da>
 801da2c:	0022      	movs	r2, r4
 801da2e:	4b2e      	ldr	r3, [pc, #184]	@ (801dae8 <_dtoa_r+0xa7c>)
 801da30:	482e      	ldr	r0, [pc, #184]	@ (801daec <_dtoa_r+0xa80>)
 801da32:	492f      	ldr	r1, [pc, #188]	@ (801daf0 <_dtoa_r+0xa84>)
 801da34:	f7ff fb2f 	bl	801d096 <_dtoa_r+0x2a>
 801da38:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 801da3a:	0037      	movs	r7, r6
 801da3c:	e7ab      	b.n	801d996 <_dtoa_r+0x92a>
 801da3e:	9b04      	ldr	r3, [sp, #16]
 801da40:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801da42:	930c      	str	r3, [sp, #48]	@ 0x30
 801da44:	e7f9      	b.n	801da3a <_dtoa_r+0x9ce>
 801da46:	0039      	movs	r1, r7
 801da48:	693a      	ldr	r2, [r7, #16]
 801da4a:	310c      	adds	r1, #12
 801da4c:	3202      	adds	r2, #2
 801da4e:	0092      	lsls	r2, r2, #2
 801da50:	300c      	adds	r0, #12
 801da52:	f7ff fa53 	bl	801cefc <memcpy>
 801da56:	2201      	movs	r2, #1
 801da58:	0021      	movs	r1, r4
 801da5a:	9803      	ldr	r0, [sp, #12]
 801da5c:	f000 ffce 	bl	801e9fc <__lshift>
 801da60:	9004      	str	r0, [sp, #16]
 801da62:	9b08      	ldr	r3, [sp, #32]
 801da64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801da66:	9306      	str	r3, [sp, #24]
 801da68:	3b01      	subs	r3, #1
 801da6a:	189b      	adds	r3, r3, r2
 801da6c:	2201      	movs	r2, #1
 801da6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 801da70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801da72:	4013      	ands	r3, r2
 801da74:	930e      	str	r3, [sp, #56]	@ 0x38
 801da76:	0031      	movs	r1, r6
 801da78:	9805      	ldr	r0, [sp, #20]
 801da7a:	f7ff fa71 	bl	801cf60 <quorem>
 801da7e:	0039      	movs	r1, r7
 801da80:	0005      	movs	r5, r0
 801da82:	900a      	str	r0, [sp, #40]	@ 0x28
 801da84:	9805      	ldr	r0, [sp, #20]
 801da86:	f001 f825 	bl	801ead4 <__mcmp>
 801da8a:	9a04      	ldr	r2, [sp, #16]
 801da8c:	900d      	str	r0, [sp, #52]	@ 0x34
 801da8e:	0031      	movs	r1, r6
 801da90:	9803      	ldr	r0, [sp, #12]
 801da92:	f001 f83b 	bl	801eb0c <__mdiff>
 801da96:	2201      	movs	r2, #1
 801da98:	68c3      	ldr	r3, [r0, #12]
 801da9a:	0004      	movs	r4, r0
 801da9c:	3530      	adds	r5, #48	@ 0x30
 801da9e:	9209      	str	r2, [sp, #36]	@ 0x24
 801daa0:	2b00      	cmp	r3, #0
 801daa2:	d104      	bne.n	801daae <_dtoa_r+0xa42>
 801daa4:	0001      	movs	r1, r0
 801daa6:	9805      	ldr	r0, [sp, #20]
 801daa8:	f001 f814 	bl	801ead4 <__mcmp>
 801daac:	9009      	str	r0, [sp, #36]	@ 0x24
 801daae:	0021      	movs	r1, r4
 801dab0:	9803      	ldr	r0, [sp, #12]
 801dab2:	f000 fd81 	bl	801e5b8 <_Bfree>
 801dab6:	9b06      	ldr	r3, [sp, #24]
 801dab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801daba:	1c5c      	adds	r4, r3, #1
 801dabc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dabe:	4313      	orrs	r3, r2
 801dac0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801dac2:	4313      	orrs	r3, r2
 801dac4:	d116      	bne.n	801daf4 <_dtoa_r+0xa88>
 801dac6:	2d39      	cmp	r5, #57	@ 0x39
 801dac8:	d02f      	beq.n	801db2a <_dtoa_r+0xabe>
 801daca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801dacc:	2b00      	cmp	r3, #0
 801dace:	dd01      	ble.n	801dad4 <_dtoa_r+0xa68>
 801dad0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801dad2:	3531      	adds	r5, #49	@ 0x31
 801dad4:	9b06      	ldr	r3, [sp, #24]
 801dad6:	701d      	strb	r5, [r3, #0]
 801dad8:	e532      	b.n	801d540 <_dtoa_r+0x4d4>
 801dada:	46c0      	nop			@ (mov r8, r8)
 801dadc:	40240000 	.word	0x40240000
 801dae0:	00000433 	.word	0x00000433
 801dae4:	7ff00000 	.word	0x7ff00000
 801dae8:	080218af 	.word	0x080218af
 801daec:	08021857 	.word	0x08021857
 801daf0:	000002ef 	.word	0x000002ef
 801daf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801daf6:	2b00      	cmp	r3, #0
 801daf8:	db04      	blt.n	801db04 <_dtoa_r+0xa98>
 801dafa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801dafc:	4313      	orrs	r3, r2
 801dafe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801db00:	4313      	orrs	r3, r2
 801db02:	d11e      	bne.n	801db42 <_dtoa_r+0xad6>
 801db04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801db06:	2b00      	cmp	r3, #0
 801db08:	dde4      	ble.n	801dad4 <_dtoa_r+0xa68>
 801db0a:	9905      	ldr	r1, [sp, #20]
 801db0c:	2201      	movs	r2, #1
 801db0e:	9803      	ldr	r0, [sp, #12]
 801db10:	f000 ff74 	bl	801e9fc <__lshift>
 801db14:	0031      	movs	r1, r6
 801db16:	9005      	str	r0, [sp, #20]
 801db18:	f000 ffdc 	bl	801ead4 <__mcmp>
 801db1c:	2800      	cmp	r0, #0
 801db1e:	dc02      	bgt.n	801db26 <_dtoa_r+0xaba>
 801db20:	d1d8      	bne.n	801dad4 <_dtoa_r+0xa68>
 801db22:	07eb      	lsls	r3, r5, #31
 801db24:	d5d6      	bpl.n	801dad4 <_dtoa_r+0xa68>
 801db26:	2d39      	cmp	r5, #57	@ 0x39
 801db28:	d1d2      	bne.n	801dad0 <_dtoa_r+0xa64>
 801db2a:	2339      	movs	r3, #57	@ 0x39
 801db2c:	9a06      	ldr	r2, [sp, #24]
 801db2e:	7013      	strb	r3, [r2, #0]
 801db30:	0023      	movs	r3, r4
 801db32:	001c      	movs	r4, r3
 801db34:	3b01      	subs	r3, #1
 801db36:	781a      	ldrb	r2, [r3, #0]
 801db38:	2a39      	cmp	r2, #57	@ 0x39
 801db3a:	d050      	beq.n	801dbde <_dtoa_r+0xb72>
 801db3c:	3201      	adds	r2, #1
 801db3e:	701a      	strb	r2, [r3, #0]
 801db40:	e4fe      	b.n	801d540 <_dtoa_r+0x4d4>
 801db42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801db44:	2b00      	cmp	r3, #0
 801db46:	dd03      	ble.n	801db50 <_dtoa_r+0xae4>
 801db48:	2d39      	cmp	r5, #57	@ 0x39
 801db4a:	d0ee      	beq.n	801db2a <_dtoa_r+0xabe>
 801db4c:	3501      	adds	r5, #1
 801db4e:	e7c1      	b.n	801dad4 <_dtoa_r+0xa68>
 801db50:	9b06      	ldr	r3, [sp, #24]
 801db52:	9a06      	ldr	r2, [sp, #24]
 801db54:	701d      	strb	r5, [r3, #0]
 801db56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801db58:	4293      	cmp	r3, r2
 801db5a:	d02b      	beq.n	801dbb4 <_dtoa_r+0xb48>
 801db5c:	2300      	movs	r3, #0
 801db5e:	220a      	movs	r2, #10
 801db60:	9905      	ldr	r1, [sp, #20]
 801db62:	9803      	ldr	r0, [sp, #12]
 801db64:	f000 fd4c 	bl	801e600 <__multadd>
 801db68:	9b04      	ldr	r3, [sp, #16]
 801db6a:	9005      	str	r0, [sp, #20]
 801db6c:	429f      	cmp	r7, r3
 801db6e:	d109      	bne.n	801db84 <_dtoa_r+0xb18>
 801db70:	0039      	movs	r1, r7
 801db72:	2300      	movs	r3, #0
 801db74:	220a      	movs	r2, #10
 801db76:	9803      	ldr	r0, [sp, #12]
 801db78:	f000 fd42 	bl	801e600 <__multadd>
 801db7c:	0007      	movs	r7, r0
 801db7e:	9004      	str	r0, [sp, #16]
 801db80:	9406      	str	r4, [sp, #24]
 801db82:	e778      	b.n	801da76 <_dtoa_r+0xa0a>
 801db84:	0039      	movs	r1, r7
 801db86:	2300      	movs	r3, #0
 801db88:	220a      	movs	r2, #10
 801db8a:	9803      	ldr	r0, [sp, #12]
 801db8c:	f000 fd38 	bl	801e600 <__multadd>
 801db90:	2300      	movs	r3, #0
 801db92:	0007      	movs	r7, r0
 801db94:	220a      	movs	r2, #10
 801db96:	9904      	ldr	r1, [sp, #16]
 801db98:	9803      	ldr	r0, [sp, #12]
 801db9a:	f000 fd31 	bl	801e600 <__multadd>
 801db9e:	9004      	str	r0, [sp, #16]
 801dba0:	e7ee      	b.n	801db80 <_dtoa_r+0xb14>
 801dba2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801dba4:	2401      	movs	r4, #1
 801dba6:	2b00      	cmp	r3, #0
 801dba8:	dd00      	ble.n	801dbac <_dtoa_r+0xb40>
 801dbaa:	001c      	movs	r4, r3
 801dbac:	9704      	str	r7, [sp, #16]
 801dbae:	2700      	movs	r7, #0
 801dbb0:	9b08      	ldr	r3, [sp, #32]
 801dbb2:	191c      	adds	r4, r3, r4
 801dbb4:	9905      	ldr	r1, [sp, #20]
 801dbb6:	2201      	movs	r2, #1
 801dbb8:	9803      	ldr	r0, [sp, #12]
 801dbba:	f000 ff1f 	bl	801e9fc <__lshift>
 801dbbe:	0031      	movs	r1, r6
 801dbc0:	9005      	str	r0, [sp, #20]
 801dbc2:	f000 ff87 	bl	801ead4 <__mcmp>
 801dbc6:	2800      	cmp	r0, #0
 801dbc8:	dcb2      	bgt.n	801db30 <_dtoa_r+0xac4>
 801dbca:	d101      	bne.n	801dbd0 <_dtoa_r+0xb64>
 801dbcc:	07ed      	lsls	r5, r5, #31
 801dbce:	d4af      	bmi.n	801db30 <_dtoa_r+0xac4>
 801dbd0:	0023      	movs	r3, r4
 801dbd2:	001c      	movs	r4, r3
 801dbd4:	3b01      	subs	r3, #1
 801dbd6:	781a      	ldrb	r2, [r3, #0]
 801dbd8:	2a30      	cmp	r2, #48	@ 0x30
 801dbda:	d0fa      	beq.n	801dbd2 <_dtoa_r+0xb66>
 801dbdc:	e4b0      	b.n	801d540 <_dtoa_r+0x4d4>
 801dbde:	9a08      	ldr	r2, [sp, #32]
 801dbe0:	429a      	cmp	r2, r3
 801dbe2:	d1a6      	bne.n	801db32 <_dtoa_r+0xac6>
 801dbe4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801dbe6:	3301      	adds	r3, #1
 801dbe8:	930c      	str	r3, [sp, #48]	@ 0x30
 801dbea:	2331      	movs	r3, #49	@ 0x31
 801dbec:	7013      	strb	r3, [r2, #0]
 801dbee:	e4a7      	b.n	801d540 <_dtoa_r+0x4d4>
 801dbf0:	4b14      	ldr	r3, [pc, #80]	@ (801dc44 <_dtoa_r+0xbd8>)
 801dbf2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801dbf4:	9308      	str	r3, [sp, #32]
 801dbf6:	4b14      	ldr	r3, [pc, #80]	@ (801dc48 <_dtoa_r+0xbdc>)
 801dbf8:	2a00      	cmp	r2, #0
 801dbfa:	d001      	beq.n	801dc00 <_dtoa_r+0xb94>
 801dbfc:	f7ff fa7e 	bl	801d0fc <_dtoa_r+0x90>
 801dc00:	f7ff fa7e 	bl	801d100 <_dtoa_r+0x94>
 801dc04:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801dc06:	2b01      	cmp	r3, #1
 801dc08:	dc00      	bgt.n	801dc0c <_dtoa_r+0xba0>
 801dc0a:	e648      	b.n	801d89e <_dtoa_r+0x832>
 801dc0c:	2001      	movs	r0, #1
 801dc0e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 801dc10:	e665      	b.n	801d8de <_dtoa_r+0x872>
 801dc12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801dc14:	2b00      	cmp	r3, #0
 801dc16:	dc00      	bgt.n	801dc1a <_dtoa_r+0xbae>
 801dc18:	e6a9      	b.n	801d96e <_dtoa_r+0x902>
 801dc1a:	2400      	movs	r4, #0
 801dc1c:	0031      	movs	r1, r6
 801dc1e:	9805      	ldr	r0, [sp, #20]
 801dc20:	f7ff f99e 	bl	801cf60 <quorem>
 801dc24:	9b08      	ldr	r3, [sp, #32]
 801dc26:	3030      	adds	r0, #48	@ 0x30
 801dc28:	5518      	strb	r0, [r3, r4]
 801dc2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801dc2c:	3401      	adds	r4, #1
 801dc2e:	0005      	movs	r5, r0
 801dc30:	42a3      	cmp	r3, r4
 801dc32:	ddb6      	ble.n	801dba2 <_dtoa_r+0xb36>
 801dc34:	2300      	movs	r3, #0
 801dc36:	220a      	movs	r2, #10
 801dc38:	9905      	ldr	r1, [sp, #20]
 801dc3a:	9803      	ldr	r0, [sp, #12]
 801dc3c:	f000 fce0 	bl	801e600 <__multadd>
 801dc40:	9005      	str	r0, [sp, #20]
 801dc42:	e7eb      	b.n	801dc1c <_dtoa_r+0xbb0>
 801dc44:	0802184a 	.word	0x0802184a
 801dc48:	08021852 	.word	0x08021852

0801dc4c <_free_r>:
 801dc4c:	b570      	push	{r4, r5, r6, lr}
 801dc4e:	0005      	movs	r5, r0
 801dc50:	1e0c      	subs	r4, r1, #0
 801dc52:	d010      	beq.n	801dc76 <_free_r+0x2a>
 801dc54:	3c04      	subs	r4, #4
 801dc56:	6823      	ldr	r3, [r4, #0]
 801dc58:	2b00      	cmp	r3, #0
 801dc5a:	da00      	bge.n	801dc5e <_free_r+0x12>
 801dc5c:	18e4      	adds	r4, r4, r3
 801dc5e:	0028      	movs	r0, r5
 801dc60:	f000 fc56 	bl	801e510 <__malloc_lock>
 801dc64:	4a1d      	ldr	r2, [pc, #116]	@ (801dcdc <_free_r+0x90>)
 801dc66:	6813      	ldr	r3, [r2, #0]
 801dc68:	2b00      	cmp	r3, #0
 801dc6a:	d105      	bne.n	801dc78 <_free_r+0x2c>
 801dc6c:	6063      	str	r3, [r4, #4]
 801dc6e:	6014      	str	r4, [r2, #0]
 801dc70:	0028      	movs	r0, r5
 801dc72:	f000 fc55 	bl	801e520 <__malloc_unlock>
 801dc76:	bd70      	pop	{r4, r5, r6, pc}
 801dc78:	42a3      	cmp	r3, r4
 801dc7a:	d908      	bls.n	801dc8e <_free_r+0x42>
 801dc7c:	6820      	ldr	r0, [r4, #0]
 801dc7e:	1821      	adds	r1, r4, r0
 801dc80:	428b      	cmp	r3, r1
 801dc82:	d1f3      	bne.n	801dc6c <_free_r+0x20>
 801dc84:	6819      	ldr	r1, [r3, #0]
 801dc86:	685b      	ldr	r3, [r3, #4]
 801dc88:	1809      	adds	r1, r1, r0
 801dc8a:	6021      	str	r1, [r4, #0]
 801dc8c:	e7ee      	b.n	801dc6c <_free_r+0x20>
 801dc8e:	001a      	movs	r2, r3
 801dc90:	685b      	ldr	r3, [r3, #4]
 801dc92:	2b00      	cmp	r3, #0
 801dc94:	d001      	beq.n	801dc9a <_free_r+0x4e>
 801dc96:	42a3      	cmp	r3, r4
 801dc98:	d9f9      	bls.n	801dc8e <_free_r+0x42>
 801dc9a:	6811      	ldr	r1, [r2, #0]
 801dc9c:	1850      	adds	r0, r2, r1
 801dc9e:	42a0      	cmp	r0, r4
 801dca0:	d10b      	bne.n	801dcba <_free_r+0x6e>
 801dca2:	6820      	ldr	r0, [r4, #0]
 801dca4:	1809      	adds	r1, r1, r0
 801dca6:	1850      	adds	r0, r2, r1
 801dca8:	6011      	str	r1, [r2, #0]
 801dcaa:	4283      	cmp	r3, r0
 801dcac:	d1e0      	bne.n	801dc70 <_free_r+0x24>
 801dcae:	6818      	ldr	r0, [r3, #0]
 801dcb0:	685b      	ldr	r3, [r3, #4]
 801dcb2:	1841      	adds	r1, r0, r1
 801dcb4:	6011      	str	r1, [r2, #0]
 801dcb6:	6053      	str	r3, [r2, #4]
 801dcb8:	e7da      	b.n	801dc70 <_free_r+0x24>
 801dcba:	42a0      	cmp	r0, r4
 801dcbc:	d902      	bls.n	801dcc4 <_free_r+0x78>
 801dcbe:	230c      	movs	r3, #12
 801dcc0:	602b      	str	r3, [r5, #0]
 801dcc2:	e7d5      	b.n	801dc70 <_free_r+0x24>
 801dcc4:	6820      	ldr	r0, [r4, #0]
 801dcc6:	1821      	adds	r1, r4, r0
 801dcc8:	428b      	cmp	r3, r1
 801dcca:	d103      	bne.n	801dcd4 <_free_r+0x88>
 801dccc:	6819      	ldr	r1, [r3, #0]
 801dcce:	685b      	ldr	r3, [r3, #4]
 801dcd0:	1809      	adds	r1, r1, r0
 801dcd2:	6021      	str	r1, [r4, #0]
 801dcd4:	6063      	str	r3, [r4, #4]
 801dcd6:	6054      	str	r4, [r2, #4]
 801dcd8:	e7ca      	b.n	801dc70 <_free_r+0x24>
 801dcda:	46c0      	nop			@ (mov r8, r8)
 801dcdc:	20004f1c 	.word	0x20004f1c

0801dce0 <rshift>:
 801dce0:	0002      	movs	r2, r0
 801dce2:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dce4:	6904      	ldr	r4, [r0, #16]
 801dce6:	b085      	sub	sp, #20
 801dce8:	3214      	adds	r2, #20
 801dcea:	114b      	asrs	r3, r1, #5
 801dcec:	0016      	movs	r6, r2
 801dcee:	9302      	str	r3, [sp, #8]
 801dcf0:	429c      	cmp	r4, r3
 801dcf2:	dd31      	ble.n	801dd58 <rshift+0x78>
 801dcf4:	261f      	movs	r6, #31
 801dcf6:	000f      	movs	r7, r1
 801dcf8:	009b      	lsls	r3, r3, #2
 801dcfa:	00a5      	lsls	r5, r4, #2
 801dcfc:	18d3      	adds	r3, r2, r3
 801dcfe:	4037      	ands	r7, r6
 801dd00:	1955      	adds	r5, r2, r5
 801dd02:	9300      	str	r3, [sp, #0]
 801dd04:	9701      	str	r7, [sp, #4]
 801dd06:	4231      	tst	r1, r6
 801dd08:	d10d      	bne.n	801dd26 <rshift+0x46>
 801dd0a:	0016      	movs	r6, r2
 801dd0c:	0019      	movs	r1, r3
 801dd0e:	428d      	cmp	r5, r1
 801dd10:	d836      	bhi.n	801dd80 <rshift+0xa0>
 801dd12:	9b00      	ldr	r3, [sp, #0]
 801dd14:	2600      	movs	r6, #0
 801dd16:	3b03      	subs	r3, #3
 801dd18:	429d      	cmp	r5, r3
 801dd1a:	d302      	bcc.n	801dd22 <rshift+0x42>
 801dd1c:	9b02      	ldr	r3, [sp, #8]
 801dd1e:	1ae4      	subs	r4, r4, r3
 801dd20:	00a6      	lsls	r6, r4, #2
 801dd22:	1996      	adds	r6, r2, r6
 801dd24:	e018      	b.n	801dd58 <rshift+0x78>
 801dd26:	2120      	movs	r1, #32
 801dd28:	9e01      	ldr	r6, [sp, #4]
 801dd2a:	9f01      	ldr	r7, [sp, #4]
 801dd2c:	1b89      	subs	r1, r1, r6
 801dd2e:	9e00      	ldr	r6, [sp, #0]
 801dd30:	9103      	str	r1, [sp, #12]
 801dd32:	ce02      	ldmia	r6!, {r1}
 801dd34:	4694      	mov	ip, r2
 801dd36:	40f9      	lsrs	r1, r7
 801dd38:	42b5      	cmp	r5, r6
 801dd3a:	d816      	bhi.n	801dd6a <rshift+0x8a>
 801dd3c:	9b00      	ldr	r3, [sp, #0]
 801dd3e:	2600      	movs	r6, #0
 801dd40:	3301      	adds	r3, #1
 801dd42:	429d      	cmp	r5, r3
 801dd44:	d303      	bcc.n	801dd4e <rshift+0x6e>
 801dd46:	9b02      	ldr	r3, [sp, #8]
 801dd48:	1ae4      	subs	r4, r4, r3
 801dd4a:	00a6      	lsls	r6, r4, #2
 801dd4c:	3e04      	subs	r6, #4
 801dd4e:	1996      	adds	r6, r2, r6
 801dd50:	6031      	str	r1, [r6, #0]
 801dd52:	2900      	cmp	r1, #0
 801dd54:	d000      	beq.n	801dd58 <rshift+0x78>
 801dd56:	3604      	adds	r6, #4
 801dd58:	1ab1      	subs	r1, r6, r2
 801dd5a:	1089      	asrs	r1, r1, #2
 801dd5c:	6101      	str	r1, [r0, #16]
 801dd5e:	4296      	cmp	r6, r2
 801dd60:	d101      	bne.n	801dd66 <rshift+0x86>
 801dd62:	2300      	movs	r3, #0
 801dd64:	6143      	str	r3, [r0, #20]
 801dd66:	b005      	add	sp, #20
 801dd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dd6a:	6837      	ldr	r7, [r6, #0]
 801dd6c:	9b03      	ldr	r3, [sp, #12]
 801dd6e:	409f      	lsls	r7, r3
 801dd70:	430f      	orrs	r7, r1
 801dd72:	4661      	mov	r1, ip
 801dd74:	c180      	stmia	r1!, {r7}
 801dd76:	468c      	mov	ip, r1
 801dd78:	9b01      	ldr	r3, [sp, #4]
 801dd7a:	ce02      	ldmia	r6!, {r1}
 801dd7c:	40d9      	lsrs	r1, r3
 801dd7e:	e7db      	b.n	801dd38 <rshift+0x58>
 801dd80:	c980      	ldmia	r1!, {r7}
 801dd82:	c680      	stmia	r6!, {r7}
 801dd84:	e7c3      	b.n	801dd0e <rshift+0x2e>

0801dd86 <__hexdig_fun>:
 801dd86:	0002      	movs	r2, r0
 801dd88:	3a30      	subs	r2, #48	@ 0x30
 801dd8a:	0003      	movs	r3, r0
 801dd8c:	2a09      	cmp	r2, #9
 801dd8e:	d802      	bhi.n	801dd96 <__hexdig_fun+0x10>
 801dd90:	3b20      	subs	r3, #32
 801dd92:	b2d8      	uxtb	r0, r3
 801dd94:	4770      	bx	lr
 801dd96:	0002      	movs	r2, r0
 801dd98:	3a61      	subs	r2, #97	@ 0x61
 801dd9a:	2a05      	cmp	r2, #5
 801dd9c:	d801      	bhi.n	801dda2 <__hexdig_fun+0x1c>
 801dd9e:	3b47      	subs	r3, #71	@ 0x47
 801dda0:	e7f7      	b.n	801dd92 <__hexdig_fun+0xc>
 801dda2:	001a      	movs	r2, r3
 801dda4:	3a41      	subs	r2, #65	@ 0x41
 801dda6:	2000      	movs	r0, #0
 801dda8:	2a05      	cmp	r2, #5
 801ddaa:	d8f3      	bhi.n	801dd94 <__hexdig_fun+0xe>
 801ddac:	3b27      	subs	r3, #39	@ 0x27
 801ddae:	e7f0      	b.n	801dd92 <__hexdig_fun+0xc>

0801ddb0 <__gethex>:
 801ddb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ddb2:	b089      	sub	sp, #36	@ 0x24
 801ddb4:	9307      	str	r3, [sp, #28]
 801ddb6:	680b      	ldr	r3, [r1, #0]
 801ddb8:	9201      	str	r2, [sp, #4]
 801ddba:	9003      	str	r0, [sp, #12]
 801ddbc:	9106      	str	r1, [sp, #24]
 801ddbe:	1c9a      	adds	r2, r3, #2
 801ddc0:	0011      	movs	r1, r2
 801ddc2:	3201      	adds	r2, #1
 801ddc4:	1e50      	subs	r0, r2, #1
 801ddc6:	7800      	ldrb	r0, [r0, #0]
 801ddc8:	2830      	cmp	r0, #48	@ 0x30
 801ddca:	d0f9      	beq.n	801ddc0 <__gethex+0x10>
 801ddcc:	1acb      	subs	r3, r1, r3
 801ddce:	3b02      	subs	r3, #2
 801ddd0:	9305      	str	r3, [sp, #20]
 801ddd2:	9100      	str	r1, [sp, #0]
 801ddd4:	f7ff ffd7 	bl	801dd86 <__hexdig_fun>
 801ddd8:	2300      	movs	r3, #0
 801ddda:	001d      	movs	r5, r3
 801dddc:	9302      	str	r3, [sp, #8]
 801ddde:	4298      	cmp	r0, r3
 801dde0:	d11e      	bne.n	801de20 <__gethex+0x70>
 801dde2:	2201      	movs	r2, #1
 801dde4:	49a6      	ldr	r1, [pc, #664]	@ (801e080 <__gethex+0x2d0>)
 801dde6:	9800      	ldr	r0, [sp, #0]
 801dde8:	f7fe ff8c 	bl	801cd04 <strncmp>
 801ddec:	0007      	movs	r7, r0
 801ddee:	42a8      	cmp	r0, r5
 801ddf0:	d000      	beq.n	801ddf4 <__gethex+0x44>
 801ddf2:	e06a      	b.n	801deca <__gethex+0x11a>
 801ddf4:	9b00      	ldr	r3, [sp, #0]
 801ddf6:	7858      	ldrb	r0, [r3, #1]
 801ddf8:	1c5c      	adds	r4, r3, #1
 801ddfa:	f7ff ffc4 	bl	801dd86 <__hexdig_fun>
 801ddfe:	2301      	movs	r3, #1
 801de00:	9302      	str	r3, [sp, #8]
 801de02:	42a8      	cmp	r0, r5
 801de04:	d02f      	beq.n	801de66 <__gethex+0xb6>
 801de06:	9400      	str	r4, [sp, #0]
 801de08:	9b00      	ldr	r3, [sp, #0]
 801de0a:	7818      	ldrb	r0, [r3, #0]
 801de0c:	2830      	cmp	r0, #48	@ 0x30
 801de0e:	d009      	beq.n	801de24 <__gethex+0x74>
 801de10:	f7ff ffb9 	bl	801dd86 <__hexdig_fun>
 801de14:	4242      	negs	r2, r0
 801de16:	4142      	adcs	r2, r0
 801de18:	2301      	movs	r3, #1
 801de1a:	0025      	movs	r5, r4
 801de1c:	9202      	str	r2, [sp, #8]
 801de1e:	9305      	str	r3, [sp, #20]
 801de20:	9c00      	ldr	r4, [sp, #0]
 801de22:	e004      	b.n	801de2e <__gethex+0x7e>
 801de24:	9b00      	ldr	r3, [sp, #0]
 801de26:	3301      	adds	r3, #1
 801de28:	9300      	str	r3, [sp, #0]
 801de2a:	e7ed      	b.n	801de08 <__gethex+0x58>
 801de2c:	3401      	adds	r4, #1
 801de2e:	7820      	ldrb	r0, [r4, #0]
 801de30:	f7ff ffa9 	bl	801dd86 <__hexdig_fun>
 801de34:	1e07      	subs	r7, r0, #0
 801de36:	d1f9      	bne.n	801de2c <__gethex+0x7c>
 801de38:	2201      	movs	r2, #1
 801de3a:	0020      	movs	r0, r4
 801de3c:	4990      	ldr	r1, [pc, #576]	@ (801e080 <__gethex+0x2d0>)
 801de3e:	f7fe ff61 	bl	801cd04 <strncmp>
 801de42:	2800      	cmp	r0, #0
 801de44:	d10d      	bne.n	801de62 <__gethex+0xb2>
 801de46:	2d00      	cmp	r5, #0
 801de48:	d106      	bne.n	801de58 <__gethex+0xa8>
 801de4a:	3401      	adds	r4, #1
 801de4c:	0025      	movs	r5, r4
 801de4e:	7820      	ldrb	r0, [r4, #0]
 801de50:	f7ff ff99 	bl	801dd86 <__hexdig_fun>
 801de54:	2800      	cmp	r0, #0
 801de56:	d102      	bne.n	801de5e <__gethex+0xae>
 801de58:	1b2d      	subs	r5, r5, r4
 801de5a:	00af      	lsls	r7, r5, #2
 801de5c:	e003      	b.n	801de66 <__gethex+0xb6>
 801de5e:	3401      	adds	r4, #1
 801de60:	e7f5      	b.n	801de4e <__gethex+0x9e>
 801de62:	2d00      	cmp	r5, #0
 801de64:	d1f8      	bne.n	801de58 <__gethex+0xa8>
 801de66:	2220      	movs	r2, #32
 801de68:	7823      	ldrb	r3, [r4, #0]
 801de6a:	0026      	movs	r6, r4
 801de6c:	4393      	bics	r3, r2
 801de6e:	2b50      	cmp	r3, #80	@ 0x50
 801de70:	d11d      	bne.n	801deae <__gethex+0xfe>
 801de72:	7863      	ldrb	r3, [r4, #1]
 801de74:	2b2b      	cmp	r3, #43	@ 0x2b
 801de76:	d02d      	beq.n	801ded4 <__gethex+0x124>
 801de78:	2b2d      	cmp	r3, #45	@ 0x2d
 801de7a:	d02f      	beq.n	801dedc <__gethex+0x12c>
 801de7c:	2300      	movs	r3, #0
 801de7e:	1c66      	adds	r6, r4, #1
 801de80:	9304      	str	r3, [sp, #16]
 801de82:	7830      	ldrb	r0, [r6, #0]
 801de84:	f7ff ff7f 	bl	801dd86 <__hexdig_fun>
 801de88:	1e43      	subs	r3, r0, #1
 801de8a:	b2db      	uxtb	r3, r3
 801de8c:	0005      	movs	r5, r0
 801de8e:	2b18      	cmp	r3, #24
 801de90:	d82a      	bhi.n	801dee8 <__gethex+0x138>
 801de92:	7870      	ldrb	r0, [r6, #1]
 801de94:	f7ff ff77 	bl	801dd86 <__hexdig_fun>
 801de98:	1e43      	subs	r3, r0, #1
 801de9a:	b2db      	uxtb	r3, r3
 801de9c:	3601      	adds	r6, #1
 801de9e:	3d10      	subs	r5, #16
 801dea0:	2b18      	cmp	r3, #24
 801dea2:	d91d      	bls.n	801dee0 <__gethex+0x130>
 801dea4:	9b04      	ldr	r3, [sp, #16]
 801dea6:	2b00      	cmp	r3, #0
 801dea8:	d000      	beq.n	801deac <__gethex+0xfc>
 801deaa:	426d      	negs	r5, r5
 801deac:	197f      	adds	r7, r7, r5
 801deae:	9b06      	ldr	r3, [sp, #24]
 801deb0:	601e      	str	r6, [r3, #0]
 801deb2:	9b02      	ldr	r3, [sp, #8]
 801deb4:	2b00      	cmp	r3, #0
 801deb6:	d019      	beq.n	801deec <__gethex+0x13c>
 801deb8:	9b05      	ldr	r3, [sp, #20]
 801deba:	2606      	movs	r6, #6
 801debc:	425a      	negs	r2, r3
 801debe:	4153      	adcs	r3, r2
 801dec0:	425b      	negs	r3, r3
 801dec2:	401e      	ands	r6, r3
 801dec4:	0030      	movs	r0, r6
 801dec6:	b009      	add	sp, #36	@ 0x24
 801dec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801deca:	2301      	movs	r3, #1
 801decc:	2700      	movs	r7, #0
 801dece:	9c00      	ldr	r4, [sp, #0]
 801ded0:	9302      	str	r3, [sp, #8]
 801ded2:	e7c8      	b.n	801de66 <__gethex+0xb6>
 801ded4:	2300      	movs	r3, #0
 801ded6:	9304      	str	r3, [sp, #16]
 801ded8:	1ca6      	adds	r6, r4, #2
 801deda:	e7d2      	b.n	801de82 <__gethex+0xd2>
 801dedc:	2301      	movs	r3, #1
 801dede:	e7fa      	b.n	801ded6 <__gethex+0x126>
 801dee0:	230a      	movs	r3, #10
 801dee2:	435d      	muls	r5, r3
 801dee4:	182d      	adds	r5, r5, r0
 801dee6:	e7d4      	b.n	801de92 <__gethex+0xe2>
 801dee8:	0026      	movs	r6, r4
 801deea:	e7e0      	b.n	801deae <__gethex+0xfe>
 801deec:	9b00      	ldr	r3, [sp, #0]
 801deee:	9902      	ldr	r1, [sp, #8]
 801def0:	1ae3      	subs	r3, r4, r3
 801def2:	3b01      	subs	r3, #1
 801def4:	2b07      	cmp	r3, #7
 801def6:	dc0a      	bgt.n	801df0e <__gethex+0x15e>
 801def8:	9803      	ldr	r0, [sp, #12]
 801defa:	f000 fb19 	bl	801e530 <_Balloc>
 801defe:	1e05      	subs	r5, r0, #0
 801df00:	d108      	bne.n	801df14 <__gethex+0x164>
 801df02:	002a      	movs	r2, r5
 801df04:	21e4      	movs	r1, #228	@ 0xe4
 801df06:	4b5f      	ldr	r3, [pc, #380]	@ (801e084 <__gethex+0x2d4>)
 801df08:	485f      	ldr	r0, [pc, #380]	@ (801e088 <__gethex+0x2d8>)
 801df0a:	f7ff f80b 	bl	801cf24 <__assert_func>
 801df0e:	3101      	adds	r1, #1
 801df10:	105b      	asrs	r3, r3, #1
 801df12:	e7ef      	b.n	801def4 <__gethex+0x144>
 801df14:	0003      	movs	r3, r0
 801df16:	3314      	adds	r3, #20
 801df18:	9302      	str	r3, [sp, #8]
 801df1a:	9305      	str	r3, [sp, #20]
 801df1c:	2300      	movs	r3, #0
 801df1e:	001e      	movs	r6, r3
 801df20:	9304      	str	r3, [sp, #16]
 801df22:	9b00      	ldr	r3, [sp, #0]
 801df24:	42a3      	cmp	r3, r4
 801df26:	d338      	bcc.n	801df9a <__gethex+0x1ea>
 801df28:	9c05      	ldr	r4, [sp, #20]
 801df2a:	9b02      	ldr	r3, [sp, #8]
 801df2c:	c440      	stmia	r4!, {r6}
 801df2e:	1ae4      	subs	r4, r4, r3
 801df30:	10a4      	asrs	r4, r4, #2
 801df32:	0030      	movs	r0, r6
 801df34:	612c      	str	r4, [r5, #16]
 801df36:	f000 fbf3 	bl	801e720 <__hi0bits>
 801df3a:	9b01      	ldr	r3, [sp, #4]
 801df3c:	0164      	lsls	r4, r4, #5
 801df3e:	681b      	ldr	r3, [r3, #0]
 801df40:	1a26      	subs	r6, r4, r0
 801df42:	9300      	str	r3, [sp, #0]
 801df44:	429e      	cmp	r6, r3
 801df46:	dd52      	ble.n	801dfee <__gethex+0x23e>
 801df48:	1af6      	subs	r6, r6, r3
 801df4a:	0031      	movs	r1, r6
 801df4c:	0028      	movs	r0, r5
 801df4e:	f000 ff8e 	bl	801ee6e <__any_on>
 801df52:	1e04      	subs	r4, r0, #0
 801df54:	d00f      	beq.n	801df76 <__gethex+0x1c6>
 801df56:	2401      	movs	r4, #1
 801df58:	211f      	movs	r1, #31
 801df5a:	0020      	movs	r0, r4
 801df5c:	1e73      	subs	r3, r6, #1
 801df5e:	4019      	ands	r1, r3
 801df60:	4088      	lsls	r0, r1
 801df62:	0001      	movs	r1, r0
 801df64:	115a      	asrs	r2, r3, #5
 801df66:	9802      	ldr	r0, [sp, #8]
 801df68:	0092      	lsls	r2, r2, #2
 801df6a:	5812      	ldr	r2, [r2, r0]
 801df6c:	420a      	tst	r2, r1
 801df6e:	d002      	beq.n	801df76 <__gethex+0x1c6>
 801df70:	42a3      	cmp	r3, r4
 801df72:	dc34      	bgt.n	801dfde <__gethex+0x22e>
 801df74:	2402      	movs	r4, #2
 801df76:	0031      	movs	r1, r6
 801df78:	0028      	movs	r0, r5
 801df7a:	f7ff feb1 	bl	801dce0 <rshift>
 801df7e:	19bf      	adds	r7, r7, r6
 801df80:	9b01      	ldr	r3, [sp, #4]
 801df82:	689b      	ldr	r3, [r3, #8]
 801df84:	42bb      	cmp	r3, r7
 801df86:	da42      	bge.n	801e00e <__gethex+0x25e>
 801df88:	0029      	movs	r1, r5
 801df8a:	9803      	ldr	r0, [sp, #12]
 801df8c:	f000 fb14 	bl	801e5b8 <_Bfree>
 801df90:	2300      	movs	r3, #0
 801df92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801df94:	26a3      	movs	r6, #163	@ 0xa3
 801df96:	6013      	str	r3, [r2, #0]
 801df98:	e794      	b.n	801dec4 <__gethex+0x114>
 801df9a:	3c01      	subs	r4, #1
 801df9c:	7823      	ldrb	r3, [r4, #0]
 801df9e:	2b2e      	cmp	r3, #46	@ 0x2e
 801dfa0:	d012      	beq.n	801dfc8 <__gethex+0x218>
 801dfa2:	9b04      	ldr	r3, [sp, #16]
 801dfa4:	2b20      	cmp	r3, #32
 801dfa6:	d104      	bne.n	801dfb2 <__gethex+0x202>
 801dfa8:	9b05      	ldr	r3, [sp, #20]
 801dfaa:	c340      	stmia	r3!, {r6}
 801dfac:	2600      	movs	r6, #0
 801dfae:	9305      	str	r3, [sp, #20]
 801dfb0:	9604      	str	r6, [sp, #16]
 801dfb2:	7820      	ldrb	r0, [r4, #0]
 801dfb4:	f7ff fee7 	bl	801dd86 <__hexdig_fun>
 801dfb8:	230f      	movs	r3, #15
 801dfba:	4018      	ands	r0, r3
 801dfbc:	9b04      	ldr	r3, [sp, #16]
 801dfbe:	4098      	lsls	r0, r3
 801dfc0:	3304      	adds	r3, #4
 801dfc2:	4306      	orrs	r6, r0
 801dfc4:	9304      	str	r3, [sp, #16]
 801dfc6:	e7ac      	b.n	801df22 <__gethex+0x172>
 801dfc8:	9b00      	ldr	r3, [sp, #0]
 801dfca:	42a3      	cmp	r3, r4
 801dfcc:	d8e9      	bhi.n	801dfa2 <__gethex+0x1f2>
 801dfce:	2201      	movs	r2, #1
 801dfd0:	0020      	movs	r0, r4
 801dfd2:	492b      	ldr	r1, [pc, #172]	@ (801e080 <__gethex+0x2d0>)
 801dfd4:	f7fe fe96 	bl	801cd04 <strncmp>
 801dfd8:	2800      	cmp	r0, #0
 801dfda:	d1e2      	bne.n	801dfa2 <__gethex+0x1f2>
 801dfdc:	e7a1      	b.n	801df22 <__gethex+0x172>
 801dfde:	0028      	movs	r0, r5
 801dfe0:	1eb1      	subs	r1, r6, #2
 801dfe2:	f000 ff44 	bl	801ee6e <__any_on>
 801dfe6:	2800      	cmp	r0, #0
 801dfe8:	d0c4      	beq.n	801df74 <__gethex+0x1c4>
 801dfea:	2403      	movs	r4, #3
 801dfec:	e7c3      	b.n	801df76 <__gethex+0x1c6>
 801dfee:	9b00      	ldr	r3, [sp, #0]
 801dff0:	2400      	movs	r4, #0
 801dff2:	429e      	cmp	r6, r3
 801dff4:	dac4      	bge.n	801df80 <__gethex+0x1d0>
 801dff6:	1b9e      	subs	r6, r3, r6
 801dff8:	0029      	movs	r1, r5
 801dffa:	0032      	movs	r2, r6
 801dffc:	9803      	ldr	r0, [sp, #12]
 801dffe:	f000 fcfd 	bl	801e9fc <__lshift>
 801e002:	0003      	movs	r3, r0
 801e004:	3314      	adds	r3, #20
 801e006:	0005      	movs	r5, r0
 801e008:	1bbf      	subs	r7, r7, r6
 801e00a:	9302      	str	r3, [sp, #8]
 801e00c:	e7b8      	b.n	801df80 <__gethex+0x1d0>
 801e00e:	9b01      	ldr	r3, [sp, #4]
 801e010:	685e      	ldr	r6, [r3, #4]
 801e012:	42be      	cmp	r6, r7
 801e014:	dd6f      	ble.n	801e0f6 <__gethex+0x346>
 801e016:	9b00      	ldr	r3, [sp, #0]
 801e018:	1bf6      	subs	r6, r6, r7
 801e01a:	42b3      	cmp	r3, r6
 801e01c:	dc36      	bgt.n	801e08c <__gethex+0x2dc>
 801e01e:	9b01      	ldr	r3, [sp, #4]
 801e020:	68db      	ldr	r3, [r3, #12]
 801e022:	2b02      	cmp	r3, #2
 801e024:	d024      	beq.n	801e070 <__gethex+0x2c0>
 801e026:	2b03      	cmp	r3, #3
 801e028:	d026      	beq.n	801e078 <__gethex+0x2c8>
 801e02a:	2b01      	cmp	r3, #1
 801e02c:	d117      	bne.n	801e05e <__gethex+0x2ae>
 801e02e:	9b00      	ldr	r3, [sp, #0]
 801e030:	42b3      	cmp	r3, r6
 801e032:	d114      	bne.n	801e05e <__gethex+0x2ae>
 801e034:	2b01      	cmp	r3, #1
 801e036:	d10b      	bne.n	801e050 <__gethex+0x2a0>
 801e038:	9b01      	ldr	r3, [sp, #4]
 801e03a:	9a07      	ldr	r2, [sp, #28]
 801e03c:	685b      	ldr	r3, [r3, #4]
 801e03e:	2662      	movs	r6, #98	@ 0x62
 801e040:	6013      	str	r3, [r2, #0]
 801e042:	2301      	movs	r3, #1
 801e044:	9a02      	ldr	r2, [sp, #8]
 801e046:	612b      	str	r3, [r5, #16]
 801e048:	6013      	str	r3, [r2, #0]
 801e04a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e04c:	601d      	str	r5, [r3, #0]
 801e04e:	e739      	b.n	801dec4 <__gethex+0x114>
 801e050:	9900      	ldr	r1, [sp, #0]
 801e052:	0028      	movs	r0, r5
 801e054:	3901      	subs	r1, #1
 801e056:	f000 ff0a 	bl	801ee6e <__any_on>
 801e05a:	2800      	cmp	r0, #0
 801e05c:	d1ec      	bne.n	801e038 <__gethex+0x288>
 801e05e:	0029      	movs	r1, r5
 801e060:	9803      	ldr	r0, [sp, #12]
 801e062:	f000 faa9 	bl	801e5b8 <_Bfree>
 801e066:	2300      	movs	r3, #0
 801e068:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e06a:	2650      	movs	r6, #80	@ 0x50
 801e06c:	6013      	str	r3, [r2, #0]
 801e06e:	e729      	b.n	801dec4 <__gethex+0x114>
 801e070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e072:	2b00      	cmp	r3, #0
 801e074:	d1f3      	bne.n	801e05e <__gethex+0x2ae>
 801e076:	e7df      	b.n	801e038 <__gethex+0x288>
 801e078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e07a:	2b00      	cmp	r3, #0
 801e07c:	d1dc      	bne.n	801e038 <__gethex+0x288>
 801e07e:	e7ee      	b.n	801e05e <__gethex+0x2ae>
 801e080:	0802175c 	.word	0x0802175c
 801e084:	080218af 	.word	0x080218af
 801e088:	080218c0 	.word	0x080218c0
 801e08c:	1e77      	subs	r7, r6, #1
 801e08e:	2c00      	cmp	r4, #0
 801e090:	d12f      	bne.n	801e0f2 <__gethex+0x342>
 801e092:	2f00      	cmp	r7, #0
 801e094:	d004      	beq.n	801e0a0 <__gethex+0x2f0>
 801e096:	0039      	movs	r1, r7
 801e098:	0028      	movs	r0, r5
 801e09a:	f000 fee8 	bl	801ee6e <__any_on>
 801e09e:	0004      	movs	r4, r0
 801e0a0:	231f      	movs	r3, #31
 801e0a2:	117a      	asrs	r2, r7, #5
 801e0a4:	401f      	ands	r7, r3
 801e0a6:	3b1e      	subs	r3, #30
 801e0a8:	40bb      	lsls	r3, r7
 801e0aa:	9902      	ldr	r1, [sp, #8]
 801e0ac:	0092      	lsls	r2, r2, #2
 801e0ae:	5852      	ldr	r2, [r2, r1]
 801e0b0:	421a      	tst	r2, r3
 801e0b2:	d001      	beq.n	801e0b8 <__gethex+0x308>
 801e0b4:	2302      	movs	r3, #2
 801e0b6:	431c      	orrs	r4, r3
 801e0b8:	9b00      	ldr	r3, [sp, #0]
 801e0ba:	0031      	movs	r1, r6
 801e0bc:	1b9b      	subs	r3, r3, r6
 801e0be:	2602      	movs	r6, #2
 801e0c0:	0028      	movs	r0, r5
 801e0c2:	9300      	str	r3, [sp, #0]
 801e0c4:	f7ff fe0c 	bl	801dce0 <rshift>
 801e0c8:	9b01      	ldr	r3, [sp, #4]
 801e0ca:	685f      	ldr	r7, [r3, #4]
 801e0cc:	2c00      	cmp	r4, #0
 801e0ce:	d03f      	beq.n	801e150 <__gethex+0x3a0>
 801e0d0:	9b01      	ldr	r3, [sp, #4]
 801e0d2:	68db      	ldr	r3, [r3, #12]
 801e0d4:	2b02      	cmp	r3, #2
 801e0d6:	d010      	beq.n	801e0fa <__gethex+0x34a>
 801e0d8:	2b03      	cmp	r3, #3
 801e0da:	d012      	beq.n	801e102 <__gethex+0x352>
 801e0dc:	2b01      	cmp	r3, #1
 801e0de:	d106      	bne.n	801e0ee <__gethex+0x33e>
 801e0e0:	07a2      	lsls	r2, r4, #30
 801e0e2:	d504      	bpl.n	801e0ee <__gethex+0x33e>
 801e0e4:	9a02      	ldr	r2, [sp, #8]
 801e0e6:	6812      	ldr	r2, [r2, #0]
 801e0e8:	4314      	orrs	r4, r2
 801e0ea:	421c      	tst	r4, r3
 801e0ec:	d10c      	bne.n	801e108 <__gethex+0x358>
 801e0ee:	2310      	movs	r3, #16
 801e0f0:	e02d      	b.n	801e14e <__gethex+0x39e>
 801e0f2:	2401      	movs	r4, #1
 801e0f4:	e7d4      	b.n	801e0a0 <__gethex+0x2f0>
 801e0f6:	2601      	movs	r6, #1
 801e0f8:	e7e8      	b.n	801e0cc <__gethex+0x31c>
 801e0fa:	2301      	movs	r3, #1
 801e0fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801e0fe:	1a9b      	subs	r3, r3, r2
 801e100:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e102:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e104:	2b00      	cmp	r3, #0
 801e106:	d0f2      	beq.n	801e0ee <__gethex+0x33e>
 801e108:	692b      	ldr	r3, [r5, #16]
 801e10a:	2000      	movs	r0, #0
 801e10c:	9302      	str	r3, [sp, #8]
 801e10e:	009b      	lsls	r3, r3, #2
 801e110:	9304      	str	r3, [sp, #16]
 801e112:	002b      	movs	r3, r5
 801e114:	9a04      	ldr	r2, [sp, #16]
 801e116:	3314      	adds	r3, #20
 801e118:	1899      	adds	r1, r3, r2
 801e11a:	681a      	ldr	r2, [r3, #0]
 801e11c:	1c54      	adds	r4, r2, #1
 801e11e:	d01c      	beq.n	801e15a <__gethex+0x3aa>
 801e120:	3201      	adds	r2, #1
 801e122:	601a      	str	r2, [r3, #0]
 801e124:	002b      	movs	r3, r5
 801e126:	3314      	adds	r3, #20
 801e128:	2e02      	cmp	r6, #2
 801e12a:	d13f      	bne.n	801e1ac <__gethex+0x3fc>
 801e12c:	9a01      	ldr	r2, [sp, #4]
 801e12e:	9900      	ldr	r1, [sp, #0]
 801e130:	6812      	ldr	r2, [r2, #0]
 801e132:	3a01      	subs	r2, #1
 801e134:	428a      	cmp	r2, r1
 801e136:	d109      	bne.n	801e14c <__gethex+0x39c>
 801e138:	000a      	movs	r2, r1
 801e13a:	201f      	movs	r0, #31
 801e13c:	4010      	ands	r0, r2
 801e13e:	2201      	movs	r2, #1
 801e140:	4082      	lsls	r2, r0
 801e142:	1149      	asrs	r1, r1, #5
 801e144:	0089      	lsls	r1, r1, #2
 801e146:	58cb      	ldr	r3, [r1, r3]
 801e148:	4213      	tst	r3, r2
 801e14a:	d13d      	bne.n	801e1c8 <__gethex+0x418>
 801e14c:	2320      	movs	r3, #32
 801e14e:	431e      	orrs	r6, r3
 801e150:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e152:	601d      	str	r5, [r3, #0]
 801e154:	9b07      	ldr	r3, [sp, #28]
 801e156:	601f      	str	r7, [r3, #0]
 801e158:	e6b4      	b.n	801dec4 <__gethex+0x114>
 801e15a:	c301      	stmia	r3!, {r0}
 801e15c:	4299      	cmp	r1, r3
 801e15e:	d8dc      	bhi.n	801e11a <__gethex+0x36a>
 801e160:	68ab      	ldr	r3, [r5, #8]
 801e162:	9a02      	ldr	r2, [sp, #8]
 801e164:	429a      	cmp	r2, r3
 801e166:	db18      	blt.n	801e19a <__gethex+0x3ea>
 801e168:	6869      	ldr	r1, [r5, #4]
 801e16a:	9803      	ldr	r0, [sp, #12]
 801e16c:	3101      	adds	r1, #1
 801e16e:	f000 f9df 	bl	801e530 <_Balloc>
 801e172:	1e04      	subs	r4, r0, #0
 801e174:	d104      	bne.n	801e180 <__gethex+0x3d0>
 801e176:	0022      	movs	r2, r4
 801e178:	2184      	movs	r1, #132	@ 0x84
 801e17a:	4b1d      	ldr	r3, [pc, #116]	@ (801e1f0 <__gethex+0x440>)
 801e17c:	481d      	ldr	r0, [pc, #116]	@ (801e1f4 <__gethex+0x444>)
 801e17e:	e6c4      	b.n	801df0a <__gethex+0x15a>
 801e180:	0029      	movs	r1, r5
 801e182:	692a      	ldr	r2, [r5, #16]
 801e184:	310c      	adds	r1, #12
 801e186:	3202      	adds	r2, #2
 801e188:	0092      	lsls	r2, r2, #2
 801e18a:	300c      	adds	r0, #12
 801e18c:	f7fe feb6 	bl	801cefc <memcpy>
 801e190:	0029      	movs	r1, r5
 801e192:	9803      	ldr	r0, [sp, #12]
 801e194:	f000 fa10 	bl	801e5b8 <_Bfree>
 801e198:	0025      	movs	r5, r4
 801e19a:	692b      	ldr	r3, [r5, #16]
 801e19c:	1c5a      	adds	r2, r3, #1
 801e19e:	612a      	str	r2, [r5, #16]
 801e1a0:	2201      	movs	r2, #1
 801e1a2:	3304      	adds	r3, #4
 801e1a4:	009b      	lsls	r3, r3, #2
 801e1a6:	18eb      	adds	r3, r5, r3
 801e1a8:	605a      	str	r2, [r3, #4]
 801e1aa:	e7bb      	b.n	801e124 <__gethex+0x374>
 801e1ac:	692a      	ldr	r2, [r5, #16]
 801e1ae:	9902      	ldr	r1, [sp, #8]
 801e1b0:	428a      	cmp	r2, r1
 801e1b2:	dd0b      	ble.n	801e1cc <__gethex+0x41c>
 801e1b4:	2101      	movs	r1, #1
 801e1b6:	0028      	movs	r0, r5
 801e1b8:	f7ff fd92 	bl	801dce0 <rshift>
 801e1bc:	9b01      	ldr	r3, [sp, #4]
 801e1be:	3701      	adds	r7, #1
 801e1c0:	689b      	ldr	r3, [r3, #8]
 801e1c2:	42bb      	cmp	r3, r7
 801e1c4:	da00      	bge.n	801e1c8 <__gethex+0x418>
 801e1c6:	e6df      	b.n	801df88 <__gethex+0x1d8>
 801e1c8:	2601      	movs	r6, #1
 801e1ca:	e7bf      	b.n	801e14c <__gethex+0x39c>
 801e1cc:	221f      	movs	r2, #31
 801e1ce:	9c00      	ldr	r4, [sp, #0]
 801e1d0:	9900      	ldr	r1, [sp, #0]
 801e1d2:	4014      	ands	r4, r2
 801e1d4:	4211      	tst	r1, r2
 801e1d6:	d0f7      	beq.n	801e1c8 <__gethex+0x418>
 801e1d8:	9a04      	ldr	r2, [sp, #16]
 801e1da:	189b      	adds	r3, r3, r2
 801e1dc:	3b04      	subs	r3, #4
 801e1de:	6818      	ldr	r0, [r3, #0]
 801e1e0:	f000 fa9e 	bl	801e720 <__hi0bits>
 801e1e4:	2320      	movs	r3, #32
 801e1e6:	1b1b      	subs	r3, r3, r4
 801e1e8:	4298      	cmp	r0, r3
 801e1ea:	dbe3      	blt.n	801e1b4 <__gethex+0x404>
 801e1ec:	e7ec      	b.n	801e1c8 <__gethex+0x418>
 801e1ee:	46c0      	nop			@ (mov r8, r8)
 801e1f0:	080218af 	.word	0x080218af
 801e1f4:	080218c0 	.word	0x080218c0

0801e1f8 <L_shift>:
 801e1f8:	2308      	movs	r3, #8
 801e1fa:	b570      	push	{r4, r5, r6, lr}
 801e1fc:	2520      	movs	r5, #32
 801e1fe:	1a9a      	subs	r2, r3, r2
 801e200:	0092      	lsls	r2, r2, #2
 801e202:	1aad      	subs	r5, r5, r2
 801e204:	6843      	ldr	r3, [r0, #4]
 801e206:	6804      	ldr	r4, [r0, #0]
 801e208:	001e      	movs	r6, r3
 801e20a:	40ae      	lsls	r6, r5
 801e20c:	40d3      	lsrs	r3, r2
 801e20e:	4334      	orrs	r4, r6
 801e210:	6004      	str	r4, [r0, #0]
 801e212:	6043      	str	r3, [r0, #4]
 801e214:	3004      	adds	r0, #4
 801e216:	4288      	cmp	r0, r1
 801e218:	d3f4      	bcc.n	801e204 <L_shift+0xc>
 801e21a:	bd70      	pop	{r4, r5, r6, pc}

0801e21c <__match>:
 801e21c:	b530      	push	{r4, r5, lr}
 801e21e:	6803      	ldr	r3, [r0, #0]
 801e220:	780c      	ldrb	r4, [r1, #0]
 801e222:	3301      	adds	r3, #1
 801e224:	2c00      	cmp	r4, #0
 801e226:	d102      	bne.n	801e22e <__match+0x12>
 801e228:	6003      	str	r3, [r0, #0]
 801e22a:	2001      	movs	r0, #1
 801e22c:	bd30      	pop	{r4, r5, pc}
 801e22e:	781a      	ldrb	r2, [r3, #0]
 801e230:	0015      	movs	r5, r2
 801e232:	3d41      	subs	r5, #65	@ 0x41
 801e234:	2d19      	cmp	r5, #25
 801e236:	d800      	bhi.n	801e23a <__match+0x1e>
 801e238:	3220      	adds	r2, #32
 801e23a:	3101      	adds	r1, #1
 801e23c:	42a2      	cmp	r2, r4
 801e23e:	d0ef      	beq.n	801e220 <__match+0x4>
 801e240:	2000      	movs	r0, #0
 801e242:	e7f3      	b.n	801e22c <__match+0x10>

0801e244 <__hexnan>:
 801e244:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e246:	680b      	ldr	r3, [r1, #0]
 801e248:	b08b      	sub	sp, #44	@ 0x2c
 801e24a:	9201      	str	r2, [sp, #4]
 801e24c:	9901      	ldr	r1, [sp, #4]
 801e24e:	115a      	asrs	r2, r3, #5
 801e250:	0092      	lsls	r2, r2, #2
 801e252:	188a      	adds	r2, r1, r2
 801e254:	9202      	str	r2, [sp, #8]
 801e256:	0019      	movs	r1, r3
 801e258:	221f      	movs	r2, #31
 801e25a:	4011      	ands	r1, r2
 801e25c:	9008      	str	r0, [sp, #32]
 801e25e:	9106      	str	r1, [sp, #24]
 801e260:	4213      	tst	r3, r2
 801e262:	d002      	beq.n	801e26a <__hexnan+0x26>
 801e264:	9b02      	ldr	r3, [sp, #8]
 801e266:	3304      	adds	r3, #4
 801e268:	9302      	str	r3, [sp, #8]
 801e26a:	9b02      	ldr	r3, [sp, #8]
 801e26c:	2500      	movs	r5, #0
 801e26e:	1f1f      	subs	r7, r3, #4
 801e270:	003e      	movs	r6, r7
 801e272:	003c      	movs	r4, r7
 801e274:	9b08      	ldr	r3, [sp, #32]
 801e276:	603d      	str	r5, [r7, #0]
 801e278:	681b      	ldr	r3, [r3, #0]
 801e27a:	9507      	str	r5, [sp, #28]
 801e27c:	9305      	str	r3, [sp, #20]
 801e27e:	9503      	str	r5, [sp, #12]
 801e280:	9b05      	ldr	r3, [sp, #20]
 801e282:	3301      	adds	r3, #1
 801e284:	9309      	str	r3, [sp, #36]	@ 0x24
 801e286:	9b05      	ldr	r3, [sp, #20]
 801e288:	785b      	ldrb	r3, [r3, #1]
 801e28a:	9304      	str	r3, [sp, #16]
 801e28c:	2b00      	cmp	r3, #0
 801e28e:	d028      	beq.n	801e2e2 <__hexnan+0x9e>
 801e290:	9804      	ldr	r0, [sp, #16]
 801e292:	f7ff fd78 	bl	801dd86 <__hexdig_fun>
 801e296:	2800      	cmp	r0, #0
 801e298:	d155      	bne.n	801e346 <__hexnan+0x102>
 801e29a:	9b04      	ldr	r3, [sp, #16]
 801e29c:	2b20      	cmp	r3, #32
 801e29e:	d819      	bhi.n	801e2d4 <__hexnan+0x90>
 801e2a0:	9b03      	ldr	r3, [sp, #12]
 801e2a2:	9a07      	ldr	r2, [sp, #28]
 801e2a4:	4293      	cmp	r3, r2
 801e2a6:	dd12      	ble.n	801e2ce <__hexnan+0x8a>
 801e2a8:	42b4      	cmp	r4, r6
 801e2aa:	d206      	bcs.n	801e2ba <__hexnan+0x76>
 801e2ac:	2d07      	cmp	r5, #7
 801e2ae:	dc04      	bgt.n	801e2ba <__hexnan+0x76>
 801e2b0:	002a      	movs	r2, r5
 801e2b2:	0031      	movs	r1, r6
 801e2b4:	0020      	movs	r0, r4
 801e2b6:	f7ff ff9f 	bl	801e1f8 <L_shift>
 801e2ba:	9b01      	ldr	r3, [sp, #4]
 801e2bc:	2508      	movs	r5, #8
 801e2be:	429c      	cmp	r4, r3
 801e2c0:	d905      	bls.n	801e2ce <__hexnan+0x8a>
 801e2c2:	1f26      	subs	r6, r4, #4
 801e2c4:	2500      	movs	r5, #0
 801e2c6:	0034      	movs	r4, r6
 801e2c8:	9b03      	ldr	r3, [sp, #12]
 801e2ca:	6035      	str	r5, [r6, #0]
 801e2cc:	9307      	str	r3, [sp, #28]
 801e2ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e2d0:	9305      	str	r3, [sp, #20]
 801e2d2:	e7d5      	b.n	801e280 <__hexnan+0x3c>
 801e2d4:	9b04      	ldr	r3, [sp, #16]
 801e2d6:	2b29      	cmp	r3, #41	@ 0x29
 801e2d8:	d15a      	bne.n	801e390 <__hexnan+0x14c>
 801e2da:	9b05      	ldr	r3, [sp, #20]
 801e2dc:	9a08      	ldr	r2, [sp, #32]
 801e2de:	3302      	adds	r3, #2
 801e2e0:	6013      	str	r3, [r2, #0]
 801e2e2:	9b03      	ldr	r3, [sp, #12]
 801e2e4:	2b00      	cmp	r3, #0
 801e2e6:	d053      	beq.n	801e390 <__hexnan+0x14c>
 801e2e8:	42b4      	cmp	r4, r6
 801e2ea:	d206      	bcs.n	801e2fa <__hexnan+0xb6>
 801e2ec:	2d07      	cmp	r5, #7
 801e2ee:	dc04      	bgt.n	801e2fa <__hexnan+0xb6>
 801e2f0:	002a      	movs	r2, r5
 801e2f2:	0031      	movs	r1, r6
 801e2f4:	0020      	movs	r0, r4
 801e2f6:	f7ff ff7f 	bl	801e1f8 <L_shift>
 801e2fa:	9b01      	ldr	r3, [sp, #4]
 801e2fc:	429c      	cmp	r4, r3
 801e2fe:	d936      	bls.n	801e36e <__hexnan+0x12a>
 801e300:	001a      	movs	r2, r3
 801e302:	0023      	movs	r3, r4
 801e304:	cb02      	ldmia	r3!, {r1}
 801e306:	c202      	stmia	r2!, {r1}
 801e308:	429f      	cmp	r7, r3
 801e30a:	d2fb      	bcs.n	801e304 <__hexnan+0xc0>
 801e30c:	9b02      	ldr	r3, [sp, #8]
 801e30e:	1c62      	adds	r2, r4, #1
 801e310:	1ed9      	subs	r1, r3, #3
 801e312:	2304      	movs	r3, #4
 801e314:	4291      	cmp	r1, r2
 801e316:	d305      	bcc.n	801e324 <__hexnan+0xe0>
 801e318:	9b02      	ldr	r3, [sp, #8]
 801e31a:	3b04      	subs	r3, #4
 801e31c:	1b1b      	subs	r3, r3, r4
 801e31e:	089b      	lsrs	r3, r3, #2
 801e320:	3301      	adds	r3, #1
 801e322:	009b      	lsls	r3, r3, #2
 801e324:	9a01      	ldr	r2, [sp, #4]
 801e326:	18d3      	adds	r3, r2, r3
 801e328:	2200      	movs	r2, #0
 801e32a:	c304      	stmia	r3!, {r2}
 801e32c:	429f      	cmp	r7, r3
 801e32e:	d2fc      	bcs.n	801e32a <__hexnan+0xe6>
 801e330:	683b      	ldr	r3, [r7, #0]
 801e332:	2b00      	cmp	r3, #0
 801e334:	d104      	bne.n	801e340 <__hexnan+0xfc>
 801e336:	9b01      	ldr	r3, [sp, #4]
 801e338:	429f      	cmp	r7, r3
 801e33a:	d127      	bne.n	801e38c <__hexnan+0x148>
 801e33c:	2301      	movs	r3, #1
 801e33e:	603b      	str	r3, [r7, #0]
 801e340:	2005      	movs	r0, #5
 801e342:	b00b      	add	sp, #44	@ 0x2c
 801e344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e346:	9b03      	ldr	r3, [sp, #12]
 801e348:	3501      	adds	r5, #1
 801e34a:	3301      	adds	r3, #1
 801e34c:	9303      	str	r3, [sp, #12]
 801e34e:	2d08      	cmp	r5, #8
 801e350:	dd06      	ble.n	801e360 <__hexnan+0x11c>
 801e352:	9b01      	ldr	r3, [sp, #4]
 801e354:	429c      	cmp	r4, r3
 801e356:	d9ba      	bls.n	801e2ce <__hexnan+0x8a>
 801e358:	2300      	movs	r3, #0
 801e35a:	2501      	movs	r5, #1
 801e35c:	3c04      	subs	r4, #4
 801e35e:	6023      	str	r3, [r4, #0]
 801e360:	220f      	movs	r2, #15
 801e362:	6823      	ldr	r3, [r4, #0]
 801e364:	4010      	ands	r0, r2
 801e366:	011b      	lsls	r3, r3, #4
 801e368:	4303      	orrs	r3, r0
 801e36a:	6023      	str	r3, [r4, #0]
 801e36c:	e7af      	b.n	801e2ce <__hexnan+0x8a>
 801e36e:	9b06      	ldr	r3, [sp, #24]
 801e370:	2b00      	cmp	r3, #0
 801e372:	d0dd      	beq.n	801e330 <__hexnan+0xec>
 801e374:	2320      	movs	r3, #32
 801e376:	9a06      	ldr	r2, [sp, #24]
 801e378:	9902      	ldr	r1, [sp, #8]
 801e37a:	1a9b      	subs	r3, r3, r2
 801e37c:	2201      	movs	r2, #1
 801e37e:	4252      	negs	r2, r2
 801e380:	40da      	lsrs	r2, r3
 801e382:	3904      	subs	r1, #4
 801e384:	680b      	ldr	r3, [r1, #0]
 801e386:	4013      	ands	r3, r2
 801e388:	600b      	str	r3, [r1, #0]
 801e38a:	e7d1      	b.n	801e330 <__hexnan+0xec>
 801e38c:	3f04      	subs	r7, #4
 801e38e:	e7cf      	b.n	801e330 <__hexnan+0xec>
 801e390:	2004      	movs	r0, #4
 801e392:	e7d6      	b.n	801e342 <__hexnan+0xfe>

0801e394 <malloc>:
 801e394:	b510      	push	{r4, lr}
 801e396:	4b03      	ldr	r3, [pc, #12]	@ (801e3a4 <malloc+0x10>)
 801e398:	0001      	movs	r1, r0
 801e39a:	6818      	ldr	r0, [r3, #0]
 801e39c:	f000 f826 	bl	801e3ec <_malloc_r>
 801e3a0:	bd10      	pop	{r4, pc}
 801e3a2:	46c0      	nop			@ (mov r8, r8)
 801e3a4:	200001ec 	.word	0x200001ec

0801e3a8 <sbrk_aligned>:
 801e3a8:	b570      	push	{r4, r5, r6, lr}
 801e3aa:	4e0f      	ldr	r6, [pc, #60]	@ (801e3e8 <sbrk_aligned+0x40>)
 801e3ac:	000d      	movs	r5, r1
 801e3ae:	6831      	ldr	r1, [r6, #0]
 801e3b0:	0004      	movs	r4, r0
 801e3b2:	2900      	cmp	r1, #0
 801e3b4:	d102      	bne.n	801e3bc <sbrk_aligned+0x14>
 801e3b6:	f001 fd39 	bl	801fe2c <_sbrk_r>
 801e3ba:	6030      	str	r0, [r6, #0]
 801e3bc:	0029      	movs	r1, r5
 801e3be:	0020      	movs	r0, r4
 801e3c0:	f001 fd34 	bl	801fe2c <_sbrk_r>
 801e3c4:	1c43      	adds	r3, r0, #1
 801e3c6:	d103      	bne.n	801e3d0 <sbrk_aligned+0x28>
 801e3c8:	2501      	movs	r5, #1
 801e3ca:	426d      	negs	r5, r5
 801e3cc:	0028      	movs	r0, r5
 801e3ce:	bd70      	pop	{r4, r5, r6, pc}
 801e3d0:	2303      	movs	r3, #3
 801e3d2:	1cc5      	adds	r5, r0, #3
 801e3d4:	439d      	bics	r5, r3
 801e3d6:	42a8      	cmp	r0, r5
 801e3d8:	d0f8      	beq.n	801e3cc <sbrk_aligned+0x24>
 801e3da:	1a29      	subs	r1, r5, r0
 801e3dc:	0020      	movs	r0, r4
 801e3de:	f001 fd25 	bl	801fe2c <_sbrk_r>
 801e3e2:	3001      	adds	r0, #1
 801e3e4:	d1f2      	bne.n	801e3cc <sbrk_aligned+0x24>
 801e3e6:	e7ef      	b.n	801e3c8 <sbrk_aligned+0x20>
 801e3e8:	20004f18 	.word	0x20004f18

0801e3ec <_malloc_r>:
 801e3ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e3ee:	2203      	movs	r2, #3
 801e3f0:	1ccb      	adds	r3, r1, #3
 801e3f2:	4393      	bics	r3, r2
 801e3f4:	3308      	adds	r3, #8
 801e3f6:	0005      	movs	r5, r0
 801e3f8:	001f      	movs	r7, r3
 801e3fa:	2b0c      	cmp	r3, #12
 801e3fc:	d234      	bcs.n	801e468 <_malloc_r+0x7c>
 801e3fe:	270c      	movs	r7, #12
 801e400:	42b9      	cmp	r1, r7
 801e402:	d833      	bhi.n	801e46c <_malloc_r+0x80>
 801e404:	0028      	movs	r0, r5
 801e406:	f000 f883 	bl	801e510 <__malloc_lock>
 801e40a:	4e37      	ldr	r6, [pc, #220]	@ (801e4e8 <_malloc_r+0xfc>)
 801e40c:	6833      	ldr	r3, [r6, #0]
 801e40e:	001c      	movs	r4, r3
 801e410:	2c00      	cmp	r4, #0
 801e412:	d12f      	bne.n	801e474 <_malloc_r+0x88>
 801e414:	0039      	movs	r1, r7
 801e416:	0028      	movs	r0, r5
 801e418:	f7ff ffc6 	bl	801e3a8 <sbrk_aligned>
 801e41c:	0004      	movs	r4, r0
 801e41e:	1c43      	adds	r3, r0, #1
 801e420:	d15f      	bne.n	801e4e2 <_malloc_r+0xf6>
 801e422:	6834      	ldr	r4, [r6, #0]
 801e424:	9400      	str	r4, [sp, #0]
 801e426:	9b00      	ldr	r3, [sp, #0]
 801e428:	2b00      	cmp	r3, #0
 801e42a:	d14a      	bne.n	801e4c2 <_malloc_r+0xd6>
 801e42c:	2c00      	cmp	r4, #0
 801e42e:	d052      	beq.n	801e4d6 <_malloc_r+0xea>
 801e430:	6823      	ldr	r3, [r4, #0]
 801e432:	0028      	movs	r0, r5
 801e434:	18e3      	adds	r3, r4, r3
 801e436:	9900      	ldr	r1, [sp, #0]
 801e438:	9301      	str	r3, [sp, #4]
 801e43a:	f001 fcf7 	bl	801fe2c <_sbrk_r>
 801e43e:	9b01      	ldr	r3, [sp, #4]
 801e440:	4283      	cmp	r3, r0
 801e442:	d148      	bne.n	801e4d6 <_malloc_r+0xea>
 801e444:	6823      	ldr	r3, [r4, #0]
 801e446:	0028      	movs	r0, r5
 801e448:	1aff      	subs	r7, r7, r3
 801e44a:	0039      	movs	r1, r7
 801e44c:	f7ff ffac 	bl	801e3a8 <sbrk_aligned>
 801e450:	3001      	adds	r0, #1
 801e452:	d040      	beq.n	801e4d6 <_malloc_r+0xea>
 801e454:	6823      	ldr	r3, [r4, #0]
 801e456:	19db      	adds	r3, r3, r7
 801e458:	6023      	str	r3, [r4, #0]
 801e45a:	6833      	ldr	r3, [r6, #0]
 801e45c:	685a      	ldr	r2, [r3, #4]
 801e45e:	2a00      	cmp	r2, #0
 801e460:	d133      	bne.n	801e4ca <_malloc_r+0xde>
 801e462:	9b00      	ldr	r3, [sp, #0]
 801e464:	6033      	str	r3, [r6, #0]
 801e466:	e019      	b.n	801e49c <_malloc_r+0xb0>
 801e468:	2b00      	cmp	r3, #0
 801e46a:	dac9      	bge.n	801e400 <_malloc_r+0x14>
 801e46c:	230c      	movs	r3, #12
 801e46e:	602b      	str	r3, [r5, #0]
 801e470:	2000      	movs	r0, #0
 801e472:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801e474:	6821      	ldr	r1, [r4, #0]
 801e476:	1bc9      	subs	r1, r1, r7
 801e478:	d420      	bmi.n	801e4bc <_malloc_r+0xd0>
 801e47a:	290b      	cmp	r1, #11
 801e47c:	d90a      	bls.n	801e494 <_malloc_r+0xa8>
 801e47e:	19e2      	adds	r2, r4, r7
 801e480:	6027      	str	r7, [r4, #0]
 801e482:	42a3      	cmp	r3, r4
 801e484:	d104      	bne.n	801e490 <_malloc_r+0xa4>
 801e486:	6032      	str	r2, [r6, #0]
 801e488:	6863      	ldr	r3, [r4, #4]
 801e48a:	6011      	str	r1, [r2, #0]
 801e48c:	6053      	str	r3, [r2, #4]
 801e48e:	e005      	b.n	801e49c <_malloc_r+0xb0>
 801e490:	605a      	str	r2, [r3, #4]
 801e492:	e7f9      	b.n	801e488 <_malloc_r+0x9c>
 801e494:	6862      	ldr	r2, [r4, #4]
 801e496:	42a3      	cmp	r3, r4
 801e498:	d10e      	bne.n	801e4b8 <_malloc_r+0xcc>
 801e49a:	6032      	str	r2, [r6, #0]
 801e49c:	0028      	movs	r0, r5
 801e49e:	f000 f83f 	bl	801e520 <__malloc_unlock>
 801e4a2:	0020      	movs	r0, r4
 801e4a4:	2207      	movs	r2, #7
 801e4a6:	300b      	adds	r0, #11
 801e4a8:	1d23      	adds	r3, r4, #4
 801e4aa:	4390      	bics	r0, r2
 801e4ac:	1ac2      	subs	r2, r0, r3
 801e4ae:	4298      	cmp	r0, r3
 801e4b0:	d0df      	beq.n	801e472 <_malloc_r+0x86>
 801e4b2:	1a1b      	subs	r3, r3, r0
 801e4b4:	50a3      	str	r3, [r4, r2]
 801e4b6:	e7dc      	b.n	801e472 <_malloc_r+0x86>
 801e4b8:	605a      	str	r2, [r3, #4]
 801e4ba:	e7ef      	b.n	801e49c <_malloc_r+0xb0>
 801e4bc:	0023      	movs	r3, r4
 801e4be:	6864      	ldr	r4, [r4, #4]
 801e4c0:	e7a6      	b.n	801e410 <_malloc_r+0x24>
 801e4c2:	9c00      	ldr	r4, [sp, #0]
 801e4c4:	6863      	ldr	r3, [r4, #4]
 801e4c6:	9300      	str	r3, [sp, #0]
 801e4c8:	e7ad      	b.n	801e426 <_malloc_r+0x3a>
 801e4ca:	001a      	movs	r2, r3
 801e4cc:	685b      	ldr	r3, [r3, #4]
 801e4ce:	42a3      	cmp	r3, r4
 801e4d0:	d1fb      	bne.n	801e4ca <_malloc_r+0xde>
 801e4d2:	2300      	movs	r3, #0
 801e4d4:	e7da      	b.n	801e48c <_malloc_r+0xa0>
 801e4d6:	230c      	movs	r3, #12
 801e4d8:	0028      	movs	r0, r5
 801e4da:	602b      	str	r3, [r5, #0]
 801e4dc:	f000 f820 	bl	801e520 <__malloc_unlock>
 801e4e0:	e7c6      	b.n	801e470 <_malloc_r+0x84>
 801e4e2:	6007      	str	r7, [r0, #0]
 801e4e4:	e7da      	b.n	801e49c <_malloc_r+0xb0>
 801e4e6:	46c0      	nop			@ (mov r8, r8)
 801e4e8:	20004f1c 	.word	0x20004f1c

0801e4ec <__ascii_mbtowc>:
 801e4ec:	b082      	sub	sp, #8
 801e4ee:	2900      	cmp	r1, #0
 801e4f0:	d100      	bne.n	801e4f4 <__ascii_mbtowc+0x8>
 801e4f2:	a901      	add	r1, sp, #4
 801e4f4:	1e10      	subs	r0, r2, #0
 801e4f6:	d006      	beq.n	801e506 <__ascii_mbtowc+0x1a>
 801e4f8:	2b00      	cmp	r3, #0
 801e4fa:	d006      	beq.n	801e50a <__ascii_mbtowc+0x1e>
 801e4fc:	7813      	ldrb	r3, [r2, #0]
 801e4fe:	600b      	str	r3, [r1, #0]
 801e500:	7810      	ldrb	r0, [r2, #0]
 801e502:	1e43      	subs	r3, r0, #1
 801e504:	4198      	sbcs	r0, r3
 801e506:	b002      	add	sp, #8
 801e508:	4770      	bx	lr
 801e50a:	2002      	movs	r0, #2
 801e50c:	4240      	negs	r0, r0
 801e50e:	e7fa      	b.n	801e506 <__ascii_mbtowc+0x1a>

0801e510 <__malloc_lock>:
 801e510:	b510      	push	{r4, lr}
 801e512:	4802      	ldr	r0, [pc, #8]	@ (801e51c <__malloc_lock+0xc>)
 801e514:	f7fe fce5 	bl	801cee2 <__retarget_lock_acquire_recursive>
 801e518:	bd10      	pop	{r4, pc}
 801e51a:	46c0      	nop			@ (mov r8, r8)
 801e51c:	20004f14 	.word	0x20004f14

0801e520 <__malloc_unlock>:
 801e520:	b510      	push	{r4, lr}
 801e522:	4802      	ldr	r0, [pc, #8]	@ (801e52c <__malloc_unlock+0xc>)
 801e524:	f7fe fcde 	bl	801cee4 <__retarget_lock_release_recursive>
 801e528:	bd10      	pop	{r4, pc}
 801e52a:	46c0      	nop			@ (mov r8, r8)
 801e52c:	20004f14 	.word	0x20004f14

0801e530 <_Balloc>:
 801e530:	b570      	push	{r4, r5, r6, lr}
 801e532:	69c5      	ldr	r5, [r0, #28]
 801e534:	0006      	movs	r6, r0
 801e536:	000c      	movs	r4, r1
 801e538:	2d00      	cmp	r5, #0
 801e53a:	d10e      	bne.n	801e55a <_Balloc+0x2a>
 801e53c:	2010      	movs	r0, #16
 801e53e:	f7ff ff29 	bl	801e394 <malloc>
 801e542:	1e02      	subs	r2, r0, #0
 801e544:	61f0      	str	r0, [r6, #28]
 801e546:	d104      	bne.n	801e552 <_Balloc+0x22>
 801e548:	216b      	movs	r1, #107	@ 0x6b
 801e54a:	4b19      	ldr	r3, [pc, #100]	@ (801e5b0 <_Balloc+0x80>)
 801e54c:	4819      	ldr	r0, [pc, #100]	@ (801e5b4 <_Balloc+0x84>)
 801e54e:	f7fe fce9 	bl	801cf24 <__assert_func>
 801e552:	6045      	str	r5, [r0, #4]
 801e554:	6085      	str	r5, [r0, #8]
 801e556:	6005      	str	r5, [r0, #0]
 801e558:	60c5      	str	r5, [r0, #12]
 801e55a:	69f5      	ldr	r5, [r6, #28]
 801e55c:	68eb      	ldr	r3, [r5, #12]
 801e55e:	2b00      	cmp	r3, #0
 801e560:	d013      	beq.n	801e58a <_Balloc+0x5a>
 801e562:	69f3      	ldr	r3, [r6, #28]
 801e564:	00a2      	lsls	r2, r4, #2
 801e566:	68db      	ldr	r3, [r3, #12]
 801e568:	189b      	adds	r3, r3, r2
 801e56a:	6818      	ldr	r0, [r3, #0]
 801e56c:	2800      	cmp	r0, #0
 801e56e:	d118      	bne.n	801e5a2 <_Balloc+0x72>
 801e570:	2101      	movs	r1, #1
 801e572:	000d      	movs	r5, r1
 801e574:	40a5      	lsls	r5, r4
 801e576:	1d6a      	adds	r2, r5, #5
 801e578:	0030      	movs	r0, r6
 801e57a:	0092      	lsls	r2, r2, #2
 801e57c:	f001 fc6f 	bl	801fe5e <_calloc_r>
 801e580:	2800      	cmp	r0, #0
 801e582:	d00c      	beq.n	801e59e <_Balloc+0x6e>
 801e584:	6044      	str	r4, [r0, #4]
 801e586:	6085      	str	r5, [r0, #8]
 801e588:	e00d      	b.n	801e5a6 <_Balloc+0x76>
 801e58a:	2221      	movs	r2, #33	@ 0x21
 801e58c:	2104      	movs	r1, #4
 801e58e:	0030      	movs	r0, r6
 801e590:	f001 fc65 	bl	801fe5e <_calloc_r>
 801e594:	69f3      	ldr	r3, [r6, #28]
 801e596:	60e8      	str	r0, [r5, #12]
 801e598:	68db      	ldr	r3, [r3, #12]
 801e59a:	2b00      	cmp	r3, #0
 801e59c:	d1e1      	bne.n	801e562 <_Balloc+0x32>
 801e59e:	2000      	movs	r0, #0
 801e5a0:	bd70      	pop	{r4, r5, r6, pc}
 801e5a2:	6802      	ldr	r2, [r0, #0]
 801e5a4:	601a      	str	r2, [r3, #0]
 801e5a6:	2300      	movs	r3, #0
 801e5a8:	6103      	str	r3, [r0, #16]
 801e5aa:	60c3      	str	r3, [r0, #12]
 801e5ac:	e7f8      	b.n	801e5a0 <_Balloc+0x70>
 801e5ae:	46c0      	nop			@ (mov r8, r8)
 801e5b0:	08021795 	.word	0x08021795
 801e5b4:	08021920 	.word	0x08021920

0801e5b8 <_Bfree>:
 801e5b8:	b570      	push	{r4, r5, r6, lr}
 801e5ba:	69c6      	ldr	r6, [r0, #28]
 801e5bc:	0005      	movs	r5, r0
 801e5be:	000c      	movs	r4, r1
 801e5c0:	2e00      	cmp	r6, #0
 801e5c2:	d10e      	bne.n	801e5e2 <_Bfree+0x2a>
 801e5c4:	2010      	movs	r0, #16
 801e5c6:	f7ff fee5 	bl	801e394 <malloc>
 801e5ca:	1e02      	subs	r2, r0, #0
 801e5cc:	61e8      	str	r0, [r5, #28]
 801e5ce:	d104      	bne.n	801e5da <_Bfree+0x22>
 801e5d0:	218f      	movs	r1, #143	@ 0x8f
 801e5d2:	4b09      	ldr	r3, [pc, #36]	@ (801e5f8 <_Bfree+0x40>)
 801e5d4:	4809      	ldr	r0, [pc, #36]	@ (801e5fc <_Bfree+0x44>)
 801e5d6:	f7fe fca5 	bl	801cf24 <__assert_func>
 801e5da:	6046      	str	r6, [r0, #4]
 801e5dc:	6086      	str	r6, [r0, #8]
 801e5de:	6006      	str	r6, [r0, #0]
 801e5e0:	60c6      	str	r6, [r0, #12]
 801e5e2:	2c00      	cmp	r4, #0
 801e5e4:	d007      	beq.n	801e5f6 <_Bfree+0x3e>
 801e5e6:	69eb      	ldr	r3, [r5, #28]
 801e5e8:	6862      	ldr	r2, [r4, #4]
 801e5ea:	68db      	ldr	r3, [r3, #12]
 801e5ec:	0092      	lsls	r2, r2, #2
 801e5ee:	189b      	adds	r3, r3, r2
 801e5f0:	681a      	ldr	r2, [r3, #0]
 801e5f2:	6022      	str	r2, [r4, #0]
 801e5f4:	601c      	str	r4, [r3, #0]
 801e5f6:	bd70      	pop	{r4, r5, r6, pc}
 801e5f8:	08021795 	.word	0x08021795
 801e5fc:	08021920 	.word	0x08021920

0801e600 <__multadd>:
 801e600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e602:	000f      	movs	r7, r1
 801e604:	9001      	str	r0, [sp, #4]
 801e606:	000c      	movs	r4, r1
 801e608:	001e      	movs	r6, r3
 801e60a:	2000      	movs	r0, #0
 801e60c:	690d      	ldr	r5, [r1, #16]
 801e60e:	3714      	adds	r7, #20
 801e610:	683b      	ldr	r3, [r7, #0]
 801e612:	3001      	adds	r0, #1
 801e614:	b299      	uxth	r1, r3
 801e616:	4351      	muls	r1, r2
 801e618:	0c1b      	lsrs	r3, r3, #16
 801e61a:	4353      	muls	r3, r2
 801e61c:	1989      	adds	r1, r1, r6
 801e61e:	0c0e      	lsrs	r6, r1, #16
 801e620:	199b      	adds	r3, r3, r6
 801e622:	0c1e      	lsrs	r6, r3, #16
 801e624:	b289      	uxth	r1, r1
 801e626:	041b      	lsls	r3, r3, #16
 801e628:	185b      	adds	r3, r3, r1
 801e62a:	c708      	stmia	r7!, {r3}
 801e62c:	4285      	cmp	r5, r0
 801e62e:	dcef      	bgt.n	801e610 <__multadd+0x10>
 801e630:	2e00      	cmp	r6, #0
 801e632:	d022      	beq.n	801e67a <__multadd+0x7a>
 801e634:	68a3      	ldr	r3, [r4, #8]
 801e636:	42ab      	cmp	r3, r5
 801e638:	dc19      	bgt.n	801e66e <__multadd+0x6e>
 801e63a:	6861      	ldr	r1, [r4, #4]
 801e63c:	9801      	ldr	r0, [sp, #4]
 801e63e:	3101      	adds	r1, #1
 801e640:	f7ff ff76 	bl	801e530 <_Balloc>
 801e644:	1e07      	subs	r7, r0, #0
 801e646:	d105      	bne.n	801e654 <__multadd+0x54>
 801e648:	003a      	movs	r2, r7
 801e64a:	21ba      	movs	r1, #186	@ 0xba
 801e64c:	4b0c      	ldr	r3, [pc, #48]	@ (801e680 <__multadd+0x80>)
 801e64e:	480d      	ldr	r0, [pc, #52]	@ (801e684 <__multadd+0x84>)
 801e650:	f7fe fc68 	bl	801cf24 <__assert_func>
 801e654:	0021      	movs	r1, r4
 801e656:	6922      	ldr	r2, [r4, #16]
 801e658:	310c      	adds	r1, #12
 801e65a:	3202      	adds	r2, #2
 801e65c:	0092      	lsls	r2, r2, #2
 801e65e:	300c      	adds	r0, #12
 801e660:	f7fe fc4c 	bl	801cefc <memcpy>
 801e664:	0021      	movs	r1, r4
 801e666:	9801      	ldr	r0, [sp, #4]
 801e668:	f7ff ffa6 	bl	801e5b8 <_Bfree>
 801e66c:	003c      	movs	r4, r7
 801e66e:	1d2b      	adds	r3, r5, #4
 801e670:	009b      	lsls	r3, r3, #2
 801e672:	18e3      	adds	r3, r4, r3
 801e674:	3501      	adds	r5, #1
 801e676:	605e      	str	r6, [r3, #4]
 801e678:	6125      	str	r5, [r4, #16]
 801e67a:	0020      	movs	r0, r4
 801e67c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801e67e:	46c0      	nop			@ (mov r8, r8)
 801e680:	080218af 	.word	0x080218af
 801e684:	08021920 	.word	0x08021920

0801e688 <__s2b>:
 801e688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e68a:	0007      	movs	r7, r0
 801e68c:	0018      	movs	r0, r3
 801e68e:	000c      	movs	r4, r1
 801e690:	3008      	adds	r0, #8
 801e692:	2109      	movs	r1, #9
 801e694:	9301      	str	r3, [sp, #4]
 801e696:	0015      	movs	r5, r2
 801e698:	f7e1 fde6 	bl	8000268 <__divsi3>
 801e69c:	2301      	movs	r3, #1
 801e69e:	2100      	movs	r1, #0
 801e6a0:	4283      	cmp	r3, r0
 801e6a2:	db0a      	blt.n	801e6ba <__s2b+0x32>
 801e6a4:	0038      	movs	r0, r7
 801e6a6:	f7ff ff43 	bl	801e530 <_Balloc>
 801e6aa:	1e01      	subs	r1, r0, #0
 801e6ac:	d108      	bne.n	801e6c0 <__s2b+0x38>
 801e6ae:	000a      	movs	r2, r1
 801e6b0:	4b19      	ldr	r3, [pc, #100]	@ (801e718 <__s2b+0x90>)
 801e6b2:	481a      	ldr	r0, [pc, #104]	@ (801e71c <__s2b+0x94>)
 801e6b4:	31d3      	adds	r1, #211	@ 0xd3
 801e6b6:	f7fe fc35 	bl	801cf24 <__assert_func>
 801e6ba:	005b      	lsls	r3, r3, #1
 801e6bc:	3101      	adds	r1, #1
 801e6be:	e7ef      	b.n	801e6a0 <__s2b+0x18>
 801e6c0:	9b08      	ldr	r3, [sp, #32]
 801e6c2:	6143      	str	r3, [r0, #20]
 801e6c4:	2301      	movs	r3, #1
 801e6c6:	6103      	str	r3, [r0, #16]
 801e6c8:	2d09      	cmp	r5, #9
 801e6ca:	dd18      	ble.n	801e6fe <__s2b+0x76>
 801e6cc:	0023      	movs	r3, r4
 801e6ce:	3309      	adds	r3, #9
 801e6d0:	001e      	movs	r6, r3
 801e6d2:	9300      	str	r3, [sp, #0]
 801e6d4:	1964      	adds	r4, r4, r5
 801e6d6:	7833      	ldrb	r3, [r6, #0]
 801e6d8:	220a      	movs	r2, #10
 801e6da:	0038      	movs	r0, r7
 801e6dc:	3b30      	subs	r3, #48	@ 0x30
 801e6de:	f7ff ff8f 	bl	801e600 <__multadd>
 801e6e2:	3601      	adds	r6, #1
 801e6e4:	0001      	movs	r1, r0
 801e6e6:	42a6      	cmp	r6, r4
 801e6e8:	d1f5      	bne.n	801e6d6 <__s2b+0x4e>
 801e6ea:	002c      	movs	r4, r5
 801e6ec:	9b00      	ldr	r3, [sp, #0]
 801e6ee:	3c08      	subs	r4, #8
 801e6f0:	191c      	adds	r4, r3, r4
 801e6f2:	002e      	movs	r6, r5
 801e6f4:	9b01      	ldr	r3, [sp, #4]
 801e6f6:	429e      	cmp	r6, r3
 801e6f8:	db04      	blt.n	801e704 <__s2b+0x7c>
 801e6fa:	0008      	movs	r0, r1
 801e6fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801e6fe:	2509      	movs	r5, #9
 801e700:	340a      	adds	r4, #10
 801e702:	e7f6      	b.n	801e6f2 <__s2b+0x6a>
 801e704:	1b63      	subs	r3, r4, r5
 801e706:	5d9b      	ldrb	r3, [r3, r6]
 801e708:	220a      	movs	r2, #10
 801e70a:	0038      	movs	r0, r7
 801e70c:	3b30      	subs	r3, #48	@ 0x30
 801e70e:	f7ff ff77 	bl	801e600 <__multadd>
 801e712:	3601      	adds	r6, #1
 801e714:	0001      	movs	r1, r0
 801e716:	e7ed      	b.n	801e6f4 <__s2b+0x6c>
 801e718:	080218af 	.word	0x080218af
 801e71c:	08021920 	.word	0x08021920

0801e720 <__hi0bits>:
 801e720:	2280      	movs	r2, #128	@ 0x80
 801e722:	0003      	movs	r3, r0
 801e724:	0252      	lsls	r2, r2, #9
 801e726:	2000      	movs	r0, #0
 801e728:	4293      	cmp	r3, r2
 801e72a:	d201      	bcs.n	801e730 <__hi0bits+0x10>
 801e72c:	041b      	lsls	r3, r3, #16
 801e72e:	3010      	adds	r0, #16
 801e730:	2280      	movs	r2, #128	@ 0x80
 801e732:	0452      	lsls	r2, r2, #17
 801e734:	4293      	cmp	r3, r2
 801e736:	d201      	bcs.n	801e73c <__hi0bits+0x1c>
 801e738:	3008      	adds	r0, #8
 801e73a:	021b      	lsls	r3, r3, #8
 801e73c:	2280      	movs	r2, #128	@ 0x80
 801e73e:	0552      	lsls	r2, r2, #21
 801e740:	4293      	cmp	r3, r2
 801e742:	d201      	bcs.n	801e748 <__hi0bits+0x28>
 801e744:	3004      	adds	r0, #4
 801e746:	011b      	lsls	r3, r3, #4
 801e748:	2280      	movs	r2, #128	@ 0x80
 801e74a:	05d2      	lsls	r2, r2, #23
 801e74c:	4293      	cmp	r3, r2
 801e74e:	d201      	bcs.n	801e754 <__hi0bits+0x34>
 801e750:	3002      	adds	r0, #2
 801e752:	009b      	lsls	r3, r3, #2
 801e754:	2b00      	cmp	r3, #0
 801e756:	db03      	blt.n	801e760 <__hi0bits+0x40>
 801e758:	3001      	adds	r0, #1
 801e75a:	4213      	tst	r3, r2
 801e75c:	d100      	bne.n	801e760 <__hi0bits+0x40>
 801e75e:	2020      	movs	r0, #32
 801e760:	4770      	bx	lr

0801e762 <__lo0bits>:
 801e762:	6803      	ldr	r3, [r0, #0]
 801e764:	0001      	movs	r1, r0
 801e766:	2207      	movs	r2, #7
 801e768:	0018      	movs	r0, r3
 801e76a:	4010      	ands	r0, r2
 801e76c:	4213      	tst	r3, r2
 801e76e:	d00d      	beq.n	801e78c <__lo0bits+0x2a>
 801e770:	3a06      	subs	r2, #6
 801e772:	2000      	movs	r0, #0
 801e774:	4213      	tst	r3, r2
 801e776:	d105      	bne.n	801e784 <__lo0bits+0x22>
 801e778:	3002      	adds	r0, #2
 801e77a:	4203      	tst	r3, r0
 801e77c:	d003      	beq.n	801e786 <__lo0bits+0x24>
 801e77e:	40d3      	lsrs	r3, r2
 801e780:	0010      	movs	r0, r2
 801e782:	600b      	str	r3, [r1, #0]
 801e784:	4770      	bx	lr
 801e786:	089b      	lsrs	r3, r3, #2
 801e788:	600b      	str	r3, [r1, #0]
 801e78a:	e7fb      	b.n	801e784 <__lo0bits+0x22>
 801e78c:	b29a      	uxth	r2, r3
 801e78e:	2a00      	cmp	r2, #0
 801e790:	d101      	bne.n	801e796 <__lo0bits+0x34>
 801e792:	2010      	movs	r0, #16
 801e794:	0c1b      	lsrs	r3, r3, #16
 801e796:	b2da      	uxtb	r2, r3
 801e798:	2a00      	cmp	r2, #0
 801e79a:	d101      	bne.n	801e7a0 <__lo0bits+0x3e>
 801e79c:	3008      	adds	r0, #8
 801e79e:	0a1b      	lsrs	r3, r3, #8
 801e7a0:	071a      	lsls	r2, r3, #28
 801e7a2:	d101      	bne.n	801e7a8 <__lo0bits+0x46>
 801e7a4:	3004      	adds	r0, #4
 801e7a6:	091b      	lsrs	r3, r3, #4
 801e7a8:	079a      	lsls	r2, r3, #30
 801e7aa:	d101      	bne.n	801e7b0 <__lo0bits+0x4e>
 801e7ac:	3002      	adds	r0, #2
 801e7ae:	089b      	lsrs	r3, r3, #2
 801e7b0:	07da      	lsls	r2, r3, #31
 801e7b2:	d4e9      	bmi.n	801e788 <__lo0bits+0x26>
 801e7b4:	3001      	adds	r0, #1
 801e7b6:	085b      	lsrs	r3, r3, #1
 801e7b8:	d1e6      	bne.n	801e788 <__lo0bits+0x26>
 801e7ba:	2020      	movs	r0, #32
 801e7bc:	e7e2      	b.n	801e784 <__lo0bits+0x22>
	...

0801e7c0 <__i2b>:
 801e7c0:	b510      	push	{r4, lr}
 801e7c2:	000c      	movs	r4, r1
 801e7c4:	2101      	movs	r1, #1
 801e7c6:	f7ff feb3 	bl	801e530 <_Balloc>
 801e7ca:	2800      	cmp	r0, #0
 801e7cc:	d107      	bne.n	801e7de <__i2b+0x1e>
 801e7ce:	2146      	movs	r1, #70	@ 0x46
 801e7d0:	4c05      	ldr	r4, [pc, #20]	@ (801e7e8 <__i2b+0x28>)
 801e7d2:	0002      	movs	r2, r0
 801e7d4:	4b05      	ldr	r3, [pc, #20]	@ (801e7ec <__i2b+0x2c>)
 801e7d6:	0020      	movs	r0, r4
 801e7d8:	31ff      	adds	r1, #255	@ 0xff
 801e7da:	f7fe fba3 	bl	801cf24 <__assert_func>
 801e7de:	2301      	movs	r3, #1
 801e7e0:	6144      	str	r4, [r0, #20]
 801e7e2:	6103      	str	r3, [r0, #16]
 801e7e4:	bd10      	pop	{r4, pc}
 801e7e6:	46c0      	nop			@ (mov r8, r8)
 801e7e8:	08021920 	.word	0x08021920
 801e7ec:	080218af 	.word	0x080218af

0801e7f0 <__multiply>:
 801e7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e7f2:	0014      	movs	r4, r2
 801e7f4:	690a      	ldr	r2, [r1, #16]
 801e7f6:	6923      	ldr	r3, [r4, #16]
 801e7f8:	000d      	movs	r5, r1
 801e7fa:	b089      	sub	sp, #36	@ 0x24
 801e7fc:	429a      	cmp	r2, r3
 801e7fe:	db02      	blt.n	801e806 <__multiply+0x16>
 801e800:	0023      	movs	r3, r4
 801e802:	000c      	movs	r4, r1
 801e804:	001d      	movs	r5, r3
 801e806:	6927      	ldr	r7, [r4, #16]
 801e808:	692e      	ldr	r6, [r5, #16]
 801e80a:	6861      	ldr	r1, [r4, #4]
 801e80c:	19bb      	adds	r3, r7, r6
 801e80e:	9300      	str	r3, [sp, #0]
 801e810:	68a3      	ldr	r3, [r4, #8]
 801e812:	19ba      	adds	r2, r7, r6
 801e814:	4293      	cmp	r3, r2
 801e816:	da00      	bge.n	801e81a <__multiply+0x2a>
 801e818:	3101      	adds	r1, #1
 801e81a:	f7ff fe89 	bl	801e530 <_Balloc>
 801e81e:	4684      	mov	ip, r0
 801e820:	2800      	cmp	r0, #0
 801e822:	d106      	bne.n	801e832 <__multiply+0x42>
 801e824:	21b1      	movs	r1, #177	@ 0xb1
 801e826:	4662      	mov	r2, ip
 801e828:	4b44      	ldr	r3, [pc, #272]	@ (801e93c <__multiply+0x14c>)
 801e82a:	4845      	ldr	r0, [pc, #276]	@ (801e940 <__multiply+0x150>)
 801e82c:	0049      	lsls	r1, r1, #1
 801e82e:	f7fe fb79 	bl	801cf24 <__assert_func>
 801e832:	0002      	movs	r2, r0
 801e834:	19bb      	adds	r3, r7, r6
 801e836:	3214      	adds	r2, #20
 801e838:	009b      	lsls	r3, r3, #2
 801e83a:	18d3      	adds	r3, r2, r3
 801e83c:	9301      	str	r3, [sp, #4]
 801e83e:	2100      	movs	r1, #0
 801e840:	0013      	movs	r3, r2
 801e842:	9801      	ldr	r0, [sp, #4]
 801e844:	4283      	cmp	r3, r0
 801e846:	d328      	bcc.n	801e89a <__multiply+0xaa>
 801e848:	0023      	movs	r3, r4
 801e84a:	00bf      	lsls	r7, r7, #2
 801e84c:	3314      	adds	r3, #20
 801e84e:	9304      	str	r3, [sp, #16]
 801e850:	3514      	adds	r5, #20
 801e852:	19db      	adds	r3, r3, r7
 801e854:	00b6      	lsls	r6, r6, #2
 801e856:	9302      	str	r3, [sp, #8]
 801e858:	19ab      	adds	r3, r5, r6
 801e85a:	9307      	str	r3, [sp, #28]
 801e85c:	2304      	movs	r3, #4
 801e85e:	9305      	str	r3, [sp, #20]
 801e860:	0023      	movs	r3, r4
 801e862:	9902      	ldr	r1, [sp, #8]
 801e864:	3315      	adds	r3, #21
 801e866:	4299      	cmp	r1, r3
 801e868:	d305      	bcc.n	801e876 <__multiply+0x86>
 801e86a:	1b0c      	subs	r4, r1, r4
 801e86c:	3c15      	subs	r4, #21
 801e86e:	08a4      	lsrs	r4, r4, #2
 801e870:	3401      	adds	r4, #1
 801e872:	00a3      	lsls	r3, r4, #2
 801e874:	9305      	str	r3, [sp, #20]
 801e876:	9b07      	ldr	r3, [sp, #28]
 801e878:	429d      	cmp	r5, r3
 801e87a:	d310      	bcc.n	801e89e <__multiply+0xae>
 801e87c:	9b00      	ldr	r3, [sp, #0]
 801e87e:	2b00      	cmp	r3, #0
 801e880:	dd05      	ble.n	801e88e <__multiply+0x9e>
 801e882:	9b01      	ldr	r3, [sp, #4]
 801e884:	3b04      	subs	r3, #4
 801e886:	9301      	str	r3, [sp, #4]
 801e888:	681b      	ldr	r3, [r3, #0]
 801e88a:	2b00      	cmp	r3, #0
 801e88c:	d052      	beq.n	801e934 <__multiply+0x144>
 801e88e:	4663      	mov	r3, ip
 801e890:	4660      	mov	r0, ip
 801e892:	9a00      	ldr	r2, [sp, #0]
 801e894:	611a      	str	r2, [r3, #16]
 801e896:	b009      	add	sp, #36	@ 0x24
 801e898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e89a:	c302      	stmia	r3!, {r1}
 801e89c:	e7d1      	b.n	801e842 <__multiply+0x52>
 801e89e:	682c      	ldr	r4, [r5, #0]
 801e8a0:	b2a4      	uxth	r4, r4
 801e8a2:	2c00      	cmp	r4, #0
 801e8a4:	d01f      	beq.n	801e8e6 <__multiply+0xf6>
 801e8a6:	2300      	movs	r3, #0
 801e8a8:	0017      	movs	r7, r2
 801e8aa:	9e04      	ldr	r6, [sp, #16]
 801e8ac:	9303      	str	r3, [sp, #12]
 801e8ae:	ce08      	ldmia	r6!, {r3}
 801e8b0:	6839      	ldr	r1, [r7, #0]
 801e8b2:	9306      	str	r3, [sp, #24]
 801e8b4:	466b      	mov	r3, sp
 801e8b6:	8b1b      	ldrh	r3, [r3, #24]
 801e8b8:	b288      	uxth	r0, r1
 801e8ba:	4363      	muls	r3, r4
 801e8bc:	181b      	adds	r3, r3, r0
 801e8be:	9803      	ldr	r0, [sp, #12]
 801e8c0:	0c09      	lsrs	r1, r1, #16
 801e8c2:	181b      	adds	r3, r3, r0
 801e8c4:	9806      	ldr	r0, [sp, #24]
 801e8c6:	0c00      	lsrs	r0, r0, #16
 801e8c8:	4360      	muls	r0, r4
 801e8ca:	1840      	adds	r0, r0, r1
 801e8cc:	0c19      	lsrs	r1, r3, #16
 801e8ce:	1841      	adds	r1, r0, r1
 801e8d0:	0c08      	lsrs	r0, r1, #16
 801e8d2:	b29b      	uxth	r3, r3
 801e8d4:	0409      	lsls	r1, r1, #16
 801e8d6:	4319      	orrs	r1, r3
 801e8d8:	9b02      	ldr	r3, [sp, #8]
 801e8da:	9003      	str	r0, [sp, #12]
 801e8dc:	c702      	stmia	r7!, {r1}
 801e8de:	42b3      	cmp	r3, r6
 801e8e0:	d8e5      	bhi.n	801e8ae <__multiply+0xbe>
 801e8e2:	9b05      	ldr	r3, [sp, #20]
 801e8e4:	50d0      	str	r0, [r2, r3]
 801e8e6:	682c      	ldr	r4, [r5, #0]
 801e8e8:	0c24      	lsrs	r4, r4, #16
 801e8ea:	d020      	beq.n	801e92e <__multiply+0x13e>
 801e8ec:	2100      	movs	r1, #0
 801e8ee:	0010      	movs	r0, r2
 801e8f0:	6813      	ldr	r3, [r2, #0]
 801e8f2:	9e04      	ldr	r6, [sp, #16]
 801e8f4:	9103      	str	r1, [sp, #12]
 801e8f6:	6831      	ldr	r1, [r6, #0]
 801e8f8:	6807      	ldr	r7, [r0, #0]
 801e8fa:	b289      	uxth	r1, r1
 801e8fc:	4361      	muls	r1, r4
 801e8fe:	0c3f      	lsrs	r7, r7, #16
 801e900:	19c9      	adds	r1, r1, r7
 801e902:	9f03      	ldr	r7, [sp, #12]
 801e904:	b29b      	uxth	r3, r3
 801e906:	19c9      	adds	r1, r1, r7
 801e908:	040f      	lsls	r7, r1, #16
 801e90a:	431f      	orrs	r7, r3
 801e90c:	6007      	str	r7, [r0, #0]
 801e90e:	ce80      	ldmia	r6!, {r7}
 801e910:	6843      	ldr	r3, [r0, #4]
 801e912:	0c3f      	lsrs	r7, r7, #16
 801e914:	4367      	muls	r7, r4
 801e916:	b29b      	uxth	r3, r3
 801e918:	0c09      	lsrs	r1, r1, #16
 801e91a:	18fb      	adds	r3, r7, r3
 801e91c:	185b      	adds	r3, r3, r1
 801e91e:	0c19      	lsrs	r1, r3, #16
 801e920:	9103      	str	r1, [sp, #12]
 801e922:	9902      	ldr	r1, [sp, #8]
 801e924:	3004      	adds	r0, #4
 801e926:	42b1      	cmp	r1, r6
 801e928:	d8e5      	bhi.n	801e8f6 <__multiply+0x106>
 801e92a:	9905      	ldr	r1, [sp, #20]
 801e92c:	5053      	str	r3, [r2, r1]
 801e92e:	3504      	adds	r5, #4
 801e930:	3204      	adds	r2, #4
 801e932:	e7a0      	b.n	801e876 <__multiply+0x86>
 801e934:	9b00      	ldr	r3, [sp, #0]
 801e936:	3b01      	subs	r3, #1
 801e938:	9300      	str	r3, [sp, #0]
 801e93a:	e79f      	b.n	801e87c <__multiply+0x8c>
 801e93c:	080218af 	.word	0x080218af
 801e940:	08021920 	.word	0x08021920

0801e944 <__pow5mult>:
 801e944:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e946:	2303      	movs	r3, #3
 801e948:	0015      	movs	r5, r2
 801e94a:	0007      	movs	r7, r0
 801e94c:	000e      	movs	r6, r1
 801e94e:	401a      	ands	r2, r3
 801e950:	421d      	tst	r5, r3
 801e952:	d008      	beq.n	801e966 <__pow5mult+0x22>
 801e954:	4925      	ldr	r1, [pc, #148]	@ (801e9ec <__pow5mult+0xa8>)
 801e956:	3a01      	subs	r2, #1
 801e958:	0092      	lsls	r2, r2, #2
 801e95a:	5852      	ldr	r2, [r2, r1]
 801e95c:	2300      	movs	r3, #0
 801e95e:	0031      	movs	r1, r6
 801e960:	f7ff fe4e 	bl	801e600 <__multadd>
 801e964:	0006      	movs	r6, r0
 801e966:	10ad      	asrs	r5, r5, #2
 801e968:	d03d      	beq.n	801e9e6 <__pow5mult+0xa2>
 801e96a:	69fc      	ldr	r4, [r7, #28]
 801e96c:	2c00      	cmp	r4, #0
 801e96e:	d10f      	bne.n	801e990 <__pow5mult+0x4c>
 801e970:	2010      	movs	r0, #16
 801e972:	f7ff fd0f 	bl	801e394 <malloc>
 801e976:	1e02      	subs	r2, r0, #0
 801e978:	61f8      	str	r0, [r7, #28]
 801e97a:	d105      	bne.n	801e988 <__pow5mult+0x44>
 801e97c:	21b4      	movs	r1, #180	@ 0xb4
 801e97e:	4b1c      	ldr	r3, [pc, #112]	@ (801e9f0 <__pow5mult+0xac>)
 801e980:	481c      	ldr	r0, [pc, #112]	@ (801e9f4 <__pow5mult+0xb0>)
 801e982:	31ff      	adds	r1, #255	@ 0xff
 801e984:	f7fe face 	bl	801cf24 <__assert_func>
 801e988:	6044      	str	r4, [r0, #4]
 801e98a:	6084      	str	r4, [r0, #8]
 801e98c:	6004      	str	r4, [r0, #0]
 801e98e:	60c4      	str	r4, [r0, #12]
 801e990:	69fb      	ldr	r3, [r7, #28]
 801e992:	689c      	ldr	r4, [r3, #8]
 801e994:	9301      	str	r3, [sp, #4]
 801e996:	2c00      	cmp	r4, #0
 801e998:	d108      	bne.n	801e9ac <__pow5mult+0x68>
 801e99a:	0038      	movs	r0, r7
 801e99c:	4916      	ldr	r1, [pc, #88]	@ (801e9f8 <__pow5mult+0xb4>)
 801e99e:	f7ff ff0f 	bl	801e7c0 <__i2b>
 801e9a2:	9b01      	ldr	r3, [sp, #4]
 801e9a4:	0004      	movs	r4, r0
 801e9a6:	6098      	str	r0, [r3, #8]
 801e9a8:	2300      	movs	r3, #0
 801e9aa:	6003      	str	r3, [r0, #0]
 801e9ac:	2301      	movs	r3, #1
 801e9ae:	421d      	tst	r5, r3
 801e9b0:	d00a      	beq.n	801e9c8 <__pow5mult+0x84>
 801e9b2:	0031      	movs	r1, r6
 801e9b4:	0022      	movs	r2, r4
 801e9b6:	0038      	movs	r0, r7
 801e9b8:	f7ff ff1a 	bl	801e7f0 <__multiply>
 801e9bc:	0031      	movs	r1, r6
 801e9be:	9001      	str	r0, [sp, #4]
 801e9c0:	0038      	movs	r0, r7
 801e9c2:	f7ff fdf9 	bl	801e5b8 <_Bfree>
 801e9c6:	9e01      	ldr	r6, [sp, #4]
 801e9c8:	106d      	asrs	r5, r5, #1
 801e9ca:	d00c      	beq.n	801e9e6 <__pow5mult+0xa2>
 801e9cc:	6820      	ldr	r0, [r4, #0]
 801e9ce:	2800      	cmp	r0, #0
 801e9d0:	d107      	bne.n	801e9e2 <__pow5mult+0x9e>
 801e9d2:	0022      	movs	r2, r4
 801e9d4:	0021      	movs	r1, r4
 801e9d6:	0038      	movs	r0, r7
 801e9d8:	f7ff ff0a 	bl	801e7f0 <__multiply>
 801e9dc:	2300      	movs	r3, #0
 801e9de:	6020      	str	r0, [r4, #0]
 801e9e0:	6003      	str	r3, [r0, #0]
 801e9e2:	0004      	movs	r4, r0
 801e9e4:	e7e2      	b.n	801e9ac <__pow5mult+0x68>
 801e9e6:	0030      	movs	r0, r6
 801e9e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801e9ea:	46c0      	nop			@ (mov r8, r8)
 801e9ec:	08021afc 	.word	0x08021afc
 801e9f0:	08021795 	.word	0x08021795
 801e9f4:	08021920 	.word	0x08021920
 801e9f8:	00000271 	.word	0x00000271

0801e9fc <__lshift>:
 801e9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e9fe:	000c      	movs	r4, r1
 801ea00:	0016      	movs	r6, r2
 801ea02:	6923      	ldr	r3, [r4, #16]
 801ea04:	1157      	asrs	r7, r2, #5
 801ea06:	b085      	sub	sp, #20
 801ea08:	18fb      	adds	r3, r7, r3
 801ea0a:	9301      	str	r3, [sp, #4]
 801ea0c:	3301      	adds	r3, #1
 801ea0e:	9300      	str	r3, [sp, #0]
 801ea10:	6849      	ldr	r1, [r1, #4]
 801ea12:	68a3      	ldr	r3, [r4, #8]
 801ea14:	9002      	str	r0, [sp, #8]
 801ea16:	9a00      	ldr	r2, [sp, #0]
 801ea18:	4293      	cmp	r3, r2
 801ea1a:	db10      	blt.n	801ea3e <__lshift+0x42>
 801ea1c:	9802      	ldr	r0, [sp, #8]
 801ea1e:	f7ff fd87 	bl	801e530 <_Balloc>
 801ea22:	2300      	movs	r3, #0
 801ea24:	0001      	movs	r1, r0
 801ea26:	0005      	movs	r5, r0
 801ea28:	001a      	movs	r2, r3
 801ea2a:	3114      	adds	r1, #20
 801ea2c:	4298      	cmp	r0, r3
 801ea2e:	d10c      	bne.n	801ea4a <__lshift+0x4e>
 801ea30:	21ef      	movs	r1, #239	@ 0xef
 801ea32:	002a      	movs	r2, r5
 801ea34:	4b25      	ldr	r3, [pc, #148]	@ (801eacc <__lshift+0xd0>)
 801ea36:	4826      	ldr	r0, [pc, #152]	@ (801ead0 <__lshift+0xd4>)
 801ea38:	0049      	lsls	r1, r1, #1
 801ea3a:	f7fe fa73 	bl	801cf24 <__assert_func>
 801ea3e:	3101      	adds	r1, #1
 801ea40:	005b      	lsls	r3, r3, #1
 801ea42:	e7e8      	b.n	801ea16 <__lshift+0x1a>
 801ea44:	0098      	lsls	r0, r3, #2
 801ea46:	500a      	str	r2, [r1, r0]
 801ea48:	3301      	adds	r3, #1
 801ea4a:	42bb      	cmp	r3, r7
 801ea4c:	dbfa      	blt.n	801ea44 <__lshift+0x48>
 801ea4e:	43fb      	mvns	r3, r7
 801ea50:	17db      	asrs	r3, r3, #31
 801ea52:	401f      	ands	r7, r3
 801ea54:	00bf      	lsls	r7, r7, #2
 801ea56:	0023      	movs	r3, r4
 801ea58:	201f      	movs	r0, #31
 801ea5a:	19c9      	adds	r1, r1, r7
 801ea5c:	0037      	movs	r7, r6
 801ea5e:	6922      	ldr	r2, [r4, #16]
 801ea60:	3314      	adds	r3, #20
 801ea62:	0092      	lsls	r2, r2, #2
 801ea64:	189a      	adds	r2, r3, r2
 801ea66:	4007      	ands	r7, r0
 801ea68:	4206      	tst	r6, r0
 801ea6a:	d029      	beq.n	801eac0 <__lshift+0xc4>
 801ea6c:	3001      	adds	r0, #1
 801ea6e:	1bc0      	subs	r0, r0, r7
 801ea70:	9003      	str	r0, [sp, #12]
 801ea72:	468c      	mov	ip, r1
 801ea74:	2000      	movs	r0, #0
 801ea76:	681e      	ldr	r6, [r3, #0]
 801ea78:	40be      	lsls	r6, r7
 801ea7a:	4306      	orrs	r6, r0
 801ea7c:	4660      	mov	r0, ip
 801ea7e:	c040      	stmia	r0!, {r6}
 801ea80:	4684      	mov	ip, r0
 801ea82:	9e03      	ldr	r6, [sp, #12]
 801ea84:	cb01      	ldmia	r3!, {r0}
 801ea86:	40f0      	lsrs	r0, r6
 801ea88:	429a      	cmp	r2, r3
 801ea8a:	d8f4      	bhi.n	801ea76 <__lshift+0x7a>
 801ea8c:	0026      	movs	r6, r4
 801ea8e:	3615      	adds	r6, #21
 801ea90:	2304      	movs	r3, #4
 801ea92:	42b2      	cmp	r2, r6
 801ea94:	d304      	bcc.n	801eaa0 <__lshift+0xa4>
 801ea96:	1b13      	subs	r3, r2, r4
 801ea98:	3b15      	subs	r3, #21
 801ea9a:	089b      	lsrs	r3, r3, #2
 801ea9c:	3301      	adds	r3, #1
 801ea9e:	009b      	lsls	r3, r3, #2
 801eaa0:	50c8      	str	r0, [r1, r3]
 801eaa2:	2800      	cmp	r0, #0
 801eaa4:	d002      	beq.n	801eaac <__lshift+0xb0>
 801eaa6:	9b01      	ldr	r3, [sp, #4]
 801eaa8:	3302      	adds	r3, #2
 801eaaa:	9300      	str	r3, [sp, #0]
 801eaac:	9b00      	ldr	r3, [sp, #0]
 801eaae:	9802      	ldr	r0, [sp, #8]
 801eab0:	3b01      	subs	r3, #1
 801eab2:	0021      	movs	r1, r4
 801eab4:	612b      	str	r3, [r5, #16]
 801eab6:	f7ff fd7f 	bl	801e5b8 <_Bfree>
 801eaba:	0028      	movs	r0, r5
 801eabc:	b005      	add	sp, #20
 801eabe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801eac0:	cb01      	ldmia	r3!, {r0}
 801eac2:	c101      	stmia	r1!, {r0}
 801eac4:	429a      	cmp	r2, r3
 801eac6:	d8fb      	bhi.n	801eac0 <__lshift+0xc4>
 801eac8:	e7f0      	b.n	801eaac <__lshift+0xb0>
 801eaca:	46c0      	nop			@ (mov r8, r8)
 801eacc:	080218af 	.word	0x080218af
 801ead0:	08021920 	.word	0x08021920

0801ead4 <__mcmp>:
 801ead4:	b530      	push	{r4, r5, lr}
 801ead6:	690b      	ldr	r3, [r1, #16]
 801ead8:	6904      	ldr	r4, [r0, #16]
 801eada:	0002      	movs	r2, r0
 801eadc:	1ae0      	subs	r0, r4, r3
 801eade:	429c      	cmp	r4, r3
 801eae0:	d10f      	bne.n	801eb02 <__mcmp+0x2e>
 801eae2:	3214      	adds	r2, #20
 801eae4:	009b      	lsls	r3, r3, #2
 801eae6:	3114      	adds	r1, #20
 801eae8:	0014      	movs	r4, r2
 801eaea:	18c9      	adds	r1, r1, r3
 801eaec:	18d2      	adds	r2, r2, r3
 801eaee:	3a04      	subs	r2, #4
 801eaf0:	3904      	subs	r1, #4
 801eaf2:	6815      	ldr	r5, [r2, #0]
 801eaf4:	680b      	ldr	r3, [r1, #0]
 801eaf6:	429d      	cmp	r5, r3
 801eaf8:	d004      	beq.n	801eb04 <__mcmp+0x30>
 801eafa:	2001      	movs	r0, #1
 801eafc:	429d      	cmp	r5, r3
 801eafe:	d200      	bcs.n	801eb02 <__mcmp+0x2e>
 801eb00:	3802      	subs	r0, #2
 801eb02:	bd30      	pop	{r4, r5, pc}
 801eb04:	4294      	cmp	r4, r2
 801eb06:	d3f2      	bcc.n	801eaee <__mcmp+0x1a>
 801eb08:	e7fb      	b.n	801eb02 <__mcmp+0x2e>
	...

0801eb0c <__mdiff>:
 801eb0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801eb0e:	000c      	movs	r4, r1
 801eb10:	b087      	sub	sp, #28
 801eb12:	9000      	str	r0, [sp, #0]
 801eb14:	0011      	movs	r1, r2
 801eb16:	0020      	movs	r0, r4
 801eb18:	0017      	movs	r7, r2
 801eb1a:	f7ff ffdb 	bl	801ead4 <__mcmp>
 801eb1e:	1e05      	subs	r5, r0, #0
 801eb20:	d110      	bne.n	801eb44 <__mdiff+0x38>
 801eb22:	0001      	movs	r1, r0
 801eb24:	9800      	ldr	r0, [sp, #0]
 801eb26:	f7ff fd03 	bl	801e530 <_Balloc>
 801eb2a:	1e02      	subs	r2, r0, #0
 801eb2c:	d104      	bne.n	801eb38 <__mdiff+0x2c>
 801eb2e:	4b40      	ldr	r3, [pc, #256]	@ (801ec30 <__mdiff+0x124>)
 801eb30:	4840      	ldr	r0, [pc, #256]	@ (801ec34 <__mdiff+0x128>)
 801eb32:	4941      	ldr	r1, [pc, #260]	@ (801ec38 <__mdiff+0x12c>)
 801eb34:	f7fe f9f6 	bl	801cf24 <__assert_func>
 801eb38:	2301      	movs	r3, #1
 801eb3a:	6145      	str	r5, [r0, #20]
 801eb3c:	6103      	str	r3, [r0, #16]
 801eb3e:	0010      	movs	r0, r2
 801eb40:	b007      	add	sp, #28
 801eb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801eb44:	2600      	movs	r6, #0
 801eb46:	42b0      	cmp	r0, r6
 801eb48:	da03      	bge.n	801eb52 <__mdiff+0x46>
 801eb4a:	0023      	movs	r3, r4
 801eb4c:	003c      	movs	r4, r7
 801eb4e:	001f      	movs	r7, r3
 801eb50:	3601      	adds	r6, #1
 801eb52:	6861      	ldr	r1, [r4, #4]
 801eb54:	9800      	ldr	r0, [sp, #0]
 801eb56:	f7ff fceb 	bl	801e530 <_Balloc>
 801eb5a:	1e02      	subs	r2, r0, #0
 801eb5c:	d103      	bne.n	801eb66 <__mdiff+0x5a>
 801eb5e:	4b34      	ldr	r3, [pc, #208]	@ (801ec30 <__mdiff+0x124>)
 801eb60:	4834      	ldr	r0, [pc, #208]	@ (801ec34 <__mdiff+0x128>)
 801eb62:	4936      	ldr	r1, [pc, #216]	@ (801ec3c <__mdiff+0x130>)
 801eb64:	e7e6      	b.n	801eb34 <__mdiff+0x28>
 801eb66:	6923      	ldr	r3, [r4, #16]
 801eb68:	3414      	adds	r4, #20
 801eb6a:	9300      	str	r3, [sp, #0]
 801eb6c:	009b      	lsls	r3, r3, #2
 801eb6e:	18e3      	adds	r3, r4, r3
 801eb70:	0021      	movs	r1, r4
 801eb72:	9401      	str	r4, [sp, #4]
 801eb74:	003c      	movs	r4, r7
 801eb76:	9302      	str	r3, [sp, #8]
 801eb78:	693b      	ldr	r3, [r7, #16]
 801eb7a:	3414      	adds	r4, #20
 801eb7c:	009b      	lsls	r3, r3, #2
 801eb7e:	18e3      	adds	r3, r4, r3
 801eb80:	9303      	str	r3, [sp, #12]
 801eb82:	0003      	movs	r3, r0
 801eb84:	60c6      	str	r6, [r0, #12]
 801eb86:	468c      	mov	ip, r1
 801eb88:	2000      	movs	r0, #0
 801eb8a:	3314      	adds	r3, #20
 801eb8c:	9304      	str	r3, [sp, #16]
 801eb8e:	9305      	str	r3, [sp, #20]
 801eb90:	4663      	mov	r3, ip
 801eb92:	cb20      	ldmia	r3!, {r5}
 801eb94:	b2a9      	uxth	r1, r5
 801eb96:	000e      	movs	r6, r1
 801eb98:	469c      	mov	ip, r3
 801eb9a:	cc08      	ldmia	r4!, {r3}
 801eb9c:	0c2d      	lsrs	r5, r5, #16
 801eb9e:	b299      	uxth	r1, r3
 801eba0:	1a71      	subs	r1, r6, r1
 801eba2:	1809      	adds	r1, r1, r0
 801eba4:	0c1b      	lsrs	r3, r3, #16
 801eba6:	1408      	asrs	r0, r1, #16
 801eba8:	1aeb      	subs	r3, r5, r3
 801ebaa:	181b      	adds	r3, r3, r0
 801ebac:	1418      	asrs	r0, r3, #16
 801ebae:	b289      	uxth	r1, r1
 801ebb0:	041b      	lsls	r3, r3, #16
 801ebb2:	4319      	orrs	r1, r3
 801ebb4:	9b05      	ldr	r3, [sp, #20]
 801ebb6:	c302      	stmia	r3!, {r1}
 801ebb8:	9305      	str	r3, [sp, #20]
 801ebba:	9b03      	ldr	r3, [sp, #12]
 801ebbc:	42a3      	cmp	r3, r4
 801ebbe:	d8e7      	bhi.n	801eb90 <__mdiff+0x84>
 801ebc0:	0039      	movs	r1, r7
 801ebc2:	9c03      	ldr	r4, [sp, #12]
 801ebc4:	3115      	adds	r1, #21
 801ebc6:	2304      	movs	r3, #4
 801ebc8:	428c      	cmp	r4, r1
 801ebca:	d304      	bcc.n	801ebd6 <__mdiff+0xca>
 801ebcc:	1be3      	subs	r3, r4, r7
 801ebce:	3b15      	subs	r3, #21
 801ebd0:	089b      	lsrs	r3, r3, #2
 801ebd2:	3301      	adds	r3, #1
 801ebd4:	009b      	lsls	r3, r3, #2
 801ebd6:	9901      	ldr	r1, [sp, #4]
 801ebd8:	18cd      	adds	r5, r1, r3
 801ebda:	9904      	ldr	r1, [sp, #16]
 801ebdc:	002e      	movs	r6, r5
 801ebde:	18cb      	adds	r3, r1, r3
 801ebe0:	001f      	movs	r7, r3
 801ebe2:	9902      	ldr	r1, [sp, #8]
 801ebe4:	428e      	cmp	r6, r1
 801ebe6:	d311      	bcc.n	801ec0c <__mdiff+0x100>
 801ebe8:	9c02      	ldr	r4, [sp, #8]
 801ebea:	1ee9      	subs	r1, r5, #3
 801ebec:	2000      	movs	r0, #0
 801ebee:	428c      	cmp	r4, r1
 801ebf0:	d304      	bcc.n	801ebfc <__mdiff+0xf0>
 801ebf2:	0021      	movs	r1, r4
 801ebf4:	3103      	adds	r1, #3
 801ebf6:	1b49      	subs	r1, r1, r5
 801ebf8:	0889      	lsrs	r1, r1, #2
 801ebfa:	0088      	lsls	r0, r1, #2
 801ebfc:	181b      	adds	r3, r3, r0
 801ebfe:	3b04      	subs	r3, #4
 801ec00:	6819      	ldr	r1, [r3, #0]
 801ec02:	2900      	cmp	r1, #0
 801ec04:	d010      	beq.n	801ec28 <__mdiff+0x11c>
 801ec06:	9b00      	ldr	r3, [sp, #0]
 801ec08:	6113      	str	r3, [r2, #16]
 801ec0a:	e798      	b.n	801eb3e <__mdiff+0x32>
 801ec0c:	4684      	mov	ip, r0
 801ec0e:	ce02      	ldmia	r6!, {r1}
 801ec10:	b288      	uxth	r0, r1
 801ec12:	4460      	add	r0, ip
 801ec14:	1400      	asrs	r0, r0, #16
 801ec16:	0c0c      	lsrs	r4, r1, #16
 801ec18:	1904      	adds	r4, r0, r4
 801ec1a:	4461      	add	r1, ip
 801ec1c:	1420      	asrs	r0, r4, #16
 801ec1e:	b289      	uxth	r1, r1
 801ec20:	0424      	lsls	r4, r4, #16
 801ec22:	4321      	orrs	r1, r4
 801ec24:	c702      	stmia	r7!, {r1}
 801ec26:	e7dc      	b.n	801ebe2 <__mdiff+0xd6>
 801ec28:	9900      	ldr	r1, [sp, #0]
 801ec2a:	3901      	subs	r1, #1
 801ec2c:	9100      	str	r1, [sp, #0]
 801ec2e:	e7e6      	b.n	801ebfe <__mdiff+0xf2>
 801ec30:	080218af 	.word	0x080218af
 801ec34:	08021920 	.word	0x08021920
 801ec38:	00000237 	.word	0x00000237
 801ec3c:	00000245 	.word	0x00000245

0801ec40 <__ulp>:
 801ec40:	b510      	push	{r4, lr}
 801ec42:	2400      	movs	r4, #0
 801ec44:	4b0c      	ldr	r3, [pc, #48]	@ (801ec78 <__ulp+0x38>)
 801ec46:	4a0d      	ldr	r2, [pc, #52]	@ (801ec7c <__ulp+0x3c>)
 801ec48:	400b      	ands	r3, r1
 801ec4a:	189b      	adds	r3, r3, r2
 801ec4c:	42a3      	cmp	r3, r4
 801ec4e:	dc06      	bgt.n	801ec5e <__ulp+0x1e>
 801ec50:	425b      	negs	r3, r3
 801ec52:	151a      	asrs	r2, r3, #20
 801ec54:	2a13      	cmp	r2, #19
 801ec56:	dc05      	bgt.n	801ec64 <__ulp+0x24>
 801ec58:	2380      	movs	r3, #128	@ 0x80
 801ec5a:	031b      	lsls	r3, r3, #12
 801ec5c:	4113      	asrs	r3, r2
 801ec5e:	0019      	movs	r1, r3
 801ec60:	0020      	movs	r0, r4
 801ec62:	bd10      	pop	{r4, pc}
 801ec64:	3a14      	subs	r2, #20
 801ec66:	2401      	movs	r4, #1
 801ec68:	2a1e      	cmp	r2, #30
 801ec6a:	dc02      	bgt.n	801ec72 <__ulp+0x32>
 801ec6c:	2480      	movs	r4, #128	@ 0x80
 801ec6e:	0624      	lsls	r4, r4, #24
 801ec70:	40d4      	lsrs	r4, r2
 801ec72:	2300      	movs	r3, #0
 801ec74:	e7f3      	b.n	801ec5e <__ulp+0x1e>
 801ec76:	46c0      	nop			@ (mov r8, r8)
 801ec78:	7ff00000 	.word	0x7ff00000
 801ec7c:	fcc00000 	.word	0xfcc00000

0801ec80 <__b2d>:
 801ec80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ec82:	0006      	movs	r6, r0
 801ec84:	6903      	ldr	r3, [r0, #16]
 801ec86:	3614      	adds	r6, #20
 801ec88:	009b      	lsls	r3, r3, #2
 801ec8a:	18f3      	adds	r3, r6, r3
 801ec8c:	1f1d      	subs	r5, r3, #4
 801ec8e:	682c      	ldr	r4, [r5, #0]
 801ec90:	000f      	movs	r7, r1
 801ec92:	0020      	movs	r0, r4
 801ec94:	9301      	str	r3, [sp, #4]
 801ec96:	f7ff fd43 	bl	801e720 <__hi0bits>
 801ec9a:	2220      	movs	r2, #32
 801ec9c:	1a12      	subs	r2, r2, r0
 801ec9e:	603a      	str	r2, [r7, #0]
 801eca0:	0003      	movs	r3, r0
 801eca2:	4a1c      	ldr	r2, [pc, #112]	@ (801ed14 <__b2d+0x94>)
 801eca4:	280a      	cmp	r0, #10
 801eca6:	dc15      	bgt.n	801ecd4 <__b2d+0x54>
 801eca8:	210b      	movs	r1, #11
 801ecaa:	0027      	movs	r7, r4
 801ecac:	1a09      	subs	r1, r1, r0
 801ecae:	40cf      	lsrs	r7, r1
 801ecb0:	433a      	orrs	r2, r7
 801ecb2:	468c      	mov	ip, r1
 801ecb4:	0011      	movs	r1, r2
 801ecb6:	2200      	movs	r2, #0
 801ecb8:	42ae      	cmp	r6, r5
 801ecba:	d202      	bcs.n	801ecc2 <__b2d+0x42>
 801ecbc:	9a01      	ldr	r2, [sp, #4]
 801ecbe:	3a08      	subs	r2, #8
 801ecc0:	6812      	ldr	r2, [r2, #0]
 801ecc2:	3315      	adds	r3, #21
 801ecc4:	409c      	lsls	r4, r3
 801ecc6:	4663      	mov	r3, ip
 801ecc8:	0027      	movs	r7, r4
 801ecca:	40da      	lsrs	r2, r3
 801eccc:	4317      	orrs	r7, r2
 801ecce:	0038      	movs	r0, r7
 801ecd0:	b003      	add	sp, #12
 801ecd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ecd4:	2700      	movs	r7, #0
 801ecd6:	42ae      	cmp	r6, r5
 801ecd8:	d202      	bcs.n	801ece0 <__b2d+0x60>
 801ecda:	9d01      	ldr	r5, [sp, #4]
 801ecdc:	3d08      	subs	r5, #8
 801ecde:	682f      	ldr	r7, [r5, #0]
 801ece0:	210b      	movs	r1, #11
 801ece2:	4249      	negs	r1, r1
 801ece4:	468c      	mov	ip, r1
 801ece6:	449c      	add	ip, r3
 801ece8:	2b0b      	cmp	r3, #11
 801ecea:	d010      	beq.n	801ed0e <__b2d+0x8e>
 801ecec:	4661      	mov	r1, ip
 801ecee:	2320      	movs	r3, #32
 801ecf0:	408c      	lsls	r4, r1
 801ecf2:	1a5b      	subs	r3, r3, r1
 801ecf4:	0039      	movs	r1, r7
 801ecf6:	40d9      	lsrs	r1, r3
 801ecf8:	430c      	orrs	r4, r1
 801ecfa:	4322      	orrs	r2, r4
 801ecfc:	0011      	movs	r1, r2
 801ecfe:	2200      	movs	r2, #0
 801ed00:	42b5      	cmp	r5, r6
 801ed02:	d901      	bls.n	801ed08 <__b2d+0x88>
 801ed04:	3d04      	subs	r5, #4
 801ed06:	682a      	ldr	r2, [r5, #0]
 801ed08:	4664      	mov	r4, ip
 801ed0a:	40a7      	lsls	r7, r4
 801ed0c:	e7dd      	b.n	801ecca <__b2d+0x4a>
 801ed0e:	4322      	orrs	r2, r4
 801ed10:	0011      	movs	r1, r2
 801ed12:	e7dc      	b.n	801ecce <__b2d+0x4e>
 801ed14:	3ff00000 	.word	0x3ff00000

0801ed18 <__d2b>:
 801ed18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ed1a:	2101      	movs	r1, #1
 801ed1c:	0016      	movs	r6, r2
 801ed1e:	001f      	movs	r7, r3
 801ed20:	f7ff fc06 	bl	801e530 <_Balloc>
 801ed24:	1e04      	subs	r4, r0, #0
 801ed26:	d105      	bne.n	801ed34 <__d2b+0x1c>
 801ed28:	0022      	movs	r2, r4
 801ed2a:	4b25      	ldr	r3, [pc, #148]	@ (801edc0 <__d2b+0xa8>)
 801ed2c:	4825      	ldr	r0, [pc, #148]	@ (801edc4 <__d2b+0xac>)
 801ed2e:	4926      	ldr	r1, [pc, #152]	@ (801edc8 <__d2b+0xb0>)
 801ed30:	f7fe f8f8 	bl	801cf24 <__assert_func>
 801ed34:	033b      	lsls	r3, r7, #12
 801ed36:	007d      	lsls	r5, r7, #1
 801ed38:	0b1b      	lsrs	r3, r3, #12
 801ed3a:	0d6d      	lsrs	r5, r5, #21
 801ed3c:	d002      	beq.n	801ed44 <__d2b+0x2c>
 801ed3e:	2280      	movs	r2, #128	@ 0x80
 801ed40:	0352      	lsls	r2, r2, #13
 801ed42:	4313      	orrs	r3, r2
 801ed44:	9301      	str	r3, [sp, #4]
 801ed46:	2e00      	cmp	r6, #0
 801ed48:	d025      	beq.n	801ed96 <__d2b+0x7e>
 801ed4a:	4668      	mov	r0, sp
 801ed4c:	9600      	str	r6, [sp, #0]
 801ed4e:	f7ff fd08 	bl	801e762 <__lo0bits>
 801ed52:	9b01      	ldr	r3, [sp, #4]
 801ed54:	9900      	ldr	r1, [sp, #0]
 801ed56:	2800      	cmp	r0, #0
 801ed58:	d01b      	beq.n	801ed92 <__d2b+0x7a>
 801ed5a:	2220      	movs	r2, #32
 801ed5c:	001e      	movs	r6, r3
 801ed5e:	1a12      	subs	r2, r2, r0
 801ed60:	4096      	lsls	r6, r2
 801ed62:	0032      	movs	r2, r6
 801ed64:	40c3      	lsrs	r3, r0
 801ed66:	430a      	orrs	r2, r1
 801ed68:	6162      	str	r2, [r4, #20]
 801ed6a:	9301      	str	r3, [sp, #4]
 801ed6c:	9e01      	ldr	r6, [sp, #4]
 801ed6e:	61a6      	str	r6, [r4, #24]
 801ed70:	1e73      	subs	r3, r6, #1
 801ed72:	419e      	sbcs	r6, r3
 801ed74:	3601      	adds	r6, #1
 801ed76:	6126      	str	r6, [r4, #16]
 801ed78:	2d00      	cmp	r5, #0
 801ed7a:	d014      	beq.n	801eda6 <__d2b+0x8e>
 801ed7c:	2635      	movs	r6, #53	@ 0x35
 801ed7e:	4b13      	ldr	r3, [pc, #76]	@ (801edcc <__d2b+0xb4>)
 801ed80:	18ed      	adds	r5, r5, r3
 801ed82:	9b08      	ldr	r3, [sp, #32]
 801ed84:	182d      	adds	r5, r5, r0
 801ed86:	601d      	str	r5, [r3, #0]
 801ed88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ed8a:	1a36      	subs	r6, r6, r0
 801ed8c:	601e      	str	r6, [r3, #0]
 801ed8e:	0020      	movs	r0, r4
 801ed90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801ed92:	6161      	str	r1, [r4, #20]
 801ed94:	e7ea      	b.n	801ed6c <__d2b+0x54>
 801ed96:	a801      	add	r0, sp, #4
 801ed98:	f7ff fce3 	bl	801e762 <__lo0bits>
 801ed9c:	9b01      	ldr	r3, [sp, #4]
 801ed9e:	2601      	movs	r6, #1
 801eda0:	6163      	str	r3, [r4, #20]
 801eda2:	3020      	adds	r0, #32
 801eda4:	e7e7      	b.n	801ed76 <__d2b+0x5e>
 801eda6:	4b0a      	ldr	r3, [pc, #40]	@ (801edd0 <__d2b+0xb8>)
 801eda8:	18c0      	adds	r0, r0, r3
 801edaa:	9b08      	ldr	r3, [sp, #32]
 801edac:	6018      	str	r0, [r3, #0]
 801edae:	4b09      	ldr	r3, [pc, #36]	@ (801edd4 <__d2b+0xbc>)
 801edb0:	18f3      	adds	r3, r6, r3
 801edb2:	009b      	lsls	r3, r3, #2
 801edb4:	18e3      	adds	r3, r4, r3
 801edb6:	6958      	ldr	r0, [r3, #20]
 801edb8:	f7ff fcb2 	bl	801e720 <__hi0bits>
 801edbc:	0176      	lsls	r6, r6, #5
 801edbe:	e7e3      	b.n	801ed88 <__d2b+0x70>
 801edc0:	080218af 	.word	0x080218af
 801edc4:	08021920 	.word	0x08021920
 801edc8:	0000030f 	.word	0x0000030f
 801edcc:	fffffbcd 	.word	0xfffffbcd
 801edd0:	fffffbce 	.word	0xfffffbce
 801edd4:	3fffffff 	.word	0x3fffffff

0801edd8 <__ratio>:
 801edd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801edda:	b087      	sub	sp, #28
 801eddc:	000f      	movs	r7, r1
 801edde:	a904      	add	r1, sp, #16
 801ede0:	0006      	movs	r6, r0
 801ede2:	f7ff ff4d 	bl	801ec80 <__b2d>
 801ede6:	9000      	str	r0, [sp, #0]
 801ede8:	9101      	str	r1, [sp, #4]
 801edea:	9b00      	ldr	r3, [sp, #0]
 801edec:	9c01      	ldr	r4, [sp, #4]
 801edee:	0038      	movs	r0, r7
 801edf0:	a905      	add	r1, sp, #20
 801edf2:	9302      	str	r3, [sp, #8]
 801edf4:	9403      	str	r4, [sp, #12]
 801edf6:	f7ff ff43 	bl	801ec80 <__b2d>
 801edfa:	000d      	movs	r5, r1
 801edfc:	0002      	movs	r2, r0
 801edfe:	000b      	movs	r3, r1
 801ee00:	6930      	ldr	r0, [r6, #16]
 801ee02:	6939      	ldr	r1, [r7, #16]
 801ee04:	9e04      	ldr	r6, [sp, #16]
 801ee06:	1a40      	subs	r0, r0, r1
 801ee08:	9905      	ldr	r1, [sp, #20]
 801ee0a:	0140      	lsls	r0, r0, #5
 801ee0c:	1a71      	subs	r1, r6, r1
 801ee0e:	1841      	adds	r1, r0, r1
 801ee10:	0508      	lsls	r0, r1, #20
 801ee12:	2900      	cmp	r1, #0
 801ee14:	dd08      	ble.n	801ee28 <__ratio+0x50>
 801ee16:	9901      	ldr	r1, [sp, #4]
 801ee18:	1841      	adds	r1, r0, r1
 801ee1a:	9103      	str	r1, [sp, #12]
 801ee1c:	9802      	ldr	r0, [sp, #8]
 801ee1e:	9903      	ldr	r1, [sp, #12]
 801ee20:	f7e3 f9ca 	bl	80021b8 <__aeabi_ddiv>
 801ee24:	b007      	add	sp, #28
 801ee26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ee28:	1a2b      	subs	r3, r5, r0
 801ee2a:	e7f7      	b.n	801ee1c <__ratio+0x44>

0801ee2c <__copybits>:
 801ee2c:	b570      	push	{r4, r5, r6, lr}
 801ee2e:	0014      	movs	r4, r2
 801ee30:	0005      	movs	r5, r0
 801ee32:	3901      	subs	r1, #1
 801ee34:	6913      	ldr	r3, [r2, #16]
 801ee36:	1149      	asrs	r1, r1, #5
 801ee38:	3101      	adds	r1, #1
 801ee3a:	0089      	lsls	r1, r1, #2
 801ee3c:	3414      	adds	r4, #20
 801ee3e:	009b      	lsls	r3, r3, #2
 801ee40:	1841      	adds	r1, r0, r1
 801ee42:	18e3      	adds	r3, r4, r3
 801ee44:	42a3      	cmp	r3, r4
 801ee46:	d80d      	bhi.n	801ee64 <__copybits+0x38>
 801ee48:	0014      	movs	r4, r2
 801ee4a:	3411      	adds	r4, #17
 801ee4c:	2500      	movs	r5, #0
 801ee4e:	42a3      	cmp	r3, r4
 801ee50:	d303      	bcc.n	801ee5a <__copybits+0x2e>
 801ee52:	1a9b      	subs	r3, r3, r2
 801ee54:	3b11      	subs	r3, #17
 801ee56:	089b      	lsrs	r3, r3, #2
 801ee58:	009d      	lsls	r5, r3, #2
 801ee5a:	2300      	movs	r3, #0
 801ee5c:	1940      	adds	r0, r0, r5
 801ee5e:	4281      	cmp	r1, r0
 801ee60:	d803      	bhi.n	801ee6a <__copybits+0x3e>
 801ee62:	bd70      	pop	{r4, r5, r6, pc}
 801ee64:	cc40      	ldmia	r4!, {r6}
 801ee66:	c540      	stmia	r5!, {r6}
 801ee68:	e7ec      	b.n	801ee44 <__copybits+0x18>
 801ee6a:	c008      	stmia	r0!, {r3}
 801ee6c:	e7f7      	b.n	801ee5e <__copybits+0x32>

0801ee6e <__any_on>:
 801ee6e:	0002      	movs	r2, r0
 801ee70:	6900      	ldr	r0, [r0, #16]
 801ee72:	b510      	push	{r4, lr}
 801ee74:	3214      	adds	r2, #20
 801ee76:	114b      	asrs	r3, r1, #5
 801ee78:	4298      	cmp	r0, r3
 801ee7a:	db13      	blt.n	801eea4 <__any_on+0x36>
 801ee7c:	dd0c      	ble.n	801ee98 <__any_on+0x2a>
 801ee7e:	241f      	movs	r4, #31
 801ee80:	0008      	movs	r0, r1
 801ee82:	4020      	ands	r0, r4
 801ee84:	4221      	tst	r1, r4
 801ee86:	d007      	beq.n	801ee98 <__any_on+0x2a>
 801ee88:	0099      	lsls	r1, r3, #2
 801ee8a:	588c      	ldr	r4, [r1, r2]
 801ee8c:	0021      	movs	r1, r4
 801ee8e:	40c1      	lsrs	r1, r0
 801ee90:	4081      	lsls	r1, r0
 801ee92:	2001      	movs	r0, #1
 801ee94:	428c      	cmp	r4, r1
 801ee96:	d104      	bne.n	801eea2 <__any_on+0x34>
 801ee98:	009b      	lsls	r3, r3, #2
 801ee9a:	18d3      	adds	r3, r2, r3
 801ee9c:	4293      	cmp	r3, r2
 801ee9e:	d803      	bhi.n	801eea8 <__any_on+0x3a>
 801eea0:	2000      	movs	r0, #0
 801eea2:	bd10      	pop	{r4, pc}
 801eea4:	0003      	movs	r3, r0
 801eea6:	e7f7      	b.n	801ee98 <__any_on+0x2a>
 801eea8:	3b04      	subs	r3, #4
 801eeaa:	6819      	ldr	r1, [r3, #0]
 801eeac:	2900      	cmp	r1, #0
 801eeae:	d0f5      	beq.n	801ee9c <__any_on+0x2e>
 801eeb0:	2001      	movs	r0, #1
 801eeb2:	e7f6      	b.n	801eea2 <__any_on+0x34>

0801eeb4 <__ascii_wctomb>:
 801eeb4:	0003      	movs	r3, r0
 801eeb6:	1e08      	subs	r0, r1, #0
 801eeb8:	d005      	beq.n	801eec6 <__ascii_wctomb+0x12>
 801eeba:	2aff      	cmp	r2, #255	@ 0xff
 801eebc:	d904      	bls.n	801eec8 <__ascii_wctomb+0x14>
 801eebe:	228a      	movs	r2, #138	@ 0x8a
 801eec0:	2001      	movs	r0, #1
 801eec2:	601a      	str	r2, [r3, #0]
 801eec4:	4240      	negs	r0, r0
 801eec6:	4770      	bx	lr
 801eec8:	2001      	movs	r0, #1
 801eeca:	700a      	strb	r2, [r1, #0]
 801eecc:	e7fb      	b.n	801eec6 <__ascii_wctomb+0x12>
	...

0801eed0 <__ssputs_r>:
 801eed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801eed2:	688e      	ldr	r6, [r1, #8]
 801eed4:	b085      	sub	sp, #20
 801eed6:	001f      	movs	r7, r3
 801eed8:	000c      	movs	r4, r1
 801eeda:	680b      	ldr	r3, [r1, #0]
 801eedc:	9002      	str	r0, [sp, #8]
 801eede:	9203      	str	r2, [sp, #12]
 801eee0:	42be      	cmp	r6, r7
 801eee2:	d830      	bhi.n	801ef46 <__ssputs_r+0x76>
 801eee4:	210c      	movs	r1, #12
 801eee6:	5e62      	ldrsh	r2, [r4, r1]
 801eee8:	2190      	movs	r1, #144	@ 0x90
 801eeea:	00c9      	lsls	r1, r1, #3
 801eeec:	420a      	tst	r2, r1
 801eeee:	d028      	beq.n	801ef42 <__ssputs_r+0x72>
 801eef0:	2003      	movs	r0, #3
 801eef2:	6921      	ldr	r1, [r4, #16]
 801eef4:	1a5b      	subs	r3, r3, r1
 801eef6:	9301      	str	r3, [sp, #4]
 801eef8:	6963      	ldr	r3, [r4, #20]
 801eefa:	4343      	muls	r3, r0
 801eefc:	9801      	ldr	r0, [sp, #4]
 801eefe:	0fdd      	lsrs	r5, r3, #31
 801ef00:	18ed      	adds	r5, r5, r3
 801ef02:	1c7b      	adds	r3, r7, #1
 801ef04:	181b      	adds	r3, r3, r0
 801ef06:	106d      	asrs	r5, r5, #1
 801ef08:	42ab      	cmp	r3, r5
 801ef0a:	d900      	bls.n	801ef0e <__ssputs_r+0x3e>
 801ef0c:	001d      	movs	r5, r3
 801ef0e:	0552      	lsls	r2, r2, #21
 801ef10:	d528      	bpl.n	801ef64 <__ssputs_r+0x94>
 801ef12:	0029      	movs	r1, r5
 801ef14:	9802      	ldr	r0, [sp, #8]
 801ef16:	f7ff fa69 	bl	801e3ec <_malloc_r>
 801ef1a:	1e06      	subs	r6, r0, #0
 801ef1c:	d02c      	beq.n	801ef78 <__ssputs_r+0xa8>
 801ef1e:	9a01      	ldr	r2, [sp, #4]
 801ef20:	6921      	ldr	r1, [r4, #16]
 801ef22:	f7fd ffeb 	bl	801cefc <memcpy>
 801ef26:	89a2      	ldrh	r2, [r4, #12]
 801ef28:	4b18      	ldr	r3, [pc, #96]	@ (801ef8c <__ssputs_r+0xbc>)
 801ef2a:	401a      	ands	r2, r3
 801ef2c:	2380      	movs	r3, #128	@ 0x80
 801ef2e:	4313      	orrs	r3, r2
 801ef30:	81a3      	strh	r3, [r4, #12]
 801ef32:	9b01      	ldr	r3, [sp, #4]
 801ef34:	6126      	str	r6, [r4, #16]
 801ef36:	18f6      	adds	r6, r6, r3
 801ef38:	6026      	str	r6, [r4, #0]
 801ef3a:	003e      	movs	r6, r7
 801ef3c:	6165      	str	r5, [r4, #20]
 801ef3e:	1aed      	subs	r5, r5, r3
 801ef40:	60a5      	str	r5, [r4, #8]
 801ef42:	42be      	cmp	r6, r7
 801ef44:	d900      	bls.n	801ef48 <__ssputs_r+0x78>
 801ef46:	003e      	movs	r6, r7
 801ef48:	0032      	movs	r2, r6
 801ef4a:	9903      	ldr	r1, [sp, #12]
 801ef4c:	6820      	ldr	r0, [r4, #0]
 801ef4e:	f000 ff5b 	bl	801fe08 <memmove>
 801ef52:	2000      	movs	r0, #0
 801ef54:	68a3      	ldr	r3, [r4, #8]
 801ef56:	1b9b      	subs	r3, r3, r6
 801ef58:	60a3      	str	r3, [r4, #8]
 801ef5a:	6823      	ldr	r3, [r4, #0]
 801ef5c:	199b      	adds	r3, r3, r6
 801ef5e:	6023      	str	r3, [r4, #0]
 801ef60:	b005      	add	sp, #20
 801ef62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ef64:	002a      	movs	r2, r5
 801ef66:	9802      	ldr	r0, [sp, #8]
 801ef68:	f000 ffa6 	bl	801feb8 <_realloc_r>
 801ef6c:	1e06      	subs	r6, r0, #0
 801ef6e:	d1e0      	bne.n	801ef32 <__ssputs_r+0x62>
 801ef70:	6921      	ldr	r1, [r4, #16]
 801ef72:	9802      	ldr	r0, [sp, #8]
 801ef74:	f7fe fe6a 	bl	801dc4c <_free_r>
 801ef78:	230c      	movs	r3, #12
 801ef7a:	2001      	movs	r0, #1
 801ef7c:	9a02      	ldr	r2, [sp, #8]
 801ef7e:	4240      	negs	r0, r0
 801ef80:	6013      	str	r3, [r2, #0]
 801ef82:	89a2      	ldrh	r2, [r4, #12]
 801ef84:	3334      	adds	r3, #52	@ 0x34
 801ef86:	4313      	orrs	r3, r2
 801ef88:	81a3      	strh	r3, [r4, #12]
 801ef8a:	e7e9      	b.n	801ef60 <__ssputs_r+0x90>
 801ef8c:	fffffb7f 	.word	0xfffffb7f

0801ef90 <_svfiprintf_r>:
 801ef90:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ef92:	b0a1      	sub	sp, #132	@ 0x84
 801ef94:	9003      	str	r0, [sp, #12]
 801ef96:	001d      	movs	r5, r3
 801ef98:	898b      	ldrh	r3, [r1, #12]
 801ef9a:	000f      	movs	r7, r1
 801ef9c:	0016      	movs	r6, r2
 801ef9e:	061b      	lsls	r3, r3, #24
 801efa0:	d511      	bpl.n	801efc6 <_svfiprintf_r+0x36>
 801efa2:	690b      	ldr	r3, [r1, #16]
 801efa4:	2b00      	cmp	r3, #0
 801efa6:	d10e      	bne.n	801efc6 <_svfiprintf_r+0x36>
 801efa8:	2140      	movs	r1, #64	@ 0x40
 801efaa:	f7ff fa1f 	bl	801e3ec <_malloc_r>
 801efae:	6038      	str	r0, [r7, #0]
 801efb0:	6138      	str	r0, [r7, #16]
 801efb2:	2800      	cmp	r0, #0
 801efb4:	d105      	bne.n	801efc2 <_svfiprintf_r+0x32>
 801efb6:	230c      	movs	r3, #12
 801efb8:	9a03      	ldr	r2, [sp, #12]
 801efba:	6013      	str	r3, [r2, #0]
 801efbc:	2001      	movs	r0, #1
 801efbe:	4240      	negs	r0, r0
 801efc0:	e0cf      	b.n	801f162 <_svfiprintf_r+0x1d2>
 801efc2:	2340      	movs	r3, #64	@ 0x40
 801efc4:	617b      	str	r3, [r7, #20]
 801efc6:	2300      	movs	r3, #0
 801efc8:	ac08      	add	r4, sp, #32
 801efca:	6163      	str	r3, [r4, #20]
 801efcc:	3320      	adds	r3, #32
 801efce:	7663      	strb	r3, [r4, #25]
 801efd0:	3310      	adds	r3, #16
 801efd2:	76a3      	strb	r3, [r4, #26]
 801efd4:	9507      	str	r5, [sp, #28]
 801efd6:	0035      	movs	r5, r6
 801efd8:	782b      	ldrb	r3, [r5, #0]
 801efda:	2b00      	cmp	r3, #0
 801efdc:	d001      	beq.n	801efe2 <_svfiprintf_r+0x52>
 801efde:	2b25      	cmp	r3, #37	@ 0x25
 801efe0:	d148      	bne.n	801f074 <_svfiprintf_r+0xe4>
 801efe2:	1bab      	subs	r3, r5, r6
 801efe4:	9305      	str	r3, [sp, #20]
 801efe6:	42b5      	cmp	r5, r6
 801efe8:	d00b      	beq.n	801f002 <_svfiprintf_r+0x72>
 801efea:	0032      	movs	r2, r6
 801efec:	0039      	movs	r1, r7
 801efee:	9803      	ldr	r0, [sp, #12]
 801eff0:	f7ff ff6e 	bl	801eed0 <__ssputs_r>
 801eff4:	3001      	adds	r0, #1
 801eff6:	d100      	bne.n	801effa <_svfiprintf_r+0x6a>
 801eff8:	e0ae      	b.n	801f158 <_svfiprintf_r+0x1c8>
 801effa:	6963      	ldr	r3, [r4, #20]
 801effc:	9a05      	ldr	r2, [sp, #20]
 801effe:	189b      	adds	r3, r3, r2
 801f000:	6163      	str	r3, [r4, #20]
 801f002:	782b      	ldrb	r3, [r5, #0]
 801f004:	2b00      	cmp	r3, #0
 801f006:	d100      	bne.n	801f00a <_svfiprintf_r+0x7a>
 801f008:	e0a6      	b.n	801f158 <_svfiprintf_r+0x1c8>
 801f00a:	2201      	movs	r2, #1
 801f00c:	2300      	movs	r3, #0
 801f00e:	4252      	negs	r2, r2
 801f010:	6062      	str	r2, [r4, #4]
 801f012:	a904      	add	r1, sp, #16
 801f014:	3254      	adds	r2, #84	@ 0x54
 801f016:	1852      	adds	r2, r2, r1
 801f018:	1c6e      	adds	r6, r5, #1
 801f01a:	6023      	str	r3, [r4, #0]
 801f01c:	60e3      	str	r3, [r4, #12]
 801f01e:	60a3      	str	r3, [r4, #8]
 801f020:	7013      	strb	r3, [r2, #0]
 801f022:	65a3      	str	r3, [r4, #88]	@ 0x58
 801f024:	4b54      	ldr	r3, [pc, #336]	@ (801f178 <_svfiprintf_r+0x1e8>)
 801f026:	2205      	movs	r2, #5
 801f028:	0018      	movs	r0, r3
 801f02a:	7831      	ldrb	r1, [r6, #0]
 801f02c:	9305      	str	r3, [sp, #20]
 801f02e:	f7fd ff5a 	bl	801cee6 <memchr>
 801f032:	1c75      	adds	r5, r6, #1
 801f034:	2800      	cmp	r0, #0
 801f036:	d11f      	bne.n	801f078 <_svfiprintf_r+0xe8>
 801f038:	6822      	ldr	r2, [r4, #0]
 801f03a:	06d3      	lsls	r3, r2, #27
 801f03c:	d504      	bpl.n	801f048 <_svfiprintf_r+0xb8>
 801f03e:	2353      	movs	r3, #83	@ 0x53
 801f040:	a904      	add	r1, sp, #16
 801f042:	185b      	adds	r3, r3, r1
 801f044:	2120      	movs	r1, #32
 801f046:	7019      	strb	r1, [r3, #0]
 801f048:	0713      	lsls	r3, r2, #28
 801f04a:	d504      	bpl.n	801f056 <_svfiprintf_r+0xc6>
 801f04c:	2353      	movs	r3, #83	@ 0x53
 801f04e:	a904      	add	r1, sp, #16
 801f050:	185b      	adds	r3, r3, r1
 801f052:	212b      	movs	r1, #43	@ 0x2b
 801f054:	7019      	strb	r1, [r3, #0]
 801f056:	7833      	ldrb	r3, [r6, #0]
 801f058:	2b2a      	cmp	r3, #42	@ 0x2a
 801f05a:	d016      	beq.n	801f08a <_svfiprintf_r+0xfa>
 801f05c:	0035      	movs	r5, r6
 801f05e:	2100      	movs	r1, #0
 801f060:	200a      	movs	r0, #10
 801f062:	68e3      	ldr	r3, [r4, #12]
 801f064:	782a      	ldrb	r2, [r5, #0]
 801f066:	1c6e      	adds	r6, r5, #1
 801f068:	3a30      	subs	r2, #48	@ 0x30
 801f06a:	2a09      	cmp	r2, #9
 801f06c:	d950      	bls.n	801f110 <_svfiprintf_r+0x180>
 801f06e:	2900      	cmp	r1, #0
 801f070:	d111      	bne.n	801f096 <_svfiprintf_r+0x106>
 801f072:	e017      	b.n	801f0a4 <_svfiprintf_r+0x114>
 801f074:	3501      	adds	r5, #1
 801f076:	e7af      	b.n	801efd8 <_svfiprintf_r+0x48>
 801f078:	9b05      	ldr	r3, [sp, #20]
 801f07a:	6822      	ldr	r2, [r4, #0]
 801f07c:	1ac0      	subs	r0, r0, r3
 801f07e:	2301      	movs	r3, #1
 801f080:	4083      	lsls	r3, r0
 801f082:	4313      	orrs	r3, r2
 801f084:	002e      	movs	r6, r5
 801f086:	6023      	str	r3, [r4, #0]
 801f088:	e7cc      	b.n	801f024 <_svfiprintf_r+0x94>
 801f08a:	9b07      	ldr	r3, [sp, #28]
 801f08c:	1d19      	adds	r1, r3, #4
 801f08e:	681b      	ldr	r3, [r3, #0]
 801f090:	9107      	str	r1, [sp, #28]
 801f092:	2b00      	cmp	r3, #0
 801f094:	db01      	blt.n	801f09a <_svfiprintf_r+0x10a>
 801f096:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f098:	e004      	b.n	801f0a4 <_svfiprintf_r+0x114>
 801f09a:	425b      	negs	r3, r3
 801f09c:	60e3      	str	r3, [r4, #12]
 801f09e:	2302      	movs	r3, #2
 801f0a0:	4313      	orrs	r3, r2
 801f0a2:	6023      	str	r3, [r4, #0]
 801f0a4:	782b      	ldrb	r3, [r5, #0]
 801f0a6:	2b2e      	cmp	r3, #46	@ 0x2e
 801f0a8:	d10c      	bne.n	801f0c4 <_svfiprintf_r+0x134>
 801f0aa:	786b      	ldrb	r3, [r5, #1]
 801f0ac:	2b2a      	cmp	r3, #42	@ 0x2a
 801f0ae:	d134      	bne.n	801f11a <_svfiprintf_r+0x18a>
 801f0b0:	9b07      	ldr	r3, [sp, #28]
 801f0b2:	3502      	adds	r5, #2
 801f0b4:	1d1a      	adds	r2, r3, #4
 801f0b6:	681b      	ldr	r3, [r3, #0]
 801f0b8:	9207      	str	r2, [sp, #28]
 801f0ba:	2b00      	cmp	r3, #0
 801f0bc:	da01      	bge.n	801f0c2 <_svfiprintf_r+0x132>
 801f0be:	2301      	movs	r3, #1
 801f0c0:	425b      	negs	r3, r3
 801f0c2:	9309      	str	r3, [sp, #36]	@ 0x24
 801f0c4:	4e2d      	ldr	r6, [pc, #180]	@ (801f17c <_svfiprintf_r+0x1ec>)
 801f0c6:	2203      	movs	r2, #3
 801f0c8:	0030      	movs	r0, r6
 801f0ca:	7829      	ldrb	r1, [r5, #0]
 801f0cc:	f7fd ff0b 	bl	801cee6 <memchr>
 801f0d0:	2800      	cmp	r0, #0
 801f0d2:	d006      	beq.n	801f0e2 <_svfiprintf_r+0x152>
 801f0d4:	2340      	movs	r3, #64	@ 0x40
 801f0d6:	1b80      	subs	r0, r0, r6
 801f0d8:	4083      	lsls	r3, r0
 801f0da:	6822      	ldr	r2, [r4, #0]
 801f0dc:	3501      	adds	r5, #1
 801f0de:	4313      	orrs	r3, r2
 801f0e0:	6023      	str	r3, [r4, #0]
 801f0e2:	7829      	ldrb	r1, [r5, #0]
 801f0e4:	2206      	movs	r2, #6
 801f0e6:	4826      	ldr	r0, [pc, #152]	@ (801f180 <_svfiprintf_r+0x1f0>)
 801f0e8:	1c6e      	adds	r6, r5, #1
 801f0ea:	7621      	strb	r1, [r4, #24]
 801f0ec:	f7fd fefb 	bl	801cee6 <memchr>
 801f0f0:	2800      	cmp	r0, #0
 801f0f2:	d038      	beq.n	801f166 <_svfiprintf_r+0x1d6>
 801f0f4:	4b23      	ldr	r3, [pc, #140]	@ (801f184 <_svfiprintf_r+0x1f4>)
 801f0f6:	2b00      	cmp	r3, #0
 801f0f8:	d122      	bne.n	801f140 <_svfiprintf_r+0x1b0>
 801f0fa:	2207      	movs	r2, #7
 801f0fc:	9b07      	ldr	r3, [sp, #28]
 801f0fe:	3307      	adds	r3, #7
 801f100:	4393      	bics	r3, r2
 801f102:	3308      	adds	r3, #8
 801f104:	9307      	str	r3, [sp, #28]
 801f106:	6963      	ldr	r3, [r4, #20]
 801f108:	9a04      	ldr	r2, [sp, #16]
 801f10a:	189b      	adds	r3, r3, r2
 801f10c:	6163      	str	r3, [r4, #20]
 801f10e:	e762      	b.n	801efd6 <_svfiprintf_r+0x46>
 801f110:	4343      	muls	r3, r0
 801f112:	0035      	movs	r5, r6
 801f114:	2101      	movs	r1, #1
 801f116:	189b      	adds	r3, r3, r2
 801f118:	e7a4      	b.n	801f064 <_svfiprintf_r+0xd4>
 801f11a:	2300      	movs	r3, #0
 801f11c:	200a      	movs	r0, #10
 801f11e:	0019      	movs	r1, r3
 801f120:	3501      	adds	r5, #1
 801f122:	6063      	str	r3, [r4, #4]
 801f124:	782a      	ldrb	r2, [r5, #0]
 801f126:	1c6e      	adds	r6, r5, #1
 801f128:	3a30      	subs	r2, #48	@ 0x30
 801f12a:	2a09      	cmp	r2, #9
 801f12c:	d903      	bls.n	801f136 <_svfiprintf_r+0x1a6>
 801f12e:	2b00      	cmp	r3, #0
 801f130:	d0c8      	beq.n	801f0c4 <_svfiprintf_r+0x134>
 801f132:	9109      	str	r1, [sp, #36]	@ 0x24
 801f134:	e7c6      	b.n	801f0c4 <_svfiprintf_r+0x134>
 801f136:	4341      	muls	r1, r0
 801f138:	0035      	movs	r5, r6
 801f13a:	2301      	movs	r3, #1
 801f13c:	1889      	adds	r1, r1, r2
 801f13e:	e7f1      	b.n	801f124 <_svfiprintf_r+0x194>
 801f140:	aa07      	add	r2, sp, #28
 801f142:	9200      	str	r2, [sp, #0]
 801f144:	0021      	movs	r1, r4
 801f146:	003a      	movs	r2, r7
 801f148:	4b0f      	ldr	r3, [pc, #60]	@ (801f188 <_svfiprintf_r+0x1f8>)
 801f14a:	9803      	ldr	r0, [sp, #12]
 801f14c:	f7fc fe2e 	bl	801bdac <_printf_float>
 801f150:	9004      	str	r0, [sp, #16]
 801f152:	9b04      	ldr	r3, [sp, #16]
 801f154:	3301      	adds	r3, #1
 801f156:	d1d6      	bne.n	801f106 <_svfiprintf_r+0x176>
 801f158:	89bb      	ldrh	r3, [r7, #12]
 801f15a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801f15c:	065b      	lsls	r3, r3, #25
 801f15e:	d500      	bpl.n	801f162 <_svfiprintf_r+0x1d2>
 801f160:	e72c      	b.n	801efbc <_svfiprintf_r+0x2c>
 801f162:	b021      	add	sp, #132	@ 0x84
 801f164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f166:	aa07      	add	r2, sp, #28
 801f168:	9200      	str	r2, [sp, #0]
 801f16a:	0021      	movs	r1, r4
 801f16c:	003a      	movs	r2, r7
 801f16e:	4b06      	ldr	r3, [pc, #24]	@ (801f188 <_svfiprintf_r+0x1f8>)
 801f170:	9803      	ldr	r0, [sp, #12]
 801f172:	f7fd f8c9 	bl	801c308 <_printf_i>
 801f176:	e7eb      	b.n	801f150 <_svfiprintf_r+0x1c0>
 801f178:	08021979 	.word	0x08021979
 801f17c:	0802197f 	.word	0x0802197f
 801f180:	08021983 	.word	0x08021983
 801f184:	0801bdad 	.word	0x0801bdad
 801f188:	0801eed1 	.word	0x0801eed1

0801f18c <_sungetc_r>:
 801f18c:	b570      	push	{r4, r5, r6, lr}
 801f18e:	0014      	movs	r4, r2
 801f190:	1c4b      	adds	r3, r1, #1
 801f192:	d103      	bne.n	801f19c <_sungetc_r+0x10>
 801f194:	2501      	movs	r5, #1
 801f196:	426d      	negs	r5, r5
 801f198:	0028      	movs	r0, r5
 801f19a:	bd70      	pop	{r4, r5, r6, pc}
 801f19c:	8993      	ldrh	r3, [r2, #12]
 801f19e:	2220      	movs	r2, #32
 801f1a0:	4393      	bics	r3, r2
 801f1a2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 801f1a4:	81a3      	strh	r3, [r4, #12]
 801f1a6:	b2ce      	uxtb	r6, r1
 801f1a8:	6863      	ldr	r3, [r4, #4]
 801f1aa:	b2cd      	uxtb	r5, r1
 801f1ac:	2a00      	cmp	r2, #0
 801f1ae:	d010      	beq.n	801f1d2 <_sungetc_r+0x46>
 801f1b0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801f1b2:	429a      	cmp	r2, r3
 801f1b4:	dd07      	ble.n	801f1c6 <_sungetc_r+0x3a>
 801f1b6:	6823      	ldr	r3, [r4, #0]
 801f1b8:	3b01      	subs	r3, #1
 801f1ba:	6023      	str	r3, [r4, #0]
 801f1bc:	701e      	strb	r6, [r3, #0]
 801f1be:	6863      	ldr	r3, [r4, #4]
 801f1c0:	3301      	adds	r3, #1
 801f1c2:	6063      	str	r3, [r4, #4]
 801f1c4:	e7e8      	b.n	801f198 <_sungetc_r+0xc>
 801f1c6:	0021      	movs	r1, r4
 801f1c8:	f000 fd40 	bl	801fc4c <__submore>
 801f1cc:	2800      	cmp	r0, #0
 801f1ce:	d0f2      	beq.n	801f1b6 <_sungetc_r+0x2a>
 801f1d0:	e7e0      	b.n	801f194 <_sungetc_r+0x8>
 801f1d2:	6921      	ldr	r1, [r4, #16]
 801f1d4:	6822      	ldr	r2, [r4, #0]
 801f1d6:	2900      	cmp	r1, #0
 801f1d8:	d007      	beq.n	801f1ea <_sungetc_r+0x5e>
 801f1da:	4291      	cmp	r1, r2
 801f1dc:	d205      	bcs.n	801f1ea <_sungetc_r+0x5e>
 801f1de:	1e51      	subs	r1, r2, #1
 801f1e0:	7808      	ldrb	r0, [r1, #0]
 801f1e2:	42a8      	cmp	r0, r5
 801f1e4:	d101      	bne.n	801f1ea <_sungetc_r+0x5e>
 801f1e6:	6021      	str	r1, [r4, #0]
 801f1e8:	e7ea      	b.n	801f1c0 <_sungetc_r+0x34>
 801f1ea:	6423      	str	r3, [r4, #64]	@ 0x40
 801f1ec:	0023      	movs	r3, r4
 801f1ee:	3344      	adds	r3, #68	@ 0x44
 801f1f0:	6363      	str	r3, [r4, #52]	@ 0x34
 801f1f2:	2303      	movs	r3, #3
 801f1f4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801f1f6:	0023      	movs	r3, r4
 801f1f8:	3346      	adds	r3, #70	@ 0x46
 801f1fa:	63e2      	str	r2, [r4, #60]	@ 0x3c
 801f1fc:	701e      	strb	r6, [r3, #0]
 801f1fe:	6023      	str	r3, [r4, #0]
 801f200:	2301      	movs	r3, #1
 801f202:	e7de      	b.n	801f1c2 <_sungetc_r+0x36>

0801f204 <__ssrefill_r>:
 801f204:	b510      	push	{r4, lr}
 801f206:	000c      	movs	r4, r1
 801f208:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801f20a:	2900      	cmp	r1, #0
 801f20c:	d00e      	beq.n	801f22c <__ssrefill_r+0x28>
 801f20e:	0023      	movs	r3, r4
 801f210:	3344      	adds	r3, #68	@ 0x44
 801f212:	4299      	cmp	r1, r3
 801f214:	d001      	beq.n	801f21a <__ssrefill_r+0x16>
 801f216:	f7fe fd19 	bl	801dc4c <_free_r>
 801f21a:	2000      	movs	r0, #0
 801f21c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f21e:	6360      	str	r0, [r4, #52]	@ 0x34
 801f220:	6063      	str	r3, [r4, #4]
 801f222:	4283      	cmp	r3, r0
 801f224:	d002      	beq.n	801f22c <__ssrefill_r+0x28>
 801f226:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801f228:	6023      	str	r3, [r4, #0]
 801f22a:	bd10      	pop	{r4, pc}
 801f22c:	6923      	ldr	r3, [r4, #16]
 801f22e:	2001      	movs	r0, #1
 801f230:	6023      	str	r3, [r4, #0]
 801f232:	2300      	movs	r3, #0
 801f234:	89a2      	ldrh	r2, [r4, #12]
 801f236:	6063      	str	r3, [r4, #4]
 801f238:	3320      	adds	r3, #32
 801f23a:	4313      	orrs	r3, r2
 801f23c:	81a3      	strh	r3, [r4, #12]
 801f23e:	4240      	negs	r0, r0
 801f240:	e7f3      	b.n	801f22a <__ssrefill_r+0x26>
	...

0801f244 <__ssvfiscanf_r>:
 801f244:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f246:	4cab      	ldr	r4, [pc, #684]	@ (801f4f4 <__ssvfiscanf_r+0x2b0>)
 801f248:	44a5      	add	sp, r4
 801f24a:	000c      	movs	r4, r1
 801f24c:	2100      	movs	r1, #0
 801f24e:	9000      	str	r0, [sp, #0]
 801f250:	20be      	movs	r0, #190	@ 0xbe
 801f252:	9146      	str	r1, [sp, #280]	@ 0x118
 801f254:	9147      	str	r1, [sp, #284]	@ 0x11c
 801f256:	a903      	add	r1, sp, #12
 801f258:	9148      	str	r1, [sp, #288]	@ 0x120
 801f25a:	49a7      	ldr	r1, [pc, #668]	@ (801f4f8 <__ssvfiscanf_r+0x2b4>)
 801f25c:	0040      	lsls	r0, r0, #1
 801f25e:	ad43      	add	r5, sp, #268	@ 0x10c
 801f260:	5029      	str	r1, [r5, r0]
 801f262:	49a6      	ldr	r1, [pc, #664]	@ (801f4fc <__ssvfiscanf_r+0x2b8>)
 801f264:	3004      	adds	r0, #4
 801f266:	ad43      	add	r5, sp, #268	@ 0x10c
 801f268:	5029      	str	r1, [r5, r0]
 801f26a:	9302      	str	r3, [sp, #8]
 801f26c:	7816      	ldrb	r6, [r2, #0]
 801f26e:	2e00      	cmp	r6, #0
 801f270:	d100      	bne.n	801f274 <__ssvfiscanf_r+0x30>
 801f272:	e13c      	b.n	801f4ee <__ssvfiscanf_r+0x2aa>
 801f274:	2308      	movs	r3, #8
 801f276:	2008      	movs	r0, #8
 801f278:	4da1      	ldr	r5, [pc, #644]	@ (801f500 <__ssvfiscanf_r+0x2bc>)
 801f27a:	1c57      	adds	r7, r2, #1
 801f27c:	5da9      	ldrb	r1, [r5, r6]
 801f27e:	400b      	ands	r3, r1
 801f280:	4201      	tst	r1, r0
 801f282:	d01d      	beq.n	801f2c0 <__ssvfiscanf_r+0x7c>
 801f284:	0006      	movs	r6, r0
 801f286:	6863      	ldr	r3, [r4, #4]
 801f288:	2b00      	cmp	r3, #0
 801f28a:	dd0f      	ble.n	801f2ac <__ssvfiscanf_r+0x68>
 801f28c:	6823      	ldr	r3, [r4, #0]
 801f28e:	781a      	ldrb	r2, [r3, #0]
 801f290:	5caa      	ldrb	r2, [r5, r2]
 801f292:	4232      	tst	r2, r6
 801f294:	d101      	bne.n	801f29a <__ssvfiscanf_r+0x56>
 801f296:	003a      	movs	r2, r7
 801f298:	e7e8      	b.n	801f26c <__ssvfiscanf_r+0x28>
 801f29a:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 801f29c:	3301      	adds	r3, #1
 801f29e:	3201      	adds	r2, #1
 801f2a0:	9247      	str	r2, [sp, #284]	@ 0x11c
 801f2a2:	6862      	ldr	r2, [r4, #4]
 801f2a4:	6023      	str	r3, [r4, #0]
 801f2a6:	3a01      	subs	r2, #1
 801f2a8:	6062      	str	r2, [r4, #4]
 801f2aa:	e7ec      	b.n	801f286 <__ssvfiscanf_r+0x42>
 801f2ac:	22c0      	movs	r2, #192	@ 0xc0
 801f2ae:	ab43      	add	r3, sp, #268	@ 0x10c
 801f2b0:	0052      	lsls	r2, r2, #1
 801f2b2:	0021      	movs	r1, r4
 801f2b4:	589b      	ldr	r3, [r3, r2]
 801f2b6:	9800      	ldr	r0, [sp, #0]
 801f2b8:	4798      	blx	r3
 801f2ba:	2800      	cmp	r0, #0
 801f2bc:	d0e6      	beq.n	801f28c <__ssvfiscanf_r+0x48>
 801f2be:	e7ea      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f2c0:	2e25      	cmp	r6, #37	@ 0x25
 801f2c2:	d162      	bne.n	801f38a <__ssvfiscanf_r+0x146>
 801f2c4:	9345      	str	r3, [sp, #276]	@ 0x114
 801f2c6:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f2c8:	7853      	ldrb	r3, [r2, #1]
 801f2ca:	2b2a      	cmp	r3, #42	@ 0x2a
 801f2cc:	d102      	bne.n	801f2d4 <__ssvfiscanf_r+0x90>
 801f2ce:	3b1a      	subs	r3, #26
 801f2d0:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f2d2:	1c97      	adds	r7, r2, #2
 801f2d4:	003d      	movs	r5, r7
 801f2d6:	220a      	movs	r2, #10
 801f2d8:	7829      	ldrb	r1, [r5, #0]
 801f2da:	1c6f      	adds	r7, r5, #1
 801f2dc:	000b      	movs	r3, r1
 801f2de:	3b30      	subs	r3, #48	@ 0x30
 801f2e0:	2b09      	cmp	r3, #9
 801f2e2:	d91f      	bls.n	801f324 <__ssvfiscanf_r+0xe0>
 801f2e4:	4b87      	ldr	r3, [pc, #540]	@ (801f504 <__ssvfiscanf_r+0x2c0>)
 801f2e6:	2203      	movs	r2, #3
 801f2e8:	0018      	movs	r0, r3
 801f2ea:	9301      	str	r3, [sp, #4]
 801f2ec:	f7fd fdfb 	bl	801cee6 <memchr>
 801f2f0:	2800      	cmp	r0, #0
 801f2f2:	d007      	beq.n	801f304 <__ssvfiscanf_r+0xc0>
 801f2f4:	9b01      	ldr	r3, [sp, #4]
 801f2f6:	003d      	movs	r5, r7
 801f2f8:	1ac0      	subs	r0, r0, r3
 801f2fa:	2301      	movs	r3, #1
 801f2fc:	4083      	lsls	r3, r0
 801f2fe:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 801f300:	4313      	orrs	r3, r2
 801f302:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f304:	782b      	ldrb	r3, [r5, #0]
 801f306:	1c6f      	adds	r7, r5, #1
 801f308:	2b78      	cmp	r3, #120	@ 0x78
 801f30a:	d806      	bhi.n	801f31a <__ssvfiscanf_r+0xd6>
 801f30c:	2b57      	cmp	r3, #87	@ 0x57
 801f30e:	d810      	bhi.n	801f332 <__ssvfiscanf_r+0xee>
 801f310:	2b25      	cmp	r3, #37	@ 0x25
 801f312:	d03a      	beq.n	801f38a <__ssvfiscanf_r+0x146>
 801f314:	d834      	bhi.n	801f380 <__ssvfiscanf_r+0x13c>
 801f316:	2b00      	cmp	r3, #0
 801f318:	d055      	beq.n	801f3c6 <__ssvfiscanf_r+0x182>
 801f31a:	2303      	movs	r3, #3
 801f31c:	9349      	str	r3, [sp, #292]	@ 0x124
 801f31e:	3307      	adds	r3, #7
 801f320:	9344      	str	r3, [sp, #272]	@ 0x110
 801f322:	e069      	b.n	801f3f8 <__ssvfiscanf_r+0x1b4>
 801f324:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801f326:	003d      	movs	r5, r7
 801f328:	4353      	muls	r3, r2
 801f32a:	3b30      	subs	r3, #48	@ 0x30
 801f32c:	185b      	adds	r3, r3, r1
 801f32e:	9345      	str	r3, [sp, #276]	@ 0x114
 801f330:	e7d2      	b.n	801f2d8 <__ssvfiscanf_r+0x94>
 801f332:	0018      	movs	r0, r3
 801f334:	3858      	subs	r0, #88	@ 0x58
 801f336:	2820      	cmp	r0, #32
 801f338:	d8ef      	bhi.n	801f31a <__ssvfiscanf_r+0xd6>
 801f33a:	f7e0 ff01 	bl	8000140 <__gnu_thumb1_case_shi>
 801f33e:	004b      	.short	0x004b
 801f340:	ffeeffee 	.word	0xffeeffee
 801f344:	ffee007d 	.word	0xffee007d
 801f348:	ffeeffee 	.word	0xffeeffee
 801f34c:	ffeeffee 	.word	0xffeeffee
 801f350:	ffeeffee 	.word	0xffeeffee
 801f354:	007b0088 	.word	0x007b0088
 801f358:	00240024 	.word	0x00240024
 801f35c:	ffee0024 	.word	0xffee0024
 801f360:	ffee0055 	.word	0xffee0055
 801f364:	ffeeffee 	.word	0xffeeffee
 801f368:	0090ffee 	.word	0x0090ffee
 801f36c:	00470059 	.word	0x00470059
 801f370:	ffeeffee 	.word	0xffeeffee
 801f374:	ffee008e 	.word	0xffee008e
 801f378:	ffee007b 	.word	0xffee007b
 801f37c:	004bffee 	.word	0x004bffee
 801f380:	3b45      	subs	r3, #69	@ 0x45
 801f382:	2b02      	cmp	r3, #2
 801f384:	d8c9      	bhi.n	801f31a <__ssvfiscanf_r+0xd6>
 801f386:	2305      	movs	r3, #5
 801f388:	e035      	b.n	801f3f6 <__ssvfiscanf_r+0x1b2>
 801f38a:	6863      	ldr	r3, [r4, #4]
 801f38c:	2b00      	cmp	r3, #0
 801f38e:	dd0d      	ble.n	801f3ac <__ssvfiscanf_r+0x168>
 801f390:	6823      	ldr	r3, [r4, #0]
 801f392:	781a      	ldrb	r2, [r3, #0]
 801f394:	42b2      	cmp	r2, r6
 801f396:	d000      	beq.n	801f39a <__ssvfiscanf_r+0x156>
 801f398:	e0a9      	b.n	801f4ee <__ssvfiscanf_r+0x2aa>
 801f39a:	3301      	adds	r3, #1
 801f39c:	6862      	ldr	r2, [r4, #4]
 801f39e:	6023      	str	r3, [r4, #0]
 801f3a0:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801f3a2:	3a01      	subs	r2, #1
 801f3a4:	3301      	adds	r3, #1
 801f3a6:	6062      	str	r2, [r4, #4]
 801f3a8:	9347      	str	r3, [sp, #284]	@ 0x11c
 801f3aa:	e774      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f3ac:	23c0      	movs	r3, #192	@ 0xc0
 801f3ae:	aa43      	add	r2, sp, #268	@ 0x10c
 801f3b0:	005b      	lsls	r3, r3, #1
 801f3b2:	0021      	movs	r1, r4
 801f3b4:	58d3      	ldr	r3, [r2, r3]
 801f3b6:	9800      	ldr	r0, [sp, #0]
 801f3b8:	4798      	blx	r3
 801f3ba:	2800      	cmp	r0, #0
 801f3bc:	d0e8      	beq.n	801f390 <__ssvfiscanf_r+0x14c>
 801f3be:	9846      	ldr	r0, [sp, #280]	@ 0x118
 801f3c0:	2800      	cmp	r0, #0
 801f3c2:	d000      	beq.n	801f3c6 <__ssvfiscanf_r+0x182>
 801f3c4:	e08b      	b.n	801f4de <__ssvfiscanf_r+0x29a>
 801f3c6:	2001      	movs	r0, #1
 801f3c8:	4240      	negs	r0, r0
 801f3ca:	e08c      	b.n	801f4e6 <__ssvfiscanf_r+0x2a2>
 801f3cc:	2220      	movs	r2, #32
 801f3ce:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 801f3d0:	430a      	orrs	r2, r1
 801f3d2:	9243      	str	r2, [sp, #268]	@ 0x10c
 801f3d4:	2280      	movs	r2, #128	@ 0x80
 801f3d6:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 801f3d8:	0092      	lsls	r2, r2, #2
 801f3da:	430a      	orrs	r2, r1
 801f3dc:	9243      	str	r2, [sp, #268]	@ 0x10c
 801f3de:	2210      	movs	r2, #16
 801f3e0:	9244      	str	r2, [sp, #272]	@ 0x110
 801f3e2:	2b6e      	cmp	r3, #110	@ 0x6e
 801f3e4:	d902      	bls.n	801f3ec <__ssvfiscanf_r+0x1a8>
 801f3e6:	e005      	b.n	801f3f4 <__ssvfiscanf_r+0x1b0>
 801f3e8:	2300      	movs	r3, #0
 801f3ea:	9344      	str	r3, [sp, #272]	@ 0x110
 801f3ec:	2303      	movs	r3, #3
 801f3ee:	e002      	b.n	801f3f6 <__ssvfiscanf_r+0x1b2>
 801f3f0:	2308      	movs	r3, #8
 801f3f2:	9344      	str	r3, [sp, #272]	@ 0x110
 801f3f4:	2304      	movs	r3, #4
 801f3f6:	9349      	str	r3, [sp, #292]	@ 0x124
 801f3f8:	6863      	ldr	r3, [r4, #4]
 801f3fa:	2b00      	cmp	r3, #0
 801f3fc:	dd3e      	ble.n	801f47c <__ssvfiscanf_r+0x238>
 801f3fe:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801f400:	065b      	lsls	r3, r3, #25
 801f402:	d408      	bmi.n	801f416 <__ssvfiscanf_r+0x1d2>
 801f404:	26c0      	movs	r6, #192	@ 0xc0
 801f406:	2508      	movs	r5, #8
 801f408:	0076      	lsls	r6, r6, #1
 801f40a:	6823      	ldr	r3, [r4, #0]
 801f40c:	493c      	ldr	r1, [pc, #240]	@ (801f500 <__ssvfiscanf_r+0x2bc>)
 801f40e:	781a      	ldrb	r2, [r3, #0]
 801f410:	5c8a      	ldrb	r2, [r1, r2]
 801f412:	422a      	tst	r2, r5
 801f414:	d13c      	bne.n	801f490 <__ssvfiscanf_r+0x24c>
 801f416:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 801f418:	2b02      	cmp	r3, #2
 801f41a:	dc4c      	bgt.n	801f4b6 <__ssvfiscanf_r+0x272>
 801f41c:	0022      	movs	r2, r4
 801f41e:	9800      	ldr	r0, [sp, #0]
 801f420:	ab02      	add	r3, sp, #8
 801f422:	a943      	add	r1, sp, #268	@ 0x10c
 801f424:	f000 f9b6 	bl	801f794 <_scanf_chars>
 801f428:	2801      	cmp	r0, #1
 801f42a:	d060      	beq.n	801f4ee <__ssvfiscanf_r+0x2aa>
 801f42c:	2802      	cmp	r0, #2
 801f42e:	d000      	beq.n	801f432 <__ssvfiscanf_r+0x1ee>
 801f430:	e731      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f432:	e7c4      	b.n	801f3be <__ssvfiscanf_r+0x17a>
 801f434:	220a      	movs	r2, #10
 801f436:	e7d3      	b.n	801f3e0 <__ssvfiscanf_r+0x19c>
 801f438:	0039      	movs	r1, r7
 801f43a:	a803      	add	r0, sp, #12
 801f43c:	f000 fbcc 	bl	801fbd8 <__sccl>
 801f440:	2340      	movs	r3, #64	@ 0x40
 801f442:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 801f444:	0007      	movs	r7, r0
 801f446:	4313      	orrs	r3, r2
 801f448:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f44a:	2301      	movs	r3, #1
 801f44c:	e7d3      	b.n	801f3f6 <__ssvfiscanf_r+0x1b2>
 801f44e:	2340      	movs	r3, #64	@ 0x40
 801f450:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 801f452:	4313      	orrs	r3, r2
 801f454:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f456:	2300      	movs	r3, #0
 801f458:	e7cd      	b.n	801f3f6 <__ssvfiscanf_r+0x1b2>
 801f45a:	2302      	movs	r3, #2
 801f45c:	e7cb      	b.n	801f3f6 <__ssvfiscanf_r+0x1b2>
 801f45e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 801f460:	06d3      	lsls	r3, r2, #27
 801f462:	d500      	bpl.n	801f466 <__ssvfiscanf_r+0x222>
 801f464:	e717      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f466:	9b02      	ldr	r3, [sp, #8]
 801f468:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 801f46a:	1d18      	adds	r0, r3, #4
 801f46c:	9002      	str	r0, [sp, #8]
 801f46e:	681b      	ldr	r3, [r3, #0]
 801f470:	07d5      	lsls	r5, r2, #31
 801f472:	d501      	bpl.n	801f478 <__ssvfiscanf_r+0x234>
 801f474:	8019      	strh	r1, [r3, #0]
 801f476:	e70e      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f478:	6019      	str	r1, [r3, #0]
 801f47a:	e70c      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f47c:	23c0      	movs	r3, #192	@ 0xc0
 801f47e:	aa43      	add	r2, sp, #268	@ 0x10c
 801f480:	005b      	lsls	r3, r3, #1
 801f482:	0021      	movs	r1, r4
 801f484:	58d3      	ldr	r3, [r2, r3]
 801f486:	9800      	ldr	r0, [sp, #0]
 801f488:	4798      	blx	r3
 801f48a:	2800      	cmp	r0, #0
 801f48c:	d0b7      	beq.n	801f3fe <__ssvfiscanf_r+0x1ba>
 801f48e:	e796      	b.n	801f3be <__ssvfiscanf_r+0x17a>
 801f490:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 801f492:	3201      	adds	r2, #1
 801f494:	9247      	str	r2, [sp, #284]	@ 0x11c
 801f496:	6862      	ldr	r2, [r4, #4]
 801f498:	3a01      	subs	r2, #1
 801f49a:	6062      	str	r2, [r4, #4]
 801f49c:	2a00      	cmp	r2, #0
 801f49e:	dd02      	ble.n	801f4a6 <__ssvfiscanf_r+0x262>
 801f4a0:	3301      	adds	r3, #1
 801f4a2:	6023      	str	r3, [r4, #0]
 801f4a4:	e7b1      	b.n	801f40a <__ssvfiscanf_r+0x1c6>
 801f4a6:	ab43      	add	r3, sp, #268	@ 0x10c
 801f4a8:	0021      	movs	r1, r4
 801f4aa:	599b      	ldr	r3, [r3, r6]
 801f4ac:	9800      	ldr	r0, [sp, #0]
 801f4ae:	4798      	blx	r3
 801f4b0:	2800      	cmp	r0, #0
 801f4b2:	d0aa      	beq.n	801f40a <__ssvfiscanf_r+0x1c6>
 801f4b4:	e783      	b.n	801f3be <__ssvfiscanf_r+0x17a>
 801f4b6:	2b04      	cmp	r3, #4
 801f4b8:	dc06      	bgt.n	801f4c8 <__ssvfiscanf_r+0x284>
 801f4ba:	0022      	movs	r2, r4
 801f4bc:	9800      	ldr	r0, [sp, #0]
 801f4be:	ab02      	add	r3, sp, #8
 801f4c0:	a943      	add	r1, sp, #268	@ 0x10c
 801f4c2:	f000 f9c7 	bl	801f854 <_scanf_i>
 801f4c6:	e7af      	b.n	801f428 <__ssvfiscanf_r+0x1e4>
 801f4c8:	4b0f      	ldr	r3, [pc, #60]	@ (801f508 <__ssvfiscanf_r+0x2c4>)
 801f4ca:	2b00      	cmp	r3, #0
 801f4cc:	d100      	bne.n	801f4d0 <__ssvfiscanf_r+0x28c>
 801f4ce:	e6e2      	b.n	801f296 <__ssvfiscanf_r+0x52>
 801f4d0:	0022      	movs	r2, r4
 801f4d2:	9800      	ldr	r0, [sp, #0]
 801f4d4:	ab02      	add	r3, sp, #8
 801f4d6:	a943      	add	r1, sp, #268	@ 0x10c
 801f4d8:	f7fd f822 	bl	801c520 <_scanf_float>
 801f4dc:	e7a4      	b.n	801f428 <__ssvfiscanf_r+0x1e4>
 801f4de:	89a3      	ldrh	r3, [r4, #12]
 801f4e0:	065b      	lsls	r3, r3, #25
 801f4e2:	d500      	bpl.n	801f4e6 <__ssvfiscanf_r+0x2a2>
 801f4e4:	e76f      	b.n	801f3c6 <__ssvfiscanf_r+0x182>
 801f4e6:	23a5      	movs	r3, #165	@ 0xa5
 801f4e8:	009b      	lsls	r3, r3, #2
 801f4ea:	449d      	add	sp, r3
 801f4ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f4ee:	9846      	ldr	r0, [sp, #280]	@ 0x118
 801f4f0:	e7f9      	b.n	801f4e6 <__ssvfiscanf_r+0x2a2>
 801f4f2:	46c0      	nop			@ (mov r8, r8)
 801f4f4:	fffffd6c 	.word	0xfffffd6c
 801f4f8:	0801f18d 	.word	0x0801f18d
 801f4fc:	0801f205 	.word	0x0801f205
 801f500:	080219f9 	.word	0x080219f9
 801f504:	0802197f 	.word	0x0802197f
 801f508:	0801c521 	.word	0x0801c521

0801f50c <__sfputc_r>:
 801f50c:	6893      	ldr	r3, [r2, #8]
 801f50e:	b510      	push	{r4, lr}
 801f510:	3b01      	subs	r3, #1
 801f512:	6093      	str	r3, [r2, #8]
 801f514:	2b00      	cmp	r3, #0
 801f516:	da04      	bge.n	801f522 <__sfputc_r+0x16>
 801f518:	6994      	ldr	r4, [r2, #24]
 801f51a:	42a3      	cmp	r3, r4
 801f51c:	db07      	blt.n	801f52e <__sfputc_r+0x22>
 801f51e:	290a      	cmp	r1, #10
 801f520:	d005      	beq.n	801f52e <__sfputc_r+0x22>
 801f522:	6813      	ldr	r3, [r2, #0]
 801f524:	1c58      	adds	r0, r3, #1
 801f526:	6010      	str	r0, [r2, #0]
 801f528:	7019      	strb	r1, [r3, #0]
 801f52a:	0008      	movs	r0, r1
 801f52c:	bd10      	pop	{r4, pc}
 801f52e:	f000 fbcb 	bl	801fcc8 <__swbuf_r>
 801f532:	0001      	movs	r1, r0
 801f534:	e7f9      	b.n	801f52a <__sfputc_r+0x1e>

0801f536 <__sfputs_r>:
 801f536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f538:	0006      	movs	r6, r0
 801f53a:	000f      	movs	r7, r1
 801f53c:	0014      	movs	r4, r2
 801f53e:	18d5      	adds	r5, r2, r3
 801f540:	42ac      	cmp	r4, r5
 801f542:	d101      	bne.n	801f548 <__sfputs_r+0x12>
 801f544:	2000      	movs	r0, #0
 801f546:	e007      	b.n	801f558 <__sfputs_r+0x22>
 801f548:	7821      	ldrb	r1, [r4, #0]
 801f54a:	003a      	movs	r2, r7
 801f54c:	0030      	movs	r0, r6
 801f54e:	f7ff ffdd 	bl	801f50c <__sfputc_r>
 801f552:	3401      	adds	r4, #1
 801f554:	1c43      	adds	r3, r0, #1
 801f556:	d1f3      	bne.n	801f540 <__sfputs_r+0xa>
 801f558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f55c <_vfiprintf_r>:
 801f55c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f55e:	b0a1      	sub	sp, #132	@ 0x84
 801f560:	000f      	movs	r7, r1
 801f562:	0015      	movs	r5, r2
 801f564:	001e      	movs	r6, r3
 801f566:	9003      	str	r0, [sp, #12]
 801f568:	2800      	cmp	r0, #0
 801f56a:	d004      	beq.n	801f576 <_vfiprintf_r+0x1a>
 801f56c:	6a03      	ldr	r3, [r0, #32]
 801f56e:	2b00      	cmp	r3, #0
 801f570:	d101      	bne.n	801f576 <_vfiprintf_r+0x1a>
 801f572:	f7fd fa71 	bl	801ca58 <__sinit>
 801f576:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f578:	07db      	lsls	r3, r3, #31
 801f57a:	d405      	bmi.n	801f588 <_vfiprintf_r+0x2c>
 801f57c:	89bb      	ldrh	r3, [r7, #12]
 801f57e:	059b      	lsls	r3, r3, #22
 801f580:	d402      	bmi.n	801f588 <_vfiprintf_r+0x2c>
 801f582:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801f584:	f7fd fcad 	bl	801cee2 <__retarget_lock_acquire_recursive>
 801f588:	89bb      	ldrh	r3, [r7, #12]
 801f58a:	071b      	lsls	r3, r3, #28
 801f58c:	d502      	bpl.n	801f594 <_vfiprintf_r+0x38>
 801f58e:	693b      	ldr	r3, [r7, #16]
 801f590:	2b00      	cmp	r3, #0
 801f592:	d113      	bne.n	801f5bc <_vfiprintf_r+0x60>
 801f594:	0039      	movs	r1, r7
 801f596:	9803      	ldr	r0, [sp, #12]
 801f598:	f000 fbd8 	bl	801fd4c <__swsetup_r>
 801f59c:	2800      	cmp	r0, #0
 801f59e:	d00d      	beq.n	801f5bc <_vfiprintf_r+0x60>
 801f5a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f5a2:	07db      	lsls	r3, r3, #31
 801f5a4:	d503      	bpl.n	801f5ae <_vfiprintf_r+0x52>
 801f5a6:	2001      	movs	r0, #1
 801f5a8:	4240      	negs	r0, r0
 801f5aa:	b021      	add	sp, #132	@ 0x84
 801f5ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f5ae:	89bb      	ldrh	r3, [r7, #12]
 801f5b0:	059b      	lsls	r3, r3, #22
 801f5b2:	d4f8      	bmi.n	801f5a6 <_vfiprintf_r+0x4a>
 801f5b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801f5b6:	f7fd fc95 	bl	801cee4 <__retarget_lock_release_recursive>
 801f5ba:	e7f4      	b.n	801f5a6 <_vfiprintf_r+0x4a>
 801f5bc:	2300      	movs	r3, #0
 801f5be:	ac08      	add	r4, sp, #32
 801f5c0:	6163      	str	r3, [r4, #20]
 801f5c2:	3320      	adds	r3, #32
 801f5c4:	7663      	strb	r3, [r4, #25]
 801f5c6:	3310      	adds	r3, #16
 801f5c8:	76a3      	strb	r3, [r4, #26]
 801f5ca:	9607      	str	r6, [sp, #28]
 801f5cc:	002e      	movs	r6, r5
 801f5ce:	7833      	ldrb	r3, [r6, #0]
 801f5d0:	2b00      	cmp	r3, #0
 801f5d2:	d001      	beq.n	801f5d8 <_vfiprintf_r+0x7c>
 801f5d4:	2b25      	cmp	r3, #37	@ 0x25
 801f5d6:	d148      	bne.n	801f66a <_vfiprintf_r+0x10e>
 801f5d8:	1b73      	subs	r3, r6, r5
 801f5da:	9305      	str	r3, [sp, #20]
 801f5dc:	42ae      	cmp	r6, r5
 801f5de:	d00b      	beq.n	801f5f8 <_vfiprintf_r+0x9c>
 801f5e0:	002a      	movs	r2, r5
 801f5e2:	0039      	movs	r1, r7
 801f5e4:	9803      	ldr	r0, [sp, #12]
 801f5e6:	f7ff ffa6 	bl	801f536 <__sfputs_r>
 801f5ea:	3001      	adds	r0, #1
 801f5ec:	d100      	bne.n	801f5f0 <_vfiprintf_r+0x94>
 801f5ee:	e0ae      	b.n	801f74e <_vfiprintf_r+0x1f2>
 801f5f0:	6963      	ldr	r3, [r4, #20]
 801f5f2:	9a05      	ldr	r2, [sp, #20]
 801f5f4:	189b      	adds	r3, r3, r2
 801f5f6:	6163      	str	r3, [r4, #20]
 801f5f8:	7833      	ldrb	r3, [r6, #0]
 801f5fa:	2b00      	cmp	r3, #0
 801f5fc:	d100      	bne.n	801f600 <_vfiprintf_r+0xa4>
 801f5fe:	e0a6      	b.n	801f74e <_vfiprintf_r+0x1f2>
 801f600:	2201      	movs	r2, #1
 801f602:	2300      	movs	r3, #0
 801f604:	4252      	negs	r2, r2
 801f606:	6062      	str	r2, [r4, #4]
 801f608:	a904      	add	r1, sp, #16
 801f60a:	3254      	adds	r2, #84	@ 0x54
 801f60c:	1852      	adds	r2, r2, r1
 801f60e:	1c75      	adds	r5, r6, #1
 801f610:	6023      	str	r3, [r4, #0]
 801f612:	60e3      	str	r3, [r4, #12]
 801f614:	60a3      	str	r3, [r4, #8]
 801f616:	7013      	strb	r3, [r2, #0]
 801f618:	65a3      	str	r3, [r4, #88]	@ 0x58
 801f61a:	4b59      	ldr	r3, [pc, #356]	@ (801f780 <_vfiprintf_r+0x224>)
 801f61c:	2205      	movs	r2, #5
 801f61e:	0018      	movs	r0, r3
 801f620:	7829      	ldrb	r1, [r5, #0]
 801f622:	9305      	str	r3, [sp, #20]
 801f624:	f7fd fc5f 	bl	801cee6 <memchr>
 801f628:	1c6e      	adds	r6, r5, #1
 801f62a:	2800      	cmp	r0, #0
 801f62c:	d11f      	bne.n	801f66e <_vfiprintf_r+0x112>
 801f62e:	6822      	ldr	r2, [r4, #0]
 801f630:	06d3      	lsls	r3, r2, #27
 801f632:	d504      	bpl.n	801f63e <_vfiprintf_r+0xe2>
 801f634:	2353      	movs	r3, #83	@ 0x53
 801f636:	a904      	add	r1, sp, #16
 801f638:	185b      	adds	r3, r3, r1
 801f63a:	2120      	movs	r1, #32
 801f63c:	7019      	strb	r1, [r3, #0]
 801f63e:	0713      	lsls	r3, r2, #28
 801f640:	d504      	bpl.n	801f64c <_vfiprintf_r+0xf0>
 801f642:	2353      	movs	r3, #83	@ 0x53
 801f644:	a904      	add	r1, sp, #16
 801f646:	185b      	adds	r3, r3, r1
 801f648:	212b      	movs	r1, #43	@ 0x2b
 801f64a:	7019      	strb	r1, [r3, #0]
 801f64c:	782b      	ldrb	r3, [r5, #0]
 801f64e:	2b2a      	cmp	r3, #42	@ 0x2a
 801f650:	d016      	beq.n	801f680 <_vfiprintf_r+0x124>
 801f652:	002e      	movs	r6, r5
 801f654:	2100      	movs	r1, #0
 801f656:	200a      	movs	r0, #10
 801f658:	68e3      	ldr	r3, [r4, #12]
 801f65a:	7832      	ldrb	r2, [r6, #0]
 801f65c:	1c75      	adds	r5, r6, #1
 801f65e:	3a30      	subs	r2, #48	@ 0x30
 801f660:	2a09      	cmp	r2, #9
 801f662:	d950      	bls.n	801f706 <_vfiprintf_r+0x1aa>
 801f664:	2900      	cmp	r1, #0
 801f666:	d111      	bne.n	801f68c <_vfiprintf_r+0x130>
 801f668:	e017      	b.n	801f69a <_vfiprintf_r+0x13e>
 801f66a:	3601      	adds	r6, #1
 801f66c:	e7af      	b.n	801f5ce <_vfiprintf_r+0x72>
 801f66e:	9b05      	ldr	r3, [sp, #20]
 801f670:	6822      	ldr	r2, [r4, #0]
 801f672:	1ac0      	subs	r0, r0, r3
 801f674:	2301      	movs	r3, #1
 801f676:	4083      	lsls	r3, r0
 801f678:	4313      	orrs	r3, r2
 801f67a:	0035      	movs	r5, r6
 801f67c:	6023      	str	r3, [r4, #0]
 801f67e:	e7cc      	b.n	801f61a <_vfiprintf_r+0xbe>
 801f680:	9b07      	ldr	r3, [sp, #28]
 801f682:	1d19      	adds	r1, r3, #4
 801f684:	681b      	ldr	r3, [r3, #0]
 801f686:	9107      	str	r1, [sp, #28]
 801f688:	2b00      	cmp	r3, #0
 801f68a:	db01      	blt.n	801f690 <_vfiprintf_r+0x134>
 801f68c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f68e:	e004      	b.n	801f69a <_vfiprintf_r+0x13e>
 801f690:	425b      	negs	r3, r3
 801f692:	60e3      	str	r3, [r4, #12]
 801f694:	2302      	movs	r3, #2
 801f696:	4313      	orrs	r3, r2
 801f698:	6023      	str	r3, [r4, #0]
 801f69a:	7833      	ldrb	r3, [r6, #0]
 801f69c:	2b2e      	cmp	r3, #46	@ 0x2e
 801f69e:	d10c      	bne.n	801f6ba <_vfiprintf_r+0x15e>
 801f6a0:	7873      	ldrb	r3, [r6, #1]
 801f6a2:	2b2a      	cmp	r3, #42	@ 0x2a
 801f6a4:	d134      	bne.n	801f710 <_vfiprintf_r+0x1b4>
 801f6a6:	9b07      	ldr	r3, [sp, #28]
 801f6a8:	3602      	adds	r6, #2
 801f6aa:	1d1a      	adds	r2, r3, #4
 801f6ac:	681b      	ldr	r3, [r3, #0]
 801f6ae:	9207      	str	r2, [sp, #28]
 801f6b0:	2b00      	cmp	r3, #0
 801f6b2:	da01      	bge.n	801f6b8 <_vfiprintf_r+0x15c>
 801f6b4:	2301      	movs	r3, #1
 801f6b6:	425b      	negs	r3, r3
 801f6b8:	9309      	str	r3, [sp, #36]	@ 0x24
 801f6ba:	4d32      	ldr	r5, [pc, #200]	@ (801f784 <_vfiprintf_r+0x228>)
 801f6bc:	2203      	movs	r2, #3
 801f6be:	0028      	movs	r0, r5
 801f6c0:	7831      	ldrb	r1, [r6, #0]
 801f6c2:	f7fd fc10 	bl	801cee6 <memchr>
 801f6c6:	2800      	cmp	r0, #0
 801f6c8:	d006      	beq.n	801f6d8 <_vfiprintf_r+0x17c>
 801f6ca:	2340      	movs	r3, #64	@ 0x40
 801f6cc:	1b40      	subs	r0, r0, r5
 801f6ce:	4083      	lsls	r3, r0
 801f6d0:	6822      	ldr	r2, [r4, #0]
 801f6d2:	3601      	adds	r6, #1
 801f6d4:	4313      	orrs	r3, r2
 801f6d6:	6023      	str	r3, [r4, #0]
 801f6d8:	7831      	ldrb	r1, [r6, #0]
 801f6da:	2206      	movs	r2, #6
 801f6dc:	482a      	ldr	r0, [pc, #168]	@ (801f788 <_vfiprintf_r+0x22c>)
 801f6de:	1c75      	adds	r5, r6, #1
 801f6e0:	7621      	strb	r1, [r4, #24]
 801f6e2:	f7fd fc00 	bl	801cee6 <memchr>
 801f6e6:	2800      	cmp	r0, #0
 801f6e8:	d040      	beq.n	801f76c <_vfiprintf_r+0x210>
 801f6ea:	4b28      	ldr	r3, [pc, #160]	@ (801f78c <_vfiprintf_r+0x230>)
 801f6ec:	2b00      	cmp	r3, #0
 801f6ee:	d122      	bne.n	801f736 <_vfiprintf_r+0x1da>
 801f6f0:	2207      	movs	r2, #7
 801f6f2:	9b07      	ldr	r3, [sp, #28]
 801f6f4:	3307      	adds	r3, #7
 801f6f6:	4393      	bics	r3, r2
 801f6f8:	3308      	adds	r3, #8
 801f6fa:	9307      	str	r3, [sp, #28]
 801f6fc:	6963      	ldr	r3, [r4, #20]
 801f6fe:	9a04      	ldr	r2, [sp, #16]
 801f700:	189b      	adds	r3, r3, r2
 801f702:	6163      	str	r3, [r4, #20]
 801f704:	e762      	b.n	801f5cc <_vfiprintf_r+0x70>
 801f706:	4343      	muls	r3, r0
 801f708:	002e      	movs	r6, r5
 801f70a:	2101      	movs	r1, #1
 801f70c:	189b      	adds	r3, r3, r2
 801f70e:	e7a4      	b.n	801f65a <_vfiprintf_r+0xfe>
 801f710:	2300      	movs	r3, #0
 801f712:	200a      	movs	r0, #10
 801f714:	0019      	movs	r1, r3
 801f716:	3601      	adds	r6, #1
 801f718:	6063      	str	r3, [r4, #4]
 801f71a:	7832      	ldrb	r2, [r6, #0]
 801f71c:	1c75      	adds	r5, r6, #1
 801f71e:	3a30      	subs	r2, #48	@ 0x30
 801f720:	2a09      	cmp	r2, #9
 801f722:	d903      	bls.n	801f72c <_vfiprintf_r+0x1d0>
 801f724:	2b00      	cmp	r3, #0
 801f726:	d0c8      	beq.n	801f6ba <_vfiprintf_r+0x15e>
 801f728:	9109      	str	r1, [sp, #36]	@ 0x24
 801f72a:	e7c6      	b.n	801f6ba <_vfiprintf_r+0x15e>
 801f72c:	4341      	muls	r1, r0
 801f72e:	002e      	movs	r6, r5
 801f730:	2301      	movs	r3, #1
 801f732:	1889      	adds	r1, r1, r2
 801f734:	e7f1      	b.n	801f71a <_vfiprintf_r+0x1be>
 801f736:	aa07      	add	r2, sp, #28
 801f738:	9200      	str	r2, [sp, #0]
 801f73a:	0021      	movs	r1, r4
 801f73c:	003a      	movs	r2, r7
 801f73e:	4b14      	ldr	r3, [pc, #80]	@ (801f790 <_vfiprintf_r+0x234>)
 801f740:	9803      	ldr	r0, [sp, #12]
 801f742:	f7fc fb33 	bl	801bdac <_printf_float>
 801f746:	9004      	str	r0, [sp, #16]
 801f748:	9b04      	ldr	r3, [sp, #16]
 801f74a:	3301      	adds	r3, #1
 801f74c:	d1d6      	bne.n	801f6fc <_vfiprintf_r+0x1a0>
 801f74e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801f750:	07db      	lsls	r3, r3, #31
 801f752:	d405      	bmi.n	801f760 <_vfiprintf_r+0x204>
 801f754:	89bb      	ldrh	r3, [r7, #12]
 801f756:	059b      	lsls	r3, r3, #22
 801f758:	d402      	bmi.n	801f760 <_vfiprintf_r+0x204>
 801f75a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801f75c:	f7fd fbc2 	bl	801cee4 <__retarget_lock_release_recursive>
 801f760:	89bb      	ldrh	r3, [r7, #12]
 801f762:	065b      	lsls	r3, r3, #25
 801f764:	d500      	bpl.n	801f768 <_vfiprintf_r+0x20c>
 801f766:	e71e      	b.n	801f5a6 <_vfiprintf_r+0x4a>
 801f768:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801f76a:	e71e      	b.n	801f5aa <_vfiprintf_r+0x4e>
 801f76c:	aa07      	add	r2, sp, #28
 801f76e:	9200      	str	r2, [sp, #0]
 801f770:	0021      	movs	r1, r4
 801f772:	003a      	movs	r2, r7
 801f774:	4b06      	ldr	r3, [pc, #24]	@ (801f790 <_vfiprintf_r+0x234>)
 801f776:	9803      	ldr	r0, [sp, #12]
 801f778:	f7fc fdc6 	bl	801c308 <_printf_i>
 801f77c:	e7e3      	b.n	801f746 <_vfiprintf_r+0x1ea>
 801f77e:	46c0      	nop			@ (mov r8, r8)
 801f780:	08021979 	.word	0x08021979
 801f784:	0802197f 	.word	0x0802197f
 801f788:	08021983 	.word	0x08021983
 801f78c:	0801bdad 	.word	0x0801bdad
 801f790:	0801f537 	.word	0x0801f537

0801f794 <_scanf_chars>:
 801f794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f796:	0015      	movs	r5, r2
 801f798:	688a      	ldr	r2, [r1, #8]
 801f79a:	000c      	movs	r4, r1
 801f79c:	9001      	str	r0, [sp, #4]
 801f79e:	2a00      	cmp	r2, #0
 801f7a0:	d104      	bne.n	801f7ac <_scanf_chars+0x18>
 801f7a2:	698a      	ldr	r2, [r1, #24]
 801f7a4:	2a00      	cmp	r2, #0
 801f7a6:	d117      	bne.n	801f7d8 <_scanf_chars+0x44>
 801f7a8:	3201      	adds	r2, #1
 801f7aa:	60a2      	str	r2, [r4, #8]
 801f7ac:	6822      	ldr	r2, [r4, #0]
 801f7ae:	06d2      	lsls	r2, r2, #27
 801f7b0:	d403      	bmi.n	801f7ba <_scanf_chars+0x26>
 801f7b2:	681a      	ldr	r2, [r3, #0]
 801f7b4:	1d11      	adds	r1, r2, #4
 801f7b6:	6019      	str	r1, [r3, #0]
 801f7b8:	6817      	ldr	r7, [r2, #0]
 801f7ba:	2600      	movs	r6, #0
 801f7bc:	69a0      	ldr	r0, [r4, #24]
 801f7be:	2800      	cmp	r0, #0
 801f7c0:	d016      	beq.n	801f7f0 <_scanf_chars+0x5c>
 801f7c2:	2801      	cmp	r0, #1
 801f7c4:	d10b      	bne.n	801f7de <_scanf_chars+0x4a>
 801f7c6:	682b      	ldr	r3, [r5, #0]
 801f7c8:	6962      	ldr	r2, [r4, #20]
 801f7ca:	781b      	ldrb	r3, [r3, #0]
 801f7cc:	5cd3      	ldrb	r3, [r2, r3]
 801f7ce:	2b00      	cmp	r3, #0
 801f7d0:	d10e      	bne.n	801f7f0 <_scanf_chars+0x5c>
 801f7d2:	2e00      	cmp	r6, #0
 801f7d4:	d03b      	beq.n	801f84e <_scanf_chars+0xba>
 801f7d6:	e029      	b.n	801f82c <_scanf_chars+0x98>
 801f7d8:	2201      	movs	r2, #1
 801f7da:	4252      	negs	r2, r2
 801f7dc:	e7e5      	b.n	801f7aa <_scanf_chars+0x16>
 801f7de:	2802      	cmp	r0, #2
 801f7e0:	d124      	bne.n	801f82c <_scanf_chars+0x98>
 801f7e2:	682b      	ldr	r3, [r5, #0]
 801f7e4:	4a1a      	ldr	r2, [pc, #104]	@ (801f850 <_scanf_chars+0xbc>)
 801f7e6:	781b      	ldrb	r3, [r3, #0]
 801f7e8:	5cd3      	ldrb	r3, [r2, r3]
 801f7ea:	2208      	movs	r2, #8
 801f7ec:	4213      	tst	r3, r2
 801f7ee:	d11d      	bne.n	801f82c <_scanf_chars+0x98>
 801f7f0:	2210      	movs	r2, #16
 801f7f2:	6823      	ldr	r3, [r4, #0]
 801f7f4:	3601      	adds	r6, #1
 801f7f6:	4213      	tst	r3, r2
 801f7f8:	d103      	bne.n	801f802 <_scanf_chars+0x6e>
 801f7fa:	682b      	ldr	r3, [r5, #0]
 801f7fc:	781b      	ldrb	r3, [r3, #0]
 801f7fe:	703b      	strb	r3, [r7, #0]
 801f800:	3701      	adds	r7, #1
 801f802:	682a      	ldr	r2, [r5, #0]
 801f804:	686b      	ldr	r3, [r5, #4]
 801f806:	3201      	adds	r2, #1
 801f808:	602a      	str	r2, [r5, #0]
 801f80a:	68a2      	ldr	r2, [r4, #8]
 801f80c:	3b01      	subs	r3, #1
 801f80e:	3a01      	subs	r2, #1
 801f810:	606b      	str	r3, [r5, #4]
 801f812:	60a2      	str	r2, [r4, #8]
 801f814:	2a00      	cmp	r2, #0
 801f816:	d009      	beq.n	801f82c <_scanf_chars+0x98>
 801f818:	2b00      	cmp	r3, #0
 801f81a:	dccf      	bgt.n	801f7bc <_scanf_chars+0x28>
 801f81c:	23c0      	movs	r3, #192	@ 0xc0
 801f81e:	005b      	lsls	r3, r3, #1
 801f820:	0029      	movs	r1, r5
 801f822:	58e3      	ldr	r3, [r4, r3]
 801f824:	9801      	ldr	r0, [sp, #4]
 801f826:	4798      	blx	r3
 801f828:	2800      	cmp	r0, #0
 801f82a:	d0c7      	beq.n	801f7bc <_scanf_chars+0x28>
 801f82c:	6822      	ldr	r2, [r4, #0]
 801f82e:	2310      	movs	r3, #16
 801f830:	0011      	movs	r1, r2
 801f832:	4019      	ands	r1, r3
 801f834:	421a      	tst	r2, r3
 801f836:	d106      	bne.n	801f846 <_scanf_chars+0xb2>
 801f838:	68e3      	ldr	r3, [r4, #12]
 801f83a:	3301      	adds	r3, #1
 801f83c:	60e3      	str	r3, [r4, #12]
 801f83e:	69a3      	ldr	r3, [r4, #24]
 801f840:	2b00      	cmp	r3, #0
 801f842:	d000      	beq.n	801f846 <_scanf_chars+0xb2>
 801f844:	7039      	strb	r1, [r7, #0]
 801f846:	2000      	movs	r0, #0
 801f848:	6923      	ldr	r3, [r4, #16]
 801f84a:	199b      	adds	r3, r3, r6
 801f84c:	6123      	str	r3, [r4, #16]
 801f84e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801f850:	080219f9 	.word	0x080219f9

0801f854 <_scanf_i>:
 801f854:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f856:	b08b      	sub	sp, #44	@ 0x2c
 801f858:	9301      	str	r3, [sp, #4]
 801f85a:	4b78      	ldr	r3, [pc, #480]	@ (801fa3c <_scanf_i+0x1e8>)
 801f85c:	0016      	movs	r6, r2
 801f85e:	9004      	str	r0, [sp, #16]
 801f860:	aa07      	add	r2, sp, #28
 801f862:	cba1      	ldmia	r3!, {r0, r5, r7}
 801f864:	c2a1      	stmia	r2!, {r0, r5, r7}
 801f866:	4a76      	ldr	r2, [pc, #472]	@ (801fa40 <_scanf_i+0x1ec>)
 801f868:	698b      	ldr	r3, [r1, #24]
 801f86a:	000c      	movs	r4, r1
 801f86c:	9205      	str	r2, [sp, #20]
 801f86e:	2b03      	cmp	r3, #3
 801f870:	d101      	bne.n	801f876 <_scanf_i+0x22>
 801f872:	4b74      	ldr	r3, [pc, #464]	@ (801fa44 <_scanf_i+0x1f0>)
 801f874:	9305      	str	r3, [sp, #20]
 801f876:	22ae      	movs	r2, #174	@ 0xae
 801f878:	2000      	movs	r0, #0
 801f87a:	68a3      	ldr	r3, [r4, #8]
 801f87c:	0052      	lsls	r2, r2, #1
 801f87e:	1e59      	subs	r1, r3, #1
 801f880:	9003      	str	r0, [sp, #12]
 801f882:	4291      	cmp	r1, r2
 801f884:	d905      	bls.n	801f892 <_scanf_i+0x3e>
 801f886:	3b5e      	subs	r3, #94	@ 0x5e
 801f888:	3bff      	subs	r3, #255	@ 0xff
 801f88a:	9303      	str	r3, [sp, #12]
 801f88c:	235e      	movs	r3, #94	@ 0x5e
 801f88e:	33ff      	adds	r3, #255	@ 0xff
 801f890:	60a3      	str	r3, [r4, #8]
 801f892:	0023      	movs	r3, r4
 801f894:	331c      	adds	r3, #28
 801f896:	9300      	str	r3, [sp, #0]
 801f898:	23d0      	movs	r3, #208	@ 0xd0
 801f89a:	2700      	movs	r7, #0
 801f89c:	6822      	ldr	r2, [r4, #0]
 801f89e:	011b      	lsls	r3, r3, #4
 801f8a0:	4313      	orrs	r3, r2
 801f8a2:	6023      	str	r3, [r4, #0]
 801f8a4:	9b00      	ldr	r3, [sp, #0]
 801f8a6:	9302      	str	r3, [sp, #8]
 801f8a8:	6833      	ldr	r3, [r6, #0]
 801f8aa:	a807      	add	r0, sp, #28
 801f8ac:	7819      	ldrb	r1, [r3, #0]
 801f8ae:	00bb      	lsls	r3, r7, #2
 801f8b0:	2202      	movs	r2, #2
 801f8b2:	5818      	ldr	r0, [r3, r0]
 801f8b4:	f7fd fb17 	bl	801cee6 <memchr>
 801f8b8:	2800      	cmp	r0, #0
 801f8ba:	d029      	beq.n	801f910 <_scanf_i+0xbc>
 801f8bc:	2f01      	cmp	r7, #1
 801f8be:	d15e      	bne.n	801f97e <_scanf_i+0x12a>
 801f8c0:	6863      	ldr	r3, [r4, #4]
 801f8c2:	2b00      	cmp	r3, #0
 801f8c4:	d106      	bne.n	801f8d4 <_scanf_i+0x80>
 801f8c6:	3308      	adds	r3, #8
 801f8c8:	6822      	ldr	r2, [r4, #0]
 801f8ca:	6063      	str	r3, [r4, #4]
 801f8cc:	33f9      	adds	r3, #249	@ 0xf9
 801f8ce:	33ff      	adds	r3, #255	@ 0xff
 801f8d0:	4313      	orrs	r3, r2
 801f8d2:	6023      	str	r3, [r4, #0]
 801f8d4:	6823      	ldr	r3, [r4, #0]
 801f8d6:	4a5c      	ldr	r2, [pc, #368]	@ (801fa48 <_scanf_i+0x1f4>)
 801f8d8:	4013      	ands	r3, r2
 801f8da:	6023      	str	r3, [r4, #0]
 801f8dc:	68a3      	ldr	r3, [r4, #8]
 801f8de:	1e5a      	subs	r2, r3, #1
 801f8e0:	60a2      	str	r2, [r4, #8]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d014      	beq.n	801f910 <_scanf_i+0xbc>
 801f8e6:	6833      	ldr	r3, [r6, #0]
 801f8e8:	1c5a      	adds	r2, r3, #1
 801f8ea:	6032      	str	r2, [r6, #0]
 801f8ec:	781b      	ldrb	r3, [r3, #0]
 801f8ee:	9a02      	ldr	r2, [sp, #8]
 801f8f0:	7013      	strb	r3, [r2, #0]
 801f8f2:	6873      	ldr	r3, [r6, #4]
 801f8f4:	1c55      	adds	r5, r2, #1
 801f8f6:	3b01      	subs	r3, #1
 801f8f8:	6073      	str	r3, [r6, #4]
 801f8fa:	2b00      	cmp	r3, #0
 801f8fc:	dc07      	bgt.n	801f90e <_scanf_i+0xba>
 801f8fe:	23c0      	movs	r3, #192	@ 0xc0
 801f900:	005b      	lsls	r3, r3, #1
 801f902:	0031      	movs	r1, r6
 801f904:	58e3      	ldr	r3, [r4, r3]
 801f906:	9804      	ldr	r0, [sp, #16]
 801f908:	4798      	blx	r3
 801f90a:	2800      	cmp	r0, #0
 801f90c:	d17e      	bne.n	801fa0c <_scanf_i+0x1b8>
 801f90e:	9502      	str	r5, [sp, #8]
 801f910:	3701      	adds	r7, #1
 801f912:	2f03      	cmp	r7, #3
 801f914:	d1c8      	bne.n	801f8a8 <_scanf_i+0x54>
 801f916:	6863      	ldr	r3, [r4, #4]
 801f918:	2b00      	cmp	r3, #0
 801f91a:	d101      	bne.n	801f920 <_scanf_i+0xcc>
 801f91c:	330a      	adds	r3, #10
 801f91e:	6063      	str	r3, [r4, #4]
 801f920:	2700      	movs	r7, #0
 801f922:	6863      	ldr	r3, [r4, #4]
 801f924:	4949      	ldr	r1, [pc, #292]	@ (801fa4c <_scanf_i+0x1f8>)
 801f926:	6960      	ldr	r0, [r4, #20]
 801f928:	1ac9      	subs	r1, r1, r3
 801f92a:	f000 f955 	bl	801fbd8 <__sccl>
 801f92e:	9d02      	ldr	r5, [sp, #8]
 801f930:	68a3      	ldr	r3, [r4, #8]
 801f932:	6820      	ldr	r0, [r4, #0]
 801f934:	9302      	str	r3, [sp, #8]
 801f936:	2b00      	cmp	r3, #0
 801f938:	d03f      	beq.n	801f9ba <_scanf_i+0x166>
 801f93a:	6831      	ldr	r1, [r6, #0]
 801f93c:	6963      	ldr	r3, [r4, #20]
 801f93e:	780a      	ldrb	r2, [r1, #0]
 801f940:	5c9b      	ldrb	r3, [r3, r2]
 801f942:	2b00      	cmp	r3, #0
 801f944:	d039      	beq.n	801f9ba <_scanf_i+0x166>
 801f946:	2a30      	cmp	r2, #48	@ 0x30
 801f948:	d128      	bne.n	801f99c <_scanf_i+0x148>
 801f94a:	2380      	movs	r3, #128	@ 0x80
 801f94c:	011b      	lsls	r3, r3, #4
 801f94e:	4218      	tst	r0, r3
 801f950:	d024      	beq.n	801f99c <_scanf_i+0x148>
 801f952:	9b03      	ldr	r3, [sp, #12]
 801f954:	3701      	adds	r7, #1
 801f956:	2b00      	cmp	r3, #0
 801f958:	d005      	beq.n	801f966 <_scanf_i+0x112>
 801f95a:	001a      	movs	r2, r3
 801f95c:	9b02      	ldr	r3, [sp, #8]
 801f95e:	3a01      	subs	r2, #1
 801f960:	3301      	adds	r3, #1
 801f962:	9203      	str	r2, [sp, #12]
 801f964:	60a3      	str	r3, [r4, #8]
 801f966:	6873      	ldr	r3, [r6, #4]
 801f968:	3b01      	subs	r3, #1
 801f96a:	6073      	str	r3, [r6, #4]
 801f96c:	2b00      	cmp	r3, #0
 801f96e:	dd1c      	ble.n	801f9aa <_scanf_i+0x156>
 801f970:	6833      	ldr	r3, [r6, #0]
 801f972:	3301      	adds	r3, #1
 801f974:	6033      	str	r3, [r6, #0]
 801f976:	68a3      	ldr	r3, [r4, #8]
 801f978:	3b01      	subs	r3, #1
 801f97a:	60a3      	str	r3, [r4, #8]
 801f97c:	e7d8      	b.n	801f930 <_scanf_i+0xdc>
 801f97e:	2f02      	cmp	r7, #2
 801f980:	d1ac      	bne.n	801f8dc <_scanf_i+0x88>
 801f982:	23c0      	movs	r3, #192	@ 0xc0
 801f984:	2180      	movs	r1, #128	@ 0x80
 801f986:	6822      	ldr	r2, [r4, #0]
 801f988:	00db      	lsls	r3, r3, #3
 801f98a:	4013      	ands	r3, r2
 801f98c:	0089      	lsls	r1, r1, #2
 801f98e:	428b      	cmp	r3, r1
 801f990:	d1c1      	bne.n	801f916 <_scanf_i+0xc2>
 801f992:	2310      	movs	r3, #16
 801f994:	6063      	str	r3, [r4, #4]
 801f996:	33f0      	adds	r3, #240	@ 0xf0
 801f998:	4313      	orrs	r3, r2
 801f99a:	e79e      	b.n	801f8da <_scanf_i+0x86>
 801f99c:	4b2c      	ldr	r3, [pc, #176]	@ (801fa50 <_scanf_i+0x1fc>)
 801f99e:	4003      	ands	r3, r0
 801f9a0:	6023      	str	r3, [r4, #0]
 801f9a2:	780b      	ldrb	r3, [r1, #0]
 801f9a4:	702b      	strb	r3, [r5, #0]
 801f9a6:	3501      	adds	r5, #1
 801f9a8:	e7dd      	b.n	801f966 <_scanf_i+0x112>
 801f9aa:	23c0      	movs	r3, #192	@ 0xc0
 801f9ac:	005b      	lsls	r3, r3, #1
 801f9ae:	0031      	movs	r1, r6
 801f9b0:	58e3      	ldr	r3, [r4, r3]
 801f9b2:	9804      	ldr	r0, [sp, #16]
 801f9b4:	4798      	blx	r3
 801f9b6:	2800      	cmp	r0, #0
 801f9b8:	d0dd      	beq.n	801f976 <_scanf_i+0x122>
 801f9ba:	6823      	ldr	r3, [r4, #0]
 801f9bc:	05db      	lsls	r3, r3, #23
 801f9be:	d50e      	bpl.n	801f9de <_scanf_i+0x18a>
 801f9c0:	9b00      	ldr	r3, [sp, #0]
 801f9c2:	429d      	cmp	r5, r3
 801f9c4:	d907      	bls.n	801f9d6 <_scanf_i+0x182>
 801f9c6:	23be      	movs	r3, #190	@ 0xbe
 801f9c8:	3d01      	subs	r5, #1
 801f9ca:	005b      	lsls	r3, r3, #1
 801f9cc:	0032      	movs	r2, r6
 801f9ce:	7829      	ldrb	r1, [r5, #0]
 801f9d0:	58e3      	ldr	r3, [r4, r3]
 801f9d2:	9804      	ldr	r0, [sp, #16]
 801f9d4:	4798      	blx	r3
 801f9d6:	9b00      	ldr	r3, [sp, #0]
 801f9d8:	2001      	movs	r0, #1
 801f9da:	429d      	cmp	r5, r3
 801f9dc:	d029      	beq.n	801fa32 <_scanf_i+0x1de>
 801f9de:	6821      	ldr	r1, [r4, #0]
 801f9e0:	2310      	movs	r3, #16
 801f9e2:	000a      	movs	r2, r1
 801f9e4:	401a      	ands	r2, r3
 801f9e6:	4219      	tst	r1, r3
 801f9e8:	d11c      	bne.n	801fa24 <_scanf_i+0x1d0>
 801f9ea:	702a      	strb	r2, [r5, #0]
 801f9ec:	6863      	ldr	r3, [r4, #4]
 801f9ee:	9900      	ldr	r1, [sp, #0]
 801f9f0:	9804      	ldr	r0, [sp, #16]
 801f9f2:	9e05      	ldr	r6, [sp, #20]
 801f9f4:	47b0      	blx	r6
 801f9f6:	9b01      	ldr	r3, [sp, #4]
 801f9f8:	6822      	ldr	r2, [r4, #0]
 801f9fa:	681b      	ldr	r3, [r3, #0]
 801f9fc:	0691      	lsls	r1, r2, #26
 801f9fe:	d507      	bpl.n	801fa10 <_scanf_i+0x1bc>
 801fa00:	9901      	ldr	r1, [sp, #4]
 801fa02:	1d1a      	adds	r2, r3, #4
 801fa04:	600a      	str	r2, [r1, #0]
 801fa06:	681b      	ldr	r3, [r3, #0]
 801fa08:	6018      	str	r0, [r3, #0]
 801fa0a:	e008      	b.n	801fa1e <_scanf_i+0x1ca>
 801fa0c:	2700      	movs	r7, #0
 801fa0e:	e7d4      	b.n	801f9ba <_scanf_i+0x166>
 801fa10:	1d19      	adds	r1, r3, #4
 801fa12:	07d6      	lsls	r6, r2, #31
 801fa14:	d50f      	bpl.n	801fa36 <_scanf_i+0x1e2>
 801fa16:	9a01      	ldr	r2, [sp, #4]
 801fa18:	6011      	str	r1, [r2, #0]
 801fa1a:	681b      	ldr	r3, [r3, #0]
 801fa1c:	8018      	strh	r0, [r3, #0]
 801fa1e:	68e3      	ldr	r3, [r4, #12]
 801fa20:	3301      	adds	r3, #1
 801fa22:	60e3      	str	r3, [r4, #12]
 801fa24:	2000      	movs	r0, #0
 801fa26:	9b00      	ldr	r3, [sp, #0]
 801fa28:	1aed      	subs	r5, r5, r3
 801fa2a:	6923      	ldr	r3, [r4, #16]
 801fa2c:	19ed      	adds	r5, r5, r7
 801fa2e:	195b      	adds	r3, r3, r5
 801fa30:	6123      	str	r3, [r4, #16]
 801fa32:	b00b      	add	sp, #44	@ 0x2c
 801fa34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fa36:	9a01      	ldr	r2, [sp, #4]
 801fa38:	6011      	str	r1, [r2, #0]
 801fa3a:	e7e4      	b.n	801fa06 <_scanf_i+0x1b2>
 801fa3c:	080214e0 	.word	0x080214e0
 801fa40:	0801bc41 	.word	0x0801bc41
 801fa44:	0801bb1d 	.word	0x0801bb1d
 801fa48:	fffffaff 	.word	0xfffffaff
 801fa4c:	0802199a 	.word	0x0802199a
 801fa50:	fffff6ff 	.word	0xfffff6ff

0801fa54 <__sflush_r>:
 801fa54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fa56:	220c      	movs	r2, #12
 801fa58:	5e8b      	ldrsh	r3, [r1, r2]
 801fa5a:	0005      	movs	r5, r0
 801fa5c:	000c      	movs	r4, r1
 801fa5e:	071a      	lsls	r2, r3, #28
 801fa60:	d456      	bmi.n	801fb10 <__sflush_r+0xbc>
 801fa62:	684a      	ldr	r2, [r1, #4]
 801fa64:	2a00      	cmp	r2, #0
 801fa66:	dc02      	bgt.n	801fa6e <__sflush_r+0x1a>
 801fa68:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 801fa6a:	2a00      	cmp	r2, #0
 801fa6c:	dd4e      	ble.n	801fb0c <__sflush_r+0xb8>
 801fa6e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 801fa70:	2f00      	cmp	r7, #0
 801fa72:	d04b      	beq.n	801fb0c <__sflush_r+0xb8>
 801fa74:	2200      	movs	r2, #0
 801fa76:	2080      	movs	r0, #128	@ 0x80
 801fa78:	682e      	ldr	r6, [r5, #0]
 801fa7a:	602a      	str	r2, [r5, #0]
 801fa7c:	001a      	movs	r2, r3
 801fa7e:	0140      	lsls	r0, r0, #5
 801fa80:	6a21      	ldr	r1, [r4, #32]
 801fa82:	4002      	ands	r2, r0
 801fa84:	4203      	tst	r3, r0
 801fa86:	d033      	beq.n	801faf0 <__sflush_r+0x9c>
 801fa88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801fa8a:	89a3      	ldrh	r3, [r4, #12]
 801fa8c:	075b      	lsls	r3, r3, #29
 801fa8e:	d506      	bpl.n	801fa9e <__sflush_r+0x4a>
 801fa90:	6863      	ldr	r3, [r4, #4]
 801fa92:	1ad2      	subs	r2, r2, r3
 801fa94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801fa96:	2b00      	cmp	r3, #0
 801fa98:	d001      	beq.n	801fa9e <__sflush_r+0x4a>
 801fa9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801fa9c:	1ad2      	subs	r2, r2, r3
 801fa9e:	2300      	movs	r3, #0
 801faa0:	0028      	movs	r0, r5
 801faa2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 801faa4:	6a21      	ldr	r1, [r4, #32]
 801faa6:	47b8      	blx	r7
 801faa8:	89a2      	ldrh	r2, [r4, #12]
 801faaa:	1c43      	adds	r3, r0, #1
 801faac:	d106      	bne.n	801fabc <__sflush_r+0x68>
 801faae:	6829      	ldr	r1, [r5, #0]
 801fab0:	291d      	cmp	r1, #29
 801fab2:	d846      	bhi.n	801fb42 <__sflush_r+0xee>
 801fab4:	4b29      	ldr	r3, [pc, #164]	@ (801fb5c <__sflush_r+0x108>)
 801fab6:	40cb      	lsrs	r3, r1
 801fab8:	07db      	lsls	r3, r3, #31
 801faba:	d542      	bpl.n	801fb42 <__sflush_r+0xee>
 801fabc:	2300      	movs	r3, #0
 801fabe:	6063      	str	r3, [r4, #4]
 801fac0:	6923      	ldr	r3, [r4, #16]
 801fac2:	6023      	str	r3, [r4, #0]
 801fac4:	04d2      	lsls	r2, r2, #19
 801fac6:	d505      	bpl.n	801fad4 <__sflush_r+0x80>
 801fac8:	1c43      	adds	r3, r0, #1
 801faca:	d102      	bne.n	801fad2 <__sflush_r+0x7e>
 801facc:	682b      	ldr	r3, [r5, #0]
 801face:	2b00      	cmp	r3, #0
 801fad0:	d100      	bne.n	801fad4 <__sflush_r+0x80>
 801fad2:	6560      	str	r0, [r4, #84]	@ 0x54
 801fad4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801fad6:	602e      	str	r6, [r5, #0]
 801fad8:	2900      	cmp	r1, #0
 801fada:	d017      	beq.n	801fb0c <__sflush_r+0xb8>
 801fadc:	0023      	movs	r3, r4
 801fade:	3344      	adds	r3, #68	@ 0x44
 801fae0:	4299      	cmp	r1, r3
 801fae2:	d002      	beq.n	801faea <__sflush_r+0x96>
 801fae4:	0028      	movs	r0, r5
 801fae6:	f7fe f8b1 	bl	801dc4c <_free_r>
 801faea:	2300      	movs	r3, #0
 801faec:	6363      	str	r3, [r4, #52]	@ 0x34
 801faee:	e00d      	b.n	801fb0c <__sflush_r+0xb8>
 801faf0:	2301      	movs	r3, #1
 801faf2:	0028      	movs	r0, r5
 801faf4:	47b8      	blx	r7
 801faf6:	0002      	movs	r2, r0
 801faf8:	1c43      	adds	r3, r0, #1
 801fafa:	d1c6      	bne.n	801fa8a <__sflush_r+0x36>
 801fafc:	682b      	ldr	r3, [r5, #0]
 801fafe:	2b00      	cmp	r3, #0
 801fb00:	d0c3      	beq.n	801fa8a <__sflush_r+0x36>
 801fb02:	2b1d      	cmp	r3, #29
 801fb04:	d001      	beq.n	801fb0a <__sflush_r+0xb6>
 801fb06:	2b16      	cmp	r3, #22
 801fb08:	d11a      	bne.n	801fb40 <__sflush_r+0xec>
 801fb0a:	602e      	str	r6, [r5, #0]
 801fb0c:	2000      	movs	r0, #0
 801fb0e:	e01e      	b.n	801fb4e <__sflush_r+0xfa>
 801fb10:	690e      	ldr	r6, [r1, #16]
 801fb12:	2e00      	cmp	r6, #0
 801fb14:	d0fa      	beq.n	801fb0c <__sflush_r+0xb8>
 801fb16:	680f      	ldr	r7, [r1, #0]
 801fb18:	600e      	str	r6, [r1, #0]
 801fb1a:	1bba      	subs	r2, r7, r6
 801fb1c:	9201      	str	r2, [sp, #4]
 801fb1e:	2200      	movs	r2, #0
 801fb20:	079b      	lsls	r3, r3, #30
 801fb22:	d100      	bne.n	801fb26 <__sflush_r+0xd2>
 801fb24:	694a      	ldr	r2, [r1, #20]
 801fb26:	60a2      	str	r2, [r4, #8]
 801fb28:	9b01      	ldr	r3, [sp, #4]
 801fb2a:	2b00      	cmp	r3, #0
 801fb2c:	ddee      	ble.n	801fb0c <__sflush_r+0xb8>
 801fb2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 801fb30:	0032      	movs	r2, r6
 801fb32:	001f      	movs	r7, r3
 801fb34:	0028      	movs	r0, r5
 801fb36:	9b01      	ldr	r3, [sp, #4]
 801fb38:	6a21      	ldr	r1, [r4, #32]
 801fb3a:	47b8      	blx	r7
 801fb3c:	2800      	cmp	r0, #0
 801fb3e:	dc07      	bgt.n	801fb50 <__sflush_r+0xfc>
 801fb40:	89a2      	ldrh	r2, [r4, #12]
 801fb42:	2340      	movs	r3, #64	@ 0x40
 801fb44:	2001      	movs	r0, #1
 801fb46:	4313      	orrs	r3, r2
 801fb48:	b21b      	sxth	r3, r3
 801fb4a:	81a3      	strh	r3, [r4, #12]
 801fb4c:	4240      	negs	r0, r0
 801fb4e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801fb50:	9b01      	ldr	r3, [sp, #4]
 801fb52:	1836      	adds	r6, r6, r0
 801fb54:	1a1b      	subs	r3, r3, r0
 801fb56:	9301      	str	r3, [sp, #4]
 801fb58:	e7e6      	b.n	801fb28 <__sflush_r+0xd4>
 801fb5a:	46c0      	nop			@ (mov r8, r8)
 801fb5c:	20400001 	.word	0x20400001

0801fb60 <_fflush_r>:
 801fb60:	690b      	ldr	r3, [r1, #16]
 801fb62:	b570      	push	{r4, r5, r6, lr}
 801fb64:	0005      	movs	r5, r0
 801fb66:	000c      	movs	r4, r1
 801fb68:	2b00      	cmp	r3, #0
 801fb6a:	d102      	bne.n	801fb72 <_fflush_r+0x12>
 801fb6c:	2500      	movs	r5, #0
 801fb6e:	0028      	movs	r0, r5
 801fb70:	bd70      	pop	{r4, r5, r6, pc}
 801fb72:	2800      	cmp	r0, #0
 801fb74:	d004      	beq.n	801fb80 <_fflush_r+0x20>
 801fb76:	6a03      	ldr	r3, [r0, #32]
 801fb78:	2b00      	cmp	r3, #0
 801fb7a:	d101      	bne.n	801fb80 <_fflush_r+0x20>
 801fb7c:	f7fc ff6c 	bl	801ca58 <__sinit>
 801fb80:	220c      	movs	r2, #12
 801fb82:	5ea3      	ldrsh	r3, [r4, r2]
 801fb84:	2b00      	cmp	r3, #0
 801fb86:	d0f1      	beq.n	801fb6c <_fflush_r+0xc>
 801fb88:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801fb8a:	07d2      	lsls	r2, r2, #31
 801fb8c:	d404      	bmi.n	801fb98 <_fflush_r+0x38>
 801fb8e:	059b      	lsls	r3, r3, #22
 801fb90:	d402      	bmi.n	801fb98 <_fflush_r+0x38>
 801fb92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fb94:	f7fd f9a5 	bl	801cee2 <__retarget_lock_acquire_recursive>
 801fb98:	0028      	movs	r0, r5
 801fb9a:	0021      	movs	r1, r4
 801fb9c:	f7ff ff5a 	bl	801fa54 <__sflush_r>
 801fba0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801fba2:	0005      	movs	r5, r0
 801fba4:	07db      	lsls	r3, r3, #31
 801fba6:	d4e2      	bmi.n	801fb6e <_fflush_r+0xe>
 801fba8:	89a3      	ldrh	r3, [r4, #12]
 801fbaa:	059b      	lsls	r3, r3, #22
 801fbac:	d4df      	bmi.n	801fb6e <_fflush_r+0xe>
 801fbae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fbb0:	f7fd f998 	bl	801cee4 <__retarget_lock_release_recursive>
 801fbb4:	e7db      	b.n	801fb6e <_fflush_r+0xe>
	...

0801fbb8 <fiprintf>:
 801fbb8:	b40e      	push	{r1, r2, r3}
 801fbba:	b517      	push	{r0, r1, r2, r4, lr}
 801fbbc:	4c05      	ldr	r4, [pc, #20]	@ (801fbd4 <fiprintf+0x1c>)
 801fbbe:	ab05      	add	r3, sp, #20
 801fbc0:	cb04      	ldmia	r3!, {r2}
 801fbc2:	0001      	movs	r1, r0
 801fbc4:	6820      	ldr	r0, [r4, #0]
 801fbc6:	9301      	str	r3, [sp, #4]
 801fbc8:	f7ff fcc8 	bl	801f55c <_vfiprintf_r>
 801fbcc:	bc1e      	pop	{r1, r2, r3, r4}
 801fbce:	bc08      	pop	{r3}
 801fbd0:	b003      	add	sp, #12
 801fbd2:	4718      	bx	r3
 801fbd4:	200001ec 	.word	0x200001ec

0801fbd8 <__sccl>:
 801fbd8:	b570      	push	{r4, r5, r6, lr}
 801fbda:	780b      	ldrb	r3, [r1, #0]
 801fbdc:	0004      	movs	r4, r0
 801fbde:	2b5e      	cmp	r3, #94	@ 0x5e
 801fbe0:	d019      	beq.n	801fc16 <__sccl+0x3e>
 801fbe2:	1c4d      	adds	r5, r1, #1
 801fbe4:	2100      	movs	r1, #0
 801fbe6:	0022      	movs	r2, r4
 801fbe8:	1c60      	adds	r0, r4, #1
 801fbea:	30ff      	adds	r0, #255	@ 0xff
 801fbec:	7011      	strb	r1, [r2, #0]
 801fbee:	3201      	adds	r2, #1
 801fbf0:	4282      	cmp	r2, r0
 801fbf2:	d1fb      	bne.n	801fbec <__sccl+0x14>
 801fbf4:	1e68      	subs	r0, r5, #1
 801fbf6:	2b00      	cmp	r3, #0
 801fbf8:	d026      	beq.n	801fc48 <__sccl+0x70>
 801fbfa:	2601      	movs	r6, #1
 801fbfc:	404e      	eors	r6, r1
 801fbfe:	0028      	movs	r0, r5
 801fc00:	54e6      	strb	r6, [r4, r3]
 801fc02:	7801      	ldrb	r1, [r0, #0]
 801fc04:	1c45      	adds	r5, r0, #1
 801fc06:	292d      	cmp	r1, #45	@ 0x2d
 801fc08:	d009      	beq.n	801fc1e <__sccl+0x46>
 801fc0a:	295d      	cmp	r1, #93	@ 0x5d
 801fc0c:	d01b      	beq.n	801fc46 <__sccl+0x6e>
 801fc0e:	2900      	cmp	r1, #0
 801fc10:	d01a      	beq.n	801fc48 <__sccl+0x70>
 801fc12:	000b      	movs	r3, r1
 801fc14:	e7f3      	b.n	801fbfe <__sccl+0x26>
 801fc16:	784b      	ldrb	r3, [r1, #1]
 801fc18:	1c8d      	adds	r5, r1, #2
 801fc1a:	2101      	movs	r1, #1
 801fc1c:	e7e3      	b.n	801fbe6 <__sccl+0xe>
 801fc1e:	7842      	ldrb	r2, [r0, #1]
 801fc20:	2a5d      	cmp	r2, #93	@ 0x5d
 801fc22:	d0f6      	beq.n	801fc12 <__sccl+0x3a>
 801fc24:	4293      	cmp	r3, r2
 801fc26:	dcf4      	bgt.n	801fc12 <__sccl+0x3a>
 801fc28:	0019      	movs	r1, r3
 801fc2a:	3002      	adds	r0, #2
 801fc2c:	3101      	adds	r1, #1
 801fc2e:	5466      	strb	r6, [r4, r1]
 801fc30:	428a      	cmp	r2, r1
 801fc32:	dcfb      	bgt.n	801fc2c <__sccl+0x54>
 801fc34:	1c59      	adds	r1, r3, #1
 801fc36:	4293      	cmp	r3, r2
 801fc38:	db02      	blt.n	801fc40 <__sccl+0x68>
 801fc3a:	2200      	movs	r2, #0
 801fc3c:	188b      	adds	r3, r1, r2
 801fc3e:	e7e0      	b.n	801fc02 <__sccl+0x2a>
 801fc40:	1ad2      	subs	r2, r2, r3
 801fc42:	3a01      	subs	r2, #1
 801fc44:	e7fa      	b.n	801fc3c <__sccl+0x64>
 801fc46:	0028      	movs	r0, r5
 801fc48:	bd70      	pop	{r4, r5, r6, pc}
	...

0801fc4c <__submore>:
 801fc4c:	000b      	movs	r3, r1
 801fc4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fc50:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 801fc52:	3344      	adds	r3, #68	@ 0x44
 801fc54:	000c      	movs	r4, r1
 801fc56:	429d      	cmp	r5, r3
 801fc58:	d11c      	bne.n	801fc94 <__submore+0x48>
 801fc5a:	2680      	movs	r6, #128	@ 0x80
 801fc5c:	00f6      	lsls	r6, r6, #3
 801fc5e:	0031      	movs	r1, r6
 801fc60:	f7fe fbc4 	bl	801e3ec <_malloc_r>
 801fc64:	2800      	cmp	r0, #0
 801fc66:	d102      	bne.n	801fc6e <__submore+0x22>
 801fc68:	2001      	movs	r0, #1
 801fc6a:	4240      	negs	r0, r0
 801fc6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801fc6e:	0023      	movs	r3, r4
 801fc70:	6360      	str	r0, [r4, #52]	@ 0x34
 801fc72:	63a6      	str	r6, [r4, #56]	@ 0x38
 801fc74:	3346      	adds	r3, #70	@ 0x46
 801fc76:	781a      	ldrb	r2, [r3, #0]
 801fc78:	4b10      	ldr	r3, [pc, #64]	@ (801fcbc <__submore+0x70>)
 801fc7a:	54c2      	strb	r2, [r0, r3]
 801fc7c:	0023      	movs	r3, r4
 801fc7e:	3345      	adds	r3, #69	@ 0x45
 801fc80:	781a      	ldrb	r2, [r3, #0]
 801fc82:	4b0f      	ldr	r3, [pc, #60]	@ (801fcc0 <__submore+0x74>)
 801fc84:	54c2      	strb	r2, [r0, r3]
 801fc86:	782a      	ldrb	r2, [r5, #0]
 801fc88:	4b0e      	ldr	r3, [pc, #56]	@ (801fcc4 <__submore+0x78>)
 801fc8a:	54c2      	strb	r2, [r0, r3]
 801fc8c:	18c0      	adds	r0, r0, r3
 801fc8e:	6020      	str	r0, [r4, #0]
 801fc90:	2000      	movs	r0, #0
 801fc92:	e7eb      	b.n	801fc6c <__submore+0x20>
 801fc94:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 801fc96:	0029      	movs	r1, r5
 801fc98:	0073      	lsls	r3, r6, #1
 801fc9a:	001a      	movs	r2, r3
 801fc9c:	9301      	str	r3, [sp, #4]
 801fc9e:	f000 f90b 	bl	801feb8 <_realloc_r>
 801fca2:	1e05      	subs	r5, r0, #0
 801fca4:	d0e0      	beq.n	801fc68 <__submore+0x1c>
 801fca6:	1987      	adds	r7, r0, r6
 801fca8:	0001      	movs	r1, r0
 801fcaa:	0032      	movs	r2, r6
 801fcac:	0038      	movs	r0, r7
 801fcae:	f7fd f925 	bl	801cefc <memcpy>
 801fcb2:	9b01      	ldr	r3, [sp, #4]
 801fcb4:	6027      	str	r7, [r4, #0]
 801fcb6:	6365      	str	r5, [r4, #52]	@ 0x34
 801fcb8:	63a3      	str	r3, [r4, #56]	@ 0x38
 801fcba:	e7e9      	b.n	801fc90 <__submore+0x44>
 801fcbc:	000003ff 	.word	0x000003ff
 801fcc0:	000003fe 	.word	0x000003fe
 801fcc4:	000003fd 	.word	0x000003fd

0801fcc8 <__swbuf_r>:
 801fcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fcca:	0006      	movs	r6, r0
 801fccc:	000d      	movs	r5, r1
 801fcce:	0014      	movs	r4, r2
 801fcd0:	2800      	cmp	r0, #0
 801fcd2:	d004      	beq.n	801fcde <__swbuf_r+0x16>
 801fcd4:	6a03      	ldr	r3, [r0, #32]
 801fcd6:	2b00      	cmp	r3, #0
 801fcd8:	d101      	bne.n	801fcde <__swbuf_r+0x16>
 801fcda:	f7fc febd 	bl	801ca58 <__sinit>
 801fcde:	69a3      	ldr	r3, [r4, #24]
 801fce0:	60a3      	str	r3, [r4, #8]
 801fce2:	89a3      	ldrh	r3, [r4, #12]
 801fce4:	071b      	lsls	r3, r3, #28
 801fce6:	d502      	bpl.n	801fcee <__swbuf_r+0x26>
 801fce8:	6923      	ldr	r3, [r4, #16]
 801fcea:	2b00      	cmp	r3, #0
 801fcec:	d109      	bne.n	801fd02 <__swbuf_r+0x3a>
 801fcee:	0021      	movs	r1, r4
 801fcf0:	0030      	movs	r0, r6
 801fcf2:	f000 f82b 	bl	801fd4c <__swsetup_r>
 801fcf6:	2800      	cmp	r0, #0
 801fcf8:	d003      	beq.n	801fd02 <__swbuf_r+0x3a>
 801fcfa:	2501      	movs	r5, #1
 801fcfc:	426d      	negs	r5, r5
 801fcfe:	0028      	movs	r0, r5
 801fd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fd02:	6923      	ldr	r3, [r4, #16]
 801fd04:	6820      	ldr	r0, [r4, #0]
 801fd06:	b2ef      	uxtb	r7, r5
 801fd08:	1ac0      	subs	r0, r0, r3
 801fd0a:	6963      	ldr	r3, [r4, #20]
 801fd0c:	b2ed      	uxtb	r5, r5
 801fd0e:	4283      	cmp	r3, r0
 801fd10:	dc05      	bgt.n	801fd1e <__swbuf_r+0x56>
 801fd12:	0021      	movs	r1, r4
 801fd14:	0030      	movs	r0, r6
 801fd16:	f7ff ff23 	bl	801fb60 <_fflush_r>
 801fd1a:	2800      	cmp	r0, #0
 801fd1c:	d1ed      	bne.n	801fcfa <__swbuf_r+0x32>
 801fd1e:	68a3      	ldr	r3, [r4, #8]
 801fd20:	3001      	adds	r0, #1
 801fd22:	3b01      	subs	r3, #1
 801fd24:	60a3      	str	r3, [r4, #8]
 801fd26:	6823      	ldr	r3, [r4, #0]
 801fd28:	1c5a      	adds	r2, r3, #1
 801fd2a:	6022      	str	r2, [r4, #0]
 801fd2c:	701f      	strb	r7, [r3, #0]
 801fd2e:	6963      	ldr	r3, [r4, #20]
 801fd30:	4283      	cmp	r3, r0
 801fd32:	d004      	beq.n	801fd3e <__swbuf_r+0x76>
 801fd34:	89a3      	ldrh	r3, [r4, #12]
 801fd36:	07db      	lsls	r3, r3, #31
 801fd38:	d5e1      	bpl.n	801fcfe <__swbuf_r+0x36>
 801fd3a:	2d0a      	cmp	r5, #10
 801fd3c:	d1df      	bne.n	801fcfe <__swbuf_r+0x36>
 801fd3e:	0021      	movs	r1, r4
 801fd40:	0030      	movs	r0, r6
 801fd42:	f7ff ff0d 	bl	801fb60 <_fflush_r>
 801fd46:	2800      	cmp	r0, #0
 801fd48:	d0d9      	beq.n	801fcfe <__swbuf_r+0x36>
 801fd4a:	e7d6      	b.n	801fcfa <__swbuf_r+0x32>

0801fd4c <__swsetup_r>:
 801fd4c:	4b2d      	ldr	r3, [pc, #180]	@ (801fe04 <__swsetup_r+0xb8>)
 801fd4e:	b570      	push	{r4, r5, r6, lr}
 801fd50:	0005      	movs	r5, r0
 801fd52:	6818      	ldr	r0, [r3, #0]
 801fd54:	000c      	movs	r4, r1
 801fd56:	2800      	cmp	r0, #0
 801fd58:	d004      	beq.n	801fd64 <__swsetup_r+0x18>
 801fd5a:	6a03      	ldr	r3, [r0, #32]
 801fd5c:	2b00      	cmp	r3, #0
 801fd5e:	d101      	bne.n	801fd64 <__swsetup_r+0x18>
 801fd60:	f7fc fe7a 	bl	801ca58 <__sinit>
 801fd64:	220c      	movs	r2, #12
 801fd66:	5ea3      	ldrsh	r3, [r4, r2]
 801fd68:	071a      	lsls	r2, r3, #28
 801fd6a:	d423      	bmi.n	801fdb4 <__swsetup_r+0x68>
 801fd6c:	06da      	lsls	r2, r3, #27
 801fd6e:	d407      	bmi.n	801fd80 <__swsetup_r+0x34>
 801fd70:	2209      	movs	r2, #9
 801fd72:	602a      	str	r2, [r5, #0]
 801fd74:	2240      	movs	r2, #64	@ 0x40
 801fd76:	2001      	movs	r0, #1
 801fd78:	4313      	orrs	r3, r2
 801fd7a:	81a3      	strh	r3, [r4, #12]
 801fd7c:	4240      	negs	r0, r0
 801fd7e:	e03a      	b.n	801fdf6 <__swsetup_r+0xaa>
 801fd80:	075b      	lsls	r3, r3, #29
 801fd82:	d513      	bpl.n	801fdac <__swsetup_r+0x60>
 801fd84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801fd86:	2900      	cmp	r1, #0
 801fd88:	d008      	beq.n	801fd9c <__swsetup_r+0x50>
 801fd8a:	0023      	movs	r3, r4
 801fd8c:	3344      	adds	r3, #68	@ 0x44
 801fd8e:	4299      	cmp	r1, r3
 801fd90:	d002      	beq.n	801fd98 <__swsetup_r+0x4c>
 801fd92:	0028      	movs	r0, r5
 801fd94:	f7fd ff5a 	bl	801dc4c <_free_r>
 801fd98:	2300      	movs	r3, #0
 801fd9a:	6363      	str	r3, [r4, #52]	@ 0x34
 801fd9c:	2224      	movs	r2, #36	@ 0x24
 801fd9e:	89a3      	ldrh	r3, [r4, #12]
 801fda0:	4393      	bics	r3, r2
 801fda2:	81a3      	strh	r3, [r4, #12]
 801fda4:	2300      	movs	r3, #0
 801fda6:	6063      	str	r3, [r4, #4]
 801fda8:	6923      	ldr	r3, [r4, #16]
 801fdaa:	6023      	str	r3, [r4, #0]
 801fdac:	2308      	movs	r3, #8
 801fdae:	89a2      	ldrh	r2, [r4, #12]
 801fdb0:	4313      	orrs	r3, r2
 801fdb2:	81a3      	strh	r3, [r4, #12]
 801fdb4:	6923      	ldr	r3, [r4, #16]
 801fdb6:	2b00      	cmp	r3, #0
 801fdb8:	d10b      	bne.n	801fdd2 <__swsetup_r+0x86>
 801fdba:	21a0      	movs	r1, #160	@ 0xa0
 801fdbc:	2280      	movs	r2, #128	@ 0x80
 801fdbe:	89a3      	ldrh	r3, [r4, #12]
 801fdc0:	0089      	lsls	r1, r1, #2
 801fdc2:	0092      	lsls	r2, r2, #2
 801fdc4:	400b      	ands	r3, r1
 801fdc6:	4293      	cmp	r3, r2
 801fdc8:	d003      	beq.n	801fdd2 <__swsetup_r+0x86>
 801fdca:	0021      	movs	r1, r4
 801fdcc:	0028      	movs	r0, r5
 801fdce:	f000 f8cd 	bl	801ff6c <__smakebuf_r>
 801fdd2:	220c      	movs	r2, #12
 801fdd4:	5ea3      	ldrsh	r3, [r4, r2]
 801fdd6:	2101      	movs	r1, #1
 801fdd8:	001a      	movs	r2, r3
 801fdda:	400a      	ands	r2, r1
 801fddc:	420b      	tst	r3, r1
 801fdde:	d00b      	beq.n	801fdf8 <__swsetup_r+0xac>
 801fde0:	2200      	movs	r2, #0
 801fde2:	60a2      	str	r2, [r4, #8]
 801fde4:	6962      	ldr	r2, [r4, #20]
 801fde6:	4252      	negs	r2, r2
 801fde8:	61a2      	str	r2, [r4, #24]
 801fdea:	2000      	movs	r0, #0
 801fdec:	6922      	ldr	r2, [r4, #16]
 801fdee:	4282      	cmp	r2, r0
 801fdf0:	d101      	bne.n	801fdf6 <__swsetup_r+0xaa>
 801fdf2:	061a      	lsls	r2, r3, #24
 801fdf4:	d4be      	bmi.n	801fd74 <__swsetup_r+0x28>
 801fdf6:	bd70      	pop	{r4, r5, r6, pc}
 801fdf8:	0799      	lsls	r1, r3, #30
 801fdfa:	d400      	bmi.n	801fdfe <__swsetup_r+0xb2>
 801fdfc:	6962      	ldr	r2, [r4, #20]
 801fdfe:	60a2      	str	r2, [r4, #8]
 801fe00:	e7f3      	b.n	801fdea <__swsetup_r+0x9e>
 801fe02:	46c0      	nop			@ (mov r8, r8)
 801fe04:	200001ec 	.word	0x200001ec

0801fe08 <memmove>:
 801fe08:	b510      	push	{r4, lr}
 801fe0a:	4288      	cmp	r0, r1
 801fe0c:	d902      	bls.n	801fe14 <memmove+0xc>
 801fe0e:	188b      	adds	r3, r1, r2
 801fe10:	4298      	cmp	r0, r3
 801fe12:	d308      	bcc.n	801fe26 <memmove+0x1e>
 801fe14:	2300      	movs	r3, #0
 801fe16:	429a      	cmp	r2, r3
 801fe18:	d007      	beq.n	801fe2a <memmove+0x22>
 801fe1a:	5ccc      	ldrb	r4, [r1, r3]
 801fe1c:	54c4      	strb	r4, [r0, r3]
 801fe1e:	3301      	adds	r3, #1
 801fe20:	e7f9      	b.n	801fe16 <memmove+0xe>
 801fe22:	5c8b      	ldrb	r3, [r1, r2]
 801fe24:	5483      	strb	r3, [r0, r2]
 801fe26:	3a01      	subs	r2, #1
 801fe28:	d2fb      	bcs.n	801fe22 <memmove+0x1a>
 801fe2a:	bd10      	pop	{r4, pc}

0801fe2c <_sbrk_r>:
 801fe2c:	2300      	movs	r3, #0
 801fe2e:	b570      	push	{r4, r5, r6, lr}
 801fe30:	4d06      	ldr	r5, [pc, #24]	@ (801fe4c <_sbrk_r+0x20>)
 801fe32:	0004      	movs	r4, r0
 801fe34:	0008      	movs	r0, r1
 801fe36:	602b      	str	r3, [r5, #0]
 801fe38:	f7e5 f97c 	bl	8005134 <_sbrk>
 801fe3c:	1c43      	adds	r3, r0, #1
 801fe3e:	d103      	bne.n	801fe48 <_sbrk_r+0x1c>
 801fe40:	682b      	ldr	r3, [r5, #0]
 801fe42:	2b00      	cmp	r3, #0
 801fe44:	d000      	beq.n	801fe48 <_sbrk_r+0x1c>
 801fe46:	6023      	str	r3, [r4, #0]
 801fe48:	bd70      	pop	{r4, r5, r6, pc}
 801fe4a:	46c0      	nop			@ (mov r8, r8)
 801fe4c:	20004f10 	.word	0x20004f10

0801fe50 <abort>:
 801fe50:	2006      	movs	r0, #6
 801fe52:	b510      	push	{r4, lr}
 801fe54:	f000 f8f4 	bl	8020040 <raise>
 801fe58:	2001      	movs	r0, #1
 801fe5a:	f7e5 f8f9 	bl	8005050 <_exit>

0801fe5e <_calloc_r>:
 801fe5e:	b570      	push	{r4, r5, r6, lr}
 801fe60:	0c0b      	lsrs	r3, r1, #16
 801fe62:	0c15      	lsrs	r5, r2, #16
 801fe64:	2b00      	cmp	r3, #0
 801fe66:	d11e      	bne.n	801fea6 <_calloc_r+0x48>
 801fe68:	2d00      	cmp	r5, #0
 801fe6a:	d10c      	bne.n	801fe86 <_calloc_r+0x28>
 801fe6c:	b289      	uxth	r1, r1
 801fe6e:	b294      	uxth	r4, r2
 801fe70:	434c      	muls	r4, r1
 801fe72:	0021      	movs	r1, r4
 801fe74:	f7fe faba 	bl	801e3ec <_malloc_r>
 801fe78:	1e05      	subs	r5, r0, #0
 801fe7a:	d01b      	beq.n	801feb4 <_calloc_r+0x56>
 801fe7c:	0022      	movs	r2, r4
 801fe7e:	2100      	movs	r1, #0
 801fe80:	f7fc ff38 	bl	801ccf4 <memset>
 801fe84:	e016      	b.n	801feb4 <_calloc_r+0x56>
 801fe86:	1c2b      	adds	r3, r5, #0
 801fe88:	1c0c      	adds	r4, r1, #0
 801fe8a:	b289      	uxth	r1, r1
 801fe8c:	b292      	uxth	r2, r2
 801fe8e:	434a      	muls	r2, r1
 801fe90:	b29b      	uxth	r3, r3
 801fe92:	b2a1      	uxth	r1, r4
 801fe94:	4359      	muls	r1, r3
 801fe96:	0c14      	lsrs	r4, r2, #16
 801fe98:	190c      	adds	r4, r1, r4
 801fe9a:	0c23      	lsrs	r3, r4, #16
 801fe9c:	d107      	bne.n	801feae <_calloc_r+0x50>
 801fe9e:	0424      	lsls	r4, r4, #16
 801fea0:	b292      	uxth	r2, r2
 801fea2:	4314      	orrs	r4, r2
 801fea4:	e7e5      	b.n	801fe72 <_calloc_r+0x14>
 801fea6:	2d00      	cmp	r5, #0
 801fea8:	d101      	bne.n	801feae <_calloc_r+0x50>
 801feaa:	1c14      	adds	r4, r2, #0
 801feac:	e7ed      	b.n	801fe8a <_calloc_r+0x2c>
 801feae:	230c      	movs	r3, #12
 801feb0:	2500      	movs	r5, #0
 801feb2:	6003      	str	r3, [r0, #0]
 801feb4:	0028      	movs	r0, r5
 801feb6:	bd70      	pop	{r4, r5, r6, pc}

0801feb8 <_realloc_r>:
 801feb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801feba:	0006      	movs	r6, r0
 801febc:	000c      	movs	r4, r1
 801febe:	0015      	movs	r5, r2
 801fec0:	2900      	cmp	r1, #0
 801fec2:	d105      	bne.n	801fed0 <_realloc_r+0x18>
 801fec4:	0011      	movs	r1, r2
 801fec6:	f7fe fa91 	bl	801e3ec <_malloc_r>
 801feca:	0004      	movs	r4, r0
 801fecc:	0020      	movs	r0, r4
 801fece:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801fed0:	2a00      	cmp	r2, #0
 801fed2:	d103      	bne.n	801fedc <_realloc_r+0x24>
 801fed4:	f7fd feba 	bl	801dc4c <_free_r>
 801fed8:	002c      	movs	r4, r5
 801feda:	e7f7      	b.n	801fecc <_realloc_r+0x14>
 801fedc:	f000 f8f4 	bl	80200c8 <_malloc_usable_size_r>
 801fee0:	0007      	movs	r7, r0
 801fee2:	4285      	cmp	r5, r0
 801fee4:	d802      	bhi.n	801feec <_realloc_r+0x34>
 801fee6:	0843      	lsrs	r3, r0, #1
 801fee8:	42ab      	cmp	r3, r5
 801feea:	d3ef      	bcc.n	801fecc <_realloc_r+0x14>
 801feec:	0029      	movs	r1, r5
 801feee:	0030      	movs	r0, r6
 801fef0:	f7fe fa7c 	bl	801e3ec <_malloc_r>
 801fef4:	9001      	str	r0, [sp, #4]
 801fef6:	2800      	cmp	r0, #0
 801fef8:	d101      	bne.n	801fefe <_realloc_r+0x46>
 801fefa:	9c01      	ldr	r4, [sp, #4]
 801fefc:	e7e6      	b.n	801fecc <_realloc_r+0x14>
 801fefe:	002a      	movs	r2, r5
 801ff00:	42bd      	cmp	r5, r7
 801ff02:	d900      	bls.n	801ff06 <_realloc_r+0x4e>
 801ff04:	003a      	movs	r2, r7
 801ff06:	0021      	movs	r1, r4
 801ff08:	9801      	ldr	r0, [sp, #4]
 801ff0a:	f7fc fff7 	bl	801cefc <memcpy>
 801ff0e:	0021      	movs	r1, r4
 801ff10:	0030      	movs	r0, r6
 801ff12:	f7fd fe9b 	bl	801dc4c <_free_r>
 801ff16:	e7f0      	b.n	801fefa <_realloc_r+0x42>

0801ff18 <__swhatbuf_r>:
 801ff18:	b570      	push	{r4, r5, r6, lr}
 801ff1a:	000e      	movs	r6, r1
 801ff1c:	001d      	movs	r5, r3
 801ff1e:	230e      	movs	r3, #14
 801ff20:	5ec9      	ldrsh	r1, [r1, r3]
 801ff22:	0014      	movs	r4, r2
 801ff24:	b096      	sub	sp, #88	@ 0x58
 801ff26:	2900      	cmp	r1, #0
 801ff28:	da0c      	bge.n	801ff44 <__swhatbuf_r+0x2c>
 801ff2a:	89b2      	ldrh	r2, [r6, #12]
 801ff2c:	2380      	movs	r3, #128	@ 0x80
 801ff2e:	0011      	movs	r1, r2
 801ff30:	4019      	ands	r1, r3
 801ff32:	421a      	tst	r2, r3
 801ff34:	d114      	bne.n	801ff60 <__swhatbuf_r+0x48>
 801ff36:	2380      	movs	r3, #128	@ 0x80
 801ff38:	00db      	lsls	r3, r3, #3
 801ff3a:	2000      	movs	r0, #0
 801ff3c:	6029      	str	r1, [r5, #0]
 801ff3e:	6023      	str	r3, [r4, #0]
 801ff40:	b016      	add	sp, #88	@ 0x58
 801ff42:	bd70      	pop	{r4, r5, r6, pc}
 801ff44:	466a      	mov	r2, sp
 801ff46:	f000 f885 	bl	8020054 <_fstat_r>
 801ff4a:	2800      	cmp	r0, #0
 801ff4c:	dbed      	blt.n	801ff2a <__swhatbuf_r+0x12>
 801ff4e:	23f0      	movs	r3, #240	@ 0xf0
 801ff50:	9901      	ldr	r1, [sp, #4]
 801ff52:	021b      	lsls	r3, r3, #8
 801ff54:	4019      	ands	r1, r3
 801ff56:	4b04      	ldr	r3, [pc, #16]	@ (801ff68 <__swhatbuf_r+0x50>)
 801ff58:	18c9      	adds	r1, r1, r3
 801ff5a:	424b      	negs	r3, r1
 801ff5c:	4159      	adcs	r1, r3
 801ff5e:	e7ea      	b.n	801ff36 <__swhatbuf_r+0x1e>
 801ff60:	2100      	movs	r1, #0
 801ff62:	2340      	movs	r3, #64	@ 0x40
 801ff64:	e7e9      	b.n	801ff3a <__swhatbuf_r+0x22>
 801ff66:	46c0      	nop			@ (mov r8, r8)
 801ff68:	ffffe000 	.word	0xffffe000

0801ff6c <__smakebuf_r>:
 801ff6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ff6e:	2602      	movs	r6, #2
 801ff70:	898b      	ldrh	r3, [r1, #12]
 801ff72:	0005      	movs	r5, r0
 801ff74:	000c      	movs	r4, r1
 801ff76:	b085      	sub	sp, #20
 801ff78:	4233      	tst	r3, r6
 801ff7a:	d007      	beq.n	801ff8c <__smakebuf_r+0x20>
 801ff7c:	0023      	movs	r3, r4
 801ff7e:	3347      	adds	r3, #71	@ 0x47
 801ff80:	6023      	str	r3, [r4, #0]
 801ff82:	6123      	str	r3, [r4, #16]
 801ff84:	2301      	movs	r3, #1
 801ff86:	6163      	str	r3, [r4, #20]
 801ff88:	b005      	add	sp, #20
 801ff8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ff8c:	ab03      	add	r3, sp, #12
 801ff8e:	aa02      	add	r2, sp, #8
 801ff90:	f7ff ffc2 	bl	801ff18 <__swhatbuf_r>
 801ff94:	9f02      	ldr	r7, [sp, #8]
 801ff96:	9001      	str	r0, [sp, #4]
 801ff98:	0039      	movs	r1, r7
 801ff9a:	0028      	movs	r0, r5
 801ff9c:	f7fe fa26 	bl	801e3ec <_malloc_r>
 801ffa0:	2800      	cmp	r0, #0
 801ffa2:	d108      	bne.n	801ffb6 <__smakebuf_r+0x4a>
 801ffa4:	220c      	movs	r2, #12
 801ffa6:	5ea3      	ldrsh	r3, [r4, r2]
 801ffa8:	059a      	lsls	r2, r3, #22
 801ffaa:	d4ed      	bmi.n	801ff88 <__smakebuf_r+0x1c>
 801ffac:	2203      	movs	r2, #3
 801ffae:	4393      	bics	r3, r2
 801ffb0:	431e      	orrs	r6, r3
 801ffb2:	81a6      	strh	r6, [r4, #12]
 801ffb4:	e7e2      	b.n	801ff7c <__smakebuf_r+0x10>
 801ffb6:	2380      	movs	r3, #128	@ 0x80
 801ffb8:	89a2      	ldrh	r2, [r4, #12]
 801ffba:	6020      	str	r0, [r4, #0]
 801ffbc:	4313      	orrs	r3, r2
 801ffbe:	81a3      	strh	r3, [r4, #12]
 801ffc0:	9b03      	ldr	r3, [sp, #12]
 801ffc2:	6120      	str	r0, [r4, #16]
 801ffc4:	6167      	str	r7, [r4, #20]
 801ffc6:	2b00      	cmp	r3, #0
 801ffc8:	d00c      	beq.n	801ffe4 <__smakebuf_r+0x78>
 801ffca:	0028      	movs	r0, r5
 801ffcc:	230e      	movs	r3, #14
 801ffce:	5ee1      	ldrsh	r1, [r4, r3]
 801ffd0:	f000 f852 	bl	8020078 <_isatty_r>
 801ffd4:	2800      	cmp	r0, #0
 801ffd6:	d005      	beq.n	801ffe4 <__smakebuf_r+0x78>
 801ffd8:	2303      	movs	r3, #3
 801ffda:	89a2      	ldrh	r2, [r4, #12]
 801ffdc:	439a      	bics	r2, r3
 801ffde:	3b02      	subs	r3, #2
 801ffe0:	4313      	orrs	r3, r2
 801ffe2:	81a3      	strh	r3, [r4, #12]
 801ffe4:	89a3      	ldrh	r3, [r4, #12]
 801ffe6:	9a01      	ldr	r2, [sp, #4]
 801ffe8:	4313      	orrs	r3, r2
 801ffea:	81a3      	strh	r3, [r4, #12]
 801ffec:	e7cc      	b.n	801ff88 <__smakebuf_r+0x1c>

0801ffee <_raise_r>:
 801ffee:	b570      	push	{r4, r5, r6, lr}
 801fff0:	0004      	movs	r4, r0
 801fff2:	000d      	movs	r5, r1
 801fff4:	291f      	cmp	r1, #31
 801fff6:	d904      	bls.n	8020002 <_raise_r+0x14>
 801fff8:	2316      	movs	r3, #22
 801fffa:	6003      	str	r3, [r0, #0]
 801fffc:	2001      	movs	r0, #1
 801fffe:	4240      	negs	r0, r0
 8020000:	bd70      	pop	{r4, r5, r6, pc}
 8020002:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8020004:	2b00      	cmp	r3, #0
 8020006:	d004      	beq.n	8020012 <_raise_r+0x24>
 8020008:	008a      	lsls	r2, r1, #2
 802000a:	189b      	adds	r3, r3, r2
 802000c:	681a      	ldr	r2, [r3, #0]
 802000e:	2a00      	cmp	r2, #0
 8020010:	d108      	bne.n	8020024 <_raise_r+0x36>
 8020012:	0020      	movs	r0, r4
 8020014:	f000 f854 	bl	80200c0 <_getpid_r>
 8020018:	002a      	movs	r2, r5
 802001a:	0001      	movs	r1, r0
 802001c:	0020      	movs	r0, r4
 802001e:	f000 f83d 	bl	802009c <_kill_r>
 8020022:	e7ed      	b.n	8020000 <_raise_r+0x12>
 8020024:	2a01      	cmp	r2, #1
 8020026:	d009      	beq.n	802003c <_raise_r+0x4e>
 8020028:	1c51      	adds	r1, r2, #1
 802002a:	d103      	bne.n	8020034 <_raise_r+0x46>
 802002c:	2316      	movs	r3, #22
 802002e:	6003      	str	r3, [r0, #0]
 8020030:	2001      	movs	r0, #1
 8020032:	e7e5      	b.n	8020000 <_raise_r+0x12>
 8020034:	2100      	movs	r1, #0
 8020036:	0028      	movs	r0, r5
 8020038:	6019      	str	r1, [r3, #0]
 802003a:	4790      	blx	r2
 802003c:	2000      	movs	r0, #0
 802003e:	e7df      	b.n	8020000 <_raise_r+0x12>

08020040 <raise>:
 8020040:	b510      	push	{r4, lr}
 8020042:	4b03      	ldr	r3, [pc, #12]	@ (8020050 <raise+0x10>)
 8020044:	0001      	movs	r1, r0
 8020046:	6818      	ldr	r0, [r3, #0]
 8020048:	f7ff ffd1 	bl	801ffee <_raise_r>
 802004c:	bd10      	pop	{r4, pc}
 802004e:	46c0      	nop			@ (mov r8, r8)
 8020050:	200001ec 	.word	0x200001ec

08020054 <_fstat_r>:
 8020054:	2300      	movs	r3, #0
 8020056:	b570      	push	{r4, r5, r6, lr}
 8020058:	4d06      	ldr	r5, [pc, #24]	@ (8020074 <_fstat_r+0x20>)
 802005a:	0004      	movs	r4, r0
 802005c:	0008      	movs	r0, r1
 802005e:	0011      	movs	r1, r2
 8020060:	602b      	str	r3, [r5, #0]
 8020062:	f7e5 f845 	bl	80050f0 <_fstat>
 8020066:	1c43      	adds	r3, r0, #1
 8020068:	d103      	bne.n	8020072 <_fstat_r+0x1e>
 802006a:	682b      	ldr	r3, [r5, #0]
 802006c:	2b00      	cmp	r3, #0
 802006e:	d000      	beq.n	8020072 <_fstat_r+0x1e>
 8020070:	6023      	str	r3, [r4, #0]
 8020072:	bd70      	pop	{r4, r5, r6, pc}
 8020074:	20004f10 	.word	0x20004f10

08020078 <_isatty_r>:
 8020078:	2300      	movs	r3, #0
 802007a:	b570      	push	{r4, r5, r6, lr}
 802007c:	4d06      	ldr	r5, [pc, #24]	@ (8020098 <_isatty_r+0x20>)
 802007e:	0004      	movs	r4, r0
 8020080:	0008      	movs	r0, r1
 8020082:	602b      	str	r3, [r5, #0]
 8020084:	f7e5 f842 	bl	800510c <_isatty>
 8020088:	1c43      	adds	r3, r0, #1
 802008a:	d103      	bne.n	8020094 <_isatty_r+0x1c>
 802008c:	682b      	ldr	r3, [r5, #0]
 802008e:	2b00      	cmp	r3, #0
 8020090:	d000      	beq.n	8020094 <_isatty_r+0x1c>
 8020092:	6023      	str	r3, [r4, #0]
 8020094:	bd70      	pop	{r4, r5, r6, pc}
 8020096:	46c0      	nop			@ (mov r8, r8)
 8020098:	20004f10 	.word	0x20004f10

0802009c <_kill_r>:
 802009c:	2300      	movs	r3, #0
 802009e:	b570      	push	{r4, r5, r6, lr}
 80200a0:	4d06      	ldr	r5, [pc, #24]	@ (80200bc <_kill_r+0x20>)
 80200a2:	0004      	movs	r4, r0
 80200a4:	0008      	movs	r0, r1
 80200a6:	0011      	movs	r1, r2
 80200a8:	602b      	str	r3, [r5, #0]
 80200aa:	f7e4 ffc1 	bl	8005030 <_kill>
 80200ae:	1c43      	adds	r3, r0, #1
 80200b0:	d103      	bne.n	80200ba <_kill_r+0x1e>
 80200b2:	682b      	ldr	r3, [r5, #0]
 80200b4:	2b00      	cmp	r3, #0
 80200b6:	d000      	beq.n	80200ba <_kill_r+0x1e>
 80200b8:	6023      	str	r3, [r4, #0]
 80200ba:	bd70      	pop	{r4, r5, r6, pc}
 80200bc:	20004f10 	.word	0x20004f10

080200c0 <_getpid_r>:
 80200c0:	b510      	push	{r4, lr}
 80200c2:	f7e4 ffaf 	bl	8005024 <_getpid>
 80200c6:	bd10      	pop	{r4, pc}

080200c8 <_malloc_usable_size_r>:
 80200c8:	1f0b      	subs	r3, r1, #4
 80200ca:	681b      	ldr	r3, [r3, #0]
 80200cc:	1f18      	subs	r0, r3, #4
 80200ce:	2b00      	cmp	r3, #0
 80200d0:	da01      	bge.n	80200d6 <_malloc_usable_size_r+0xe>
 80200d2:	580b      	ldr	r3, [r1, r0]
 80200d4:	18c0      	adds	r0, r0, r3
 80200d6:	4770      	bx	lr

080200d8 <sqrt>:
 80200d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80200da:	0004      	movs	r4, r0
 80200dc:	000d      	movs	r5, r1
 80200de:	f000 f84d 	bl	802017c <__ieee754_sqrt>
 80200e2:	0022      	movs	r2, r4
 80200e4:	0006      	movs	r6, r0
 80200e6:	000f      	movs	r7, r1
 80200e8:	002b      	movs	r3, r5
 80200ea:	0020      	movs	r0, r4
 80200ec:	0029      	movs	r1, r5
 80200ee:	f7e3 fb8d 	bl	800380c <__aeabi_dcmpun>
 80200f2:	2800      	cmp	r0, #0
 80200f4:	d113      	bne.n	802011e <sqrt+0x46>
 80200f6:	2200      	movs	r2, #0
 80200f8:	2300      	movs	r3, #0
 80200fa:	0020      	movs	r0, r4
 80200fc:	0029      	movs	r1, r5
 80200fe:	f7e0 f9b5 	bl	800046c <__aeabi_dcmplt>
 8020102:	2800      	cmp	r0, #0
 8020104:	d00b      	beq.n	802011e <sqrt+0x46>
 8020106:	f7fc fec1 	bl	801ce8c <__errno>
 802010a:	2321      	movs	r3, #33	@ 0x21
 802010c:	2200      	movs	r2, #0
 802010e:	6003      	str	r3, [r0, #0]
 8020110:	2300      	movs	r3, #0
 8020112:	0010      	movs	r0, r2
 8020114:	0019      	movs	r1, r3
 8020116:	f7e2 f84f 	bl	80021b8 <__aeabi_ddiv>
 802011a:	0006      	movs	r6, r0
 802011c:	000f      	movs	r7, r1
 802011e:	0030      	movs	r0, r6
 8020120:	0039      	movs	r1, r7
 8020122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08020124 <log10f>:
 8020124:	b570      	push	{r4, r5, r6, lr}
 8020126:	1c05      	adds	r5, r0, #0
 8020128:	f000 f90c 	bl	8020344 <__ieee754_log10f>
 802012c:	1c29      	adds	r1, r5, #0
 802012e:	1c04      	adds	r4, r0, #0
 8020130:	1c28      	adds	r0, r5, #0
 8020132:	f7e1 fbaf 	bl	8001894 <__aeabi_fcmpun>
 8020136:	2800      	cmp	r0, #0
 8020138:	d110      	bne.n	802015c <log10f+0x38>
 802013a:	2100      	movs	r1, #0
 802013c:	1c28      	adds	r0, r5, #0
 802013e:	f7e0 f9d9 	bl	80004f4 <__aeabi_fcmple>
 8020142:	2800      	cmp	r0, #0
 8020144:	d00a      	beq.n	802015c <log10f+0x38>
 8020146:	2100      	movs	r1, #0
 8020148:	1c28      	adds	r0, r5, #0
 802014a:	f7e0 f9c3 	bl	80004d4 <__aeabi_fcmpeq>
 802014e:	2800      	cmp	r0, #0
 8020150:	d006      	beq.n	8020160 <log10f+0x3c>
 8020152:	f7fc fe9b 	bl	801ce8c <__errno>
 8020156:	2322      	movs	r3, #34	@ 0x22
 8020158:	4c06      	ldr	r4, [pc, #24]	@ (8020174 <log10f+0x50>)
 802015a:	6003      	str	r3, [r0, #0]
 802015c:	1c20      	adds	r0, r4, #0
 802015e:	bd70      	pop	{r4, r5, r6, pc}
 8020160:	f7fc fe94 	bl	801ce8c <__errno>
 8020164:	2321      	movs	r3, #33	@ 0x21
 8020166:	6003      	str	r3, [r0, #0]
 8020168:	4803      	ldr	r0, [pc, #12]	@ (8020178 <log10f+0x54>)
 802016a:	f7fc fed7 	bl	801cf1c <nanf>
 802016e:	1c04      	adds	r4, r0, #0
 8020170:	e7f4      	b.n	802015c <log10f+0x38>
 8020172:	46c0      	nop			@ (mov r8, r8)
 8020174:	ff800000 	.word	0xff800000
 8020178:	08021849 	.word	0x08021849

0802017c <__ieee754_sqrt>:
 802017c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802017e:	000a      	movs	r2, r1
 8020180:	000d      	movs	r5, r1
 8020182:	496b      	ldr	r1, [pc, #428]	@ (8020330 <__ieee754_sqrt+0x1b4>)
 8020184:	0004      	movs	r4, r0
 8020186:	0003      	movs	r3, r0
 8020188:	0008      	movs	r0, r1
 802018a:	b087      	sub	sp, #28
 802018c:	4028      	ands	r0, r5
 802018e:	4288      	cmp	r0, r1
 8020190:	d111      	bne.n	80201b6 <__ieee754_sqrt+0x3a>
 8020192:	0022      	movs	r2, r4
 8020194:	002b      	movs	r3, r5
 8020196:	0020      	movs	r0, r4
 8020198:	0029      	movs	r1, r5
 802019a:	f7e2 fc47 	bl	8002a2c <__aeabi_dmul>
 802019e:	0002      	movs	r2, r0
 80201a0:	000b      	movs	r3, r1
 80201a2:	0020      	movs	r0, r4
 80201a4:	0029      	movs	r1, r5
 80201a6:	f7e1 fc41 	bl	8001a2c <__aeabi_dadd>
 80201aa:	0004      	movs	r4, r0
 80201ac:	000d      	movs	r5, r1
 80201ae:	0020      	movs	r0, r4
 80201b0:	0029      	movs	r1, r5
 80201b2:	b007      	add	sp, #28
 80201b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80201b6:	2d00      	cmp	r5, #0
 80201b8:	dc11      	bgt.n	80201de <__ieee754_sqrt+0x62>
 80201ba:	0069      	lsls	r1, r5, #1
 80201bc:	0849      	lsrs	r1, r1, #1
 80201be:	4321      	orrs	r1, r4
 80201c0:	d0f5      	beq.n	80201ae <__ieee754_sqrt+0x32>
 80201c2:	2000      	movs	r0, #0
 80201c4:	4285      	cmp	r5, r0
 80201c6:	d010      	beq.n	80201ea <__ieee754_sqrt+0x6e>
 80201c8:	0022      	movs	r2, r4
 80201ca:	002b      	movs	r3, r5
 80201cc:	0020      	movs	r0, r4
 80201ce:	0029      	movs	r1, r5
 80201d0:	f7e2 ff12 	bl	8002ff8 <__aeabi_dsub>
 80201d4:	0002      	movs	r2, r0
 80201d6:	000b      	movs	r3, r1
 80201d8:	f7e1 ffee 	bl	80021b8 <__aeabi_ddiv>
 80201dc:	e7e5      	b.n	80201aa <__ieee754_sqrt+0x2e>
 80201de:	1528      	asrs	r0, r5, #20
 80201e0:	d115      	bne.n	802020e <__ieee754_sqrt+0x92>
 80201e2:	2480      	movs	r4, #128	@ 0x80
 80201e4:	2100      	movs	r1, #0
 80201e6:	0364      	lsls	r4, r4, #13
 80201e8:	e007      	b.n	80201fa <__ieee754_sqrt+0x7e>
 80201ea:	0ada      	lsrs	r2, r3, #11
 80201ec:	3815      	subs	r0, #21
 80201ee:	055b      	lsls	r3, r3, #21
 80201f0:	2a00      	cmp	r2, #0
 80201f2:	d0fa      	beq.n	80201ea <__ieee754_sqrt+0x6e>
 80201f4:	e7f5      	b.n	80201e2 <__ieee754_sqrt+0x66>
 80201f6:	0052      	lsls	r2, r2, #1
 80201f8:	3101      	adds	r1, #1
 80201fa:	4222      	tst	r2, r4
 80201fc:	d0fb      	beq.n	80201f6 <__ieee754_sqrt+0x7a>
 80201fe:	1e4c      	subs	r4, r1, #1
 8020200:	1b00      	subs	r0, r0, r4
 8020202:	2420      	movs	r4, #32
 8020204:	001d      	movs	r5, r3
 8020206:	1a64      	subs	r4, r4, r1
 8020208:	40e5      	lsrs	r5, r4
 802020a:	408b      	lsls	r3, r1
 802020c:	432a      	orrs	r2, r5
 802020e:	4949      	ldr	r1, [pc, #292]	@ (8020334 <__ieee754_sqrt+0x1b8>)
 8020210:	0312      	lsls	r2, r2, #12
 8020212:	1844      	adds	r4, r0, r1
 8020214:	2180      	movs	r1, #128	@ 0x80
 8020216:	0b12      	lsrs	r2, r2, #12
 8020218:	0349      	lsls	r1, r1, #13
 802021a:	4311      	orrs	r1, r2
 802021c:	07c0      	lsls	r0, r0, #31
 802021e:	d403      	bmi.n	8020228 <__ieee754_sqrt+0xac>
 8020220:	0fda      	lsrs	r2, r3, #31
 8020222:	0049      	lsls	r1, r1, #1
 8020224:	1851      	adds	r1, r2, r1
 8020226:	005b      	lsls	r3, r3, #1
 8020228:	2500      	movs	r5, #0
 802022a:	1062      	asrs	r2, r4, #1
 802022c:	0049      	lsls	r1, r1, #1
 802022e:	2480      	movs	r4, #128	@ 0x80
 8020230:	9205      	str	r2, [sp, #20]
 8020232:	0fda      	lsrs	r2, r3, #31
 8020234:	1852      	adds	r2, r2, r1
 8020236:	2016      	movs	r0, #22
 8020238:	0029      	movs	r1, r5
 802023a:	005b      	lsls	r3, r3, #1
 802023c:	03a4      	lsls	r4, r4, #14
 802023e:	190e      	adds	r6, r1, r4
 8020240:	4296      	cmp	r6, r2
 8020242:	dc02      	bgt.n	802024a <__ieee754_sqrt+0xce>
 8020244:	1931      	adds	r1, r6, r4
 8020246:	1b92      	subs	r2, r2, r6
 8020248:	192d      	adds	r5, r5, r4
 802024a:	0fde      	lsrs	r6, r3, #31
 802024c:	0052      	lsls	r2, r2, #1
 802024e:	3801      	subs	r0, #1
 8020250:	1992      	adds	r2, r2, r6
 8020252:	005b      	lsls	r3, r3, #1
 8020254:	0864      	lsrs	r4, r4, #1
 8020256:	2800      	cmp	r0, #0
 8020258:	d1f1      	bne.n	802023e <__ieee754_sqrt+0xc2>
 802025a:	2620      	movs	r6, #32
 802025c:	2780      	movs	r7, #128	@ 0x80
 802025e:	0004      	movs	r4, r0
 8020260:	9604      	str	r6, [sp, #16]
 8020262:	063f      	lsls	r7, r7, #24
 8020264:	183e      	adds	r6, r7, r0
 8020266:	46b4      	mov	ip, r6
 8020268:	428a      	cmp	r2, r1
 802026a:	dc02      	bgt.n	8020272 <__ieee754_sqrt+0xf6>
 802026c:	d114      	bne.n	8020298 <__ieee754_sqrt+0x11c>
 802026e:	429e      	cmp	r6, r3
 8020270:	d812      	bhi.n	8020298 <__ieee754_sqrt+0x11c>
 8020272:	4660      	mov	r0, ip
 8020274:	4666      	mov	r6, ip
 8020276:	19c0      	adds	r0, r0, r7
 8020278:	9100      	str	r1, [sp, #0]
 802027a:	2e00      	cmp	r6, #0
 802027c:	da03      	bge.n	8020286 <__ieee754_sqrt+0x10a>
 802027e:	43c6      	mvns	r6, r0
 8020280:	0ff6      	lsrs	r6, r6, #31
 8020282:	198e      	adds	r6, r1, r6
 8020284:	9600      	str	r6, [sp, #0]
 8020286:	1a52      	subs	r2, r2, r1
 8020288:	4563      	cmp	r3, ip
 802028a:	4189      	sbcs	r1, r1
 802028c:	4249      	negs	r1, r1
 802028e:	1a52      	subs	r2, r2, r1
 8020290:	4661      	mov	r1, ip
 8020292:	1a5b      	subs	r3, r3, r1
 8020294:	9900      	ldr	r1, [sp, #0]
 8020296:	19e4      	adds	r4, r4, r7
 8020298:	0fde      	lsrs	r6, r3, #31
 802029a:	0052      	lsls	r2, r2, #1
 802029c:	1992      	adds	r2, r2, r6
 802029e:	9e04      	ldr	r6, [sp, #16]
 80202a0:	005b      	lsls	r3, r3, #1
 80202a2:	3e01      	subs	r6, #1
 80202a4:	087f      	lsrs	r7, r7, #1
 80202a6:	9604      	str	r6, [sp, #16]
 80202a8:	2e00      	cmp	r6, #0
 80202aa:	d1db      	bne.n	8020264 <__ieee754_sqrt+0xe8>
 80202ac:	431a      	orrs	r2, r3
 80202ae:	d01f      	beq.n	80202f0 <__ieee754_sqrt+0x174>
 80202b0:	4e21      	ldr	r6, [pc, #132]	@ (8020338 <__ieee754_sqrt+0x1bc>)
 80202b2:	4f22      	ldr	r7, [pc, #136]	@ (802033c <__ieee754_sqrt+0x1c0>)
 80202b4:	6830      	ldr	r0, [r6, #0]
 80202b6:	6871      	ldr	r1, [r6, #4]
 80202b8:	683a      	ldr	r2, [r7, #0]
 80202ba:	687b      	ldr	r3, [r7, #4]
 80202bc:	9200      	str	r2, [sp, #0]
 80202be:	9301      	str	r3, [sp, #4]
 80202c0:	6832      	ldr	r2, [r6, #0]
 80202c2:	6873      	ldr	r3, [r6, #4]
 80202c4:	9202      	str	r2, [sp, #8]
 80202c6:	9303      	str	r3, [sp, #12]
 80202c8:	9a00      	ldr	r2, [sp, #0]
 80202ca:	9b01      	ldr	r3, [sp, #4]
 80202cc:	f7e2 fe94 	bl	8002ff8 <__aeabi_dsub>
 80202d0:	0002      	movs	r2, r0
 80202d2:	000b      	movs	r3, r1
 80202d4:	9802      	ldr	r0, [sp, #8]
 80202d6:	9903      	ldr	r1, [sp, #12]
 80202d8:	f7e0 f8d2 	bl	8000480 <__aeabi_dcmple>
 80202dc:	2800      	cmp	r0, #0
 80202de:	d007      	beq.n	80202f0 <__ieee754_sqrt+0x174>
 80202e0:	6830      	ldr	r0, [r6, #0]
 80202e2:	6871      	ldr	r1, [r6, #4]
 80202e4:	683a      	ldr	r2, [r7, #0]
 80202e6:	687b      	ldr	r3, [r7, #4]
 80202e8:	1c67      	adds	r7, r4, #1
 80202ea:	d10c      	bne.n	8020306 <__ieee754_sqrt+0x18a>
 80202ec:	9c04      	ldr	r4, [sp, #16]
 80202ee:	3501      	adds	r5, #1
 80202f0:	4a13      	ldr	r2, [pc, #76]	@ (8020340 <__ieee754_sqrt+0x1c4>)
 80202f2:	106b      	asrs	r3, r5, #1
 80202f4:	189b      	adds	r3, r3, r2
 80202f6:	9a05      	ldr	r2, [sp, #20]
 80202f8:	07ed      	lsls	r5, r5, #31
 80202fa:	0864      	lsrs	r4, r4, #1
 80202fc:	0512      	lsls	r2, r2, #20
 80202fe:	4325      	orrs	r5, r4
 8020300:	0028      	movs	r0, r5
 8020302:	18d1      	adds	r1, r2, r3
 8020304:	e751      	b.n	80201aa <__ieee754_sqrt+0x2e>
 8020306:	f7e1 fb91 	bl	8001a2c <__aeabi_dadd>
 802030a:	6877      	ldr	r7, [r6, #4]
 802030c:	6836      	ldr	r6, [r6, #0]
 802030e:	0002      	movs	r2, r0
 8020310:	000b      	movs	r3, r1
 8020312:	0030      	movs	r0, r6
 8020314:	0039      	movs	r1, r7
 8020316:	f7e0 f8a9 	bl	800046c <__aeabi_dcmplt>
 802031a:	2800      	cmp	r0, #0
 802031c:	d004      	beq.n	8020328 <__ieee754_sqrt+0x1ac>
 802031e:	3402      	adds	r4, #2
 8020320:	4263      	negs	r3, r4
 8020322:	4163      	adcs	r3, r4
 8020324:	18ed      	adds	r5, r5, r3
 8020326:	e7e3      	b.n	80202f0 <__ieee754_sqrt+0x174>
 8020328:	2301      	movs	r3, #1
 802032a:	3401      	adds	r4, #1
 802032c:	439c      	bics	r4, r3
 802032e:	e7df      	b.n	80202f0 <__ieee754_sqrt+0x174>
 8020330:	7ff00000 	.word	0x7ff00000
 8020334:	fffffc01 	.word	0xfffffc01
 8020338:	08021c00 	.word	0x08021c00
 802033c:	08021bf8 	.word	0x08021bf8
 8020340:	3fe00000 	.word	0x3fe00000

08020344 <__ieee754_log10f>:
 8020344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020346:	0042      	lsls	r2, r0, #1
 8020348:	d105      	bne.n	8020356 <__ieee754_log10f+0x12>
 802034a:	20cc      	movs	r0, #204	@ 0xcc
 802034c:	2100      	movs	r1, #0
 802034e:	0600      	lsls	r0, r0, #24
 8020350:	f7e0 fd14 	bl	8000d7c <__aeabi_fdiv>
 8020354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020356:	1e02      	subs	r2, r0, #0
 8020358:	da04      	bge.n	8020364 <__ieee754_log10f+0x20>
 802035a:	1c01      	adds	r1, r0, #0
 802035c:	f7e1 f836 	bl	80013cc <__aeabi_fsub>
 8020360:	2100      	movs	r1, #0
 8020362:	e7f5      	b.n	8020350 <__ieee754_log10f+0xc>
 8020364:	21ff      	movs	r1, #255	@ 0xff
 8020366:	05c9      	lsls	r1, r1, #23
 8020368:	4288      	cmp	r0, r1
 802036a:	db03      	blt.n	8020374 <__ieee754_log10f+0x30>
 802036c:	1c01      	adds	r1, r0, #0
 802036e:	f7e0 fb13 	bl	8000998 <__aeabi_fadd>
 8020372:	e7ef      	b.n	8020354 <__ieee754_log10f+0x10>
 8020374:	2380      	movs	r3, #128	@ 0x80
 8020376:	2100      	movs	r1, #0
 8020378:	041b      	lsls	r3, r3, #16
 802037a:	4298      	cmp	r0, r3
 802037c:	da06      	bge.n	802038c <__ieee754_log10f+0x48>
 802037e:	2198      	movs	r1, #152	@ 0x98
 8020380:	05c9      	lsls	r1, r1, #23
 8020382:	f7e0 fec9 	bl	8001118 <__aeabi_fmul>
 8020386:	2119      	movs	r1, #25
 8020388:	0002      	movs	r2, r0
 802038a:	4249      	negs	r1, r1
 802038c:	15d3      	asrs	r3, r2, #23
 802038e:	3b7f      	subs	r3, #127	@ 0x7f
 8020390:	185b      	adds	r3, r3, r1
 8020392:	0fdc      	lsrs	r4, r3, #31
 8020394:	0252      	lsls	r2, r2, #9
 8020396:	1918      	adds	r0, r3, r4
 8020398:	0a55      	lsrs	r5, r2, #9
 802039a:	f7e1 fab1 	bl	8001900 <__aeabi_i2f>
 802039e:	490c      	ldr	r1, [pc, #48]	@ (80203d0 <__ieee754_log10f+0x8c>)
 80203a0:	1c06      	adds	r6, r0, #0
 80203a2:	f7e0 feb9 	bl	8001118 <__aeabi_fmul>
 80203a6:	1c07      	adds	r7, r0, #0
 80203a8:	207f      	movs	r0, #127	@ 0x7f
 80203aa:	1b00      	subs	r0, r0, r4
 80203ac:	05c0      	lsls	r0, r0, #23
 80203ae:	4328      	orrs	r0, r5
 80203b0:	f000 f814 	bl	80203dc <__ieee754_logf>
 80203b4:	4907      	ldr	r1, [pc, #28]	@ (80203d4 <__ieee754_log10f+0x90>)
 80203b6:	f7e0 feaf 	bl	8001118 <__aeabi_fmul>
 80203ba:	1c39      	adds	r1, r7, #0
 80203bc:	f7e0 faec 	bl	8000998 <__aeabi_fadd>
 80203c0:	4905      	ldr	r1, [pc, #20]	@ (80203d8 <__ieee754_log10f+0x94>)
 80203c2:	1c04      	adds	r4, r0, #0
 80203c4:	1c30      	adds	r0, r6, #0
 80203c6:	f7e0 fea7 	bl	8001118 <__aeabi_fmul>
 80203ca:	1c01      	adds	r1, r0, #0
 80203cc:	1c20      	adds	r0, r4, #0
 80203ce:	e7ce      	b.n	802036e <__ieee754_log10f+0x2a>
 80203d0:	355427db 	.word	0x355427db
 80203d4:	3ede5bd9 	.word	0x3ede5bd9
 80203d8:	3e9a2080 	.word	0x3e9a2080

080203dc <__ieee754_logf>:
 80203dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80203de:	0043      	lsls	r3, r0, #1
 80203e0:	b085      	sub	sp, #20
 80203e2:	2b00      	cmp	r3, #0
 80203e4:	d106      	bne.n	80203f4 <__ieee754_logf+0x18>
 80203e6:	20cc      	movs	r0, #204	@ 0xcc
 80203e8:	2100      	movs	r1, #0
 80203ea:	0600      	lsls	r0, r0, #24
 80203ec:	f7e0 fcc6 	bl	8000d7c <__aeabi_fdiv>
 80203f0:	b005      	add	sp, #20
 80203f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80203f4:	1e03      	subs	r3, r0, #0
 80203f6:	da04      	bge.n	8020402 <__ieee754_logf+0x26>
 80203f8:	1c01      	adds	r1, r0, #0
 80203fa:	f7e0 ffe7 	bl	80013cc <__aeabi_fsub>
 80203fe:	2100      	movs	r1, #0
 8020400:	e7f4      	b.n	80203ec <__ieee754_logf+0x10>
 8020402:	21ff      	movs	r1, #255	@ 0xff
 8020404:	05c9      	lsls	r1, r1, #23
 8020406:	4288      	cmp	r0, r1
 8020408:	db03      	blt.n	8020412 <__ieee754_logf+0x36>
 802040a:	1c01      	adds	r1, r0, #0
 802040c:	f7e0 fac4 	bl	8000998 <__aeabi_fadd>
 8020410:	e7ee      	b.n	80203f0 <__ieee754_logf+0x14>
 8020412:	2280      	movs	r2, #128	@ 0x80
 8020414:	2100      	movs	r1, #0
 8020416:	0412      	lsls	r2, r2, #16
 8020418:	4290      	cmp	r0, r2
 802041a:	da06      	bge.n	802042a <__ieee754_logf+0x4e>
 802041c:	2198      	movs	r1, #152	@ 0x98
 802041e:	05c9      	lsls	r1, r1, #23
 8020420:	f7e0 fe7a 	bl	8001118 <__aeabi_fmul>
 8020424:	2119      	movs	r1, #25
 8020426:	0003      	movs	r3, r0
 8020428:	4249      	negs	r1, r1
 802042a:	15da      	asrs	r2, r3, #23
 802042c:	3a7f      	subs	r2, #127	@ 0x7f
 802042e:	1852      	adds	r2, r2, r1
 8020430:	2180      	movs	r1, #128	@ 0x80
 8020432:	025b      	lsls	r3, r3, #9
 8020434:	0a5e      	lsrs	r6, r3, #9
 8020436:	4b74      	ldr	r3, [pc, #464]	@ (8020608 <__ieee754_logf+0x22c>)
 8020438:	20fe      	movs	r0, #254	@ 0xfe
 802043a:	0409      	lsls	r1, r1, #16
 802043c:	18f3      	adds	r3, r6, r3
 802043e:	400b      	ands	r3, r1
 8020440:	21fe      	movs	r1, #254	@ 0xfe
 8020442:	0580      	lsls	r0, r0, #22
 8020444:	4058      	eors	r0, r3
 8020446:	15dd      	asrs	r5, r3, #23
 8020448:	4330      	orrs	r0, r6
 802044a:	0589      	lsls	r1, r1, #22
 802044c:	18ad      	adds	r5, r5, r2
 802044e:	f7e0 ffbd 	bl	80013cc <__aeabi_fsub>
 8020452:	0032      	movs	r2, r6
 8020454:	4b6d      	ldr	r3, [pc, #436]	@ (802060c <__ieee754_logf+0x230>)
 8020456:	320f      	adds	r2, #15
 8020458:	1c04      	adds	r4, r0, #0
 802045a:	421a      	tst	r2, r3
 802045c:	d145      	bne.n	80204ea <__ieee754_logf+0x10e>
 802045e:	2100      	movs	r1, #0
 8020460:	f7e0 f838 	bl	80004d4 <__aeabi_fcmpeq>
 8020464:	2800      	cmp	r0, #0
 8020466:	d011      	beq.n	802048c <__ieee754_logf+0xb0>
 8020468:	2000      	movs	r0, #0
 802046a:	2d00      	cmp	r5, #0
 802046c:	d0c0      	beq.n	80203f0 <__ieee754_logf+0x14>
 802046e:	0028      	movs	r0, r5
 8020470:	f7e1 fa46 	bl	8001900 <__aeabi_i2f>
 8020474:	4966      	ldr	r1, [pc, #408]	@ (8020610 <__ieee754_logf+0x234>)
 8020476:	1c04      	adds	r4, r0, #0
 8020478:	f7e0 fe4e 	bl	8001118 <__aeabi_fmul>
 802047c:	4965      	ldr	r1, [pc, #404]	@ (8020614 <__ieee754_logf+0x238>)
 802047e:	1c05      	adds	r5, r0, #0
 8020480:	1c20      	adds	r0, r4, #0
 8020482:	f7e0 fe49 	bl	8001118 <__aeabi_fmul>
 8020486:	1c01      	adds	r1, r0, #0
 8020488:	1c28      	adds	r0, r5, #0
 802048a:	e7bf      	b.n	802040c <__ieee754_logf+0x30>
 802048c:	4962      	ldr	r1, [pc, #392]	@ (8020618 <__ieee754_logf+0x23c>)
 802048e:	1c20      	adds	r0, r4, #0
 8020490:	f7e0 fe42 	bl	8001118 <__aeabi_fmul>
 8020494:	1c01      	adds	r1, r0, #0
 8020496:	20fc      	movs	r0, #252	@ 0xfc
 8020498:	0580      	lsls	r0, r0, #22
 802049a:	f7e0 ff97 	bl	80013cc <__aeabi_fsub>
 802049e:	1c21      	adds	r1, r4, #0
 80204a0:	1c06      	adds	r6, r0, #0
 80204a2:	1c20      	adds	r0, r4, #0
 80204a4:	f7e0 fe38 	bl	8001118 <__aeabi_fmul>
 80204a8:	1c01      	adds	r1, r0, #0
 80204aa:	1c30      	adds	r0, r6, #0
 80204ac:	f7e0 fe34 	bl	8001118 <__aeabi_fmul>
 80204b0:	1c06      	adds	r6, r0, #0
 80204b2:	2d00      	cmp	r5, #0
 80204b4:	d101      	bne.n	80204ba <__ieee754_logf+0xde>
 80204b6:	1c31      	adds	r1, r6, #0
 80204b8:	e079      	b.n	80205ae <__ieee754_logf+0x1d2>
 80204ba:	0028      	movs	r0, r5
 80204bc:	f7e1 fa20 	bl	8001900 <__aeabi_i2f>
 80204c0:	4953      	ldr	r1, [pc, #332]	@ (8020610 <__ieee754_logf+0x234>)
 80204c2:	1c05      	adds	r5, r0, #0
 80204c4:	f7e0 fe28 	bl	8001118 <__aeabi_fmul>
 80204c8:	4952      	ldr	r1, [pc, #328]	@ (8020614 <__ieee754_logf+0x238>)
 80204ca:	1c07      	adds	r7, r0, #0
 80204cc:	1c28      	adds	r0, r5, #0
 80204ce:	f7e0 fe23 	bl	8001118 <__aeabi_fmul>
 80204d2:	1c01      	adds	r1, r0, #0
 80204d4:	1c30      	adds	r0, r6, #0
 80204d6:	f7e0 ff79 	bl	80013cc <__aeabi_fsub>
 80204da:	1c21      	adds	r1, r4, #0
 80204dc:	f7e0 ff76 	bl	80013cc <__aeabi_fsub>
 80204e0:	1c01      	adds	r1, r0, #0
 80204e2:	1c38      	adds	r0, r7, #0
 80204e4:	f7e0 ff72 	bl	80013cc <__aeabi_fsub>
 80204e8:	e782      	b.n	80203f0 <__ieee754_logf+0x14>
 80204ea:	2180      	movs	r1, #128	@ 0x80
 80204ec:	05c9      	lsls	r1, r1, #23
 80204ee:	f7e0 fa53 	bl	8000998 <__aeabi_fadd>
 80204f2:	1c01      	adds	r1, r0, #0
 80204f4:	1c20      	adds	r0, r4, #0
 80204f6:	f7e0 fc41 	bl	8000d7c <__aeabi_fdiv>
 80204fa:	9000      	str	r0, [sp, #0]
 80204fc:	0028      	movs	r0, r5
 80204fe:	f7e1 f9ff 	bl	8001900 <__aeabi_i2f>
 8020502:	9900      	ldr	r1, [sp, #0]
 8020504:	9001      	str	r0, [sp, #4]
 8020506:	1c08      	adds	r0, r1, #0
 8020508:	f7e0 fe06 	bl	8001118 <__aeabi_fmul>
 802050c:	4b43      	ldr	r3, [pc, #268]	@ (802061c <__ieee754_logf+0x240>)
 802050e:	1c01      	adds	r1, r0, #0
 8020510:	18f3      	adds	r3, r6, r3
 8020512:	9303      	str	r3, [sp, #12]
 8020514:	9002      	str	r0, [sp, #8]
 8020516:	f7e0 fdff 	bl	8001118 <__aeabi_fmul>
 802051a:	4941      	ldr	r1, [pc, #260]	@ (8020620 <__ieee754_logf+0x244>)
 802051c:	1c07      	adds	r7, r0, #0
 802051e:	f7e0 fdfb 	bl	8001118 <__aeabi_fmul>
 8020522:	4940      	ldr	r1, [pc, #256]	@ (8020624 <__ieee754_logf+0x248>)
 8020524:	f7e0 fa38 	bl	8000998 <__aeabi_fadd>
 8020528:	1c39      	adds	r1, r7, #0
 802052a:	f7e0 fdf5 	bl	8001118 <__aeabi_fmul>
 802052e:	493e      	ldr	r1, [pc, #248]	@ (8020628 <__ieee754_logf+0x24c>)
 8020530:	f7e0 fa32 	bl	8000998 <__aeabi_fadd>
 8020534:	1c39      	adds	r1, r7, #0
 8020536:	f7e0 fdef 	bl	8001118 <__aeabi_fmul>
 802053a:	493c      	ldr	r1, [pc, #240]	@ (802062c <__ieee754_logf+0x250>)
 802053c:	f7e0 fa2c 	bl	8000998 <__aeabi_fadd>
 8020540:	9902      	ldr	r1, [sp, #8]
 8020542:	f7e0 fde9 	bl	8001118 <__aeabi_fmul>
 8020546:	493a      	ldr	r1, [pc, #232]	@ (8020630 <__ieee754_logf+0x254>)
 8020548:	9002      	str	r0, [sp, #8]
 802054a:	1c38      	adds	r0, r7, #0
 802054c:	f7e0 fde4 	bl	8001118 <__aeabi_fmul>
 8020550:	4938      	ldr	r1, [pc, #224]	@ (8020634 <__ieee754_logf+0x258>)
 8020552:	f7e0 fa21 	bl	8000998 <__aeabi_fadd>
 8020556:	1c39      	adds	r1, r7, #0
 8020558:	f7e0 fdde 	bl	8001118 <__aeabi_fmul>
 802055c:	4936      	ldr	r1, [pc, #216]	@ (8020638 <__ieee754_logf+0x25c>)
 802055e:	f7e0 fa1b 	bl	8000998 <__aeabi_fadd>
 8020562:	1c39      	adds	r1, r7, #0
 8020564:	f7e0 fdd8 	bl	8001118 <__aeabi_fmul>
 8020568:	1c01      	adds	r1, r0, #0
 802056a:	9802      	ldr	r0, [sp, #8]
 802056c:	f7e0 fa14 	bl	8000998 <__aeabi_fadd>
 8020570:	4b32      	ldr	r3, [pc, #200]	@ (802063c <__ieee754_logf+0x260>)
 8020572:	9a03      	ldr	r2, [sp, #12]
 8020574:	1b9b      	subs	r3, r3, r6
 8020576:	1c07      	adds	r7, r0, #0
 8020578:	4313      	orrs	r3, r2
 802057a:	2b00      	cmp	r3, #0
 802057c:	dd2f      	ble.n	80205de <__ieee754_logf+0x202>
 802057e:	21fc      	movs	r1, #252	@ 0xfc
 8020580:	1c20      	adds	r0, r4, #0
 8020582:	0589      	lsls	r1, r1, #22
 8020584:	f7e0 fdc8 	bl	8001118 <__aeabi_fmul>
 8020588:	1c21      	adds	r1, r4, #0
 802058a:	f7e0 fdc5 	bl	8001118 <__aeabi_fmul>
 802058e:	1c01      	adds	r1, r0, #0
 8020590:	1c06      	adds	r6, r0, #0
 8020592:	1c38      	adds	r0, r7, #0
 8020594:	f7e0 fa00 	bl	8000998 <__aeabi_fadd>
 8020598:	9900      	ldr	r1, [sp, #0]
 802059a:	f7e0 fdbd 	bl	8001118 <__aeabi_fmul>
 802059e:	1c07      	adds	r7, r0, #0
 80205a0:	2d00      	cmp	r5, #0
 80205a2:	d106      	bne.n	80205b2 <__ieee754_logf+0x1d6>
 80205a4:	1c01      	adds	r1, r0, #0
 80205a6:	1c30      	adds	r0, r6, #0
 80205a8:	f7e0 ff10 	bl	80013cc <__aeabi_fsub>
 80205ac:	1c01      	adds	r1, r0, #0
 80205ae:	1c20      	adds	r0, r4, #0
 80205b0:	e798      	b.n	80204e4 <__ieee754_logf+0x108>
 80205b2:	4917      	ldr	r1, [pc, #92]	@ (8020610 <__ieee754_logf+0x234>)
 80205b4:	9801      	ldr	r0, [sp, #4]
 80205b6:	f7e0 fdaf 	bl	8001118 <__aeabi_fmul>
 80205ba:	4916      	ldr	r1, [pc, #88]	@ (8020614 <__ieee754_logf+0x238>)
 80205bc:	1c05      	adds	r5, r0, #0
 80205be:	9801      	ldr	r0, [sp, #4]
 80205c0:	f7e0 fdaa 	bl	8001118 <__aeabi_fmul>
 80205c4:	1c39      	adds	r1, r7, #0
 80205c6:	f7e0 f9e7 	bl	8000998 <__aeabi_fadd>
 80205ca:	1c01      	adds	r1, r0, #0
 80205cc:	1c30      	adds	r0, r6, #0
 80205ce:	f7e0 fefd 	bl	80013cc <__aeabi_fsub>
 80205d2:	1c21      	adds	r1, r4, #0
 80205d4:	f7e0 fefa 	bl	80013cc <__aeabi_fsub>
 80205d8:	1c01      	adds	r1, r0, #0
 80205da:	1c28      	adds	r0, r5, #0
 80205dc:	e782      	b.n	80204e4 <__ieee754_logf+0x108>
 80205de:	1c01      	adds	r1, r0, #0
 80205e0:	1c20      	adds	r0, r4, #0
 80205e2:	f7e0 fef3 	bl	80013cc <__aeabi_fsub>
 80205e6:	9900      	ldr	r1, [sp, #0]
 80205e8:	f7e0 fd96 	bl	8001118 <__aeabi_fmul>
 80205ec:	1c06      	adds	r6, r0, #0
 80205ee:	2d00      	cmp	r5, #0
 80205f0:	d100      	bne.n	80205f4 <__ieee754_logf+0x218>
 80205f2:	e760      	b.n	80204b6 <__ieee754_logf+0xda>
 80205f4:	4906      	ldr	r1, [pc, #24]	@ (8020610 <__ieee754_logf+0x234>)
 80205f6:	9801      	ldr	r0, [sp, #4]
 80205f8:	f7e0 fd8e 	bl	8001118 <__aeabi_fmul>
 80205fc:	4905      	ldr	r1, [pc, #20]	@ (8020614 <__ieee754_logf+0x238>)
 80205fe:	1c05      	adds	r5, r0, #0
 8020600:	9801      	ldr	r0, [sp, #4]
 8020602:	f7e0 fd89 	bl	8001118 <__aeabi_fmul>
 8020606:	e7e0      	b.n	80205ca <__ieee754_logf+0x1ee>
 8020608:	004afb20 	.word	0x004afb20
 802060c:	007ffff0 	.word	0x007ffff0
 8020610:	3f317180 	.word	0x3f317180
 8020614:	3717f7d1 	.word	0x3717f7d1
 8020618:	3eaaaaab 	.word	0x3eaaaaab
 802061c:	ffcf5c30 	.word	0xffcf5c30
 8020620:	3e178897 	.word	0x3e178897
 8020624:	3e3a3325 	.word	0x3e3a3325
 8020628:	3e924925 	.word	0x3e924925
 802062c:	3f2aaaab 	.word	0x3f2aaaab
 8020630:	3e1cd04f 	.word	0x3e1cd04f
 8020634:	3e638e29 	.word	0x3e638e29
 8020638:	3ecccccd 	.word	0x3ecccccd
 802063c:	0035c288 	.word	0x0035c288

08020640 <_init>:
 8020640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020642:	46c0      	nop			@ (mov r8, r8)
 8020644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020646:	bc08      	pop	{r3}
 8020648:	469e      	mov	lr, r3
 802064a:	4770      	bx	lr

0802064c <_fini>:
 802064c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802064e:	46c0      	nop			@ (mov r8, r8)
 8020650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020652:	bc08      	pop	{r3}
 8020654:	469e      	mov	lr, r3
 8020656:	4770      	bx	lr
