 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 17:42:15 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: U0_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)                   0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                     0.42       0.42 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)                    0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: U0_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                    0.42       0.42 f
  U0_ALU/OUT_VALID_reg/SI (SDFFRQX2M)                     0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_TX/test_se (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/test_se (Serializer_WIDTH8_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_TX/U0_Serializer/U43/Y (INVXLM)         0.10      22.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U44/Y (INVXLM)         0.44      22.91 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.91 r
  data arrival time                                                 22.91

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.91
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/SE (SDFFRX1M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.29


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.48      20.48 r
  U28/Y (INVXLM)                                          0.13      20.62 f
  U30/Y (INVXLM)                                          0.49      21.10 r
  U25/Y (INVXLM)                                          0.13      21.23 f
  U26/Y (INVXLM)                                          0.10      21.33 r
  U24/Y (DLY1X1M)                                         1.04      22.37 r
  U0_UART/test_se (UART_test_1)                           0.00      22.37 r
  U0_UART/U0_UART_RX/test_se (UART_RX_test_1)             0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/test_se (edge_bit_counter_test_1)
                                                          0.00      22.37 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U63/Y (INVXLM)
                                                          0.10      22.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U64/Y (INVXLM)
                                                          0.41      22.88 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.88 r
  data arrival time                                                 22.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.88
  --------------------------------------------------------------------------
  slack (MET)                                                       76.32


1
