<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 35. ISCA 2008</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2008">35. ISCA 2008:
Beijing, China</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2008">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2008">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2008">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2008">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Novel Microarchitectures - Part I</h2>
 

<ul>
<li id="TsengP08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tseng:Francis">Francis Tseng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Achieving Out-of-Order Performance with Almost In-Order Complexity.</b> 3-12<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TsengP08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TsengP08.xml">XML</a></small></small></li>
<li id="AgarwalNMF08"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Mayank">Mayank Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Navale:Nitin">Nitin Navale</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Malik:Kshitiz">Kshitiz Malik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frank:Matthew_I=">Matthew I. Frank</a>:<br /><b>Fetch-Criticality Reduction through Control Independence.</b> 13-24<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AgarwalNMF08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AgarwalNMF08.xml">XML</a></small></small></li>
<li id="PericasCCGVJV08"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peric=agrave=s:Miquel">Miquel Peric&#224;s</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Rub=eacute=n">Rub&#233;n Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veidenbaum:Alexander_V=">Alexander V. Veidenbaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>A Two-Level Load/Store Queue Based on Execution Locality.</b> 25-36<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PericasCCGVJV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PericasCCGVJV08.xml">XML</a></small></small></li>
</ul>



<h2>Novel Memory Systems</h2>
 

<ul>
<li id="IpekMMC08"><a href="http://dblp.dagstuhl.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Jos=eacute=_F=">Jos&#233; F. Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Caruana:Rich">Rich Caruana</a>:<br /><b>Self-Optimizing Memory Controllers: A Reinforcement Learning Approach.</b> 39-50<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IpekMMC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IpekMMC08.xml">XML</a></small></small></li>
<li id="ThoziyoorAMBJ08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thoziyoor:Shyamkumar">Shyamkumar Thoziyoor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Monchiero:Matteo">Matteo Monchiero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brockman:Jay_B=">Jay B. Brockman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies.</b> 51-62<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ThoziyoorAMBJ08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ThoziyoorAMBJ08.xml">XML</a></small></small></li>
<li id="MutluM08"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moscibroda:Thomas">Thomas Moscibroda</a>:<br /><b>Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems.</b> 63-74<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MutluM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MutluM08.xml">XML</a></small></small></li>
</ul>



<h2>Interconnect Networks - Part I</h2>
 

<ul>
<li id="KimDSA08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Steve">Steve Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>:<br /><b>Technology-Driven, Highly-Scalable Dragonfly Topology.</b> 77-88<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimDSA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimDSA08.xml">XML</a></small></small></li>
<li id="LeeNA08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ng:Man_Cheuk">Man Cheuk Ng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.</b> 89-100<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeNA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeNA08.xml">XML</a></small></small></li>
<li id="KimDOA08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Martha_Mercaldi">Martha Mercaldi Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:John_D=">John D. Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>:<br /><b>Polymorphic On-Chip Networks.</b> 101-112<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimDOA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimDOA08.xml">XML</a></small></small></li>
</ul>



<h2>Transactional Memory</h2>
 

<ul>
<li id="BaughNZ08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Baugh:Lee">Lee Baugh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Neelakantam:Naveen">Naveen Neelakantam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zilles:Craig_B=">Craig B. Zilles</a>:<br /><b>Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory.</b> 115-126<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BaughNZ08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BaughNZ08.xml">XML</a></small></small></li>
<li id="BobbaGHSW08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bobba:Jayaram">Jayaram Bobba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goyal:Neelam">Neelam Goyal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swift:Michael_M=">Michael M. Swift</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.</b> 127-138<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BobbaGHSW08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BobbaGHSW08.xml">XML</a></small></small></li>
<li id="ShriramanDS08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shriraman:Arrvindh">Arrvindh Shriraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Flexible Decoupled Transactional Memory Support.</b> 139-150<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShriramanDS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShriramanDS08.xml">XML</a></small></small></li>
</ul>



<h2>Emergent Technology</h2>
 

<ul>
<li id="VantreaseSMMJFDBBA08"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vantrease:Dana">Dana Vantrease</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schreiber:Robert">Robert Schreiber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Monchiero:Matteo">Matteo Monchiero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McLaren:Moray">Moray McLaren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fiorentino:Marco">Marco Fiorentino</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Binkert:Nathan_L=">Nathan L. Binkert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Beausoleil:Raymond_G=">Raymond G. Beausoleil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>:<br /><b>Corona: System Implications of Emerging Nanophotonic Technology.</b> 153-164<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VantreaseSMMJFDBBA08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VantreaseSMMJFDBBA08.xml">XML</a></small></small></li>
<li id="Kreger-SticklesO08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kreger=Stickles:Lucas">Lucas Kreger-Stickles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>:<br /><b>Microcoded Architectures for Ion-Tap Quantum Computers.</b> 165-176<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Kreger-SticklesO08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Kreger-SticklesO08.xml">XML</a></small></small></li>
<li id="IsailovicWPK08"><a href="http://dblp.dagstuhl.de/pers/hc/i/Isailovic:Nemanja">Nemanja Isailovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whitney:Mark">Mark Whitney</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Yatish">Yatish Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kubiatowicz:John">John Kubiatowicz</a>:<br /><b>Running a Quantum Circuit at the Speed of Data.</b> 177-188<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/IsailovicWPK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/IsailovicWPK08.xml">XML</a></small></small></li>
</ul>



<h2>Novel Microarchitectures - Part II</h2>
 

<ul>
<li id="LiangWB08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liang:Xiaoyao">Xiaoyao Liang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.</b> 191-202<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiangWB08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiangWB08.xml">XML</a></small></small></li>
<li id="WilkersonGACKL08"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Hongliang">Hongliang Gao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khellah:Muhammad_M=">Muhammad M. Khellah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Shih=Lien">Shih-Lien Lu</a>:<br /><b>Trading off Cache Capacity for Reliability to Enable Low Voltage Operation.</b> 203-214<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WilkersonGACKL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WilkersonGACKL08.xml">XML</a></small></small></li>
<li id="RoesnerBK08"><a href="http://dblp.dagstuhl.de/pers/hc/r/Roesner:Franziska">Franziska Roesner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>:<br /><b>Counting Dependence Predictors.</b> 215-226<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RoesnerBK08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RoesnerBK08.xml">XML</a></small></small></li>
</ul>



<h2>Interconnect Networks - Part II</h2>
 

<ul>
<li id="JergerPL08"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.</b> 229-240<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JergerPL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JergerPL08.xml">XML</a></small></small></li>
<li id="KodiSL08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kodi:Avinash_Karanth">Avinash Karanth Kodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarathy:Ashwini">Ashwini Sarathy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Louri:Ahmed">Ahmed Louri</a>:<br /><b>iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures.</b> 241-250<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KodiSL08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KodiSL08.xml">XML</a></small></small></li>
<li id="ParkEDMXVD08"><a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Dongkook">Dongkook Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eachempati:Soumya">Soumya Eachempati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Reetuparna">Reetuparna Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mishra:Asit_K=">Asit K. Mishra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>MIRA: A Multi-layered On-Chip Interconnect Router Architecture.</b> 251-261<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ParkEDMXVD08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ParkEDMXVD08.xml">XML</a></small></small></li>
</ul>



<h2>Debugging Parallel Programs</h2>
 

<ul>
<li id="HowerH08"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hower:Derek">Derek Hower</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>:<br /><b>Rerun: Exploiting Episodes for Lightweight Memory Race Recording.</b> 265-276<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HowerH08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HowerH08.xml">XML</a></small></small></li>
<li id="LuciaDSC08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lucia:Brandon">Brandon Lucia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devietti:Joseph">Joseph Devietti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>:<br /><b>Atom-Aid: Detecting and Surviving Atomicity Violations.</b> 277-288<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.4"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LuciaDSC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LuciaDSC08.xml">XML</a></small></small></li>
<li id="MontesinosCT08"><a href="http://dblp.dagstuhl.de/pers/hc/m/Montesinos:Pablo">Pablo Montesinos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.</b> 289-300<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MontesinosCT08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MontesinosCT08.xml">XML</a></small></small></li>
</ul>



<h2>System Architecture and I/O</h2>
 

<ul>
<li id="SankarGS08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sankar:Sriram">Sriram Sankar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stan:Mircea_R=">Mircea R. Stan</a>:<br /><b>Intra-disk Parallelism: An Idea Whose Time Has Come.</b> 303-314<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SankarGS08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SankarGS08.xml">XML</a></small></small></li>
<li id="LimRCPMR08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lim:Kevin_T=">Kevin T. Lim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Jichuan">Jichuan Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Chandrakant_D=">Chandrakant D. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>:<br /><b>Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.</b> 315-326<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LimRCPMR08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LimRCPMR08.xml">XML</a></small></small></li>
<li id="KgilRM08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kgil:Taeho">Taeho Kgil</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roberts:David">David Roberts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Improving NAND Flash Based Disk Caches.</b> 327-338<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KgilRM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KgilRM08.xml">XML</a></small></small></li>
</ul>



<h2>Reliability</h2>
 

<ul>
<li id="LiABR08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Xiaodong">Xiaodong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>:<br /><b>Online Estimation of Architectural Vulnerability Factor for Soft Errors.</b> 341-352<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiABR08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiABR08.xml">XML</a></small></small></li>
<li id="ShinZBP08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Jeonghee">Jeonghee Shin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zyuban:Victor_V=">Victor V. Zyuban</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinkston:Timothy_Mark">Timothy Mark Pinkston</a>:<br /><b>A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.</b> 353-362<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShinZBP08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShinZBP08.xml">XML</a></small></small></li>
<li id="TeodorescuT08"><a href="http://dblp.dagstuhl.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.</b> 363-374<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TeodorescuT08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TeodorescuT08.xml">XML</a></small></small></li>
</ul>



<h2>Application Acceleration</h2>
 

<ul>
<li id="ChenKSFGMRRRV08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Shimin">Shimin Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozuch:Michael">Michael Kozuch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strigkos:Theodoros">Theodoros Strigkos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibbons:Phillip_B=">Phillip B. Gibbons</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramachandran:Vijaya">Vijaya Ramachandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ruwase:Olatunji">Olatunji Ruwase</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ryan:Michael_P=">Michael P. Ryan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vlachos:Evangelos">Evangelos Vlachos</a>:<br /><b>Flexible Hardware Acceleration for Instruction-Grain Program Monitoring.</b> 377-388<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenKSFGMRRRV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenKSFGMRRRV08.xml">XML</a></small></small></li>
<li id="ClarkHM08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Nathan">Nathan Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hormati:Amir">Amir Hormati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>VEAL: Virtualized Execution Accelerator for Loops.</b> 389-400<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ClarkHM08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ClarkHM08.xml">XML</a></small></small></li>
<li id="ChenWYZYC08"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Haibo">Haibo Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Xi">Xi Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yuan:Liwei">Liwei Yuan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zang:Binyu">Binyu Zang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware.</b> 401-412<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenWYZYC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenWYZYC08.xml">XML</a></small></small></li>
</ul>



<h2>Performance Evaluation</h2>
 

<ul>
<li id="BonetiCGBCV08"><a href="http://dblp.dagstuhl.de/pers/hc/b/Boneti:Carlos">Carlos Boneti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gioiosa:Roberto">Roberto Gioiosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cher:Chen=Yong">Chen-Yong Cher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Software-Controlled Priority Characterization of POWER5 Processor.</b> 415-426<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BonetiCGBCV08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BonetiCGBCV08.xml">XML</a></small></small></li>
<li id="ShyeOMMDDC08"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shye:Alex">Alex Shye</a>, <a href="http://dblp.dagstuhl.de/pers/hc/=/=Ouml=zisikyilmaz:Berkin">Berkin &#214;zisikyilmaz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mallik:Arindam">Arindam Mallik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dinda:Peter_A=">Peter A. Dinda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dick:Robert_P=">Robert P. Dick</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Alok_N=">Alok N. Choudhary</a>:<br /><b>Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction.</b> 427-438<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShyeOMMDDC08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShyeOMMDDC08.xml">XML</a></small></small></li>
</ul>



<h2>Multi-core/Many-core Design</h2>
 

<ul>
<li id="KumarKSCCHKLN08"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Sanjeev">Sanjeev Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Daehyun">Daehyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smelyanskiy:Mikhail">Mikhail Smelyanskiy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yen=Kuang">Yen-Kuang Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chhugani:Jatin">Jatin Chhugani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hughes:Christopher_J=">Christopher J. Hughes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Victor_W=">Victor W. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Anthony_D=">Anthony D. Nguyen</a>:<br /><b>Atomic Vector Operations on Chip Multiprocessors.</b> 441-452<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KumarKSCCHKLN08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KumarKSCCHKLN08.xml">XML</a></small></small></li>
<li id="Loh08"><a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>:<br /><b>3D-Stacked Memory Architectures for Multi-core Processors.</b> 453-464<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2008.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Loh08.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Loh08.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
