Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 18 22:40:57 2024
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_FLOW_timing_summary_routed.rpt -pb LED_FLOW_timing_summary_routed.pb -rpx LED_FLOW_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_FLOW
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.991ns (68.541%)  route 1.832ns (31.459%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE                         0.000     0.000 r  led_state_reg[0]/C
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_state_reg[0]/Q
                         net (fo=3, routed)           1.832     2.288    led1_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.535     5.822 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.822    led1
    P20                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.976ns (70.020%)  route 1.702ns (29.980%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE                         0.000     0.000 r  led_state_reg[1]/C
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_state_reg[1]/Q
                         net (fo=2, routed)           1.702     2.158    led2_OBUF
    P21                  OBUF (Prop_obuf_I_O)         3.520     5.679 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     5.679    led2
    P21                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.577ns (35.065%)  route 2.921ns (64.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.208     4.498    cnt[26]_i_2_n_0
    SLICE_X113Y60        FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.577ns (36.198%)  route 2.780ns (63.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.068     4.357    cnt[26]_i_2_n_0
    SLICE_X113Y61        FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.577ns (36.198%)  route 2.780ns (63.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    K21                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  rstn_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.166    rstn_IBUF
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     3.290 f  cnt[26]_i_2/O
                         net (fo=27, routed)          1.068     4.357    cnt[26]_i_2_n_0
    SLICE_X113Y61        FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE                         0.000     0.000 r  led_state_reg[0]/C
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_state_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    led1_OBUF
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.045     0.365 r  led_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    led_state[0]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  led_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDRE                         0.000     0.000 r  led_state_reg[0]/C
    SLICE_X111Y63        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_state_reg[0]/Q
                         net (fo=3, routed)           0.181     0.322    led1_OBUF
    SLICE_X111Y63        LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  led_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    led_state[1]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  led_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.271ns (51.853%)  route 0.252ns (48.147%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.100     0.228    cnt_reg_n_0_[14]
    SLICE_X113Y62        LUT5 (Prop_lut5_I3_O)        0.098     0.326 r  cnt[26]_i_5/O
                         net (fo=28, routed)          0.152     0.478    cnt[26]_i_5_n_0
    SLICE_X113Y62        LUT4 (Prop_lut4_I2_O)        0.045     0.523 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.523    cnt[15]
    SLICE_X113Y62        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.277ns (52.399%)  route 0.252ns (47.601%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.100     0.228    cnt_reg_n_0_[14]
    SLICE_X113Y62        LUT5 (Prop_lut5_I3_O)        0.098     0.326 r  cnt[26]_i_5/O
                         net (fo=28, routed)          0.152     0.478    cnt[26]_i_5_n_0
    SLICE_X113Y62        LUT4 (Prop_lut4_I2_O)        0.051     0.529 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.529    cnt[16]
    SLICE_X113Y62        FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.271ns (47.959%)  route 0.294ns (52.041%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    cnt_reg_n_0_[8]
    SLICE_X113Y61        LUT5 (Prop_lut5_I1_O)        0.098     0.345 r  cnt[26]_i_4/O
                         net (fo=28, routed)          0.175     0.520    cnt[26]_i_4_n_0
    SLICE_X113Y62        LUT4 (Prop_lut4_I1_O)        0.045     0.565 r  cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     0.565    cnt[13]
    SLICE_X113Y62        FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.275ns (48.325%)  route 0.294ns (51.675%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    cnt_reg_n_0_[8]
    SLICE_X113Y61        LUT5 (Prop_lut5_I1_O)        0.098     0.345 r  cnt[26]_i_4/O
                         net (fo=28, routed)          0.175     0.520    cnt[26]_i_4_n_0
    SLICE_X113Y62        LUT4 (Prop_lut4_I1_O)        0.049     0.569 r  cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     0.569    cnt[14]
    SLICE_X113Y62        FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.065     0.206    cnt_reg_n_0_[19]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[19]
    SLICE_X113Y63        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     0.585    cnt[19]
    SLICE_X113Y63        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X113Y64        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.065     0.206    cnt_reg_n_0_[23]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.316 r  cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.161     0.477    data0[23]
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.108     0.585 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.585    cnt[23]
    SLICE_X113Y64        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.271ns (46.239%)  route 0.315ns (53.761%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    cnt_reg_n_0_[8]
    SLICE_X113Y61        LUT5 (Prop_lut5_I1_O)        0.098     0.345 r  cnt[26]_i_4/O
                         net (fo=28, routed)          0.196     0.541    cnt[26]_i_4_n_0
    SLICE_X113Y61        LUT4 (Prop_lut4_I1_O)        0.045     0.586 r  cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.586    cnt[10]
    SLICE_X113Y61        FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.271ns (46.160%)  route 0.316ns (53.840%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    cnt_reg_n_0_[8]
    SLICE_X113Y61        LUT5 (Prop_lut5_I1_O)        0.098     0.345 r  cnt[26]_i_4/O
                         net (fo=28, routed)          0.197     0.542    cnt[26]_i_4_n_0
    SLICE_X113Y61        LUT4 (Prop_lut4_I1_O)        0.045     0.587 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.587    cnt[7]
    SLICE_X113Y61        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





