<reference anchor="IEEE P1687/D-1.62.2013-09" target="https://ieeexplore.ieee.org/document/6601617">
  <front>
    <title>IEEE Draft Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>Piscataway</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2013" month="September" day="17"/>
    <keyword>IEEE standards</keyword>
    <keyword>Semiconductor devices</keyword>
    <keyword>Access control</keyword>
    <keyword>Instruments</keyword>
    <keyword>Boundary scan</keyword>
    <keyword>Embedded systems</keyword>
    <keyword>Debugging</keyword>
    <keyword>Built-in Self-Test</keyword>
    <keyword>BIST</keyword>
    <keyword>Boundary-Scan</keyword>
    <keyword>Debug</keyword>
    <keyword>Design-For-Testability</keyword>
    <keyword>DFT</keyword>
    <keyword>Embedded instruments</keyword>
    <keyword>IJTAG</keyword>
    <keyword>JTAG</keyword>
    <keyword>On-Chip Instrumentation</keyword>
    <keyword>test</keyword>
    <keyword>access network</keyword>
    <keyword>ICL</keyword>
    <keyword>PDL.</keyword>
    <abstract>This standard describes a methodology for accessing instrumentation embedded within a semiconductor device without defining the instruments or their features themselves, via the IEEE 1149.1 Test Access Port (TAP) and/or other signals. The elements of the methodology include a hardware architecture for the on-chip network connecting the instruments to the chip pins, a hardware description language to describe this network, and a software language and protocol for communicating with the instruments via this network.</abstract>
  </front>
</reference>