Classic Timing Analyzer report for RSF_2input
Fri Jun 09 10:33:50 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'button0'
  7. Clock Setup: 'button1'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.177 ns                                       ; play1[0]     ; winner~reg0  ; --         ; button1  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.487 ns                                       ; \p3:led2     ; rsf_led2     ; button1    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.389 ns                                      ; play2[1]     ; \p1:led1     ; --         ; button0  ; 0            ;
; Clock Setup: 'button1'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; winner~reg0  ; winner~reg0  ; button1    ; button1  ; 0            ;
; Clock Setup: 'button0'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; \p1:winflag1 ; \p1:winflag1 ; button0    ; button0  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; button0         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; button1         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'button0'                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; \p1:winflag1 ; \p1:winflag1 ; button0    ; button0  ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'button1'                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; winner~reg0 ; winner~reg0 ; button1    ; button1  ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+----------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To           ; To Clock ;
+-------+--------------+------------+----------+--------------+----------+
; N/A   ; None         ; 4.177 ns   ; play1[0] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 4.161 ns   ; play1[0] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.933 ns   ; play1[0] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 3.922 ns   ; play2[0] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 3.905 ns   ; play2[0] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.838 ns   ; play1[0] ; \p1:led1     ; button0  ;
; N/A   ; None         ; 3.678 ns   ; play2[0] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 3.605 ns   ; play1[1] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 3.592 ns   ; play1[1] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.563 ns   ; play1[0] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 3.442 ns   ; play2[2] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 3.440 ns   ; play2[2] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.406 ns   ; play2[0] ; \p1:led1     ; button0  ;
; N/A   ; None         ; 3.399 ns   ; play1[2] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 3.394 ns   ; play1[2] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.361 ns   ; play1[1] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 3.340 ns   ; play2[1] ; winner~reg0  ; button1  ;
; N/A   ; None         ; 3.333 ns   ; play2[1] ; \p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.308 ns   ; play2[0] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 3.198 ns   ; play2[2] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 3.155 ns   ; play1[2] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 3.096 ns   ; play2[1] ; \p3:led2     ; button1  ;
; N/A   ; None         ; 2.991 ns   ; play1[1] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 2.828 ns   ; play2[2] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 2.828 ns   ; play2[2] ; \p1:led1     ; button0  ;
; N/A   ; None         ; 2.786 ns   ; play1[2] ; \p1:led1     ; button0  ;
; N/A   ; None         ; 2.785 ns   ; play1[2] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 2.726 ns   ; play2[1] ; smcount~reg0 ; button0  ;
; N/A   ; None         ; 2.712 ns   ; play1[1] ; \p1:led1     ; button0  ;
; N/A   ; None         ; 2.628 ns   ; play2[1] ; \p1:led1     ; button0  ;
+-------+--------------+------------+----------+--------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+--------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To       ; From Clock ;
+-------+--------------+------------+--------------+----------+------------+
; N/A   ; None         ; 7.487 ns   ; \p3:led2     ; rsf_led2 ; button1    ;
; N/A   ; None         ; 6.845 ns   ; winner~reg0  ; winner   ; button1    ;
; N/A   ; None         ; 6.450 ns   ; smcount~reg0 ; smcount  ; button0    ;
; N/A   ; None         ; 5.008 ns   ; \p1:led1     ; rsf_led1 ; button0    ;
+-------+--------------+------------+--------------+----------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+----------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To           ; To Clock ;
+---------------+-------------+-----------+----------+--------------+----------+
; N/A           ; None        ; -2.389 ns ; play2[1] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -2.473 ns ; play1[1] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -2.487 ns ; play2[1] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -2.544 ns ; play1[2] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -2.546 ns ; play1[2] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -2.547 ns ; play1[2] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -2.589 ns ; play2[2] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -2.589 ns ; play2[2] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -2.622 ns ; play1[1] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -2.752 ns ; play1[1] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -2.857 ns ; play2[1] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -2.916 ns ; play1[2] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -2.959 ns ; play2[2] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -3.009 ns ; play2[1] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.069 ns ; play2[0] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -3.101 ns ; play2[1] ; winner~reg0  ; button1  ;
; N/A           ; None        ; -3.111 ns ; play2[2] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.122 ns ; play1[1] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -3.160 ns ; play1[2] ; winner~reg0  ; button1  ;
; N/A           ; None        ; -3.167 ns ; play2[0] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -3.203 ns ; play2[2] ; winner~reg0  ; button1  ;
; N/A           ; None        ; -3.324 ns ; play1[0] ; smcount~reg0 ; button0  ;
; N/A           ; None        ; -3.366 ns ; play1[1] ; winner~reg0  ; button1  ;
; N/A           ; None        ; -3.439 ns ; play2[0] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -3.591 ns ; play2[0] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.597 ns ; play1[0] ; \p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.599 ns ; play1[0] ; \p1:led1     ; button0  ;
; N/A           ; None        ; -3.683 ns ; play2[0] ; winner~reg0  ; button1  ;
; N/A           ; None        ; -3.694 ns ; play1[0] ; \p3:led2     ; button1  ;
; N/A           ; None        ; -3.938 ns ; play1[0] ; winner~reg0  ; button1  ;
+---------------+-------------+-----------+----------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 09 10:33:50 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RSF_2input -c RSF_2input --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "button0" is an undefined clock
    Info: Assuming node "button1" is an undefined clock
Info: Clock "button0" Internal fmax is restricted to 500.0 MHz between source register "\p1:winflag1" and destination register "\p1:winflag1"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N31; Fanout = 2; REG Node = '\p1:winflag1'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X7_Y1_N30; Fanout = 1; COMB Node = '\p1:winflag1~1'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X7_Y1_N31; Fanout = 2; REG Node = '\p1:winflag1'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "button0" to destination register is 2.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
                Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X7_Y1_N31; Fanout = 2; REG Node = '\p1:winflag1'
                Info: Total cell delay = 1.472 ns ( 59.02 % )
                Info: Total interconnect delay = 1.022 ns ( 40.98 % )
            Info: - Longest clock path from clock "button0" to source register is 2.494 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
                Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X7_Y1_N31; Fanout = 2; REG Node = '\p1:winflag1'
                Info: Total cell delay = 1.472 ns ( 59.02 % )
                Info: Total interconnect delay = 1.022 ns ( 40.98 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "button1" Internal fmax is restricted to 500.0 MHz between source register "winner~reg0" and destination register "winner~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X7_Y1_N10; Fanout = 1; COMB Node = 'winner~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "button1" to destination register is 2.504 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'button1'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'button1~clkctrl'
                Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
                Info: Total cell delay = 1.482 ns ( 59.19 % )
                Info: Total interconnect delay = 1.022 ns ( 40.81 % )
            Info: - Longest clock path from clock "button1" to source register is 2.504 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'button1'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'button1~clkctrl'
                Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
                Info: Total cell delay = 1.482 ns ( 59.19 % )
                Info: Total interconnect delay = 1.022 ns ( 40.81 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "winner~reg0" (data pin = "play1[0]", clock pin = "button1") is 4.177 ns
    Info: + Longest pin to register delay is 6.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 4; PIN Node = 'play1[0]'
        Info: 2: + IC(4.801 ns) + CELL(0.154 ns) = 5.812 ns; Loc. = LCCOMB_X7_Y1_N18; Fanout = 4; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.267 ns) + CELL(0.357 ns) = 6.436 ns; Loc. = LCCOMB_X7_Y1_N10; Fanout = 1; COMB Node = 'winner~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.591 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
        Info: Total cell delay = 1.523 ns ( 23.11 % )
        Info: Total interconnect delay = 5.068 ns ( 76.89 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "button1" to destination register is 2.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'button1'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'button1~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X7_Y1_N11; Fanout = 2; REG Node = 'winner~reg0'
        Info: Total cell delay = 1.482 ns ( 59.19 % )
        Info: Total interconnect delay = 1.022 ns ( 40.81 % )
Info: tco from clock "button1" to destination pin "rsf_led2" through register "\p3:led2" is 7.487 ns
    Info: + Longest clock path from clock "button1" to source register is 2.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'button1'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'button1~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X7_Y1_N9; Fanout = 1; REG Node = '\p3:led2'
        Info: Total cell delay = 1.482 ns ( 59.19 % )
        Info: Total interconnect delay = 1.022 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N9; Fanout = 1; REG Node = '\p3:led2'
        Info: 2: + IC(2.957 ns) + CELL(1.932 ns) = 4.889 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'rsf_led2'
        Info: Total cell delay = 1.932 ns ( 39.52 % )
        Info: Total interconnect delay = 2.957 ns ( 60.48 % )
Info: th for register "\p1:led1" (data pin = "play2[1]", clock pin = "button0") is -2.389 ns
    Info: + Longest clock path from clock "button0" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X7_Y1_N21; Fanout = 1; REG Node = '\p1:led1'
        Info: Total cell delay = 1.472 ns ( 59.02 % )
        Info: Total interconnect delay = 1.022 ns ( 40.98 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; PIN Node = 'play2[1]'
        Info: 2: + IC(3.768 ns) + CELL(0.272 ns) = 4.877 ns; Loc. = LCCOMB_X7_Y1_N20; Fanout = 1; COMB Node = 'led1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.032 ns; Loc. = LCFF_X7_Y1_N21; Fanout = 1; REG Node = '\p1:led1'
        Info: Total cell delay = 1.264 ns ( 25.12 % )
        Info: Total interconnect delay = 3.768 ns ( 74.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Jun 09 10:33:51 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


