

================================================================
== Vitis HLS Report for 'get_oracle_activations1_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41345|    41345|  0.331 ms|  0.331 ms|  41345|  41345|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_oracle_activations1_loop1     |    41344|    41344|       646|          -|          -|    64|        no|
        | + get_oracle_activations1_loop1_1  |      640|      640|        10|          -|          -|    64|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:53]   --->   Operation 19 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln172 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 20 'store' 'store_ln172' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 21 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_29 = load i7 %i"   --->   Operation 22 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln174 = icmp_eq  i7 %i_29, i7 64" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 23 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln174 = add i7 %i_29, i7 1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 24 'add' 'add_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %get_oracle_activations1_loop1_1.split, void %for.end21" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 25 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %i_29" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 26 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:175]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/backprop/backprop.c:183]   --->   Operation 28 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%oracle_activations_addr = getelementptr i64 %oracle_activations, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:176]   --->   Operation 29 'getelementptr' 'oracle_activations_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_29"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln178 = br void %for.inc" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 32 'br' 'br_ln178' <Predicate = (!icmp_ln174)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln184 = ret" [data/benchmarks/backprop/backprop.c:184]   --->   Operation 33 'ret' 'ret_ln184' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln178, void %for.inc.split, i7 0, void %get_oracle_activations1_loop1_1.split" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 34 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%add113 = phi i64 %add, void %for.inc.split, i64 0, void %get_oracle_activations1_loop1_1.split" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 35 'phi' 'add113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln178 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 36 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln178 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 37 'add' 'add_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 38 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 39 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.74ns)   --->   "%add_ln180 = add i12 %zext_ln178_1, i12 %tmp_s" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 40 'add' 'add_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %add_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 41 'zext' 'zext_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 42 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 43 'load' 'weights2_load' <Predicate = (!icmp_ln178)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dactivations_addr = getelementptr i64 %dactivations, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 44 'getelementptr' 'dactivations_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 45 'load' 'dactivations_load' <Predicate = (icmp_ln178)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln172 = store i7 %add_ln174, i7 %i" [data/benchmarks/backprop/backprop.c:172]   --->   Operation 46 'store' 'store_ln172' <Predicate = (icmp_ln178)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %j" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 47 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%output_differences_addr = getelementptr i64 %output_differences, i64 0, i64 %zext_ln178" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 48 'getelementptr' 'output_differences_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.71ns)   --->   "%output_differences_load = load i6 %output_differences_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 49 'load' 'output_differences_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 50 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 51 [1/2] (0.71ns)   --->   "%output_differences_load = load i6 %output_differences_addr" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 51 'load' 'output_differences_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln180 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 52 'bitcast' 'bitcast_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 53 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 54 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 54 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 55 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 55 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 56 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %output_differences_load, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 56 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 57 [4/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 57 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 58 [3/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 58 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 59 [2/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 59 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:179]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/backprop/backprop.c:181]   --->   Operation 61 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/4] (4.33ns)   --->   "%add = dadd i64 %add113, i64 %mul8" [data/benchmarks/backprop/backprop.c:180]   --->   Operation 62 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc" [data/benchmarks/backprop/backprop.c:178]   --->   Operation 63 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 5.21>
ST_13 : Operation 64 [1/2] (0.71ns)   --->   "%dactivations_load = load i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 64 'load' 'dactivations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 65 [4/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 65 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 4> <Delay = 4.50>
ST_14 : Operation 66 [3/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 66 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 4.50>
ST_15 : Operation 67 [2/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 67 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 5.21>
ST_16 : Operation 68 [1/4] (4.50ns)   --->   "%mul = dmul i64 %add113, i64 %dactivations_load" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 68 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 69 [1/1] (0.71ns)   --->   "%store_ln182 = store i64 %mul, i6 %oracle_activations_addr" [data/benchmarks/backprop/backprop.c:182]   --->   Operation 69 'store' 'store_ln182' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1" [data/benchmarks/backprop/backprop.c:174]   --->   Operation 70 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:172) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln172', data/benchmarks/backprop/backprop.c:172) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:172 [8]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'load' operation 7 bit ('i') on local variable 'i', data/benchmarks/backprop/backprop.c:172 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', data/benchmarks/backprop/backprop.c:174) [12]  (0.706 ns)

 <State 3>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:178) with incoming values : ('add_ln178', data/benchmarks/backprop/backprop.c:178) [24]  (0.000 ns)
	'add' operation 12 bit ('add_ln180', data/benchmarks/backprop/backprop.c:180) [36]  (0.745 ns)
	'getelementptr' operation 12 bit ('weights2_addr', data/benchmarks/backprop/backprop.c:180) [38]  (0.000 ns)
	'load' operation 64 bit ('weights2_load', data/benchmarks/backprop/backprop.c:180) on array 'weights2' [39]  (1.645 ns)

 <State 4>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('weights2_load', data/benchmarks/backprop/backprop.c:180) on array 'weights2' [39]  (1.645 ns)

 <State 5>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('output_differences_load', data/benchmarks/backprop/backprop.c:180) on array 'output_differences' [35]  (0.714 ns)
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:180) [41]  (4.503 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:180) [41]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:180) [41]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:180) [41]  (4.503 ns)

 <State 9>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:180) [42]  (4.334 ns)

 <State 10>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:180) [42]  (4.334 ns)

 <State 11>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:180) [42]  (4.334 ns)

 <State 12>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', data/benchmarks/backprop/backprop.c:180) [42]  (4.334 ns)

 <State 13>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('dactivations_load', data/benchmarks/backprop/backprop.c:182) on array 'dactivations' [46]  (0.714 ns)
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:182) [47]  (4.503 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:182) [47]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:182) [47]  (4.503 ns)

 <State 16>: 5.217ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:182) [47]  (4.503 ns)
	'store' operation 0 bit ('store_ln182', data/benchmarks/backprop/backprop.c:182) of variable 'mul', data/benchmarks/backprop/backprop.c:182 on array 'oracle_activations' [48]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
