// Seed: 627964096
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9
    , id_43,
    output wand id_10,
    input tri0 id_11,
    input wand id_12,
    output tri id_13,
    input wire id_14
    , id_44,
    output uwire id_15,
    input wor id_16,
    input uwire id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    output wor id_22
    , id_45,
    output wand id_23,
    output tri0 id_24,
    output wire id_25,
    input wor id_26,
    input wor id_27,
    output supply0 id_28,
    output wor id_29,
    input wor id_30,
    input supply0 id_31,
    input tri1 id_32,
    input supply1 id_33,
    input tri0 id_34,
    output supply0 id_35,
    input tri id_36,
    input tri1 id_37,
    input tri1 id_38,
    input supply1 id_39
    , id_46,
    input tri0 id_40,
    input tri id_41
);
  wire id_47;
  assign id_29 = id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd81
) (
    output tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wor   _id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  uwire id_7
);
  wire  id_9;
  logic id_10 = -1 - 1;
  assign id_0 = id_4;
  wire [-1 : id_4] id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_7,
      id_0,
      id_7,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_7,
      id_7,
      id_0,
      id_6,
      id_6,
      id_5,
      id_1,
      id_1,
      id_1,
      id_7,
      id_6,
      id_5,
      id_0,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_5,
      id_3,
      id_3,
      id_3,
      id_6,
      id_6,
      id_3
  );
  assign modCall_1.id_29 = 0;
endmodule
