
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.648453                       # Number of seconds simulated
sim_ticks                                1648453107500                       # Number of ticks simulated
final_tick                               1648453107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 442713                       # Simulator instruction rate (inst/s)
host_op_rate                                   775912                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1459584782                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653936                       # Number of bytes of host memory used
host_seconds                                  1129.40                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400952640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400995776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70392704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70392704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6264885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6265559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          243229630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243255798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        42702279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42702279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        42702279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         243229630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            285958077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6265559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099886                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6265559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400629504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  366272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70391424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400995776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70392704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5723                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            405288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            389354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            394652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            384283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            380277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           400355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           401294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71074                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1648436052500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6265559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6259836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5504589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.568773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.037474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.724049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4934744     89.65%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       414268      7.53%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46921      0.85%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20453      0.37%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13751      0.25%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14075      0.26%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9325      0.17%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7109      0.13%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43943      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5504589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.412465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.491924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.843958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64948     98.99%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          642      0.98%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.764206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.737285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39677     60.48%     60.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1737      2.65%     63.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24181     36.86%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65608                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 195564004500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            312935929500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31299180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31241.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49991.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       243.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1344478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  510635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     223806.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19511299500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10370501625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22180381440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2864934360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         122093933520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          95315445030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4124568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    467813182740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     73764739680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      58862589900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           876909487215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            531.959012                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1428661972250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5089282000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   51738968000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 210667537750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 192095411000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  162954456250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1025907452500                       # Time in different power states
system.mem_ctrls_1.actEnergy              19791465960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10519413630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22514847600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876366160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         122112987360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96096626610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4260939840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    467386811340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     73651836000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      58615666035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           877836642165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            532.521451                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1426586824500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5098256500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   51746488000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 209824393250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 191801977000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  165013964500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1024968028250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3296906215                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3296906215                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9185263                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.329560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284590414                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9187311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.976465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1283012500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.329560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2359409111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2359409111                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    212363859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       212363859                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72226555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72226555                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284590414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284590414                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284590414                       # number of overall hits
system.cpu.dcache.overall_hits::total       284590414                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      8935309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8935309                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       252002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       252002                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9187311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9187311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9187311                       # number of overall misses
system.cpu.dcache.overall_misses::total       9187311                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 664912909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 664912909000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21578608000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21578608000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 686491517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 686491517000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 686491517000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 686491517000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040377                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003477                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031273                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74414.092339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74414.092339                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85628.717232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85628.717232                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74721.702248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74721.702248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74721.702248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74721.702248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2388661                       # number of writebacks
system.cpu.dcache.writebacks::total           2388661                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      8935309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8935309                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       252002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252002                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9187311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9187311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9187311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9187311                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 655977600000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 655977600000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21326606000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21326606000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 677304206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 677304206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 677304206000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 677304206000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031273                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73414.092339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73414.092339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84628.717232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84628.717232                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73721.702248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73721.702248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73721.702248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73721.702248                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           636.405536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1003432.989630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   636.405536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.310745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.310745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          675                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.329590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544219                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677317268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317268                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317268                       # number of overall hits
system.cpu.icache.overall_hits::total       677317268                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60975000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60975000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 90333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90333.333333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 90333.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 90333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90333.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60300000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60300000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60300000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60300000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 89333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 89333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 89333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89333.333333                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6265828                       # number of replacements
system.l2.tags.tagsinuse                 16340.974624                       # Cycle average of tags in use
system.l2.tags.total_refs                    12079947                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6282212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.922881                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9770084000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       48.440160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.964819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16289.569645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997374                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 153268196                       # Number of tag accesses
system.l2.tags.data_accesses                153268196                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2388661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2388661                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data              43578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43578                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2878848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2878848                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2922426                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2922427                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              2922426                       # number of overall hits
system.l2.overall_hits::total                 2922427                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              674                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6056461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6056461                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 674                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6264885                       # number of demand (read+write) misses
system.l2.demand_misses::total                6265559                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                674                       # number of overall misses
system.l2.overall_misses::cpu.data            6264885                       # number of overall misses
system.l2.overall_misses::total               6265559                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20491033500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20491033500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     59275000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59275000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 612346732500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 612346732500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      59275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  632837766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632897041000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     59275000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 632837766000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632897041000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2388661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2388661                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         252002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            252002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      8935309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8935309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               675                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9187311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9187986                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              675                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9187311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9187986                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.827073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827073                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998519                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.677812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.677812                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.681906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.681930                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.681906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.681930                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98314.174471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98314.174471                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87945.103858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87945.103858                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101106.361042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101106.361042                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87945.103858                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101013.468883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101012.063090                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87945.103858                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101013.468883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101012.063090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099886                       # number of writebacks
system.l2.writebacks::total                   1099886                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        11089                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11089                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          674                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          674                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6056461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6056461                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6264885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6265559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6264885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6265559                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18406793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18406793500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551782122500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551782122500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 570188916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 570241451000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 570188916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 570241451000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.827073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.677812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677812                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.681906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.681930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.681906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.681930                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88314.174471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88314.174471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77945.103858                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77945.103858                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91106.361042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91106.361042                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77945.103858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91013.468883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91012.063090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77945.103858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91013.468883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91012.063090                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12513972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6248413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6057135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099886                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5148527                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208424                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6057135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18779531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18779531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18779531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471388480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    471388480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471388480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6265559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6265559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6265559                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16920580500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34928255500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18373249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9185263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          28504                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        28504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1648453107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8935984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3488547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11962544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           252002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          252002                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8935309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27559885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27561235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    740862208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              740905408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6265828                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70392704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15453814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042908                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15425309     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28505      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15453814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11575285500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13780966500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
