;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -0, <50
	SPL @12, #-230
	SPL @12, #-230
	JMZ 12, <310
	CMP #52, @-60
	CMP #52, @-60
	MOV @121, 100
	SUB -1, <-26
	SUB -1, <-26
	SPL 0, <-12
	SUB -1, <-26
	SUB #32, @4
	MOV -7, <-20
	SUB @112, <10
	SUB 12, @10
	SLT 1, <-31
	SPL 0, <-32
	SPL 0, <-32
	MOV @121, 100
	JMZ 12, <310
	ADD <130, 9
	SUB @112, <10
	SLT <721, 41
	MOV @121, 106
	MOV 31, <70
	SUB @127, 106
	ADD <130, 9
	ADD <130, 9
	ADD <130, 9
	ADD #130, 9
	ADD #130, 9
	DJN -1, @-20
	MOV @121, 106
	SUB @-127, 100
	SUB -1, <-26
	CMP @-127, 100
	SUB @-13, 0
	MOV @121, 100
	MOV -31, <70
	SUB @121, 103
	SPL 0, <-32
	SPL 0, <-32
	SUB #-72, @4
	SUB @121, 103
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-720
	MOV -7, <-720
