<?xml version="1.0" encoding="UTF-8"?>
<device name="sja1000_can" desc="model of SJA1000 CAN controller" documentation="The &lt;class&gt;sja1000_can&lt;/class&gt;class provides a model of SJA1000 which is a stand-alone controller for the Controller Area Network (CAN)" limitations="&lt;ul&gt;&lt;li&gt; BasicCan mode is unimplemented.&lt;/li&gt;&lt;li&gt; Bus sleep is not supported.&lt;/li&gt;&lt;li&gt; Assume can-bus is perfect, there is no Active/Passive Error and Bus-off status.&lt;/li&gt;&lt;li&gt; No re-send for the frames.&lt;/li&gt;&lt;/ul&gt;" bitorder="le">
  <bank name="regs" byte_order="little-endian">
    <register name="cdr" desc="Clock divider register" offset="31" size="1">
      <field name="can_mode" desc="Defines CAN mode" msb="7" lsb="7" />
      <field name="cbp" desc="Allows to bypass the CAN input comparator" msb="6" lsb="6" />
      <field name="cd" desc="Clock divider" msb="2" lsb="0" />
      <field name="clk_off" desc="Clock off" msb="3" lsb="3" />
      <field name="res" desc="Reserved" msb="4" lsb="4" />
      <field name="rxinten" desc="Allows TX1 used as recv interrupt output" msb="5" lsb="5" />
    </register>
  </bank>
  <bank name="regs_acceptance" byte_order="little-endian">
    <register name="acr" vsize="4" desc="Acceptance code" offset="0 1 2 3" size="1">
    </register>
    <register name="amr" vsize="4" desc="Acceptance mask" offset="4 5 6 7" size="1">
    </register>
  </bank>
  <bank name="regs_basic" byte_order="little-endian">
    <register name="acr" desc="Acceptance code register" limitations="Not implemented." offset="4" size="1">
    </register>
    <register name="amr" desc="Acceptance mask register" limitations="Not implemented." offset="5" size="1">
    </register>
    <register name="btr0" desc="Bus timing register 0" limitations="Not implemented." offset="6" size="1">
    </register>
    <register name="btr1" desc="Bus timing register 1" limitations="Not implemented." offset="7" size="1">
    </register>
    <register name="command" desc="Command register" limitations="Not implemented." offset="1" size="1">
    </register>
    <register name="control" desc="Control register" offset="0" size="1">
      <field name="eie" desc="Error Interrupt Enable" msb="3" lsb="3" />
      <field name="oie" desc="Overrun Interrupt Enable" msb="4" lsb="4" />
      <field name="rie" desc="Receive Interrupt Enable" msb="1" lsb="1" />
      <field name="rr" desc="Reset Request" msb="0" lsb="0" />
      <field name="tie" desc="Transmit Interrupt Enable" msb="2" lsb="2" />
    </register>
    <register name="ir" desc="Interrupt register" limitations="Not implemented." offset="3" size="1">
    </register>
    <register name="oc" desc="Output control" limitations="Not implemented." offset="8" size="1">
    </register>
    <register name="res" desc="Reserved register" limitations="Not implemented." offset="30" size="1">
    </register>
    <register name="rxb_byte" vsize="8" desc="Data byte of receive buffer" limitations="Not implemented." offset="22 23 24 25 26 27 28 29" size="1">
    </register>
    <register name="rxb_id0" desc="Identifier (2 to 0), RTR and DLC of receive buffer" limitations="Not implemented." offset="21" size="1">
    </register>
    <register name="rxb_id1" desc="Identifier (10 to 3) of receive buffer" limitations="Not implemented." offset="20" size="1">
    </register>
    <register name="status" desc="Status register" limitations="Not implemented." offset="2" size="1">
    </register>
    <register name="test" desc="Test register" limitations="Not implemented." offset="9" size="1">
    </register>
    <register name="txb_byte" vsize="8" desc="Data byte of transmit buffer" limitations="Not implemented." offset="12 13 14 15 16 17 18 19" size="1">
    </register>
    <register name="txb_id0" desc="Identifier (2 to 0), RTR and DLC of transmit buffer" limitations="Not implemented." offset="11" size="1">
    </register>
    <register name="txb_id1" desc="Identifier (10 to 3) of transmit buffer" limitations="Not implemented." offset="10" size="1">
    </register>
  </bank>
  <bank name="regs_peli" byte_order="little-endian">
    <register name="alc" desc="Arbitration lost capture" offset="11" size="1">
    </register>
    <register name="btr0" desc="Bus timing 0" offset="6" size="1">
    </register>
    <register name="btr1" desc="Bus timing 1" offset="7" size="1">
    </register>
    <register name="command" desc="Command register" offset="1" size="1">
      <field name="at" desc="Abort transmission" msb="1" lsb="1" />
      <field name="cdo" desc="Clear data overrun" msb="3" lsb="3" />
      <field name="rrb" desc="Release receive buffer" msb="2" lsb="2" />
      <field name="srr" desc="Self reception request" msb="4" lsb="4" />
      <field name="tr" desc="Transmission request" msb="0" lsb="0" />
    </register>
    <register name="ecc" desc="Error code capture" offset="12" size="1">
    </register>
    <register name="ewlr" desc="Error warning limit register" offset="13" size="1">
    </register>
    <register name="ier" desc="Interrupt enable register" offset="4" size="1">
      <field name="alie" desc="Arbitration lost interrupt enable" msb="6" lsb="6" />
      <field name="beie" desc="Bus error interrupt enable" msb="7" lsb="7" />
      <field name="doie" desc="Data overrun interrupt enable" msb="3" lsb="3" />
      <field name="eie" desc="Error warning interrupt enable" msb="2" lsb="2" />
      <field name="epie" desc="Error passive interrupt enable" msb="5" lsb="5" />
      <field name="rie" desc="Receive interrupt enable" msb="0" lsb="0" />
      <field name="tie" desc="Transmit interrupt enable" msb="1" lsb="1" />
      <field name="wuie" desc="Wake-up interrupt enable" msb="4" lsb="4" />
    </register>
    <register name="inter_ram" vsize="80" desc="Internal RAM" offset="32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" size="1">
    </register>
    <register name="ir" desc="Interrupt register" offset="3" size="1">
      <field name="ali" desc="Arbitration lost interrupt" msb="6" lsb="6" />
      <field name="bei" desc="Bus error interrupt" msb="7" lsb="7" />
      <field name="doi" desc="Data overrun interrupt" msb="3" lsb="3" />
      <field name="ei" desc="Error warning interrupt" msb="2" lsb="2" />
      <field name="epi" desc="Error passive interrupt" msb="5" lsb="5" />
      <field name="ri" desc="Receive interrupt" msb="0" lsb="0" />
      <field name="ti" desc="Transmit interrupt" msb="1" lsb="1" />
      <field name="wui" desc="Wake-up interrupt" msb="4" lsb="4" />
    </register>
    <register name="mode" desc="Mode register" offset="0" size="1">
      <field name="afm" desc="Acceptance filter mode" msb="3" lsb="3" />
      <field name="lom" desc="Listen only mode" msb="1" lsb="1" />
      <field name="rm" desc="Reset mode" msb="0" lsb="0" />
      <field name="sm" desc="Sleep mode" msb="4" lsb="4" />
      <field name="stm" desc="Self test mode" msb="2" lsb="2" />
    </register>
    <register name="ocr" desc="Output control register" offset="8" size="1">
    </register>
    <register name="rbsa" desc="RX buffer start address" offset="30" size="1">
    </register>
    <register name="res0" desc="Reserved" offset="5" size="1">
    </register>
    <register name="res1" desc="Reserved" offset="10" size="1">
    </register>
    <register name="rmc" desc="RX message counter" offset="29" size="1">
    </register>
    <register name="rxb_txb" vsize="13" desc="Public use: RX/TX buffer, acceptance" offset="16 17 18 19 20 21 22 23 24 25 26 27 28" size="1">
    </register>
    <register name="rxerr" desc="Receive error counter" offset="14" size="1">
    </register>
    <register name="status" desc="Status register" offset="2" size="1">
      <field name="bs" desc="Bus status" msb="7" lsb="7" />
      <field name="dos" desc="Data overrun status" msb="1" lsb="1" />
      <field name="es" desc="Error status" msb="6" lsb="6" />
      <field name="rbs" desc="Receive buffer status" msb="0" lsb="0" />
      <field name="rs" desc="Receive status" msb="4" lsb="4" />
      <field name="tbs" desc="Transmit buffer status" msb="2" lsb="2" />
      <field name="tcs" desc="Transmission complete status" msb="3" lsb="3" />
      <field name="ts" desc="Transmit status" msb="5" lsb="5" />
    </register>
    <register name="test" desc="Test register" offset="9" size="1">
    </register>
    <register name="txerr" desc="Transmit error counter" offset="15" size="1">
    </register>
  </bank>
</device>
