var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[45.1055, 23.4257, 23.0737, 23.2952, 8.10277], "total":[195429, 394283, 632, 123, 236], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2888, 3509, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 3 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Kernel<0>", "compute_units":1, "type":"function", "total_percent":[1.2739, 0.662336, 0.6511, 1.14265, 0], "total_kernel_resources":[4299, 11126, 31, 0, 68], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:86)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":86}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"memory_attributes.cpp:83 (dict_offset)", "type":"resource", "data":[132, 1024, 8, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":83}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Memory Usage":"8 RAMs", "Number of banks":"4 (banked on bits 2, 3)", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"1", "Number of private copies":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."}, {"type":"text", "text":"RAM usage is increased from 4 RAMs to 8 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."}, {"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 16 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n128B requested,\\n128B implemented."}]}, {"name":"Kernel<0>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"Kernel<0>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[105, 114, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[105, 114, 7, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:86", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:86", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:90", "type":"resource", "data":[1081, 2703, 16, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[945, 2607, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"83"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<0>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 1158, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 998, 0, 0, 0]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:37", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47", "type":"resource", "data":[104, 164, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"83"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<0>.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 226, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 162, 0, 0, 8]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:62", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]]}]}, {"name":"Feedback", "type":"resource", "data":[98, 280, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:95 > memory_attributes.cpp:37", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:40", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:54", "type":"resource", "data":[21, 108, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:56", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]]}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:65", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:95 > memory_attributes.cpp:37", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47", "type":"resource", "data":[440, 620, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[128, 128, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":12, "data":[312, 492, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"83"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:54", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"83"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:62", "type":"resource", "data":[570, 172, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":8, "data":[264, 0, 0, 0, 0]}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "type":"resource", "count":4, "data":[136, 136, 0, 0, 0]}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "type":"resource", "count":2, "data":[70, 0, 0, 0, 0]}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "type":"resource", "count":1, "data":[36, 36, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:95 > memory_attributes.cpp:65", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Kernel<0>.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:95", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"Kernel<1>", "compute_units":1, "type":"function", "total_percent":[1.18546, 0.680009, 0.557175, 0.84777, 0], "total_kernel_resources":[3970, 9521, 23, 0, 92], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2."}]}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:119)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":119}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2."}]}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"memory_attributes.cpp:116 (dict_offset)", "type":"resource", "data":[0, 0, 0, 0, 32], "debug":[[{"filename":"memory_attributes.cpp", "line":116}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"128 bytes", "Implemented size":"512 bytes", "Memory Usage":"32 MLABs", "Number of banks":"4 (banked on bits 2, 3)", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"4", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 512 bytes, stall-free, 16 reads and 8 writes. "}, {"type":"text", "text":"For each bank, 4 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}, {"type":"text", "text":"Banked on bits 2, 3 into 4 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n128B requested,\\n512B implemented."}]}, {"name":"Kernel<1>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"Kernel<1>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[105, 114, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[105, 114, 7, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:119", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:119", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:123", "type":"resource", "data":[1081, 2703, 16, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[945, 2607, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<1>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 1155, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 995, 0, 0, 0]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:37", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47", "type":"resource", "data":[104, 164, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<1>.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 116, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 52, 0, 0, 0]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:62", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]]}]}, {"name":"Feedback", "type":"resource", "data":[116, 244, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:128 > memory_attributes.cpp:37", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:40", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:54", "type":"resource", "data":[57, 140, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:56", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]]}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:65", "type":"resource", "data":[38, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:128 > memory_attributes.cpp:37", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47", "type":"resource", "data":[244, 224, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[128, 128, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":12, "data":[108, 96, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:54", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"116"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:62", "type":"resource", "data":[570, 136, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":8, "data":[264, 0, 0, 0, 0]}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "type":"resource", "count":4, "data":[136, 136, 0, 0, 0]}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "type":"resource", "count":2, "data":[70, 0, 0, 0, 0]}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "type":"resource", "count":1, "data":[36, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:128 > memory_attributes.cpp:65", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Kernel<1>.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:128", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"Kernel<2>", "compute_units":1, "type":"function", "total_percent":[1.31523, 0.683755, 0.672285, 0.84777, 0], "total_kernel_resources":[4322, 11488, 23, 0, 76], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6."}]}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:152)", "type":"resource", "data":[14, 76, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":152}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"memory_attributes.cpp", "line":40}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6."}]}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"memory_attributes.cpp:149 (dict_offset)", "type":"resource", "data":[132, 1536, 0, 0, 16], "debug":[[{"filename":"memory_attributes.cpp", "line":149}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"128 bytes", "Implemented size":"256 bytes", "Memory Usage":"16 MLABs", "Number of banks":"4 (banked on bits 2, 3)", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"2", "Number of private copies":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 256 bytes, stall-free, 16 reads and 8 writes. "}, {"type":"text", "text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}, {"type":"text", "text":"Banked on bits 2, 3 into 4 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n128B requested,\\n256B implemented."}]}, {"name":"Kernel<2>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"Kernel<2>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[105, 114, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[105, 114, 7, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:152", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:152", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:156", "type":"resource", "data":[1081, 2703, 16, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[945, 2607, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"149"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<2>.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 1158, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 998, 0, 0, 0]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:37", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47", "type":"resource", "data":[104, 164, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"149"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"Kernel<2>.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 148, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 84, 0, 0, 0]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:62", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]]}]}, {"name":"Feedback", "type":"resource", "data":[116, 244, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"memory_attributes.cpp:161 > memory_attributes.cpp:37", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:40", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":40}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:54", "type":"resource", "data":[57, 140, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:56", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":56}]]}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:65", "type":"resource", "data":[38, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:161 > memory_attributes.cpp:37", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":37}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47", "type":"resource", "data":[448, 620, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[128, 128, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":12, "data":[312, 492, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"149"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:54", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"memory_attributes.cpp", "line":"149"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:62", "type":"resource", "data":[570, 136, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":62}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add", "type":"resource", "count":8, "data":[264, 0, 0, 0, 0]}, {"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add", "type":"resource", "count":4, "data":[136, 136, 0, 0, 0]}, {"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add", "type":"resource", "count":2, "data":[70, 0, 0, 0, 0]}, {"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add", "type":"resource", "count":1, "data":[36, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"memory_attributes.cpp:161 > memory_attributes.cpp:65", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"Kernel<2>.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"memory_attributes.cpp:161", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2888,3509,61,0,0],"details":[{"text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[176,343,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:86)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)","type":"resource"},{"data":[132,1024,8,0,0],"details":[{"Additional information":[{"text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode.","type":"text"},{"text":"RAM usage is increased from 4 RAMs to 8 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Memory Usage":"8 RAMs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"memory_attributes.cpp:83 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[128,1274,7,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[128,1274,7,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"86"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":86}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"90"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"90"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":90}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:90","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":16,"data":[416,656,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Load","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"32-bit Select","type":"resource"}],"data":[544,912,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,36,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,236,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:95 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"95"}]],"name":"Store","type":"resource"}],"data":[1675,3405,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":95}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:95","type":"resource"}],"compute_units":1,"data":[4299,11126,31,0,68],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<0>","total_kernel_resources":[4299,11126,31,0,68],"total_percent":[1.2739,0.662336,0.6511,1.14265,0],"type":"function"},{"children":[{"data":[194,307,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:119)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 2 due to a loop initiation interval of 2.","type":"text"}],"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)","type":"resource"},{"data":[0,0,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 512 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"For each bank, 4 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"32 MLABs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"4","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\\n128B requested,\\n512B implemented.","type":"brief"}],"name":"memory_attributes.cpp:116 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[109,1161,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[109,1161,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"119"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":119}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"123"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"123"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":123}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:123","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":16,"data":[212,260,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Load","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"32-bit Select","type":"resource"}],"data":[348,516,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,200,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:128 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"128"}]],"name":"Store","type":"resource"}],"data":[1479,2973,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":128}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:128","type":"resource"}],"compute_units":1,"data":[3970,9521,23,0,92],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<1>","total_kernel_resources":[3970,9521,23,0,92],"total_percent":[1.18546,0.680009,0.557175,0.84777,0],"type":"function"},{"children":[{"data":[194,307,0,0,19],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (memory_attributes.cpp:40)","type":"resource"},{"data":[14,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (memory_attributes.cpp:152)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 6 due to a loop initiation interval of 6.","type":"text"}],"text":"1 register of width 4 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'iter\' (memory_attributes.cpp:40)","type":"resource"},{"data":[132,1536,0,0,16],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 256 bytes, stall-free, 16 reads and 8 writes. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"256 bytes","Memory Usage":"16 MLABs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"1","Number of replicates":"2","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Stall-free,\\n128B requested,\\n256B implemented.","type":"brief"}],"name":"memory_attributes.cpp:149 (dict_offset)","type":"resource"},{"children":[{"count":3,"data":[125,1196,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[125,1196,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"152"}]],"name":"4-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":152}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:152","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[945,2607,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"156"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"156"}]],"name":"Store","type":"resource"}],"data":[1081,2703,16,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":156}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:156","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"32-bit Select","type":"resource"}],"data":[26,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":37}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:37","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":16,"data":[416,656,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Load","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,128,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"32-bit Select","type":"resource"}],"data":[552,912,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":47}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:47","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"64-bit Integer Add","type":"resource"},{"count":8,"data":[264,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 32-bit x unsigned 32-bit to 33-bit Integer Add","type":"resource"},{"count":4,"data":[136,136,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 33-bit x unsigned 33-bit to 34-bit Integer Add","type":"resource"},{"count":2,"data":[70,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 34-bit x unsigned 34-bit to 35-bit Integer Add","type":"resource"},{"count":1,"data":[36,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"unsigned 35-bit x unsigned 35-bit to 36-bit Integer Add","type":"resource"}],"data":[570,200,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":62}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:62","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":54}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:54","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"4-bit Select","type":"resource"}],"data":[7,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161},{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":65}]],"name":"memory_attributes.cpp:161 > memory_attributes.cpp:65","replace_name":true,"type":"resource"},{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":"161"}]],"name":"Store","type":"resource"}],"data":[1683,3369,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp","line":161}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp:161","type":"resource"}],"compute_units":1,"data":[4322,11488,23,0,76],"debug":[[{"filename":"memory_attributes.cpp","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"Kernel<2>","total_kernel_resources":[4322,11488,23,0,76],"total_percent":[1.31523,0.683755,0.672285,0.84777,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[15479,35711,140,0,236],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[195429,394283,632,123,236],"total_percent":[45.1055,23.4257,23.0737,23.2952,8.10277],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"Kernel<1>", "children":[{"type":"bb", "id":3, "name":"Kernel<1>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"Kernel<1>.B1", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"5", "Latency":"211", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"35"}]}, {"type":"inst", "id":35, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"218", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"218", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"Kernel<1>.B2", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":37, "name":"End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":6, "name":"Kernel<1>.B3", "children":[{"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"39"}]}, {"type":"inst", "id":39, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"2", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 2. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"Kernel<1>.B4", "children":[{"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":128}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":41, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"memtype", "id":42, "name":"Local Memory", "children":[{"type":"memsys", "id":43, "name":"dict_offset", "debug":[[{"filename":"memory_attributes.cpp", "line":116}]], "details":[{"type":"table", "Requested size":"128 bytes", "Implemented size":"512 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"4", "Number of private copies":"1", "Additional Information":"For each bank, 4 replicates were created to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":73, "name":"Kernel<2>", "children":[{"type":"bb", "id":74, "name":"Kernel<2>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":75, "name":"Kernel<2>.B1", "children":[{"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"5", "Latency":"211", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":105, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"106"}]}, {"type":"inst", "id":106, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"218", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"218", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":76, "name":"Kernel<2>.B2", "children":[{"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":87, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":107, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":108, "name":"End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":77, "name":"Kernel<2>.B3", "children":[{"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":89, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":91, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":92, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":93, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":94, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":95, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":97, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"6", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":100, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":109, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"110"}]}, {"type":"inst", "id":110, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"16", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"16", "II":"6", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 6. See Loops Analysis for more information."}]}, {"type":"bb", "id":78, "name":"Kernel<2>.B4", "children":[{"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":161}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":111, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":112, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"memtype", "id":113, "name":"Local Memory", "children":[{"type":"memsys", "id":114, "name":"dict_offset", "debug":[[{"filename":"memory_attributes.cpp", "line":149}]], "details":[{"type":"table", "Requested size":"128 bytes", "Implemented size":"256 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"2", "Number of private copies":"1", "Additional Information":[{"type":"text", "text":"For each bank, 2 replicates were created to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":143, "name":"Kernel<0>", "children":[{"type":"bb", "id":144, "name":"Kernel<0>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":145, "name":"Kernel<0>.B1", "children":[{"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"5", "Latency":"211", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":151, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":152, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"217", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":175, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"176"}]}, {"type":"inst", "id":176, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"218", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"218", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":146, "name":"Kernel<0>.B2", "children":[{"type":"inst", "id":154, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":155, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":157, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":177, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":178, "name":"End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":147, "name":"Kernel<0>.B3", "children":[{"type":"inst", "id":158, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":159, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":160, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":161, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":162, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":163, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":164, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":165, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":166, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":167, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":168, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":169, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"dict_offset", "Start Cycle":"2", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":170, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":171, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":172, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":173, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"dict_offset", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":179, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"180"}]}, {"type":"inst", "id":180, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":148, "name":"Kernel<0>.B4", "children":[{"type":"inst", "id":174, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":95}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":181, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":182, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"memtype", "id":183, "name":"Local Memory", "children":[{"type":"memsys", "id":184, "name":"dict_offset", "debug":[[{"filename":"memory_attributes.cpp", "line":83}]], "details":[{"type":"table", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"8 words", "Number of replicates":"1", "Number of private copies":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":72, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":43, "to":13}, {"from":43, "to":14}, {"from":43, "to":15}, {"from":43, "to":16}, {"from":43, "to":17}, {"from":43, "to":18}, {"from":43, "to":19}, {"from":43, "to":20}, {"from":43, "to":21}, {"from":43, "to":22}, {"from":43, "to":23}, {"from":43, "to":24}, {"from":43, "to":25}, {"from":43, "to":26}, {"from":43, "to":27}, {"from":43, "to":28}, {"from":29, "to":43}, {"from":9, "to":43}, {"from":30, "to":43}, {"from":10, "to":43}, {"from":31, "to":43}, {"from":11, "to":43}, {"from":32, "to":43}, {"from":12, "to":43}, {"from":35, "to":34}, {"from":3, "to":34}, {"from":8, "to":35}, {"from":9, "to":35}, {"from":10, "to":35}, {"from":11, "to":35}, {"from":12, "to":35}, {"from":35, "to":36}, {"from":13, "to":37}, {"from":14, "to":37}, {"from":15, "to":37}, {"from":16, "to":37}, {"from":39, "to":38}, {"from":37, "to":38}, {"from":29, "to":39}, {"from":30, "to":39}, {"from":31, "to":39}, {"from":32, "to":39}, {"from":39, "to":40}, {"from":33, "to":41}, {"from":34, "to":8}, {"from":8, "to":9}, {"from":8, "to":10}, {"from":8, "to":11}, {"from":8, "to":12}, {"from":36, "to":13}, {"from":36, "to":14}, {"from":36, "to":15}, {"from":36, "to":16}, {"from":38, "to":17}, {"from":38, "to":18}, {"from":38, "to":19}, {"from":38, "to":20}, {"from":38, "to":21}, {"from":38, "to":22}, {"from":38, "to":23}, {"from":38, "to":24}, {"from":38, "to":25}, {"from":38, "to":26}, {"from":38, "to":27}, {"from":38, "to":28}, {"from":26, "to":29}, {"from":20, "to":29}, {"from":23, "to":29}, {"from":27, "to":30}, {"from":17, "to":30}, {"from":24, "to":30}, {"from":28, "to":31}, {"from":18, "to":31}, {"from":21, "to":31}, {"from":25, "to":32}, {"from":19, "to":32}, {"from":22, "to":32}, {"from":40, "to":33}, {"from":33, "to":72}, {"from":72, "to":8}, {"from":114, "to":84}, {"from":114, "to":85}, {"from":114, "to":86}, {"from":114, "to":87}, {"from":114, "to":88}, {"from":114, "to":89}, {"from":114, "to":90}, {"from":114, "to":91}, {"from":114, "to":92}, {"from":114, "to":93}, {"from":114, "to":94}, {"from":114, "to":95}, {"from":114, "to":96}, {"from":114, "to":97}, {"from":114, "to":98}, {"from":114, "to":99}, {"from":100, "to":114}, {"from":80, "to":114}, {"from":101, "to":114}, {"from":81, "to":114}, {"from":102, "to":114}, {"from":82, "to":114}, {"from":83, "to":114}, {"from":103, "to":114}, {"from":106, "to":105}, {"from":74, "to":105}, {"from":79, "to":106}, {"from":80, "to":106}, {"from":81, "to":106}, {"from":82, "to":106}, {"from":83, "to":106}, {"from":106, "to":107}, {"from":84, "to":108}, {"from":85, "to":108}, {"from":86, "to":108}, {"from":87, "to":108}, {"from":110, "to":109}, {"from":108, "to":109}, {"from":100, "to":110}, {"from":101, "to":110}, {"from":102, "to":110}, {"from":103, "to":110}, {"from":110, "to":111}, {"from":104, "to":112}, {"from":105, "to":79}, {"from":79, "to":80}, {"from":79, "to":81}, {"from":79, "to":82}, {"from":79, "to":83}, {"from":107, "to":84}, {"from":107, "to":85}, {"from":107, "to":86}, {"from":107, "to":87}, {"from":109, "to":88}, {"from":109, "to":89}, {"from":109, "to":90}, {"from":109, "to":91}, {"from":109, "to":92}, {"from":109, "to":93}, {"from":109, "to":94}, {"from":109, "to":95}, {"from":109, "to":96}, {"from":109, "to":97}, {"from":109, "to":98}, {"from":109, "to":99}, {"from":97, "to":100}, {"from":91, "to":100}, {"from":94, "to":100}, {"from":98, "to":101}, {"from":88, "to":101}, {"from":95, "to":101}, {"from":99, "to":102}, {"from":89, "to":102}, {"from":92, "to":102}, {"from":96, "to":103}, {"from":90, "to":103}, {"from":93, "to":103}, {"from":111, "to":104}, {"from":72, "to":79}, {"from":104, "to":72}, {"from":184, "to":154}, {"from":184, "to":164}, {"from":184, "to":155}, {"from":184, "to":165}, {"from":184, "to":156}, {"from":184, "to":162}, {"from":184, "to":157}, {"from":184, "to":163}, {"from":184, "to":158}, {"from":184, "to":159}, {"from":184, "to":160}, {"from":184, "to":161}, {"from":184, "to":166}, {"from":184, "to":167}, {"from":184, "to":168}, {"from":184, "to":169}, {"from":150, "to":184}, {"from":170, "to":184}, {"from":151, "to":184}, {"from":171, "to":184}, {"from":152, "to":184}, {"from":172, "to":184}, {"from":153, "to":184}, {"from":173, "to":184}, {"from":176, "to":175}, {"from":144, "to":175}, {"from":149, "to":176}, {"from":150, "to":176}, {"from":151, "to":176}, {"from":152, "to":176}, {"from":153, "to":176}, {"from":176, "to":177}, {"from":154, "to":178}, {"from":155, "to":178}, {"from":156, "to":178}, {"from":157, "to":178}, {"from":180, "to":179}, {"from":178, "to":179}, {"from":158, "to":180}, {"from":159, "to":180}, {"from":160, "to":180}, {"from":161, "to":180}, {"from":162, "to":180}, {"from":163, "to":180}, {"from":164, "to":180}, {"from":165, "to":180}, {"from":166, "to":180}, {"from":167, "to":180}, {"from":168, "to":180}, {"from":169, "to":180}, {"from":170, "to":180}, {"from":171, "to":180}, {"from":172, "to":180}, {"from":173, "to":180}, {"from":180, "to":181}, {"from":174, "to":182}, {"from":175, "to":149}, {"from":149, "to":150}, {"from":149, "to":151}, {"from":149, "to":152}, {"from":149, "to":153}, {"from":177, "to":154}, {"from":177, "to":155}, {"from":177, "to":156}, {"from":177, "to":157}, {"from":179, "to":158}, {"from":179, "to":159}, {"from":179, "to":160}, {"from":179, "to":161}, {"from":179, "to":162}, {"from":179, "to":163}, {"from":179, "to":164}, {"from":179, "to":165}, {"from":179, "to":166}, {"from":179, "to":167}, {"from":179, "to":168}, {"from":179, "to":169}, {"from":179, "to":170}, {"from":179, "to":171}, {"from":179, "to":172}, {"from":179, "to":173}, {"from":181, "to":174}, {"from":72, "to":149}, {"from":174, "to":72}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: Kernel<1>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":110}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":36}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Kernel<1>.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"123"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":121}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Kernel<1>.B3", "data":["Yes", "2", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 12 failing nodes are listed.", "details":[{"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"128"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: Kernel<2>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":143}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":36}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Kernel<2>.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"156"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":154}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Kernel<2>.B3", "data":["Yes", "6", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"4.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"4.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"4.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"4.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"1.00 clock cycle Store Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"54"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}, {"type":"text", "text":"0.29 clock cycles 1-bit Or Operation (%L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"161"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"47"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: Kernel<0>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":81}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":36}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Kernel<0>.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":"90"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"memory_attributes.cpp", "line":88}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Kernel<0>.B3", "data":["Yes", "1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTS6KernelILi1EE", "id":1903695280, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"Kernel<1>.B0", "id":1902783408, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<1>.B1", "id":1902792992, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"218.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":119}]], "type":"loop"}, {"name":"Kernel<1>.B2", "id":1902793072, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<1>.B3", "id":1902793152, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"2", "ll":"1", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"loop"}, {"name":"Kernel<1>.B4", "id":1902793232, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k1_ZTS6KernelILi2EE", "id":1922256848, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"Kernel<2>.B0", "id":1903480000, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<2>.B1", "id":1903586256, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"218.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":152}]], "type":"loop"}, {"name":"Kernel<2>.B2", "id":1903587504, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"10.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<2>.B3", "id":1903587584, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"6", "ll":"1", "lt":"16.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"loop"}, {"name":"Kernel<2>.B4", "id":1903587664, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k2_ZTS6KernelILi0EE", "id":1902368208, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"Kernel<0>.B0", "id":1903693216, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<0>.B1", "id":1903701168, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"218.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":86}]], "type":"loop"}, {"name":"Kernel<0>.B2", "id":1903702416, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"10.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"Kernel<0>.B3", "id":1903702496, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":65}]], "type":"loop"}, {"name":"Kernel<0>.B4", "id":1903702576, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Kernel<0>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel<1>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel<2>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Kernel<0>", "data":[4299, 11126, 31, 0, 68], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel<1>", "data":[3970, 9521, 23, 0, 92], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel<2>", "data":[4322, 11488, 23, 0, 76], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[12591, 32135, 77, 0, 236]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2888, 3509, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[195429, 394283, 632, 123, 236], "data_percent":[22.8732, 23.0737, 23.2952, 8.10277]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":123}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":156}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "line":90}]]}]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "name":"dpc_common.hpp", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "content":"//==============================================================\012// Copyright  2020 Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012\012#ifndef _DP_HPP\012#define _DP_HPP\012\012#pragma once\012\012#include <stdlib.h>\012#include <exception>\012\012#include <CL/sycl.hpp>\012\012namespace dpc_common {\012// this exception handler with catch async exceptions\012static auto exception_handler = [](cl::sycl::exception_list eList) {\012  for (std::exception_ptr const &e : eList) {\012    try {\012      std::rethrow_exception(e);\012    } catch (std::exception const &e) {\012#if _DEBUG\012      std::cout << \"Failure\" << std::endl;\012#endif\012      std::terminate();\012    }\012  }\012};\012\012// The TimeInterval is a simple RAII class.\012// Construct the timer at the point you want to start timing.\012// Use the Elapsed() method to return time since construction.\012\012class TimeInterval {\012 public:\012  TimeInterval() : start_(std::chrono::steady_clock::now()) {}\012\012  double Elapsed() {\012    auto now = std::chrono::steady_clock::now();\012    return std::chrono::duration_cast<Duration>(now - start_).count();\012  }\012\012 private:\012  using Duration = std::chrono::duration<double>;\012  std::chrono::steady_clock::time_point start_;\012};\012\012};  // namespace dpc_common\012\012#endif\012"}, {"path":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "name":"memory_attributes.cpp", "has_active_debug_locs":false, "absName":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/memory_attributes/build/src/memory_attributes.cpp", "content":"//==============================================================\012// Copyright Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012#include <CL/sycl.hpp>\012#include <CL/sycl/INTEL/fpga_extensions.hpp>\012\012// dpc_common.hpp can be found in the dev-utilities include folder.\012// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\012#include \"dpc_common.hpp\"\012\012using namespace sycl;\012\012// constants for this tutorial\012constexpr size_t kRows = 8;\012constexpr size_t kVec = 4;\012constexpr size_t kMaxVal = 512;\012constexpr size_t kNumTests = 64;\012constexpr size_t kMaxIter = 8;\012\012// the kernel class name\012// templating allows us to easily instantiate different versions of the kernel\012template<int AttrType>\012class Kernel;\012\012// The shared compute function for host and device code\012size_t Compute(unsigned init, unsigned dict_offset[][kVec]) {\012  // We do not provide any attributes for compare_offset and hash;\012  // we let the compiler decide what's best based on the access pattern\012  // and their size.\012  unsigned compare_offset[kVec][kVec];\012  unsigned hash[kVec];\012\012  #pragma unroll\012  for (size_t i = 0; i < kVec; i++) {\012    hash[i] = (++init) & (kRows - 1);\012  }\012\012  size_t count = 0, iter = 0;\012  do {\012    // After unrolling both loops, we have kVec*kVec reads from dict_offset\012    #pragma unroll\012    for (size_t i = 0; i < kVec; i++) {\012      #pragma unroll\012      for (size_t k = 0; k < kVec; ++k) {\012        compare_offset[k][i] = dict_offset[hash[i]][k];\012      }\012    }\012\012    // After unrolling, we have kVec writes to dict_offset\012    #pragma unroll\012    for (size_t k = 0; k < kVec; ++k) {\012      dict_offset[hash[k]][k] = (init << k);\012    }\012    init++;\012\012    #pragma unroll\012    for (size_t i = 0; i < kVec; i++) {\012      #pragma unroll\012      for (size_t k = 0; k < kVec; ++k) {\012        count += compare_offset[i][k];\012      }\012    }\012  } while (++iter < kMaxIter);\012  return count;\012}\012\012// We use partial template specialization to apply different attributes to the\012// 'dict_offset' variable in the kernel.\012// This serves as a baseline implementation where no attributes are applied\012// to the variable. The compiler uses heuristics to try and find the best\012// configuration\012template<int AttrType>\012event submitKernel(queue& q, unsigned init, buffer<unsigned, 1>& d_buf,\012                      buffer<unsigned, 1>& r_buf) {\012  auto e = q.submit([&](handler &h) {\012    accessor d_accessor(d_buf, h, read_only);\012    accessor r_accessor(r_buf, h, write_only, noinit);\012\012    h.single_task<Kernel<AttrType>>([=]() [[intel::kernel_args_restrict]] {\012      // Declare 'dict_offset' whose attributes are applied based on AttrType\012      unsigned dict_offset[kRows][kVec];\012\012      // Initialize 'dict_offset' with values from global memory.\012      for (size_t i = 0; i < kRows; ++i) {\012        #pragma unroll\012        for (size_t k = 0; k < kVec; ++k) {\012          // After unrolling, we end up with kVec writes to dict_offset.\012          dict_offset[i][k] = d_accessor[i * kVec + k];\012        }\012      }\012\012      // compute the result\012      r_accessor[0] = Compute(init, dict_offset);\012    });\012  });\012\012  return e;\012}\012\012// Define version 1 of the kernel - using a single pumped memory \012template<>\012event submitKernel<1>(queue& q, unsigned init, buffer<unsigned, 1>& d_buf,\012                      buffer<unsigned, 1>& r_buf) {\012  auto e = q.submit([&](handler &h) {\012    accessor d_accessor(d_buf, h, read_only);\012    accessor r_accessor(r_buf, h, write_only, noinit);\012\012    h.single_task<Kernel<1>>([=]() [[intel::kernel_args_restrict]] {\012      // Declare 'dict_offset' whose attributes are applied based on AttrType\012      [[intel::singlepump,\012        intel::fpga_memory(\"MLAB\"),\012        intel::numbanks(kVec),\012        intel::max_replicates(kVec)]]\012      unsigned dict_offset[kRows][kVec];\012\012      // Initialize 'dict_offset' with values from global memory.\012      for (size_t i = 0; i < kRows; ++i) {\012        #pragma unroll\012        for (size_t k = 0; k < kVec; ++k) {\012          // After unrolling, we end up with kVec writes to dict_offset.\012          dict_offset[i][k] = d_accessor[i * kVec + k];\012        }\012      }\012\012      // compute the result\012      r_accessor[0] = Compute(init, dict_offset);\012    });\012  });\012\012  return e;\012}\012\012// Define version 2 of the kernel - using a double pumped memory \012template<>\012event submitKernel<2>(queue& q, unsigned init, buffer<unsigned, 1>& d_buf,\012                      buffer<unsigned, 1>& r_buf) {\012  auto e = q.submit([&](handler &h) {\012    accessor d_accessor(d_buf, h, read_only);\012    accessor r_accessor(r_buf, h, write_only, noinit);\012\012    h.single_task<Kernel<2>>([=]() [[intel::kernel_args_restrict]] {\012      // Declare 'dict_offset' whose attributes are applied based on AttrType\012      [[intel::doublepump,\012        intel::fpga_memory(\"MLAB\"),\012        intel::numbanks(kVec),\012        intel::max_replicates(kVec)]]\012      unsigned dict_offset[kRows][kVec];\012\012      // Initialize 'dict_offset' with values from global memory.\012      for (size_t i = 0; i < kRows; ++i) {\012        #pragma unroll\012        for (size_t k = 0; k < kVec; ++k) {\012          // After unrolling, we end up with kVec writes to dict_offset.\012          dict_offset[i][k] = d_accessor[i * kVec + k];\012        }\012      }\012\012      // compute the result\012      r_accessor[0] = Compute(init, dict_offset);\012    });\012  });\012\012  return e;\012}\012\012template<int AttrType>\012unsigned RunKernel(unsigned init, const unsigned dict_offset_init[]) {\012  unsigned result = 0;\012\012#if defined(FPGA_EMULATOR)\012  INTEL::fpga_emulator_selector device_selector;\012#else\012  INTEL::fpga_selector device_selector;\012#endif\012\012  try {\012    queue q(device_selector, dpc_common::exception_handler);\012\012    // Flatten the 2D array to a 1D buffer, because the\012    // buffer constructor requires a pointer to input data\012    // that is contiguous in memory.\012    buffer<unsigned, 1> d_buf(dict_offset_init, range<1>(kRows * kVec));\012    buffer<unsigned, 1> r_buf(&result, 1);\012\012    // submit the kernel\012    auto e = submitKernel<AttrType>(q, init, d_buf, r_buf);\012\012  } catch (sycl::exception const &e) {\012    // Catches exceptions in the host code\012    std::cerr << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\012\012    // Most likely the runtime couldn't find FPGA hardware!\012    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\012      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\012                   \"system has a correctly configured FPGA board.\\n\";\012      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\012      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\012                   \"-DFPGA_EMULATOR.\\n\";\012    }\012    std::terminate();\012  }\012\012  return result;\012}\012\012// This host side function performs the same computation as the device side\012// kernel, and is used to verify functional correctness.\012unsigned GoldenRun(unsigned init, unsigned const dict_offset_init[]) {\012  unsigned dict_offset[kRows][kVec];\012  for (size_t i = 0; i < kRows; ++i) {\012    for (size_t k = 0; k < kVec; ++k) {\012      dict_offset[i][k] = dict_offset_init[i * kVec + k];\012    }\012  }\012  return Compute(init, dict_offset);\012}\012\012int main() {\012  srand(0);\012\012  bool passed = true;\012\012  for (size_t j = 0; j < kNumTests; j++) {\012    unsigned init = rand() % kMaxVal;\012    unsigned int dict_offset_init[kRows * kVec];\012\012    // initialize input data with random values\012    for (size_t i = 0; i < kRows; ++i) {\012      for (size_t k = 0; k < kVec; ++k) {\012        dict_offset_init[i * kVec + k] = rand() % kMaxVal;\012      }\012    }\012\012    // compute the golden result\012    unsigned golden_result = GoldenRun(init, dict_offset_init);\012\012    // run the kernel with 'singlepump' memory attribute\012    unsigned result_sp = RunKernel<1>(init, dict_offset_init);\012\012    if (!(result_sp == golden_result)) {\012      passed = false;\012      std::cout << \"  Test#\" << j\012                << \": mismatch: \" << result_sp << \" != \" << golden_result\012                << \" (result_sp != golden_result)\\n\";\012    }\012\012    // run the kernel with 'doublepump' memory attribute\012    unsigned result_dp = RunKernel<2>(init, dict_offset_init);\012\012    if (!(result_dp == golden_result)) {\012      passed = false;\012      std::cout << \"  Test#\" << j\012                << \": mismatch: \" << result_dp << \" != \" << golden_result\012                << \" (result_dp != golden_result)\\n\";\012    }\012\012    // run the kernel with no memory attributes\012    unsigned result_na = RunKernel<0>(init, dict_offset_init);\012\012    if (!(result_na == golden_result)) {\012      passed = false;\012      std::cout << \"  Test#\" << j\012                << \": mismatch: \" << result_na << \" != \" << golden_result\012                << \" (result_na != golden_result)\\n\";\012    }\012  }\012\012  if (passed) {\012    std::cout << \"PASSED: all kernel results are correct.\\n\";\012  } else {\012    std::cout << \"FAILED\\n\";\012    return 1;\012  }\012\012  return 0;\012}\012"}];
var alpha_viewer=false;