;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* E */
E__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
E__0__MASK EQU 0x02
E__0__PC EQU CYREG_IO_PC_PRT15_PC1
E__0__PORT EQU 15
E__0__SHIFT EQU 1
E__AG EQU CYREG_PRT15_AG
E__AMUX EQU CYREG_PRT15_AMUX
E__BIE EQU CYREG_PRT15_BIE
E__BIT_MASK EQU CYREG_PRT15_BIT_MASK
E__BYP EQU CYREG_PRT15_BYP
E__CTL EQU CYREG_PRT15_CTL
E__DM0 EQU CYREG_PRT15_DM0
E__DM1 EQU CYREG_PRT15_DM1
E__DM2 EQU CYREG_PRT15_DM2
E__DR EQU CYREG_PRT15_DR
E__INP_DIS EQU CYREG_PRT15_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
E__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT15_LCD_EN
E__MASK EQU 0x02
E__PORT EQU 15
E__PRT EQU CYREG_PRT15_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
E__PS EQU CYREG_PRT15_PS
E__SHIFT EQU 1
E__SLW EQU CYREG_PRT15_SLW

/* CS */
CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CS__0__MASK EQU 0x10
CS__0__PC EQU CYREG_IO_PC_PRT15_PC4
CS__0__PORT EQU 15
CS__0__SHIFT EQU 4
CS__1__INTTYPE EQU CYREG_PICU15_INTTYPE5
CS__1__MASK EQU 0x20
CS__1__PC EQU CYREG_IO_PC_PRT15_PC5
CS__1__PORT EQU 15
CS__1__SHIFT EQU 5
CS__AG EQU CYREG_PRT15_AG
CS__AMUX EQU CYREG_PRT15_AMUX
CS__BIE EQU CYREG_PRT15_BIE
CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS__BYP EQU CYREG_PRT15_BYP
CS__CTL EQU CYREG_PRT15_CTL
CS__DM0 EQU CYREG_PRT15_DM0
CS__DM1 EQU CYREG_PRT15_DM1
CS__DM2 EQU CYREG_PRT15_DM2
CS__DR EQU CYREG_PRT15_DR
CS__INP_DIS EQU CYREG_PRT15_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT15_LCD_EN
CS__MASK EQU 0x30
CS__PORT EQU 15
CS__PRT EQU CYREG_PRT15_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS__PS EQU CYREG_PRT15_PS
CS__SHIFT EQU 4
CS__SLW EQU CYREG_PRT15_SLW

/* DB */
DB__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
DB__0__MASK EQU 0x01
DB__0__PC EQU CYREG_PRT0_PC0
DB__0__PORT EQU 0
DB__0__SHIFT EQU 0
DB__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
DB__1__MASK EQU 0x02
DB__1__PC EQU CYREG_PRT0_PC1
DB__1__PORT EQU 0
DB__1__SHIFT EQU 1
DB__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
DB__2__MASK EQU 0x04
DB__2__PC EQU CYREG_PRT0_PC2
DB__2__PORT EQU 0
DB__2__SHIFT EQU 2
DB__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
DB__3__MASK EQU 0x08
DB__3__PC EQU CYREG_PRT0_PC3
DB__3__PORT EQU 0
DB__3__SHIFT EQU 3
DB__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
DB__4__MASK EQU 0x10
DB__4__PC EQU CYREG_PRT0_PC4
DB__4__PORT EQU 0
DB__4__SHIFT EQU 4
DB__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
DB__5__MASK EQU 0x20
DB__5__PC EQU CYREG_PRT0_PC5
DB__5__PORT EQU 0
DB__5__SHIFT EQU 5
DB__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
DB__6__MASK EQU 0x40
DB__6__PC EQU CYREG_PRT0_PC6
DB__6__PORT EQU 0
DB__6__SHIFT EQU 6
DB__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
DB__7__MASK EQU 0x80
DB__7__PC EQU CYREG_PRT0_PC7
DB__7__PORT EQU 0
DB__7__SHIFT EQU 7
DB__AG EQU CYREG_PRT0_AG
DB__AMUX EQU CYREG_PRT0_AMUX
DB__BIE EQU CYREG_PRT0_BIE
DB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DB__BYP EQU CYREG_PRT0_BYP
DB__CTL EQU CYREG_PRT0_CTL
DB__DM0 EQU CYREG_PRT0_DM0
DB__DM1 EQU CYREG_PRT0_DM1
DB__DM2 EQU CYREG_PRT0_DM2
DB__DR EQU CYREG_PRT0_DR
DB__INP_DIS EQU CYREG_PRT0_INP_DIS
DB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DB__LCD_EN EQU CYREG_PRT0_LCD_EN
DB__MASK EQU 0xFF
DB__PORT EQU 0
DB__PRT EQU CYREG_PRT0_PRT
DB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DB__PS EQU CYREG_PRT0_PS
DB__SHIFT EQU 0
DB__SLW EQU CYREG_PRT0_SLW

/* RS */
RS__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
RS__0__MASK EQU 0x04
RS__0__PC EQU CYREG_IO_PC_PRT15_PC2
RS__0__PORT EQU 15
RS__0__SHIFT EQU 2
RS__AG EQU CYREG_PRT15_AG
RS__AMUX EQU CYREG_PRT15_AMUX
RS__BIE EQU CYREG_PRT15_BIE
RS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RS__BYP EQU CYREG_PRT15_BYP
RS__CTL EQU CYREG_PRT15_CTL
RS__DM0 EQU CYREG_PRT15_DM0
RS__DM1 EQU CYREG_PRT15_DM1
RS__DM2 EQU CYREG_PRT15_DM2
RS__DR EQU CYREG_PRT15_DR
RS__INP_DIS EQU CYREG_PRT15_INP_DIS
RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT15_LCD_EN
RS__MASK EQU 0x04
RS__PORT EQU 15
RS__PRT EQU CYREG_PRT15_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RS__PS EQU CYREG_PRT15_PS
RS__SHIFT EQU 2
RS__SLW EQU CYREG_PRT15_SLW

/* RST */
RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
RST__0__MASK EQU 0x08
RST__0__PC EQU CYREG_IO_PC_PRT15_PC3
RST__0__PORT EQU 15
RST__0__SHIFT EQU 3
RST__AG EQU CYREG_PRT15_AG
RST__AMUX EQU CYREG_PRT15_AMUX
RST__BIE EQU CYREG_PRT15_BIE
RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RST__BYP EQU CYREG_PRT15_BYP
RST__CTL EQU CYREG_PRT15_CTL
RST__DM0 EQU CYREG_PRT15_DM0
RST__DM1 EQU CYREG_PRT15_DM1
RST__DM2 EQU CYREG_PRT15_DM2
RST__DR EQU CYREG_PRT15_DR
RST__INP_DIS EQU CYREG_PRT15_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT15_LCD_EN
RST__MASK EQU 0x08
RST__PORT EQU 15
RST__PRT EQU CYREG_PRT15_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RST__PS EQU CYREG_PRT15_PS
RST__SHIFT EQU 3
RST__SLW EQU CYREG_PRT15_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
