Loading plugins phase: Elapsed time ==> 0s.808ms
Initializing data phase: Elapsed time ==> 4s.615ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.463ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.136ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  thermocouple interface.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -dcpsoc3 thermocouple interface.v -verilog
======================================================================

======================================================================
Compiling:  thermocouple interface.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -dcpsoc3 thermocouple interface.v -verilog
======================================================================

======================================================================
Compiling:  thermocouple interface.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -dcpsoc3 -verilog thermocouple interface.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 22 17:40:05 2014


======================================================================
Compiling:  thermocouple interface.v
Program  :   vpp
Options  :    -yv2 -q10 thermocouple interface.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 22 17:40:06 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'thermocouple interface.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  thermocouple interface.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -dcpsoc3 -verilog thermocouple interface.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 22 17:40:06 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\codegentemp\thermocouple interface.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\codegentemp\thermocouple interface.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  thermocouple interface.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -dcpsoc3 -verilog thermocouple interface.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 22 17:40:08 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\codegentemp\thermocouple interface.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\codegentemp\thermocouple interface.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\master:BSPIM:mosi_after_ld\
	\master:BSPIM:so_send\
	Net_10
	\master:BSPIM:mosi_fin\
	\master:BSPIM:mosi_cpha_0\
	\master:BSPIM:mosi_cpha_1\
	\master:BSPIM:pre_mosi\
	\master:BSPIM:dpcounter_zero\
	\master:BSPIM:control_7\
	\master:BSPIM:control_6\
	\master:BSPIM:control_5\
	\master:BSPIM:control_4\
	\master:BSPIM:control_3\
	\master:BSPIM:control_2\
	\master:BSPIM:control_1\
	\master:BSPIM:control_0\
	\master:Net_253\


Deleted 17 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \master:BSPIM:tx_status_3\ to \master:BSPIM:load_rx_data\
Aliasing \master:BSPIM:tx_status_6\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:tx_status_5\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_3\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_2\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_1\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:rx_status_0\ to \master:BSPIM:pol_supprt\
Aliasing zero to \master:BSPIM:pol_supprt\
Aliasing \master:Net_274\ to \master:BSPIM:pol_supprt\
Aliasing tmpOE__dataPin_net_0 to one
Aliasing tmpOE__selectPin_net_0 to one
Aliasing tmpOE__clockPin_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing \master:BSPIM:so_send_reg\\D\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:mosi_pre_reg\\D\ to \master:BSPIM:pol_supprt\
Aliasing \master:BSPIM:dpcounter_one_reg\\D\ to \master:BSPIM:load_rx_data\
Removing Lhs of wire \master:Net_276\[0] = Net_14[1]
Removing Rhs of wire \master:BSPIM:load_rx_data\[5] = \master:BSPIM:dpcounter_one\[6]
Removing Lhs of wire \master:BSPIM:miso_to_dp\[8] = \master:Net_244\[9]
Removing Lhs of wire \master:Net_244\[9] = Net_13[152]
Removing Rhs of wire \master:BSPIM:mosi_from_dp\[20] = \master:BSPIM:mosi_from_dpL\[131]
Removing Rhs of wire \master:BSPIM:tx_status_1\[36] = \master:BSPIM:dpMOSI_fifo_empty\[37]
Removing Rhs of wire \master:BSPIM:tx_status_2\[38] = \master:BSPIM:dpMOSI_fifo_not_full\[39]
Removing Lhs of wire \master:BSPIM:tx_status_3\[40] = \master:BSPIM:load_rx_data\[5]
Removing Rhs of wire \master:BSPIM:rx_status_4\[42] = \master:BSPIM:dpMISO_fifo_full\[43]
Removing Rhs of wire \master:BSPIM:rx_status_5\[44] = \master:BSPIM:dpMISO_fifo_not_empty\[45]
Removing Lhs of wire \master:BSPIM:tx_status_6\[47] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:tx_status_5\[48] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_3\[49] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_2\[50] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_1\[51] = \master:BSPIM:pol_supprt\[7]
Removing Lhs of wire \master:BSPIM:rx_status_0\[52] = \master:BSPIM:pol_supprt\[7]
Removing Rhs of wire \master:Net_273\[62] = \master:BSPIM:pol_supprt\[7]
Removing Rhs of wire zero[67] = \master:Net_273\[62]
Removing Lhs of wire \master:Net_274\[153] = zero[67]
Removing Lhs of wire tmpOE__dataPin_net_0[156] = one[3]
Removing Lhs of wire tmpOE__selectPin_net_0[161] = one[3]
Removing Lhs of wire tmpOE__clockPin_net_0[167] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[173] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[174] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[175] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[176] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[177] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[178] = one[3]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[179] = one[3]
Removing Lhs of wire \master:BSPIM:so_send_reg\\D\[196] = zero[67]
Removing Lhs of wire \master:BSPIM:mosi_pre_reg\\D\[202] = zero[67]
Removing Lhs of wire \master:BSPIM:dpcounter_one_reg\\D\[204] = \master:BSPIM:load_rx_data\[5]
Removing Lhs of wire \master:BSPIM:mosi_from_dp_reg\\D\[205] = \master:BSPIM:mosi_from_dp\[20]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\master:BSPIM:load_rx_data\' (cost = 1):
\master:BSPIM:load_rx_data\ <= ((not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj" -dcpsoc3 "thermocouple interface.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.952ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Tuesday, 22 July 2014 17:40:08
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\thermocouple interface.cydsn\thermocouple interface.cyprj -d CY8C5868AXI-LP035 thermocouple interface.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \master:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \master:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clock'. Fanout=1, Signal=Net_14
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\master:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:so_send_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \master:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_11D:macrocell'
    Removed unused cell/equation 'Net_12D:macrocell'
    Removed unused cell/equation '\master:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = clockPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => clockPin(0)__PA ,
            input => Net_11 ,
            pad => clockPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dataPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dataPin(0)__PA ,
            fb => Net_13 ,
            pad => dataPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = selectPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => selectPin(0)__PA ,
            input => Net_12 ,
            pad => selectPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_11, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_11
        );
        Output = Net_11 (fanout=2)

    MacroCell: Name=Net_12, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_12
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_12
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_12
        );
        Output = Net_12 (fanout=2)

    MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)

    MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
            chain_out => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \master:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_13 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            so_comb => \master:BSPIM:mosi_from_dp\ ,
            chain_in => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \master:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\master:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_6 => \master:BSPIM:rx_status_6\ ,
            status_5 => \master:BSPIM:rx_status_5\ ,
            status_4 => \master:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\master:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_4 => \master:BSPIM:tx_status_4\ ,
            status_3 => \master:BSPIM:load_rx_data\ ,
            status_2 => \master:BSPIM:tx_status_2\ ,
            status_1 => \master:BSPIM:tx_status_1\ ,
            status_0 => \master:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\master:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_14 ,
            enable => \master:BSPIM:cnt_enable\ ,
            count_6 => \master:BSPIM:count_6\ ,
            count_5 => \master:BSPIM:count_5\ ,
            count_4 => \master:BSPIM:count_4\ ,
            count_3 => \master:BSPIM:count_3\ ,
            count_2 => \master:BSPIM:count_2\ ,
            count_1 => \master:BSPIM:count_1\ ,
            count_0 => \master:BSPIM:count_0\ ,
            tc => \master:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011011"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   13 :   59 :   72 :  18.06%
UDB Macrocells                :   13 :  179 :  192 :   6.77%
UDB Unique Pterms             :   33 :  351 :  384 :   8.59%
UDB Total Pterms              :   38 :      :      : 
UDB Datapath Cells            :    2 :   22 :   24 :   8.33%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    2 
UDB Control Cells             :    1 :   23 :   24 :   4.17%
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    0 :   32 :   32 :   0.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.706ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.974ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : clockPin(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : dataPin(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : selectPin(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            5.14
               Macrocells :            1.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 85, final cost is 85 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      10.00 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
        chain_out => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \master:BSPIM:sR16:Dp:u1\

statusicell: Name =\master:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_6 => \master:BSPIM:rx_status_6\ ,
        status_5 => \master:BSPIM:rx_status_5\ ,
        status_4 => \master:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\master:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_14 ,
        enable => \master:BSPIM:cnt_enable\ ,
        count_6 => \master:BSPIM:count_6\ ,
        count_5 => \master:BSPIM:count_5\ ,
        count_4 => \master:BSPIM:count_4\ ,
        count_3 => \master:BSPIM:count_3\ ,
        count_2 => \master:BSPIM:count_2\ ,
        count_1 => \master:BSPIM:count_1\ ,
        count_0 => \master:BSPIM:count_0\ ,
        tc => \master:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011011"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_11, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_11
        );
        Output = Net_11 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_13 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        so_comb => \master:BSPIM:mosi_from_dp\ ,
        chain_in => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \master:BSPIM:sR16:Dp:u0\

statusicell: Name =\master:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_4 => \master:BSPIM:tx_status_4\ ,
        status_3 => \master:BSPIM:load_rx_data\ ,
        status_2 => \master:BSPIM:tx_status_2\ ,
        status_1 => \master:BSPIM:tx_status_1\ ,
        status_0 => \master:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_12, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_12
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_12
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_12
        );
        Output = Net_12 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = dataPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dataPin(0)__PA ,
        fb => Net_13 ,
        pad => dataPin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = selectPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => selectPin(0)__PA ,
        input => Net_12 ,
        pad => selectPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = clockPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => clockPin(0)__PA ,
        input => Net_11 ,
        pad => clockPin(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_14 ,
            dclk_0 => Net_14_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |       dataPin(0) | FB(Net_13)
     |   4 |     * |      NONE |         CMOS_OUT |     selectPin(0) | In(Net_12)
     |   5 |     * |      NONE |         CMOS_OUT |      clockPin(0) | In(Net_11)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.023ms
Digital Placement phase: Elapsed time ==> 3s.520ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.659ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in thermocouple interface_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.894ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.275ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.372ms
API generation phase: Elapsed time ==> 1s.447ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.002ms
