{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634531122222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634531122227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 00:25:22 2021 " "Processing started: Mon Oct 18 00:25:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634531122227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122228 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1634531122293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122438 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634531122793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_by2:frediv_2\|out_clk frequency_divider_by2:frediv_2\|out_clk " "create_clock -period 1.000 -name frequency_divider_by2:frediv_2\|out_clk frequency_divider_by2:frediv_2\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634531122793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_by2:frediv_1\|out_clk frequency_divider_by2:frediv_1\|out_clk " "create_clock -period 1.000 -name frequency_divider_by2:frediv_1\|out_clk frequency_divider_by2:frediv_1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634531122793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " "create_clock -period 1.000 -name imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634531122793 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122793 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout " "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634531122798 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122798 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1634531122803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634531122812 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634531122961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.181 " "Worst-case setup slack is -12.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.181          -11168.319 frequency_divider_by2:frediv_2\|out_clk  " "  -12.181          -11168.319 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.717              -4.717 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "   -4.717              -4.717 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204             -95.571 clock  " "   -2.204             -95.571 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 frequency_divider_by2:frediv_1\|out_clk  " "   -0.599              -0.599 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.106               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    0.614               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.627               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 clock  " "    0.967               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -133.549 clock  " "   -3.000            -133.549 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1290.140 frequency_divider_by2:frediv_2\|out_clk  " "   -1.285           -1290.140 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 frequency_divider_by2:frediv_1\|out_clk  " "   -1.285              -1.285 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.467               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531122977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531122977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634531123313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout " "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634531123736 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634531123760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.187 " "Worst-case setup slack is -11.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.187          -10315.987 frequency_divider_by2:frediv_2\|out_clk  " "  -11.187          -10315.987 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318              -4.318 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "   -4.318              -4.318 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907             -82.523 clock  " "   -1.907             -82.523 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476              -0.476 frequency_divider_by2:frediv_1\|out_clk  " "   -0.476              -0.476 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.098               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    0.514               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.578               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 clock  " "    0.907               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.437 clock  " "   -3.000            -131.437 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1290.140 frequency_divider_by2:frediv_2\|out_clk  " "   -1.285           -1290.140 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 frequency_divider_by2:frediv_1\|out_clk  " "   -1.285              -1.285 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.318               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531123786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531123786 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634531124175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout " "Cell: my_processor\|Control\|WideNor0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1634531124251 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634531124261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.963 " "Worst-case setup slack is -5.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.963           -5433.673 frequency_divider_by2:frediv_2\|out_clk  " "   -5.963           -5433.673 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.097              -2.097 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "   -2.097              -2.097 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846             -20.949 clock  " "   -0.846             -20.949 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.052 frequency_divider_by2:frediv_1\|out_clk  " "   -0.052              -0.052 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.042               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.277               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    0.323               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clock  " "    0.444               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.298 clock  " "   -3.000             -57.298 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1004.000 frequency_divider_by2:frediv_2\|out_clk  " "   -1.000           -1004.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 frequency_divider_by2:frediv_1\|out_clk  " "   -1.000              -1.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\]  " "    0.262               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_mi91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634531124286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531124286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531125075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531125162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5096 " "Peak virtual memory: 5096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634531125252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 00:25:25 2021 " "Processing ended: Mon Oct 18 00:25:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634531125252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634531125252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634531125252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634531125252 ""}
