{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737659866895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737659866895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 20:17:46 2025 " "Processing started: Thu Jan 23 20:17:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737659866895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1737659866895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1737659866910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1737659867521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1737659867521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser_udp_datagrama.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parser_udp_datagrama.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parser_UDP_datagrama-rtl " "Found design unit 1: Parser_UDP_datagrama-rtl" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737659881548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parser_UDP_datagrama " "Found entity 1: Parser_UDP_datagrama" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737659881548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1737659881548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parser_UDP_datagrama " "Elaborating entity \"Parser_UDP_datagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1737659881594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_channel Parser_UDP_datagrama.vhd(33) " "Verilog HDL or VHDL warning at Parser_UDP_datagrama.vhd(33): object \"next_channel\" assigned a value but never read" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1737659881610 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "udp_payload_length Parser_UDP_datagrama.vhd(48) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(48): signal \"udp_payload_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1737659881610 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_channel Parser_UDP_datagrama.vhd(49) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(49): signal \"s_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1737659881610 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out_endofpacket Parser_UDP_datagrama.vhd(50) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(50): signal \"s_out_endofpacket\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1737659881610 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out_startofpacket Parser_UDP_datagrama.vhd(51) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(51): signal \"s_out_startofpacket\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1737659881610 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_counter Parser_UDP_datagrama.vhd(42) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(42): inferring latch(es) for signal or variable \"next_counter\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1737659881626 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_counter Parser_UDP_datagrama.vhd(172) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(172): signal \"next_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1737659881626 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[0\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[1\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[2\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[3\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[4\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[4\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[5\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[5\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[6\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[6\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[7\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[7\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[8\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[8\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[9\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[9\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[10\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[10\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[11\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[11\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[12\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[12\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[13\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[13\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[14\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[14\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[15\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[15\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[16\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[16\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[17\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[17\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[18\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[18\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[19\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[19\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[20\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[20\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[21\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[21\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[22\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[22\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[23\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[23\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[24\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[24\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[25\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[25\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[26\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[26\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[27\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[27\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[28\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[28\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[29\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[29\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[30\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[30\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[31\] Parser_UDP_datagrama.vhd(42) " "Inferred latch for \"next_counter\[31\]\" at Parser_UDP_datagrama.vhd(42)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1737659881657 "|Parser_UDP_datagrama"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737659882017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 23 20:18:02 2025 " "Processing ended: Thu Jan 23 20:18:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737659882017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737659882017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737659882017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1737659882017 ""}
