i CLK
m 0 0
u 8 128
p {p:CLK}{t:registers\[0\].CLK}{p:registers\[0\].CLK}{t:registers\[0\].DOUT[15:0].C}
e ckid0_0 {t:registers\[0\].DOUT[15:0].C} sdffr
c ckid0_0 {p:CLK} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
