Source Block: oh/emmu/hdl/emmu.v@96:106@HdlStmAssign

   /*****************************/
   /*MMU READ  LOGIC            */
   /*****************************/
   assign write_in              = emesh_packet_in[1];     //TODO:  
   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];
   
   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (
					   // Outputs
					   .rd_data		(emmu_lookup_data[MW-1:0]),
					   // Inputs

Diff Content:
- 101    assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];
+ 101    packet2emesh p2e (//outputs
+ 101 		     .write_out		(write_in),
+ 101 		     .datamode_out	(),
+ 101 		     .ctrlmode_out	(),
+ 101 		     .data_out		(),
+ 101 		     .dstaddr_out	(emmu_rd_addr[AW-1:0]),
+ 101 		     .srcaddr_out	(),
+ 101 		     .packet_in		(emesh_packet_in[PW-1:0]));

Clone Blocks:
Clone Blocks 1:
oh/emmu/hdl/emmu.v@95:105
   assign mi_dout[DW-1:0] = 'b0;

   /*****************************/
   /*MMU READ  LOGIC            */
   /*****************************/
   assign write_in              = emesh_packet_in[1];     //TODO:  
   assign emmu_rd_addr[MAW-1:0] = emesh_packet_in[39:28];
   
   memory_dp #(.DW(MW),.AW(MAW)) memory_dp (
					   // Outputs
					   .rd_data		(emmu_lookup_data[MW-1:0]),

