=========================================================================================================
Auto created by Tang Dynasty v5.6.88061
   Copyright (c) 2012-2023 Anlogic Inc.
Sun May 12 22:21:37 2024
=========================================================================================================


Top Model:                sd_isp_hdmi_top                                                 
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../adc_sdc/hdmi_ph1.sdc                                      
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: sys_clk                                                  
Clock = sys_clk, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: sdcard_clk                                               
Clock = sdcard_clk, period 10ns, rising at 0ns, falling at 0.05ns

1592 endpoints analyzed totally, and 43720 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.493ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg20_syn_216 (142 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.507 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.313ns  (logic 2.758ns, net 5.555ns, 33% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.q[0]  clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/reg40_syn_88.b[0] (u_sd_top/u_sd_operation/sd_int_req) net  (fanout = 53)      0.831 r     3.253      ../../../rtl/sdcard_top/sd_operation.v(259)
 u_sd_top/u_sd_operation/reg40_syn_88.f[0]                   cell (LUT3)             0.333 r     3.586
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.b[1] (u_sd_top/u_sd_operation/sd_clk_n) net  (fanout = 2)       0.525 r     4.111                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.431 r     4.542
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.416                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.847
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.241      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.649
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.147      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.409
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     9.024                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.229
 u_sd_top/u_sd_operation/reg20_syn_216.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r    10.047      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg0 (LUT4)        0.542      10.589
 Arrival time                                                                       10.589                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.507ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.576 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.244ns  (logic 2.690ns, net 5.554ns, 32% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.c[1] (u_sd_top/u_sd_operation/sd_tran_state[1]) net  (fanout = 36)      0.882 r     3.304      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.348 r     3.652
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.125                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.473
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.347                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.778
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.172      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.580
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.078      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.340
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.955                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.160
 u_sd_top/u_sd_operation/reg20_syn_216.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r     9.978      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg0 (LUT4)        0.542      10.520
 Arrival time                                                                       10.520                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.576ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.622 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.198ns  (logic 2.604ns, net 5.594ns, 31% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.d[1] (u_sd_top/u_sd_operation/sd_tran_state[0]) net  (fanout = 22)      0.922 r     3.344      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.262 r     3.606
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.079                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.427
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.301                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.732
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.126      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.534
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.032      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.294
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.909                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.114
 u_sd_top/u_sd_operation/reg20_syn_216.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r     9.932      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg0 (LUT4)        0.542      10.474
 Arrival time                                                                       10.474                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.622ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg20_syn_216 (144 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.507 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.313ns  (logic 2.758ns, net 5.555ns, 33% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.q[0]  clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/reg40_syn_88.b[0] (u_sd_top/u_sd_operation/sd_int_req) net  (fanout = 53)      0.831 r     3.253      ../../../rtl/sdcard_top/sd_operation.v(259)
 u_sd_top/u_sd_operation/reg40_syn_88.f[0]                   cell (LUT3)             0.333 r     3.586
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.b[1] (u_sd_top/u_sd_operation/sd_clk_n) net  (fanout = 2)       0.525 r     4.111                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.431 r     4.542
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.416                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.847
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.241      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.649
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.147      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.409
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     9.024                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.229
 u_sd_top/u_sd_operation/reg20_syn_216.a[1] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r    10.047      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg1 (LUT4)        0.542      10.589
 Arrival time                                                                       10.589                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.507ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.576 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.244ns  (logic 2.690ns, net 5.554ns, 32% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.c[1] (u_sd_top/u_sd_operation/sd_tran_state[1]) net  (fanout = 36)      0.882 r     3.304      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.348 r     3.652
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.125                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.473
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.347                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.778
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.172      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.580
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.078      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.340
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.955                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.160
 u_sd_top/u_sd_operation/reg20_syn_216.a[1] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r     9.978      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg1 (LUT4)        0.542      10.520
 Arrival time                                                                       10.520                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.576ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.622 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_216.a[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.198ns  (logic 2.604ns, net 5.594ns, 31% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.d[1] (u_sd_top/u_sd_operation/sd_tran_state[0]) net  (fanout = 22)      0.922 r     3.344      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.262 r     3.606
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.079                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.427
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.301                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.732
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.126      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.534
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.032      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.294
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.909                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.114
 u_sd_top/u_sd_operation/reg20_syn_216.a[1] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.818 r     9.932      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_216                       path2reg1 (LUT4)        0.542      10.474
 Arrival time                                                                       10.474                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_216.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.622ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg20_syn_195 (120 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.614 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_195.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.206ns  (logic 2.758ns, net 5.448ns, 33% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_103.q[0]  clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/reg40_syn_88.b[0] (u_sd_top/u_sd_operation/sd_int_req) net  (fanout = 53)      0.831 r     3.253      ../../../rtl/sdcard_top/sd_operation.v(259)
 u_sd_top/u_sd_operation/reg40_syn_88.f[0]                   cell (LUT3)             0.333 r     3.586
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.b[1] (u_sd_top/u_sd_operation/sd_clk_n) net  (fanout = 2)       0.525 r     4.111                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.431 r     4.542
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.416                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.847
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.241      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.649
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.147      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.409
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     9.024                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.229
 u_sd_top/u_sd_operation/reg20_syn_195.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.711 r     9.940      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_195                       path2reg0 (LUT4)        0.542      10.482
 Arrival time                                                                       10.482                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_195.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.614ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.683 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg34_syn_33.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_195.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.137ns  (logic 2.690ns, net 5.447ns, 33% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg34_syn_33.clk (sdcard_clk)       net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg34_syn_33.q[0]                   clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.c[1] (u_sd_top/u_sd_operation/sd_tran_state[1]) net  (fanout = 36)      0.882 r     3.304      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.348 r     3.652
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.125                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.473
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.347                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.778
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.172      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.580
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.078      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.340
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.955                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.160
 u_sd_top/u_sd_operation/reg20_syn_195.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.711 r     9.871      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_195                       path2reg0 (LUT4)        0.542      10.413
 Arrival time                                                                       10.413                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_195.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.683ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.729 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg20_syn_195.a[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.091ns  (logic 2.604ns, net 5.487ns, 32% logic)                
 Logic Levels:            7 ( LUT4=3 LUT5=2 LUT2=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.clk (sdcard_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/sd_tran_state_b[1]_syn_30.q[0]      clk2q                   0.146 r     2.422
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.d[1] (u_sd_top/u_sd_operation/sd_tran_state[0]) net  (fanout = 22)      0.922 r     3.344      ../../../rtl/sdcard_top/sd_operation.v(736)
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_105.f[1]  cell (LUT2)             0.262 r     3.606
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.c[1] (u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_3) net  (fanout = 3)       0.473 r     4.079                    
 u_sd_top/u_sd_operation/get_sddata_state_b[1]_syn_100.f[1]  cell (LUT5)             0.348 r     4.427
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.b[0] (u_sd_top/u_sd_operation/get_respone_state_b3[0]) net  (fanout = 30)      1.874 r     6.301                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg4_syn_134.f[0]   cell (LUT5)             0.431 r     6.732
 u_sd_top/u_sd_operation/reg9_syn_87.a[1] (u_sd_top/u_sd_operation/reg9_syn_23) net  (fanout = 1)       0.394 r     7.126      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/reg9_syn_87.f[1]                    cell (LUT4)             0.408 r     7.534
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.d[0] (u_sd_top/u_sd_operation/reg9_syn_35) net  (fanout = 10)      0.498 r     8.032      ../../../rtl/sdcard_top/sd_operation.v(1531)
 u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_14.f[0]        cell (LUT2)             0.262 r     8.294
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.d[1] (u_sd_top/u_sd_operation/outdata_reg_b[3]_syn_3) net  (fanout = 8)       0.615 r     8.909                    
 u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_8.f[1]    cell (LUT4)             0.205 r     9.114
 u_sd_top/u_sd_operation/reg20_syn_195.a[0] (u_sd_top/u_sd_operation/outdata_num_reg_b[29]_syn_2) net  (fanout = 30)      0.711 r     9.825      ../../../rtl/sdcard_top/sd_operation.v(1500)
 u_sd_top/u_sd_operation/reg20_syn_195                       path2reg0 (LUT4)        0.542      10.367
 Arrival time                                                                       10.367                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg20_syn_195.clk (sdcard_clk)      net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.167      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.729ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.275 ns                                                        
 Start Point:             u_sd_top/u_crc7/sel1_syn_436.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[7] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.520ns  (logic 0.109ns, net 0.411ns, 20% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7/sel1_syn_436.clk (sdcard_clk)               net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_crc7/sel1_syn_436.q[0]                           clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[7] (u_sd_top/u_crc7/table_read_address[4]) net  (fanout = 2)       0.411 r     2.458      ../../../rtl/sdcard_top/crc7.v(24)
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.458
 Arrival time                                                                        2.458                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.275ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.391 ns                                                        
 Start Point:             sdram_we_n_syn_10.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[5] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.636ns  (logic 0.109ns, net 0.527ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 sdram_we_n_syn_10.clk (sdcard_clk)                          net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 sdram_we_n_syn_10.q[0]                                      clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[5] (u_sd_top/u_crc7/table_read_address[2]) net  (fanout = 2)       0.527 r     2.574      ../../../rtl/sdcard_top/crc7.v(24)
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.574
 Arrival time                                                                        2.574                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.391ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.416 ns                                                        
 Start Point:             u_sd_top/u_crc7/sel1_syn_432.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[4] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.661ns  (logic 0.109ns, net 0.552ns, 16% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7/sel1_syn_432.clk (sdcard_clk)               net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_crc7/sel1_syn_432.q[0]                           clk2q                   0.109 r     2.047
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.addra[4] (u_sd_top/u_crc7/table_read_address[1]) net  (fanout = 2)       0.552 r     2.599      ../../../rtl/sdcard_top/crc7.v(24)
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000              path2reg (EMB)          0.000       2.599
 Arrival time                                                                        2.599                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_crc7_bram/inst_256x8_sub_000000_000.clka (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.416ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/reg25_syn_159 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.322 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg29_syn_861.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/reg25_syn_159.mi[1] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.428ns  (logic 0.204ns, net 0.224ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg29_syn_861.clk (sdcard_clk)      net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg29_syn_861.q[0]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/reg25_syn_159.mi[1] (u_sd_top/u_sd_operation/sd_command_intemp[43]) net  (fanout = 3)       0.224 r     2.271      ../../../rtl/sdcard_top/sd_operation.v(1231)
 u_sd_top/u_sd_operation/reg25_syn_159                       path2reg1               0.095       2.366
 Arrival time                                                                        2.366                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg25_syn_159.clk (sdcard_clk)      net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.322ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sd_top/u_sd_operation/sd_command_intemp_b[127]_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.330 ns                                                        
 Start Point:             u_sd_top/u_sd_operation/reg29_syn_938.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_sd_top/u_sd_operation/sd_command_intemp_b[127]_syn_36.mi[0] (rising edge triggered by clock sdcard_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/reg29_syn_938.clk (sdcard_clk)      net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_sd_top/u_sd_operation/reg29_syn_938.q[1]                  clk2q                   0.109 r     2.047
 u_sd_top/u_sd_operation/sd_command_intemp_b[127]_syn_36.mi[0] (u_sd_top/u_sd_operation/sd_command_intemp[36]) net  (fanout = 3)       0.216 r     2.263      ../../../rtl/sdcard_top/sd_operation.v(1231)
 u_sd_top/u_sd_operation/sd_command_intemp_b[127]_syn_36     path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_command_intemp_b[127]_syn_36.clk (sdcard_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(55)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.330ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: mux_clk                                                  
Clock = mux_clk, period 5ns, rising at 0ns, falling at 0.025ns

1882 endpoints analyzed totally, and 60484 paths analyzed
9 errors detected : 9 setup errors (TNS = -155.879), 0 hold errors (TNS = 0.000)
Minimum period is 8.412ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/bayer_data[0]_syn_508 (2554 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.412 ns                                                        
 Start Point:             u_ispMUX/bayer_data[2]_syn_424.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_ispMUX/bayer_data[0]_syn_508.a[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.065ns  (logic 3.916ns, net 4.149ns, 48% logic)                
 Logic Levels:            7 ( LUT5=6 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[2]_syn_424.clk (sdcard_clk)             net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[2]_syn_424.q[0]                         clk2q                   0.146 r     2.422
 u_ispMUX/bayer_data[1]_syn_450.c[1] (sd_rd_data[4]_dup_6)   net  (fanout = 37)      0.735 r     3.157      ../../../rtl/sd_isp_hdmi_top.v(59)
 u_ispMUX/bayer_data[1]_syn_450.f[1]                         cell (LUT5)             0.348 r     3.505
 u_ispMUX/bayer_data[0]_syn_558.a[1] (u_ispMUX/u_log12bitsTo8bits/mux0_syn_25114) net  (fanout = 10)      0.510 r     4.015      ../../../rtl/isp/bayer2rgb/log12bitsTo8bits.v(10)
 u_ispMUX/bayer_data[0]_syn_558.fx[0]                        cell (LUT5)             0.618 r     4.633
 u_ispMUX/bayer_data[0]_syn_657.a[0] (u_ispMUX/bayer_data[0]_syn_6) net  (fanout = 1)       0.504 r     5.137      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_657.f[0]                         cell (LUT4)             0.408 r     5.545
 u_ispMUX/bayer_data[0]_syn_603.a[1] (u_ispMUX/bayer_data[0]_syn_8) net  (fanout = 2)       0.603 r     6.148      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_603.fx[0]                        cell (LUT5)             0.618 r     6.766
 u_ispMUX/bayer_data[0]_syn_576.a[1] (u_ispMUX/bayer_data[0]_syn_18) net  (fanout = 2)       0.665 r     7.431      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_576.fx[0]                        cell (LUT5)             0.618 r     8.049
 u_ispMUX/bayer_data[0]_syn_605.a[1] (u_ispMUX/bayer_data[0]_syn_34) net  (fanout = 2)       0.625 r     8.674      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_605.fx[0]                        cell (LUT5)             0.618 r     9.292
 u_ispMUX/bayer_data[0]_syn_508.a[0] (u_ispMUX/bayer_data[0]_syn_111) net  (fanout = 1)       0.507 r     9.799      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_508                              path2reg0 (LUT5)        0.542      10.341
 Arrival time                                                                       10.341                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/bayer_data[0]_syn_508.clk (mux_clk)                net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.000       6.929
 Required time                                                                       6.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.412ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.412 ns                                                        
 Start Point:             u_ispMUX/bayer_data[2]_syn_424.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_ispMUX/bayer_data[0]_syn_508.a[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.065ns  (logic 3.916ns, net 4.149ns, 48% logic)                
 Logic Levels:            7 ( LUT5=6 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[2]_syn_424.clk (sdcard_clk)             net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[2]_syn_424.q[0]                         clk2q                   0.146 r     2.422
 u_ispMUX/bayer_data[1]_syn_450.c[1] (sd_rd_data[4]_dup_6)   net  (fanout = 37)      0.735 r     3.157      ../../../rtl/sd_isp_hdmi_top.v(59)
 u_ispMUX/bayer_data[1]_syn_450.f[1]                         cell (LUT5)             0.348 r     3.505
 u_ispMUX/bayer_data[0]_syn_558.a[0] (u_ispMUX/u_log12bitsTo8bits/mux0_syn_25114) net  (fanout = 10)      0.510 r     4.015      ../../../rtl/isp/bayer2rgb/log12bitsTo8bits.v(10)
 u_ispMUX/bayer_data[0]_syn_558.fx[0]                        cell (LUT5)             0.618 r     4.633
 u_ispMUX/bayer_data[0]_syn_657.a[0] (u_ispMUX/bayer_data[0]_syn_6) net  (fanout = 1)       0.504 r     5.137      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_657.f[0]                         cell (LUT4)             0.408 r     5.545
 u_ispMUX/bayer_data[0]_syn_603.a[1] (u_ispMUX/bayer_data[0]_syn_8) net  (fanout = 2)       0.603 r     6.148      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_603.fx[0]                        cell (LUT5)             0.618 r     6.766
 u_ispMUX/bayer_data[0]_syn_576.a[1] (u_ispMUX/bayer_data[0]_syn_18) net  (fanout = 2)       0.665 r     7.431      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_576.fx[0]                        cell (LUT5)             0.618 r     8.049
 u_ispMUX/bayer_data[0]_syn_605.a[1] (u_ispMUX/bayer_data[0]_syn_34) net  (fanout = 2)       0.625 r     8.674      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_605.fx[0]                        cell (LUT5)             0.618 r     9.292
 u_ispMUX/bayer_data[0]_syn_508.a[0] (u_ispMUX/bayer_data[0]_syn_111) net  (fanout = 1)       0.507 r     9.799      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_508                              path2reg0 (LUT5)        0.542      10.341
 Arrival time                                                                       10.341                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/bayer_data[0]_syn_508.clk (mux_clk)                net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.000       6.929
 Required time                                                                       6.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.412ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.412 ns                                                        
 Start Point:             u_ispMUX/bayer_data[2]_syn_424.clk (rising edge triggered by clock sdcard_clk)
 End Point:               u_ispMUX/bayer_data[0]_syn_508.a[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.065ns  (logic 3.916ns, net 4.149ns, 48% logic)                
 Logic Levels:            7 ( LUT5=6 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[2]_syn_424.clk (sdcard_clk)             net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(55)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[2]_syn_424.q[0]                         clk2q                   0.146 r     2.422
 u_ispMUX/bayer_data[1]_syn_450.c[1] (sd_rd_data[4]_dup_6)   net  (fanout = 37)      0.735 r     3.157      ../../../rtl/sd_isp_hdmi_top.v(59)
 u_ispMUX/bayer_data[1]_syn_450.f[1]                         cell (LUT5)             0.348 r     3.505
 u_ispMUX/bayer_data[0]_syn_558.a[1] (u_ispMUX/u_log12bitsTo8bits/mux0_syn_25114) net  (fanout = 10)      0.510 r     4.015      ../../../rtl/isp/bayer2rgb/log12bitsTo8bits.v(10)
 u_ispMUX/bayer_data[0]_syn_558.fx[0]                        cell (LUT5)             0.618 r     4.633
 u_ispMUX/bayer_data[0]_syn_657.a[0] (u_ispMUX/bayer_data[0]_syn_6) net  (fanout = 1)       0.504 r     5.137      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_657.f[0]                         cell (LUT4)             0.408 r     5.545
 u_ispMUX/bayer_data[0]_syn_603.a[1] (u_ispMUX/bayer_data[0]_syn_8) net  (fanout = 2)       0.603 r     6.148      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_603.fx[0]                        cell (LUT5)             0.618 r     6.766
 u_ispMUX/bayer_data[0]_syn_576.a[0] (u_ispMUX/bayer_data[0]_syn_18) net  (fanout = 2)       0.665 r     7.431      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_576.fx[0]                        cell (LUT5)             0.618 r     8.049
 u_ispMUX/bayer_data[0]_syn_605.a[1] (u_ispMUX/bayer_data[0]_syn_34) net  (fanout = 2)       0.625 r     8.674      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_605.fx[0]                        cell (LUT5)             0.618 r     9.292
 u_ispMUX/bayer_data[0]_syn_508.a[0] (u_ispMUX/bayer_data[0]_syn_111) net  (fanout = 1)       0.507 r     9.799      ../../../rtl/ispMUX.v(27)
 u_ispMUX/bayer_data[0]_syn_508                              path2reg0 (LUT5)        0.542      10.341
 Arrival time                                                                       10.341                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/bayer_data[0]_syn_508.clk (mux_clk)                net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.000       6.929
 Required time                                                                       6.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.412ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11 (663 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.187 ns                                                        
 Start Point:             u_window_split/add0_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.873ns  (logic 3.025ns, net 4.848ns, 38% logic)                
 Logic Levels:            10 ( ADDER=5 LUT5=3 LUT2=1 LUT4=1 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/add0_syn_68.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/add0_syn_68.q[0]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_50.a[1] (u_window_split/v_cnt0[4])   net  (fanout = 6)       0.831 r     3.253      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_50.fco                               cell (ADDER)            0.627 r     3.880
 u_window_split/lt3_syn_53.fci (u_window_split/lt3_syn_10)   net  (fanout = 1)       0.000 f     3.880      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.073 r     3.953
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.953      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     4.026
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     4.026      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.099
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.099      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.243
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.110                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.534
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.990                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.421
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.924                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.348
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.911      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.259
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.847      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.109
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       1.040 r    10.149      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11        path2reg                0.000      10.149
 Arrival time                                                                       10.149                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.187ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.175 ns                                                        
 Start Point:             u_window_split/reg5_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.861ns  (logic 2.952ns, net 4.909ns, 37% logic)                
 Logic Levels:            9 ( ADDER=4 LUT5=3 LUT2=1 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg5_syn_60.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/reg5_syn_60.q[0]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_53.a[1] (u_window_split/v_cnt0[6])   net  (fanout = 7)       0.892 r     3.314      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.627 r     3.941
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.941      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     4.014
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     4.014      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.087
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.087      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.231
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.098                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.522
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.978                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.409
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.912                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.336
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.899      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.247
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.835      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.097
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       1.040 r    10.137      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11        path2reg                0.000      10.137
 Arrival time                                                                       10.137                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.175ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.142 ns                                                        
 Start Point:             u_window_split/reg5_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.828ns  (logic 3.104ns, net 4.724ns, 39% logic)                
 Logic Levels:            10 ( ADDER=5 LUT5=3 LUT2=1 LUT4=1 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg5_syn_54.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/reg5_syn_54.q[1]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_50.a[0] (u_window_split/v_cnt0[3])   net  (fanout = 6)       0.707 r     3.129      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_50.fco                               cell (ADDER)            0.706 r     3.835
 u_window_split/lt3_syn_53.fci (u_window_split/lt3_syn_10)   net  (fanout = 1)       0.000 f     3.835      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.073 r     3.908
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.908      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     3.981
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     3.981      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.054
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.054      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.198
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.065                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.489
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.945                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.376
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.879                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.303
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.866      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.214
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.802      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.064
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       1.040 r    10.104      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11        path2reg                0.000      10.104
 Arrival time                                                                       10.104                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.142ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21 (663 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.003 ns                                                        
 Start Point:             u_window_split/add0_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.689ns  (logic 3.025ns, net 4.664ns, 39% logic)                
 Logic Levels:            10 ( ADDER=5 LUT5=3 LUT2=1 LUT4=1 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/add0_syn_68.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/add0_syn_68.q[0]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_50.a[1] (u_window_split/v_cnt0[4])   net  (fanout = 6)       0.831 r     3.253      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_50.fco                               cell (ADDER)            0.627 r     3.880
 u_window_split/lt3_syn_53.fci (u_window_split/lt3_syn_10)   net  (fanout = 1)       0.000 f     3.880      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.073 r     3.953
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.953      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     4.026
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     4.026      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.099
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.099      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.243
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.110                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.534
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.990                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.421
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.924                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.348
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.911      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.259
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.847      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.109
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       0.856 r     9.965      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg                0.000       9.965
 Arrival time                                                                        9.965                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.003ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.991 ns                                                        
 Start Point:             u_window_split/reg5_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.677ns  (logic 2.952ns, net 4.725ns, 38% logic)                
 Logic Levels:            9 ( ADDER=4 LUT5=3 LUT2=1 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg5_syn_60.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/reg5_syn_60.q[0]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_53.a[1] (u_window_split/v_cnt0[6])   net  (fanout = 7)       0.892 r     3.314      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.627 r     3.941
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.941      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     4.014
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     4.014      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.087
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.087      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.231
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.098                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.522
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.978                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.409
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.912                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.336
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.899      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.247
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.835      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.097
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       0.856 r     9.953      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg                0.000       9.953
 Arrival time                                                                        9.953                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.991ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -2.958 ns                                                        
 Start Point:             u_window_split/reg5_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         7.644ns  (logic 3.104ns, net 4.540ns, 40% logic)                
 Logic Levels:            10 ( ADDER=5 LUT5=3 LUT2=1 LUT4=1 )                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg5_syn_54.clk (mux_clk)                    net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/reg5_syn_54.q[1]                             clk2q                   0.146 r     2.422
 u_window_split/lt3_syn_50.a[0] (u_window_split/v_cnt0[3])   net  (fanout = 6)       0.707 r     3.129      ../../../rtl/window_split.v(29)
 u_window_split/lt3_syn_50.fco                               cell (ADDER)            0.706 r     3.835
 u_window_split/lt3_syn_53.fci (u_window_split/lt3_syn_10)   net  (fanout = 1)       0.000 f     3.835      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_53.fco                               cell (ADDER)            0.073 r     3.908
 u_window_split/lt3_syn_56.fci (u_window_split/lt3_syn_14)   net  (fanout = 1)       0.000 f     3.908      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_56.fco                               cell (ADDER)            0.073 r     3.981
 u_window_split/lt3_syn_59.fci (u_window_split/lt3_syn_18)   net  (fanout = 1)       0.000 f     3.981      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_59.fco                               cell (ADDER)            0.073 r     4.054
 u_window_split/lt3_syn_61.fci (u_window_split/lt3_syn_22)   net  (fanout = 1)       0.000 f     4.054      ../../../rtl/window_split.v(113)
 u_window_split/lt3_syn_61.f[0]                              cell (ADDER)            0.144 r     4.198
 u_window_split/reR0_syn_22.a[1] (u_window_split/windows_en_n7) net  (fanout = 1)       0.867 r     5.065                    
 u_window_split/reR0_syn_22.f[1]                             cell (LUT5)             0.424 r     5.489
 u_window_split/reR1_syn_10.b[1] (u_window_split/windows_en_n) net  (fanout = 2)       0.456 r     5.945                    
 u_window_split/reR1_syn_10.f[1]                             cell (LUT5)             0.431 r     6.376
 u_window_split/u_tempfifoR1/reg0_syn_40.a[0] (u_window_split/weR1_n) net  (fanout = 1)       0.503 r     6.879                    
 u_window_split/u_tempfifoR1/reg0_syn_40.f[0]                cell (LUT5)             0.424 r     7.303
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.c[0] (u_window_split/weR1) net  (fanout = 2)       0.563 r     7.866      ../../../rtl/window_split.v(137)
 u_window_split/u_tempfifoR1/rd_en_s_syn_18.f[0]             cell (LUT4)             0.348 r     8.214
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.d[0] (u_window_split/reR1) net  (fanout = 1)       0.588 r     8.802      ../../../rtl/window_split.v(140)
 u_window_split/u_tempfifoR1/rd_en_s_syn_22.f[0]             cell (LUT2)             0.262 r     9.064
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.ceb (u_window_split/u_tempfifoR1/rd_en_s) net  (fanout = 8)       0.856 r     9.920      ../../al_ip/tempfifo.v(56)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21        path2reg                0.000       9.920
 Arrival time                                                                        9.920                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_21.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -2.958ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.137 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/reg1_syn_34.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[12] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.382ns  (logic 0.109ns, net 0.273ns, 28% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/reg1_syn_34.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/reg1_syn_34.q[0]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[12] (u_window_split/u_tempfifoL0/wr_addr[9]) net  (fanout = 6)       0.273 r     2.320      ../../al_ip/tempfifo.v(53)
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.320
 Arrival time                                                                        2.320                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clka (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.137ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.249 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/reg1_syn_40.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[3] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.494ns  (logic 0.109ns, net 0.385ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/reg1_syn_40.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/reg1_syn_40.q[1]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[3] (u_window_split/u_tempfifoL0/wr_addr[0]) net  (fanout = 5)       0.385 r     2.432      ../../al_ip/tempfifo.v(53)
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.432
 Arrival time                                                                        2.432                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clka (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.249ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.256 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/add0_syn_62.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[9] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.501ns  (logic 0.109ns, net 0.392ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/add0_syn_62.clk (mux_clk)       net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/add0_syn_62.q[0]                clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.addra[9] (u_window_split/u_tempfifoL0/wr_addr[6]) net  (fanout = 6)       0.392 r     2.439      ../../al_ip/tempfifo.v(53)
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21        path2reg (EMB)          0.000       2.439
 Arrival time                                                                        2.439                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/ram_inst/ramread0_syn_21.clka (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.256ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/reg6_syn_70 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_ispMUX/u_VIP_YCbCr444_RGB888/reg11_syn_32.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/reg6_syn_70.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg11_syn_32.clk (yuv_clk)   net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(94)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg11_syn_32.q[1]            clk2q                   0.109 r     2.047
 u_ispMUX/reg6_syn_70.mi[0] (u_ispMUX/u_VIP_YCbCr444_RGB888/img_r_r1[7]) net  (fanout = 1)       0.216 r     2.263      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(87)
 u_ispMUX/reg6_syn_70                                        path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg6_syn_70.clk (mux_clk)                          net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/reg13_syn_113 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_55.clk (rising edge triggered by clock rgb_clk)
 End Point:               u_ispMUX/reg13_syn_113.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_55.clk (rgb_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(93)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg6_syn_55.q[1]     clk2q                   0.109 r     2.047
 u_ispMUX/reg13_syn_113.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/post2_img_G[4]) net  (fanout = 2)       0.216 r     2.263      ../../../rtl/isp/wb/isp_wb.v(43)
 u_ispMUX/reg13_syn_113                                      path2reg0               0.095       2.358
 Arrival time                                                                        2.358                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg13_syn_113.clk (mux_clk)                        net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.568 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.rstb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.118ns  (logic 0.146ns, net 1.972ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/asy_r_rst1_reg_syn_4.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/asy_r_rst1_reg_syn_4.q[1]       clk2q                   0.146 r     2.422
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.rstb (u_window_split/u_tempfifoR1/asy_r_rst1) net  (fanout = 31)      1.972 r     4.394      ../../al_ip/tempfifo.v(48)
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11        path2reg                0.000       4.394
 Arrival time                                                                        4.394                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/ram_inst/ramread0_syn_11.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.568ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/sel1_syn_662 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.580 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/sel1_syn_662.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.056ns  (logic 0.232ns, net 1.824ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.q[1]       clk2q                   0.146 r     2.422
 u_window_split/sel1_syn_662.sr (u_window_split/u_tempfifoL1/asy_r_rst1) net  (fanout = 31)      1.824 r     4.246      ../../al_ip/tempfifo.v(48)
 u_window_split/sel1_syn_662                                 path2reg                0.086       4.332
 Arrival time                                                                        4.332                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/sel1_syn_662.clk (mux_clk)                   net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       6.745
 clock uncertainty                                                                  -0.000       6.745
 clock recovergence pessimism                                                        0.167       6.912
 Required time                                                                       6.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.580ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/ram_inst/ramread0_syn_11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.852 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/ram_inst/ramread0_syn_11.rstb (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.834ns  (logic 0.146ns, net 1.688ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/asy_r_rst1_reg_syn_4.q[1]       clk2q                   0.146 r     2.422
 u_window_split/u_tempfifoL1/ram_inst/ramread0_syn_11.rstb (u_window_split/u_tempfifoL1/asy_r_rst1) net  (fanout = 31)      1.688 r     4.110      ../../al_ip/tempfifo.v(48)
 u_window_split/u_tempfifoL1/ram_inst/ramread0_syn_11        path2reg                0.000       4.110
 Arrival time                                                                        4.110                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/ram_inst/ramread0_syn_11.clkb (mux_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.250       6.795
 clock uncertainty                                                                  -0.000       6.795
 clock recovergence pessimism                                                        0.167       6.962
 Required time                                                                       6.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.852ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.154 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.161ns, net 0.275ns, 36% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (mux_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.sr (u_window_split/u_tempfifoR1/asy_w_rst1) net  (fanout = 29)      0.275 r     2.322      ../../al_ip/tempfifo.v(46)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53 path2reg                0.052       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.clk (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.163       2.220
 Required time                                                                       2.220            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.154ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.267 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_45.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.565ns  (logic 0.161ns, net 0.404ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (mux_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_45.sr (u_window_split/u_tempfifoR1/asy_w_rst1) net  (fanout = 29)      0.404 r     2.451      ../../al_ip/tempfifo.v(46)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_45 path2reg                0.052       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_45.clk (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.147       2.236
 Required time                                                                       2.236            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.267ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.271 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_43.sr (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.553ns  (logic 0.161ns, net 0.392ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.clk (mux_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/asy_w_rst1_reg_syn_4.q[1]       clk2q                   0.109 r     2.047
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_43.sr (u_window_split/u_tempfifoR1/asy_w_rst1) net  (fanout = 29)      0.392 r     2.439      ../../al_ip/tempfifo.v(46)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_43 path2reg                0.052       2.491
 Arrival time                                                                        2.491                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg1_syn_43.clk (mux_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(96)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.163       2.220
 Required time                                                                       2.220            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.271ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: rgb_clk                                                  
Clock = rgb_clk, period 8ns, rising at 0ns, falling at 0.04ns

1200 endpoints analyzed totally, and 100654 paths analyzed
9 errors detected : 9 setup errors (TNS = -683.394), 0 hold errors (TNS = 0.000)
Minimum period is 13.646ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -5.646 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.508ns  (logic 5.372ns, net 1.136ns, 82% logic)                
 Logic Levels:            6 ( ADDER=6 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.p[19]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_244.a[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_22) net  (fanout = 1)       0.526 r     6.026      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_244.fco    cell (ADDER)            0.881 r     6.907
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_224) net  (fanout = 1)       0.000 f     6.907      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.fco    cell (ADDER)            0.132 r     7.039
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_228) net  (fanout = 1)       0.000 f     7.039      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fco    cell (ADDER)            0.132 r     7.171
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_232) net  (fanout = 1)       0.000 f     7.171      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fco    cell (ADDER)            0.132 r     7.303
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_236) net  (fanout = 1)       0.000 f     7.303      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fco    cell (ADDER)            0.132 r     7.435
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_240) net  (fanout = 1)       0.000 f     7.435      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fx[0]  cell (ADDER)            0.387 r     7.822
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_96[20]) net  (fanout = 1)       0.610 r     8.432      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124         path2reg0               0.143       8.575
 Arrival time                                                                        8.575                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.646ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.632 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.494ns  (logic 5.261ns, net 1.233ns, 81% logic)                
 Logic Levels:            6 ( ADDER=6 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.p[20]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_244.b[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_23) net  (fanout = 1)       0.623 r     6.123      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_244.fco    cell (ADDER)            0.770 r     6.893
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_224) net  (fanout = 1)       0.000 f     6.893      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.fco    cell (ADDER)            0.132 r     7.025
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_228) net  (fanout = 1)       0.000 f     7.025      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fco    cell (ADDER)            0.132 r     7.157
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_232) net  (fanout = 1)       0.000 f     7.157      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fco    cell (ADDER)            0.132 r     7.289
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_236) net  (fanout = 1)       0.000 f     7.289      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fco    cell (ADDER)            0.132 r     7.421
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_240) net  (fanout = 1)       0.000 f     7.421      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fx[0]  cell (ADDER)            0.387 r     7.808
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_96[20]) net  (fanout = 1)       0.610 r     8.418      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124         path2reg0               0.143       8.561
 Arrival time                                                                        8.561                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.632ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.611 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.473ns  (logic 5.240ns, net 1.233ns, 80% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_93.p[23]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.a[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_26) net  (fanout = 1)       0.623 r     6.123      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_245.fco    cell (ADDER)            0.881 r     7.004
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_228) net  (fanout = 1)       0.000 f     7.004      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_246.fco    cell (ADDER)            0.132 r     7.136
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_232) net  (fanout = 1)       0.000 f     7.136      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_247.fco    cell (ADDER)            0.132 r     7.268
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_236) net  (fanout = 1)       0.000 f     7.268      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_248.fco    cell (ADDER)            0.132 r     7.400
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_240) net  (fanout = 1)       0.000 f     7.400      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_249.fx[0]  cell (ADDER)            0.387 r     7.787
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult1_syn_96[20]) net  (fanout = 1)       0.610 r     8.397      ../../../rtl/isp/wb/isp_wb.v(68)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124         path2reg0               0.143       8.540
 Arrival time                                                                        8.540                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg3_syn_124.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.611ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -5.642 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_94.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.504ns  (logic 5.074ns, net 1.430ns, 78% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_94.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_94.p[6]    clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.e[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_36) net  (fanout = 1)       0.823 r     6.323      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.fco    cell (ADDER)            0.715 r     7.038
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_228) net  (fanout = 1)       0.000 f     7.038      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fco    cell (ADDER)            0.132 r     7.170
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_232) net  (fanout = 1)       0.000 f     7.170      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fco    cell (ADDER)            0.132 r     7.302
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_236) net  (fanout = 1)       0.000 f     7.302      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fco    cell (ADDER)            0.132 r     7.434
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_240) net  (fanout = 1)       0.000 f     7.434      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fx[0]  cell (ADDER)            0.387 r     7.821
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_96[20]) net  (fanout = 1)       0.607 r     8.428      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125         path2reg1               0.143       8.571
 Arrival time                                                                        8.571                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.642ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.587 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.449ns  (logic 5.327ns, net 1.122ns, 82% logic)                
 Logic Levels:            6 ( ADDER=6 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.p[18]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_244.b[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_21) net  (fanout = 1)       0.515 r     6.015      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_244.fco    cell (ADDER)            0.836 r     6.851
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_224) net  (fanout = 1)       0.000 f     6.851      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.fco    cell (ADDER)            0.132 r     6.983
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_228) net  (fanout = 1)       0.000 f     6.983      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fco    cell (ADDER)            0.132 r     7.115
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_232) net  (fanout = 1)       0.000 f     7.115      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fco    cell (ADDER)            0.132 r     7.247
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_236) net  (fanout = 1)       0.000 f     7.247      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fco    cell (ADDER)            0.132 r     7.379
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_240) net  (fanout = 1)       0.000 f     7.379      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fx[0]  cell (ADDER)            0.387 r     7.766
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_96[20]) net  (fanout = 1)       0.607 r     8.373      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125         path2reg1               0.143       8.516
 Arrival time                                                                        8.516                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.587ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.576 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.438ns  (logic 5.306ns, net 1.132ns, 82% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_93.p[21]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.a[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_24) net  (fanout = 1)       0.525 r     6.025      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_245.fco    cell (ADDER)            0.947 r     6.972
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_228) net  (fanout = 1)       0.000 f     6.972      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_246.fco    cell (ADDER)            0.132 r     7.104
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_232) net  (fanout = 1)       0.000 f     7.104      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_247.fco    cell (ADDER)            0.132 r     7.236
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_236) net  (fanout = 1)       0.000 f     7.236      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_248.fco    cell (ADDER)            0.132 r     7.368
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_240) net  (fanout = 1)       0.000 f     7.368      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_249.fx[0]  cell (ADDER)            0.387 r     7.755
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.mi[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult2_syn_96[20]) net  (fanout = 1)       0.607 r     8.362      ../../../rtl/isp/wb/isp_wb.v(69)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125         path2reg1               0.143       8.505
 Arrival time                                                                        8.505                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg2_syn_125.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.576ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103 (29 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -5.611 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.473ns  (logic 5.117ns, net 1.356ns, 79% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[23]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.a[1] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_26) net  (fanout = 1)       0.606 r     6.106      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.881 r     6.987
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_228) net  (fanout = 1)       0.000 f     6.987      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     7.119
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_232) net  (fanout = 1)       0.000 f     7.119      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     7.251
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_236) net  (fanout = 1)       0.000 f     7.251      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     7.383
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_240) net  (fanout = 1)       0.000 f     7.383      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r     7.647
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_96[21]) net  (fanout = 1)       0.750 r     8.397      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103         path2reg0               0.143       8.540
 Arrival time                                                                        8.540                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.611ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.554 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.416ns  (logic 5.072ns, net 1.344ns, 79% logic)                
 Logic Levels:            5 ( ADDER=5 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[22]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.b[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_25) net  (fanout = 1)       0.594 r     6.094      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_245.fco    cell (ADDER)            0.836 r     6.930
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_228) net  (fanout = 1)       0.000 f     6.930      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.132 r     7.062
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_232) net  (fanout = 1)       0.000 f     7.062      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     7.194
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_236) net  (fanout = 1)       0.000 f     7.194      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     7.326
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_240) net  (fanout = 1)       0.000 f     7.326      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r     7.590
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_96[21]) net  (fanout = 1)       0.750 r     8.340      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103         path2reg0               0.143       8.483
 Arrival time                                                                        8.483                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.554ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -5.533 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         6.395ns  (logic 5.051ns, net 1.344ns, 78% logic)                
 Logic Levels:            4 ( ADDER=4 )                                                   

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.clk (mux_clk) net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_93.p[25]   clk2q                   3.433 r     5.500
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.a[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_28) net  (fanout = 1)       0.594 r     6.094      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_246.fco    cell (ADDER)            0.947 r     7.041
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_232) net  (fanout = 1)       0.000 f     7.041      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_247.fco    cell (ADDER)            0.132 r     7.173
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_236) net  (fanout = 1)       0.000 f     7.173      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_248.fco    cell (ADDER)            0.132 r     7.305
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.fci (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_240) net  (fanout = 1)       0.000 f     7.305      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_249.f[1]   cell (ADDER)            0.264 r     7.569
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.mi[0] (u_ispMUX/u_white_balenceb_top/u_isp_wb/mult0_syn_96[21]) net  (fanout = 1)       0.750 r     8.319      ../../../rtl/isp/wb/isp_wb.v(67)
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103         path2reg0               0.143       8.462
 Arrival time                                                                        8.462                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_isp_wb/reg4_syn_103.clk (rgb_clk) net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  1.000       3.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       2.929
 clock uncertainty                                                                  -0.000       2.929
 clock recovergence pessimism                                                        0.000       2.929
 Required time                                                                       2.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -5.533ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.183 ns                                                        
 Start Point:             u_ispMUX/reg10_syn_112.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.d[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.325ns, net 0.111ns, 74% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg10_syn_112.clk (mux_clk)                        net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg10_syn_112.q[0]                                 clk2q                   0.109 r     2.047
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.d[0] (u_ispMUX/u_white_balenceb_top/per_img_data[9]) net  (fanout = 2)       0.111 r     2.158      ../../../rtl/isp/wb/white_balence_top.v(11)
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8     path2reg0 (LUT4)        0.216       2.374
 Arrival time                                                                        2.374                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.clk (rgb_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.183ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.336 ns                                                        
 Start Point:             u_ispMUX/reg16_syn_64.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.c[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         1.589ns  (logic 0.671ns, net 0.918ns, 42% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg16_syn_64.clk (mux_clk)                         net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg16_syn_64.q[0]                                  clk2q                   0.109 r     2.047
 u_ispMUX/reg10_syn_112.b[1] (u_ispMUX/u_gamma_top/pre_rgb_en) net  (fanout = 28)      0.604 r     2.651      ../../../rtl/isp/gamma/gamma_top.v(4)
 u_ispMUX/reg10_syn_112.f[1]                                 cell (LUT3)             0.321 r     2.972
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.c[0] (u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[1]_syn_2) net  (fanout = 1)       0.314 r     3.286      ../../../rtl/isp/wb/wb_gain.v(36)
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8     path2reg0 (LUT4)        0.241       3.527
 Arrival time                                                                        3.527                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.clk (rgb_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.336ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.879 ns                                                        
 Start Point:             u_ispMUX/reg10_syn_112.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.c[0] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         2.132ns  (logic 1.021ns, net 1.111ns, 47% logic)                
 Logic Levels:            3 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg10_syn_112.clk (mux_clk)                        net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg10_syn_112.q[0]                                 clk2q                   0.109 r     2.047
 u_ispMUX/u_white_balenceb_top/u_wb_gain/add3_syn_187.d[1] (u_ispMUX/u_white_balenceb_top/per_img_data[9]) net  (fanout = 2)       0.407 r     2.454      ../../../rtl/isp/wb/white_balence_top.v(11)
 u_ispMUX/u_white_balenceb_top/u_wb_gain/add3_syn_187.f[1]   cell                    0.492 r     2.946
 u_ispMUX/reg10_syn_112.d[1] (u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b2[1]) net  (fanout = 1)       0.390 r     3.336                    
 u_ispMUX/reg10_syn_112.f[1]                                 cell (LUT3)             0.179 r     3.515
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.c[0] (u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[1]_syn_2) net  (fanout = 1)       0.314 r     3.829      ../../../rtl/isp/wb/wb_gain.v(36)
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8     path2reg0 (LUT4)        0.241       4.070
 Arrival time                                                                        4.070                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccG_b[8]_syn_8.clk (rgb_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.879ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_white_balenceb_top/u_wb_gain/reg9_syn_73 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.264 ns                                                        
 Start Point:             u_ispMUX/reg16_syn_71.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_white_balenceb_top/u_wb_gain/reg9_syn_73.ce (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.517ns  (logic 0.162ns, net 0.355ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg16_syn_71.clk (mux_clk)                         net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg16_syn_71.q[0]                                  clk2q                   0.109 r     2.047
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg9_syn_73.ce (u_ispMUX/u_gamma_top/pre_rgb_en_dup_93) net  (fanout = 5)       0.355 r     2.402      ../../../rtl/isp/gamma/gamma_top.v(4)
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg9_syn_73         path2reg                0.053       2.455
 Arrival time                                                                        2.455                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/reg9_syn_73.clk (rgb_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.264ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_isp_ccm/reg18_syn_13 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.282 ns                                                        
 Start Point:             u_ispMUX/reg16_syn_53.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_isp_ccm/reg18_syn_13.mi[1] (rising edge triggered by clock rgb_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.535ns  (logic 0.204ns, net 0.331ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg16_syn_53.clk (mux_clk)                         net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg16_syn_53.q[1]                                  clk2q                   0.109 r     2.047
 u_ispMUX/u_isp_ccm/reg18_syn_13.mi[1] (u_ispMUX/u_gamma_top/pre_rgb_en_dup_97) net  (fanout = 1)       0.331 r     2.378      ../../../rtl/isp/gamma/gamma_top.v(4)
 u_ispMUX/u_isp_ccm/reg18_syn_13                             path2reg1               0.095       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[3]                                                           0.000       0.000                    
 u_ispMUX/u_isp_ccm/reg18_syn_13.clk (rgb_clk)               net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(93)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.282ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: yuv_clk                                                  
Clock = yuv_clk, period 10ns, rising at 0ns, falling at 0.05ns

746 endpoints analyzed totally, and 17026 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.966ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.034 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_119.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.447ns  (logic 3.709ns, net 0.738ns, 83% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_119.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_119.q[1]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[0] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[8]) net  (fanout = 1)       0.738 r     3.160      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2                  path2reg (MULT18)       3.563       6.723
 Arrival time                                                                        6.723                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.034ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.076 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_119.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[6] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.405ns  (logic 3.709ns, net 0.696ns, 84% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_119.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_119.q[0]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[6] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[14]) net  (fanout = 1)       0.696 r     3.118      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2                  path2reg (MULT18)       3.563       6.681
 Arrival time                                                                        6.681                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.076ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.141 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/AccR_b[21]_syn_36.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[4] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.340ns  (logic 3.709ns, net 0.631ns, 85% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccR_b[21]_syn_36.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/AccR_b[21]_syn_36.q[0] clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.a[4] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[12]) net  (fanout = 1)       0.631 r     3.053      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2                  path2reg (MULT18)       3.563       6.616
 Arrival time                                                                        6.616                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult3_syn_2.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.141ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1 (8 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.144 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_98.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.337ns  (logic 3.709ns, net 0.628ns, 85% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_98.clk (mux_clk)                          net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_98.q[0]                                   clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[0] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[0]) net  (fanout = 1)       0.628 r     3.050      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.613
 Arrival time                                                                        6.613                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.144ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.146 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_125.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[7] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.335ns  (logic 3.709ns, net 0.626ns, 85% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_125.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_125.q[0]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[7] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[7]) net  (fanout = 1)       0.626 r     3.048      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.611
 Arrival time                                                                        6.611                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.146ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.146 ns                                                        
 Start Point:             u_ispMUX/reg1_syn_125.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[6] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.335ns  (logic 3.709ns, net 0.626ns, 85% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg1_syn_125.clk (mux_clk)                         net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg1_syn_125.q[1]                                  clk2q                   0.146 r     2.422
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.a[6] (u_ispMUX/u_VIP_YCbCr444_RGB888/per_img_data[6]) net  (fanout = 1)       0.626 r     3.048      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(11)
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1                  path2reg (MULT18)       3.563       6.611
 Arrival time                                                                        6.611                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/mult2_syn_1.clk (yuv_clk)    net                     1.857       1.857      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       6.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100       6.757
 clock uncertainty                                                                  -0.000       6.757
 clock recovergence pessimism                                                        0.000       6.757
 Required time                                                                       6.757            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.146ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_VIP_YCbCr444_RGB888/reg5_syn_82 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.219 ns                                                        
 Start Point:             u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_VIP_YCbCr444_RGB888/reg5_syn_82.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         4.643ns  (logic 3.576ns, net 1.067ns, 77% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.clk (mux_clk)    net                     2.067       2.067      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_VIP_RGB888_YCbCr444/mult2_syn_2.p[31]            clk2q                   3.433 r     5.500
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg5_syn_82.mi[0] (u_ispMUX/u_VIP_YCbCr444_RGB888/img_cr_r0_b[17]) net  (fanout = 1)       1.067 r     6.567      ../../../rtl/isp/vip/VIP_YCbCr444_RGB888.v(35)
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg5_syn_82                  path2reg0               0.143       6.710
 Arrival time                                                                        6.710                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_VIP_YCbCr444_RGB888/reg5_syn_82.clk (yuv_clk)    net                     2.045       2.045      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.000       6.929
 Required time                                                                       6.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.219ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.138 ns                                                        
 Start Point:             u_ispMUX/bayer_data[2]_syn_416.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[5] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.383ns  (logic 0.109ns, net 0.274ns, 28% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/bayer_data[2]_syn_416.clk (yuv_clk)                net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(94)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[2]_syn_416.q[0]                         clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[5] (u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr[3]) net  (fanout = 7)       0.274 r     2.321      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(18)
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.321
 Arrival time                                                                        2.321                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.138ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.228 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/add0_syn_68.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[7] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.473ns  (logic 0.109ns, net 0.364ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/add0_syn_68.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(94)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/add0_syn_68.q[0] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[7] (u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr[5]) net  (fanout = 7)       0.364 r     2.411      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(18)
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.411
 Arrival time                                                                        2.411                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.228ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.309 ns                                                        
 Start Point:             u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_55.clk (rising edge triggered by clock yuv_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[4] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.554ns  (logic 0.109ns, net 0.445ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_55.clk (yuv_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(94)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg4_syn_55.q[0] clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.addrb[4] (u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr[2]) net  (fanout = 7)       0.445 r     2.492      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(18)
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17 path2reg (EMB)          0.000       2.492
 Arrival time                                                                        2.492                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_17.clkb (yuv_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.309ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_87 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.176 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/add1_syn_68.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_87.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/add1_syn_68.clk (mux_clk) net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/add1_syn_68.q[1]    clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_87.mi[0] (u_ispMUX/u_laplacian_sharpen_proc/per_img_data[15]) net  (fanout = 1)       0.225 r     2.272      ../../../rtl/isp/laplacian_sharpen/laplacian_sharpen_proc.v(26)
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_87               path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_87.clk (yuv_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.176ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_74 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.176 ns                                                        
 Start Point:             u_ispMUX/reg14_syn_122.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_74.mi[0] (rising edge triggered by clock yuv_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/reg14_syn_122.clk (mux_clk)                        net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_ispMUX/reg14_syn_122.q[1]                                 clk2q                   0.109 r     2.047
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_74.mi[0] (u_ispMUX/u_laplacian_sharpen_proc/per_img_data[2]) net  (fanout = 1)       0.225 r     2.272      ../../../rtl/isp/laplacian_sharpen/laplacian_sharpen_proc.v(26)
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_74               path2reg0               0.095       2.367
 Arrival time                                                                        2.367                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[4]                                                           0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/reg6_syn_74.clk (yuv_clk) net                     2.130       2.130      ../../../rtl/sd_isp_hdmi_top.v(94)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                        0.000       2.191
 Required time                                                                       2.191            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.176ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clk                                                  
Clock = raw_clk, period 10ns, rising at 0ns, falling at 0.05ns

1888 endpoints analyzed totally, and 31912 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 7.618ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.382 ns                                                        
 Start Point:             u_window_split/outdata_en_reg_syn_5.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.wea (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.258ns  (logic 0.408ns, net 1.850ns, 18% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/outdata_en_reg_syn_5.clk (mux_clk)           net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_window_split/outdata_en_reg_syn_5.q[0]                    clk2q                   0.146 r     2.422
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39.d[0] (sdram_wr_en) net  (fanout = 1)       0.482 r     2.904      ../../../rtl/sd_isp_hdmi_top.v(61)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_39.f[0] cell (LUT2)             0.262 r     3.166
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.wea (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_en_s) net  (fanout = 7)       1.368 r     4.534      ../../al_ip/SDRAMFIFO.v(68)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg                0.000       4.534
 Arrival time                                                                        4.534                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250       6.916
 clock uncertainty                                                                  -0.000       6.916
 clock recovergence pessimism                                                        0.000       6.916
 Required time                                                                       6.916            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.382ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_dpc_top/linebuffer/reg1_syn_65 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.421 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_dpc_top/linebuffer/reg1_syn_65.ce (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.353ns  (logic 0.233ns, net 2.120ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.q[0]  clk2q                   0.146 r     2.422
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_65.ce (u_ispMUX/u_isp_blc/per_raw_data_en) net  (fanout = 29)      2.120 r     4.542      ../../../rtl/isp/blc/isp_blc.v(28)
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_65                   path2reg                0.087       4.629
 Arrival time                                                                        4.629                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_65.clk (raw_clk)     net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.421ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_dpc_top/linebuffer/reg1_syn_73 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.465 ns                                                        
 Start Point:             u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.clk (rising edge triggered by clock mux_clk)
 End Point:               u_ispMUX/u_dpc_top/linebuffer/reg1_syn_73.ce (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.309ns  (logic 0.233ns, net 2.076ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.clk (mux_clk) net                     2.276       2.276      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_white_balenceb_top/u_wb_gain/mult0_syn_239.q[0]  clk2q                   0.146 r     2.422
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_73.ce (u_ispMUX/u_isp_blc/per_raw_data_en) net  (fanout = 29)      2.076 r     4.498      ../../../rtl/isp/blc/isp_blc.v(28)
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_73                   path2reg                0.087       4.585
 Arrival time                                                                        4.585                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_dpc_top/linebuffer/reg1_syn_73.clk (raw_clk)     net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  5.000       7.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       7.050
 clock uncertainty                                                                  -0.000       7.050
 clock recovergence pessimism                                                        0.000       7.050
 Required time                                                                       7.050            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.465ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.028 ns                                                        
 Start Point:             u_window_split/reg4_syn_109.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[2] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.520ns  (logic 0.109ns, net 0.411ns, 20% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_109.clk (mux_clk)                   net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_109.q[1]                            clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[2] (sdram_wr_data[2]) net  (fanout = 1)       0.411 r     2.458      ../../../rtl/sd_isp_hdmi_top.v(62)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.458
 Arrival time                                                                        2.458                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.028ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.132 ns                                                        
 Start Point:             u_window_split/reg4_syn_99.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.624ns  (logic 0.109ns, net 0.515ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_99.clk (mux_clk)                    net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_99.q[1]                             clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[1] (sdram_wr_data[1]) net  (fanout = 1)       0.515 r     2.562      ../../../rtl/sd_isp_hdmi_top.v(62)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.562
 Arrival time                                                                        2.562                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.132ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.138 ns                                                        
 Start Point:             u_window_split/reg4_syn_99.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[6] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.630ns  (logic 0.109ns, net 0.521ns, 17% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/reg4_syn_99.clk (mux_clk)                    net                     1.938       1.938      ../../../rtl/sd_isp_hdmi_top.v(96)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_window_split/reg4_syn_99.q[0]                             clk2q                   0.109 r     2.047
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.dia[6] (sdram_wr_data[6]) net  (fanout = 1)       0.521 r     2.568      ../../../rtl/sd_isp_hdmi_top.v(62)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000       2.568
 Arrival time                                                                        2.568                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/ram_inst/ramread0_syn_9.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                        0.000       2.430
 Required time                                                                       2.430            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.138ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.089 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[2] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.334ns  (logic 0.109ns, net 0.225ns, 32% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.q[1] clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[2] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/shiftin_d0[2]) net  (fanout = 1)       0.225 r     2.363      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(22)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2 path2reg (EMB)          0.000       2.363
 Arrival time                                                                        2.363                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.089ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.186 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[3] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_34.q[0] clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[3] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/shiftin_d0[3]) net  (fanout = 1)       0.322 r     2.460      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(22)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2 path2reg (EMB)          0.000       2.460
 Arrival time                                                                        2.460                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.271 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_36.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[0] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.516ns  (logic 0.109ns, net 0.407ns, 21% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_36.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg5_syn_36.q[0] clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.dia[0] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/shiftin_d0[0]) net  (fanout = 1)       0.407 r     2.545      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(22)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2 path2reg (EMB)          0.000       2.545
 Arrival time                                                                        2.545                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_2.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.271ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.137 ns                                                        
 Start Point:             u_ispMUX/u_dpc_top/lt20_syn_42.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[12] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.382ns  (logic 0.109ns, net 0.273ns, 28% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_dpc_top/lt20_syn_42.clk (raw_clk)                net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_dpc_top/lt20_syn_42.q[0]                         clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[12] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr_d0[10]) net  (fanout = 4)       0.273 r     2.411      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(19)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.411
 Arrival time                                                                        2.411                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.137ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.194 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_37.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[11] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.439ns  (logic 0.109ns, net 0.330ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_37.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_37.q[0] clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[11] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr_d0[9]) net  (fanout = 4)       0.330 r     2.468      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(19)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.468
 Arrival time                                                                        2.468                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.194 ns                                                        
 Start Point:             u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_49.clk (rising edge triggered by clock raw_clk)
 End Point:               u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[4] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.439ns  (logic 0.109ns, net 0.330ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_49.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/reg1_syn_49.q[1] clk2q                   0.109 r     2.138
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.addra[4] (u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/ram_rd_addr_d0[2]) net  (fanout = 4)       0.330 r     2.468      ../../../rtl/isp/bayer2rgb/vip_matrix_generate/line_shift_ram_8bit_3x3.v(19)
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12 path2reg (EMB)          0.000       2.468
 Arrival time                                                                        2.468                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_ispMUX/u_bayer2rgb/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit_3x3/bram_256_8bit_inst0/inst_syn_12.clka (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.430
 clock uncertainty                                                                   0.000       2.430
 clock recovergence pessimism                                                       -0.156       2.274
 Required time                                                                       2.274            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.451 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.185ns  (logic 0.232ns, net 0.953ns, 19% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.953 r     3.509      ../../al_ip/SDRAMFIFO.v(59)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37 path2reg                0.086       3.595
 Arrival time                                                                        3.595                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.clk (raw_clk) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.451ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_52 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.451 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_52.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.185ns  (logic 0.232ns, net 0.953ns, 19% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_52.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.953 r     3.509      ../../al_ip/SDRAMFIFO.v(59)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_52 path2reg                0.086       3.595
 Arrival time                                                                        3.595                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg2_syn_52.clk (raw_clk) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.451ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.523 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.113ns  (logic 0.232ns, net 0.881ns, 20% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.146 r     2.556
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.881 r     3.437      ../../al_ip/SDRAMFIFO.v(59)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54      path2reg                0.086       3.523
 Arrival time                                                                        3.523                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.clk (raw_clk) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.523ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_window_split/lt0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.227 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_window_split/lt0_syn_54.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.525ns  (logic 0.161ns, net 0.364ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_window_split/lt0_syn_54.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.364 r     2.502      ../../al_ip/SDRAMFIFO.v(59)
 u_window_split/lt0_syn_54                                   path2reg                0.052       2.554
 Arrival time                                                                        2.554                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_window_split/lt0_syn_54.clk (raw_clk)                     net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.227ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.227 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_41.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.525ns  (logic 0.161ns, net 0.364ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_41.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.364 r     2.502      ../../al_ip/SDRAMFIFO.v(59)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_41 path2reg                0.052       2.554
 Arrival time                                                                        2.554                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_41.clk (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.227ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_39 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.227 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_39.sr (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.525ns  (logic 0.161ns, net 0.364ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.clk (raw_clk) net                     2.029       2.029      ../../../rtl/sd_isp_hdmi_top.v(95)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1_reg_syn_4.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_39.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/asy_w_rst1) net  (fanout = 29)      0.364 r     2.502      ../../al_ip/SDRAMFIFO.v(59)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_39 path2reg                0.052       2.554
 Arrival time                                                                        2.554                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg1_syn_39.clk (raw_clk) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(95)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.227ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk                                                 
Clock = hdmi_clk, period 10ns, rising at 0ns, falling at 5ns

632 endpoints analyzed totally, and 38964 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.499ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25 (587 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.501 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.319ns  (logic 3.591ns, net 5.728ns, 38% logic)                
 Logic Levels:            11 ( LUT3=4 LUT4=4 LUT5=2 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.c[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n1d[1]) net  (fanout = 1)       0.526 r     3.082      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.f[0]    cell (LUT2)             0.251 r     3.333
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b[2]_syn_17.a[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.456 r     3.789                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b[2]_syn_17.f[0]     cell (LUT4)             0.408 r     4.197
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_51.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_21) net  (fanout = 5)       0.638 r     4.835      ../../../rtl/hdmi/dvi_encoder.v(98)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_51.f[1]     cell (LUT3)             0.262 r     5.097
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.c[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_5) net  (fanout = 8)       0.606 r     5.703                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT4)             0.348 r     6.051
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]) net  (fanout = 4)       0.468 r     6.519      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[0]           cell (LUT3)             0.205 r     6.724
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[3]) net  (fanout = 6)       0.470 r     7.194      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[1]           cell (LUT3)             0.205 r     7.399
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[4]) net  (fanout = 6)       0.601 r     8.000      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.f[0]     cell (LUT3)             0.262 r     8.262
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]) net  (fanout = 6)       0.601 r     8.863      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.f[1]           cell (LUT5)             0.262 r     9.125
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_7) net  (fanout = 6)       0.459 r     9.584                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.f[1]     cell (LUT4)             0.262 r     9.846
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_11) net  (fanout = 4)       0.309 r    10.155                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.f[1]     cell (LUT5)             0.431 r    10.586
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_19) net  (fanout = 2)       0.594 r    11.180      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.549      11.729
 Arrival time                                                                       11.729                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.501ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.728 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.092ns  (logic 3.453ns, net 5.639ns, 37% logic)                
 Logic Levels:            10 ( LUT3=3 LUT4=3 LUT5=3 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.c[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n1d[1]) net  (fanout = 1)       0.526 r     3.082      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.f[0]    cell (LUT2)             0.251 r     3.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]_syn_13.a[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.738 r     4.071                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]_syn_13.fx[0]        cell (LUT5)             0.618 r     4.689
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]) net  (fanout = 4)       0.873 r     5.562      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT4)             0.262 r     5.824
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]) net  (fanout = 4)       0.468 r     6.292      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[0]           cell (LUT3)             0.205 r     6.497
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[3]) net  (fanout = 6)       0.470 r     6.967      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[1]           cell (LUT3)             0.205 r     7.172
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[4]) net  (fanout = 6)       0.601 r     7.773      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.f[0]     cell (LUT3)             0.262 r     8.035
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]) net  (fanout = 6)       0.601 r     8.636      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.f[1]           cell (LUT5)             0.262 r     8.898
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_7) net  (fanout = 6)       0.459 r     9.357                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.f[1]     cell (LUT4)             0.262 r     9.619
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_11) net  (fanout = 4)       0.309 r     9.928                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.f[1]     cell (LUT5)             0.431 r    10.359
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_19) net  (fanout = 2)       0.594 r    10.953      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.549      11.502
 Arrival time                                                                       11.502                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.728ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.728 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.092ns  (logic 3.453ns, net 5.639ns, 37% logic)                
 Logic Levels:            10 ( LUT3=3 LUT4=3 LUT5=3 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_syn_31.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.c[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n1d[1]) net  (fanout = 1)       0.526 r     3.082      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b1[2]_syn_12.f[0]    cell (LUT2)             0.251 r     3.333
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]_syn_13.a[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.738 r     4.071                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]_syn_13.fx[0]        cell (LUT5)             0.618 r     4.689
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[1]) net  (fanout = 4)       0.873 r     5.562      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]_syn_37.f[1]         cell (LUT4)             0.262 r     5.824
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[2]) net  (fanout = 4)       0.468 r     6.292      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[0]           cell (LUT3)             0.205 r     6.497
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[3]) net  (fanout = 6)       0.470 r     6.967      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_60.f[1]           cell (LUT3)             0.205 r     7.172
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[4]) net  (fanout = 6)       0.601 r     7.773      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_53.f[0]     cell (LUT3)             0.262 r     8.035
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/q_m[5]) net  (fanout = 6)       0.601 r     8.636      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_56.f[1]           cell (LUT5)             0.262 r     8.898
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_7) net  (fanout = 6)       0.459 r     9.357                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_47.f[1]     cell (LUT4)             0.262 r     9.619
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_11) net  (fanout = 4)       0.309 r     9.928                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_42.f[1]     cell (LUT5)             0.431 r    10.359
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.b[0] (u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m_b[3]_syn_19) net  (fanout = 2)       0.594 r    10.953      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25                path2reg0 (LUT4)        0.549      11.502
 Arrival time                                                                       11.502                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg3_syn_25.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.728ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26 (1022 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.631 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.189ns  (logic 3.403ns, net 5.786ns, 37% logic)                
 Logic Levels:            10 ( LUT4=4 LUT3=4 LUT5=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.c[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[1]) net  (fanout = 1)       0.476 r     3.032      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[1]     cell (LUT3)             0.251 r     3.283
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.a[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.672 r     3.955                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[0]         cell (LUT4)             0.408 r     4.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_21) net  (fanout = 6)       0.746 r     5.109      ../../../rtl/hdmi/dvi_encoder.v(98)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[1]         cell (LUT4)             0.333 r     5.442
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]) net  (fanout = 4)       0.533 r     5.975      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[0]     cell (LUT3)             0.205 r     6.180
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[3]) net  (fanout = 5)       0.731 r     6.911      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[1]         cell (LUT3)             0.262 r     7.173
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]) net  (fanout = 5)       0.473 r     7.646      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[0]         cell (LUT3)             0.262 r     7.908
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[5]) net  (fanout = 5)       0.473 r     8.381      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.f[1]     cell (LUT2)             0.262 r     8.643
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_7) net  (fanout = 5)       0.601 r     9.244                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.f[1]     cell (LUT4)             0.205 r     9.449
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_11) net  (fanout = 5)       0.456 r     9.905                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.fx[0]    cell (LUT5)             0.543 r    10.448
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_20) net  (fanout = 2)       0.625 r    11.073      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.599
 Arrival time                                                                       11.599                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.631ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.631 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.189ns  (logic 3.403ns, net 5.786ns, 37% logic)                
 Logic Levels:            10 ( LUT4=4 LUT3=4 LUT5=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_syn_29.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.c[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[1]) net  (fanout = 1)       0.476 r     3.032      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[1]     cell (LUT3)             0.251 r     3.283
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.a[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.672 r     3.955                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[0]         cell (LUT4)             0.408 r     4.363
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_21) net  (fanout = 6)       0.746 r     5.109      ../../../rtl/hdmi/dvi_encoder.v(98)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[1]         cell (LUT4)             0.333 r     5.442
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]) net  (fanout = 4)       0.533 r     5.975      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[0]     cell (LUT3)             0.205 r     6.180
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[3]) net  (fanout = 5)       0.731 r     6.911      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[1]         cell (LUT3)             0.262 r     7.173
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]) net  (fanout = 5)       0.473 r     7.646      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[0]         cell (LUT3)             0.262 r     7.908
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[5]) net  (fanout = 5)       0.473 r     8.381      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.f[1]     cell (LUT2)             0.262 r     8.643
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_7) net  (fanout = 5)       0.601 r     9.244                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.f[1]     cell (LUT4)             0.205 r     9.449
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.b[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_11) net  (fanout = 5)       0.456 r     9.905                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.fx[0]    cell (LUT5)             0.543 r    10.448
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_20) net  (fanout = 2)       0.625 r    11.073      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.599
 Arrival time                                                                       11.599                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.631ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.823 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_59.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         8.997ns  (logic 3.357ns, net 5.640ns, 37% logic)                
 Logic Levels:            10 ( LUT4=4 LUT3=4 LUT5=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_59.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_59.q[0]           clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[0]) net  (fanout = 1)       0.330 r     2.886      ../../../rtl/hdmi/dvi_encoder.v(37)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[1]     cell (LUT3)             0.205 r     3.091
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.a[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_2) net  (fanout = 3)       0.672 r     3.763                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[0]         cell (LUT4)             0.408 r     4.171
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/reg6_syn_21) net  (fanout = 6)       0.746 r     4.917      ../../../rtl/hdmi/dvi_encoder.v(98)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]_syn_37.f[1]         cell (LUT4)             0.333 r     5.250
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[2]) net  (fanout = 4)       0.533 r     5.783      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_65.f[0]     cell (LUT3)             0.205 r     5.988
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[3]) net  (fanout = 5)       0.731 r     6.719      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[1]         cell (LUT3)             0.262 r     6.981
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.d[0] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]) net  (fanout = 5)       0.473 r     7.454      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[4]_syn_13.f[0]         cell (LUT3)             0.262 r     7.716
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m[5]) net  (fanout = 5)       0.473 r     8.189      ../../../rtl/hdmi/dvi_encoder.v(55)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_51.f[1]     cell (LUT2)             0.262 r     8.451
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.d[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_7) net  (fanout = 5)       0.601 r     9.052                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_49.f[1]     cell (LUT4)             0.205 r     9.257
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.b[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_11) net  (fanout = 5)       0.456 r     9.713                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_47.fx[0]    cell (LUT5)             0.543 r    10.256
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.a[1] (u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m_b[3]_syn_20) net  (fanout = 2)       0.625 r    10.881      ../../../rtl/hdmi/dvi_encoder.v(70)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26                path2reg1 (LUT4)        0.526      11.407
 Arrival time                                                                       11.407                  (10 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_syn_26.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      12.050
 clock uncertainty                                                                  -0.000      12.050
 clock recovergence pessimism                                                        0.180      12.230
 Required time                                                                      12.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.823ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9 (1382 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.639 ns                                                        
 Start Point:             u_hdmi_top/u1_Driver/add0_syn_74.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[7] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.047ns  (logic 3.522ns, net 5.525ns, 38% logic)                
 Logic Levels:            11 ( ADDER=8 EMB=1 LUT5=1 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u1_Driver/add0_syn_74.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u1_Driver/add0_syn_74.q[0]                       clk2q                   0.146 r     2.556
 u_hdmi_top/u1_Driver/lt5_syn_61.a[0] (u_hdmi_top/u1_Driver/vcnt[1]) net  (fanout = 5)       0.644 r     3.200      ../../../rtl/hdmi/Driver.v(57)
 u_hdmi_top/u1_Driver/lt5_syn_61.fco                         cell (ADDER)            0.706 r     3.906
 u_hdmi_top/u1_Driver/lt5_syn_64.fci (u_hdmi_top/u1_Driver/lt5_syn_9) net  (fanout = 1)       0.000 f     3.906      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_64.fco                         cell (ADDER)            0.073 r     3.979
 u_hdmi_top/u1_Driver/lt5_syn_67.fci (u_hdmi_top/u1_Driver/lt5_syn_13) net  (fanout = 1)       0.000 f     3.979      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_67.fco                         cell (ADDER)            0.073 r     4.052
 u_hdmi_top/u1_Driver/lt5_syn_70.fci (u_hdmi_top/u1_Driver/lt5_syn_17) net  (fanout = 1)       0.000 f     4.052      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_70.fco                         cell (ADDER)            0.073 r     4.125
 u_hdmi_top/u1_Driver/lt5_syn_73.fci (u_hdmi_top/u1_Driver/lt5_syn_21) net  (fanout = 1)       0.000 f     4.125      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_73.fco                         cell (ADDER)            0.073 r     4.198
 u_hdmi_top/u1_Driver/lt5_syn_76.fci (u_hdmi_top/u1_Driver/lt5_syn_25) net  (fanout = 1)       0.000 f     4.198      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_76.f[1]                        cell (ADDER)            0.355 r     4.553
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.b[0] (u_hdmi_top/u1_Driver/lcd_en_n6) net  (fanout = 1)       1.798 r     6.351                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[0]           cell (LUT4)             0.431 r     6.782
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.a[0] (VGA_DE)      net  (fanout = 35)      1.584 r     8.366      ../../../rtl/sd_isp_hdmi_top.v(79)
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.f[0]               cell (LUT5)             0.424 r     8.790
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.e[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_en_s) net  (fanout = 2)       0.657 r     9.447      ../../al_ip/SDRAMFIFO.v(69)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.fco  cell (ADDER)            0.781 r    10.228
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fci (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_54) net  (fanout = 1)       0.000 f    10.228      ../../al_ip/SDRAMFIFO.v(278)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fx[0] cell (ADDER)            0.387 r    10.615
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[7] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/addrb[4]) net  (fanout = 3)       0.842 r    11.457      ../../al_ip/SDRAMFIFO.v(433)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.457
 Arrival time                                                                       11.457                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.clkb (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.916
 clock uncertainty                                                                  -0.000      11.916
 clock recovergence pessimism                                                        0.180      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.639ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.654 ns                                                        
 Start Point:             u_hdmi_top/u1_Driver/add0_syn_74.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[11] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.032ns  (logic 3.654ns, net 5.378ns, 40% logic)                
 Logic Levels:            12 ( ADDER=9 EMB=1 LUT5=1 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u1_Driver/add0_syn_74.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u1_Driver/add0_syn_74.q[0]                       clk2q                   0.146 r     2.556
 u_hdmi_top/u1_Driver/lt5_syn_61.a[0] (u_hdmi_top/u1_Driver/vcnt[1]) net  (fanout = 5)       0.644 r     3.200      ../../../rtl/hdmi/Driver.v(57)
 u_hdmi_top/u1_Driver/lt5_syn_61.fco                         cell (ADDER)            0.706 r     3.906
 u_hdmi_top/u1_Driver/lt5_syn_64.fci (u_hdmi_top/u1_Driver/lt5_syn_9) net  (fanout = 1)       0.000 f     3.906      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_64.fco                         cell (ADDER)            0.073 r     3.979
 u_hdmi_top/u1_Driver/lt5_syn_67.fci (u_hdmi_top/u1_Driver/lt5_syn_13) net  (fanout = 1)       0.000 f     3.979      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_67.fco                         cell (ADDER)            0.073 r     4.052
 u_hdmi_top/u1_Driver/lt5_syn_70.fci (u_hdmi_top/u1_Driver/lt5_syn_17) net  (fanout = 1)       0.000 f     4.052      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_70.fco                         cell (ADDER)            0.073 r     4.125
 u_hdmi_top/u1_Driver/lt5_syn_73.fci (u_hdmi_top/u1_Driver/lt5_syn_21) net  (fanout = 1)       0.000 f     4.125      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_73.fco                         cell (ADDER)            0.073 r     4.198
 u_hdmi_top/u1_Driver/lt5_syn_76.fci (u_hdmi_top/u1_Driver/lt5_syn_25) net  (fanout = 1)       0.000 f     4.198      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_76.f[1]                        cell (ADDER)            0.355 r     4.553
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.b[0] (u_hdmi_top/u1_Driver/lcd_en_n6) net  (fanout = 1)       1.798 r     6.351                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[0]           cell (LUT4)             0.431 r     6.782
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.a[0] (VGA_DE)      net  (fanout = 35)      1.584 r     8.366      ../../../rtl/sd_isp_hdmi_top.v(79)
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.f[0]               cell (LUT5)             0.424 r     8.790
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.e[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_en_s) net  (fanout = 2)       0.657 r     9.447      ../../al_ip/SDRAMFIFO.v(69)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.fco  cell (ADDER)            0.781 r    10.228
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fci (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_54) net  (fanout = 1)       0.000 f    10.228      ../../al_ip/SDRAMFIFO.v(278)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fco  cell (ADDER)            0.132 r    10.360
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_64.fci (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_58) net  (fanout = 1)       0.000 f    10.360      ../../al_ip/SDRAMFIFO.v(278)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_64.fx[0] cell (ADDER)            0.387 r    10.747
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[11] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/addrb[8]) net  (fanout = 3)       0.695 r    11.442      ../../al_ip/SDRAMFIFO.v(433)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.442
 Arrival time                                                                       11.442                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.clkb (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.916
 clock uncertainty                                                                  -0.000      11.916
 clock recovergence pessimism                                                        0.180      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.654ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.686 ns                                                        
 Start Point:             u_hdmi_top/u1_Driver/add0_syn_74.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[9] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         9.000ns  (logic 3.588ns, net 5.412ns, 39% logic)                
 Logic Levels:            11 ( ADDER=8 EMB=1 LUT5=1 LUT4=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u1_Driver/add0_syn_74.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u1_Driver/add0_syn_74.q[0]                       clk2q                   0.146 r     2.556
 u_hdmi_top/u1_Driver/lt5_syn_61.a[0] (u_hdmi_top/u1_Driver/vcnt[1]) net  (fanout = 5)       0.644 r     3.200      ../../../rtl/hdmi/Driver.v(57)
 u_hdmi_top/u1_Driver/lt5_syn_61.fco                         cell (ADDER)            0.706 r     3.906
 u_hdmi_top/u1_Driver/lt5_syn_64.fci (u_hdmi_top/u1_Driver/lt5_syn_9) net  (fanout = 1)       0.000 f     3.906      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_64.fco                         cell (ADDER)            0.073 r     3.979
 u_hdmi_top/u1_Driver/lt5_syn_67.fci (u_hdmi_top/u1_Driver/lt5_syn_13) net  (fanout = 1)       0.000 f     3.979      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_67.fco                         cell (ADDER)            0.073 r     4.052
 u_hdmi_top/u1_Driver/lt5_syn_70.fci (u_hdmi_top/u1_Driver/lt5_syn_17) net  (fanout = 1)       0.000 f     4.052      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_70.fco                         cell (ADDER)            0.073 r     4.125
 u_hdmi_top/u1_Driver/lt5_syn_73.fci (u_hdmi_top/u1_Driver/lt5_syn_21) net  (fanout = 1)       0.000 f     4.125      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_73.fco                         cell (ADDER)            0.073 r     4.198
 u_hdmi_top/u1_Driver/lt5_syn_76.fci (u_hdmi_top/u1_Driver/lt5_syn_25) net  (fanout = 1)       0.000 f     4.198      ../../../rtl/hdmi/Driver.v(108)
 u_hdmi_top/u1_Driver/lt5_syn_76.f[1]                        cell (ADDER)            0.355 r     4.553
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.b[0] (u_hdmi_top/u1_Driver/lcd_en_n6) net  (fanout = 1)       1.798 r     6.351                    
 u_hdmi_top/u_rgb2dvi_0/encoder_b/reg6_syn_63.f[0]           cell (LUT4)             0.431 r     6.782
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.a[0] (VGA_DE)      net  (fanout = 35)      1.584 r     8.366      ../../../rtl/sd_isp_hdmi_top.v(79)
 u_ispMUX/u_dpc_top/t4_medium_b[1]_syn_11.f[0]               cell (LUT5)             0.424 r     8.790
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.e[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_en_s) net  (fanout = 2)       0.657 r     9.447      ../../al_ip/SDRAMFIFO.v(69)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_62.fco  cell (ADDER)            0.781 r    10.228
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fci (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_54) net  (fanout = 1)       0.000 f    10.228      ../../al_ip/SDRAMFIFO.v(278)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/add2_syn_63.fx[1] cell (ADDER)            0.453 r    10.681
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.addrb[9] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/addrb[6]) net  (fanout = 3)       0.729 r    11.410      ../../al_ip/SDRAMFIFO.v(433)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.410
 Arrival time                                                                       11.410                  (11 lvl)      

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/ram_inst/ramread0_syn_9.clkb (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.916
 clock uncertainty                                                                  -0.000      11.916
 clock recovergence pessimism                                                        0.180      12.096
 Required time                                                                      12.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.686ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sd_top/u_sd_operation/sd_type_b[1]_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sd_top/u_sd_operation/sd_type_b[1]_syn_50.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.q[1] clk2q                   0.109 r     2.138
 u_sd_top/u_sd_operation/sd_type_b[1]_syn_50.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/sync_r1[7]) net  (fanout = 1)       0.216 r     2.354      ../../al_ip/SDRAMFIFO.v(304)
 u_sd_top/u_sd_operation/sd_type_b[1]_syn_50                 path2reg0               0.095       2.449
 Arrival time                                                                        2.449                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sd_top/u_sd_operation/sd_type_b[1]_syn_50.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.405 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_44.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.574ns  (logic 0.204ns, net 0.370ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.q[0] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_44.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/sync_r1[6]) net  (fanout = 1)       0.370 r     2.508      ../../al_ip/SDRAMFIFO.v(304)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_44 path2reg1               0.095       2.603
 Arrival time                                                                        2.603                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_44.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.093       2.198
 Required time                                                                       2.198            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.405ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.420 ns                                                        
 Start Point:             u_ispMUX/u_dpc_top/lt30_syn_42.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_dpc_top/lt30_syn_42.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/u_dpc_top/lt30_syn_42.q[1]                         clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/sync_r1[0]) net  (fanout = 1)       0.322 r     2.460      ../../al_ip/SDRAMFIFO.v(304)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46 path2reg1               0.095       2.555
 Arrival time                                                                        2.555                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.156       2.135
 Required time                                                                       2.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.420ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/matrix_p12[0]_syn_134 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.609 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/matrix_p12[0]_syn_134.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.027ns  (logic 0.232ns, net 1.795ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.q[1] clk2q                   0.146 r     2.556
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/matrix_p12[0]_syn_134.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1) net  (fanout = 38)      1.795 r     4.351      ../../al_ip/SDRAMFIFO.v(61)
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/matrix_p12[0]_syn_134 path2reg                0.086       4.437
 Arrival time                                                                        4.437                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/u_laplacian_sharpen_proc/u_vip_matrix_generate_3x3_8bit/matrix_p12[0]_syn_134.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.609ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_60 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.672 ns                                                        
 Start Point:             u_ispMUX/bayer_data[1]_syn_404.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_60.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.964ns  (logic 0.232ns, net 1.732ns, 11% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[1]_syn_404.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[1]_syn_404.q[0]                         clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_60.sr (u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2) net  (fanout = 26)      1.732 r     4.288      ../../../rtl/hdmi/asyn_rst_syn.v(32)
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_60                path2reg                0.086       4.374
 Arrival time                                                                        4.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_60.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.672ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_58 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.828 ns                                                        
 Start Point:             u_ispMUX/bayer_data[1]_syn_404.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_58.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.808ns  (logic 0.232ns, net 1.576ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[1]_syn_404.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.410       2.410      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[1]_syn_404.q[0]                         clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_58.sr (u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2) net  (fanout = 26)      1.576 r     4.132      ../../../rtl/hdmi/asyn_rst_syn.v(32)
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_58                path2reg                0.086       4.218
 Arrival time                                                                        4.218                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_58.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.166       2.166      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                 10.000      12.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.866
 clock uncertainty                                                                  -0.000      11.866
 clock recovergence pessimism                                                        0.180      12.046
 Required time                                                                      12.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.828ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.244 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_57.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.542ns  (logic 0.161ns, net 0.381ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_57.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1) net  (fanout = 38)      0.381 r     2.519      ../../al_ip/SDRAMFIFO.v(61)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_57 path2reg                0.052       2.571
 Arrival time                                                                        2.571                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_57.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.244ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.244 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.542ns  (logic 0.161ns, net 0.381ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1_reg_syn_5.q[1] clk2q                   0.109 r     2.138
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.sr (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/asy_r_rst1) net  (fanout = 38)      0.381 r     2.519      ../../al_ip/SDRAMFIFO.v(61)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54 path2reg                0.052       2.571
 Arrival time                                                                        2.571                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_54.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.244ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/encoder_r/dout_b[6]_syn_21 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.352 ns                                                        
 Start Point:             u_ispMUX/bayer_data[1]_syn_404.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/encoder_r/dout_b[6]_syn_21.sr (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.650ns  (logic 0.161ns, net 0.489ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_ispMUX/bayer_data[1]_syn_404.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_ispMUX/bayer_data[1]_syn_404.q[0]                         clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/encoder_r/dout_b[6]_syn_21.sr (u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2) net  (fanout = 26)      0.489 r     2.627      ../../../rtl/hdmi/asyn_rst_syn.v(32)
 u_hdmi_top/u_rgb2dvi_0/encoder_r/dout_b[6]_syn_21           path2reg                0.052       2.679
 Arrival time                                                                        2.679                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/dout_b[6]_syn_21.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.230       2.230      ../../../rtl/hdmi/dvi_encoder.v(22)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.156       2.327
 Required time                                                                       2.327            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.352ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: hdmi_clk_5                                               
Clock = hdmi_clk_5, period 2.5ns, rising at 0ns, falling at 1.25ns

104 endpoints analyzed totally, and 426 paths analyzed
5 errors detected : 5 setup errors (TNS = -0.613), 0 hold errors (TNS = 0.000)
Minimum period is 2.759ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.259 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.508ns  (logic 0.565ns, net 1.943ns, 22% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_21.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.b[0] (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]) net  (fanout = 38)      0.568 r     3.124      ../../../rtl/hdmi/serializer_10_to_1.v(34)
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.333 r     3.457
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt_b_n) net  (fanout = 7)       1.375 r     4.832                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.918
 Arrival time                                                                        4.918                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.259ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.185 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.434ns  (logic 0.483ns, net 1.951ns, 19% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[0]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.c[0] (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]) net  (fanout = 37)      0.576 r     3.132      ../../../rtl/hdmi/serializer_10_to_1.v(34)
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.251 r     3.383
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt_b_n) net  (fanout = 7)       1.375 r     4.758                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.844
 Arrival time                                                                        4.844                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.185ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.018 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.231ns  (logic 0.437ns, net 1.794ns, 19% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_syn_19.q[1]        clk2q                   0.146 r     2.556
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.d[0] (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]) net  (fanout = 39)      0.419 r     2.975      ../../../rtl/hdmi/serializer_10_to_1.v(34)
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_27.f[0]      cell (LUT3)             0.205 r     3.180
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.sr (u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt_b_n) net  (fanout = 7)       1.375 r     4.555                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29           path2reg                0.086       4.641
 Arrival time                                                                        4.641                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.166       2.166      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.187       4.479
 clock uncertainty                                                                  -0.000       4.479
 clock recovergence pessimism                                                        0.180       4.659
 Required time                                                                       4.659            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.018ns          

---------------------------------------------------------------------------------------------------------

Paths for end point HDMI_D2_P_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.172 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_26.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.160ns  (logic 0.146ns, net 2.014ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_26.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_syn_26.q[0]        clk2q                   0.146 r     2.556
 HDMI_D2_P_syn_2.do[1] (u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]) net  (fanout = 1)       2.014 r     4.570      ../../../rtl/hdmi/serializer_10_to_1.v(36)
 HDMI_D2_P_syn_2                                             path2reg                0.000       4.570
 Arrival time                                                                        4.570                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 HDMI_D2_P_syn_2.osclk (hdmi_clk_5)                          net                     1.851       1.851      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.351
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       4.290
 clock uncertainty                                                                  -0.000       4.290
 clock recovergence pessimism                                                        0.108       4.398
 Required time                                                                       4.398            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.172ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.172 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_26.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               HDMI_D2_P_syn_2.do[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.160ns  (logic 0.146ns, net 2.014ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_26.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_r/reg2_syn_26.q[0]        clk2q                   0.146 r     2.556
 HDMI_D2_P_syn_2.do[0] (u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]) net  (fanout = 1)       2.014 r     4.570      ../../../rtl/hdmi/serializer_10_to_1.v(35)
 HDMI_D2_P_syn_2                                             path2reg                0.000       4.570
 Arrival time                                                                        4.570                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 HDMI_D2_P_syn_2.osclk (hdmi_clk_5)                          net                     1.851       1.851      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.351
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       4.290
 clock uncertainty                                                                  -0.000       4.290
 clock recovergence pessimism                                                        0.108       4.398
 Required time                                                                       4.398            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.172ns          

---------------------------------------------------------------------------------------------------------

Paths for end point HDMI_CLK_P_syn_2 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.143 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         2.131ns  (logic 0.146ns, net 1.985ns, 6% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.q[1]      clk2q                   0.146 r     2.556
 HDMI_CLK_P_syn_2.do[1] (u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]) net  (fanout = 1)       1.985 r     4.541      ../../../rtl/hdmi/serializer_10_to_1.v(36)
 HDMI_CLK_P_syn_2                                            path2reg                0.000       4.541
 Arrival time                                                                        4.541                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 HDMI_CLK_P_syn_2.osclk (hdmi_clk_5)                         net                     1.851       1.851      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.351
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       4.290
 clock uncertainty                                                                  -0.000       4.290
 clock recovergence pessimism                                                        0.108       4.398
 Required time                                                                       4.398            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.143ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.140 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (rising edge triggered by clock hdmi_clk_5)
 End Point:               HDMI_CLK_P_syn_2.do[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.848ns  (logic 0.146ns, net 1.702ns, 7% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.clk (hdmi_clk_5) net                     2.410       2.410      ../../../rtl/sd_isp_hdmi_top.v(49)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg1_syn_29.q[0]      clk2q                   0.146 r     2.556
 HDMI_CLK_P_syn_2.do[0] (u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]) net  (fanout = 1)       1.702 r     4.258      ../../../rtl/hdmi/serializer_10_to_1.v(35)
 HDMI_CLK_P_syn_2                                            path2reg                0.000       4.258
 Arrival time                                                                        4.258                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 HDMI_CLK_P_syn_2.osclk (hdmi_clk_5)                         net                     1.851       1.851      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  2.500       4.351
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061       4.290
 clock uncertainty                                                                  -0.000       4.290
 clock recovergence pessimism                                                        0.108       4.398
 Required time                                                                       4.398            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.140ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_32 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_55.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_32.mi[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_55.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_g/reg2_syn_55.q[1]           clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_32.mi[1] (u_hdmi_top/u_rgb2dvi_0/serializer_g/paralell_data[9]) net  (fanout = 1)       0.225 r     2.363      ../../../rtl/hdmi/serializer_10_to_1.v(27)
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_32             path2reg1               0.095       2.458
 Arrival time                                                                        2.458                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_syn_32.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_57.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[0] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.429ns  (logic 0.204ns, net 0.225ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_57.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/reg2_syn_57.q[1]           clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[0] (u_hdmi_top/u_rgb2dvi_0/serializer_r/paralell_data[8]) net  (fanout = 1)       0.225 r     2.363      ../../../rtl/hdmi/serializer_10_to_1.v(27)
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32             path2reg0               0.095       2.458
 Arrival time                                                                        2.458                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.208 ns                                                        
 Start Point:             u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b[2]_syn_15.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[1] (rising edge triggered by clock hdmi_clk_5)
 Clock group:             sys_clk                                                         
 Process:                 Fast                                                            
 Data Path Delay:         0.470ns  (logic 0.204ns, net 0.266ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b[2]_syn_15.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     2.029       2.029      ../../../rtl/hdmi/dvi_encoder.v(22)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m_b[2]_syn_15.q[0]     clk2q                   0.109 r     2.138
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.mi[1] (u_hdmi_top/u_rgb2dvi_0/serializer_b/paralell_data[8]) net  (fanout = 1)       0.266 r     2.404      ../../../rtl/hdmi/serializer_10_to_1.v(27)
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32             path2reg1               0.095       2.499
 Arrival time                                                                        2.499                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_hdmi_top/u_rgb2dvi_0/serializer_b/reg2_syn_32.clk (hdmi_clk_5) net                     2.230       2.230      ../../../rtl/sd_isp_hdmi_top.v(49)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.208ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.022ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.678 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[0]    
 Process:                 Slow                                                            
 Data Path Delay:         1.022ns  (logic 0.289ns, net 0.733ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.733 r     0.879      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54      path2reg0               0.143       1.022
 Arrival time                                                                        1.022                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.clk                          0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.678ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.679 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_51.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_40.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.021ns  (logic 0.289ns, net 0.732ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_51.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_51.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_40.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.732 r     0.878      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_40 path2reg0               0.143       1.021
 Arrival time                                                                        1.021                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_40.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.679ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.714 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (rising edge triggered by clock hdmi_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[1]    
 Process:                 Slow                                                            
 Data Path Delay:         0.986ns  (logic 0.289ns, net 0.697ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg0_syn_60.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/primary_addr_gray_reg[6]) net  (fanout = 1)       0.697 r     0.843      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54      path2reg1               0.143       0.986
 Arrival time                                                                        0.986                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/sub0_syn_54.clk                          0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.714ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.185ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.399 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_64.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_42.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.185ns  (logic 0.289ns, net 0.896ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_64.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_64.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_42.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       0.896 r     1.042      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_42 path2reg0               0.143       1.185
 Arrival time                                                                        1.185                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_42.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.399ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.558 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_62.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.mi[1] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.026ns  (logic 0.289ns, net 0.737ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_62.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg0_syn_62.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.737 r     0.883      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41 path2reg1               0.143       1.026
 Arrival time                                                                        1.026                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg3_syn_41.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.558ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.605 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_35.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.mi[0] (rising edge triggered by clock hdmi_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.979ns  (logic 0.289ns, net 0.690ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_35.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/rd_to_wr_cross_inst/reg3_syn_35.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/primary_addr_gray_reg[1]) net  (fanout = 1)       0.690 r     0.836      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46 path2reg0               0.143       0.979
 Arrival time                                                                        0.979                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_tx_pll/bufg_feedback.clko                                                         0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_rddata/wr_to_rd_cross_inst/reg1_syn_46.clk (u_hdmi_top/u_rgb2dvi_0/encoder_b/clkin) net                     0.000       0.000      ../../../rtl/hdmi/dvi_encoder.v(22)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.605ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 0.967ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.617 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.mi[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.967ns  (logic 0.289ns, net 0.678ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.678 r     0.824      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54      path2reg1               0.143       0.967
 Arrival time                                                                        0.967                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/sub0_syn_54.clk (raw_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.617ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.621 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.clk
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.mi[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.963ns  (logic 0.289ns, net 0.674ns, 30% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_52.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.674 r     0.820      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37 path2reg1               0.143       0.963
 Arrival time                                                                        0.963                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg3_syn_37.clk (raw_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.621ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/lt12_syn_54 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.667 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk
 End Point:               u_window_split/lt12_syn_54.mi[1] (rising edge triggered by clock raw_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         0.917ns  (logic 0.289ns, net 0.628ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.clk clock                   0.000       0.000
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/reg0_syn_61.q[0] clk2q                   0.146 r     0.146
 u_window_split/lt12_syn_54.mi[1] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/rd_to_wr_cross_inst/primary_addr_gray_reg[6]) net  (fanout = 1)       0.628 r     0.774      ../../al_ip/SDRAMFIFO.v(303)
 u_window_split/lt12_syn_54                                  path2reg1               0.143       0.917
 Arrival time                                                                        0.917                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_window_split/lt12_syn_54.clk (raw_clk)                    net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.116       9.584
 clock uncertainty                                                                  -0.000       9.584
 Required time                                                                       9.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.667ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 9.7ns max

10 endpoints analyzed totally, and 10 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.129ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_42 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.571 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_56.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_42.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.129ns  (logic 0.289ns, net 0.840ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_56.clk (raw_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_56.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_42.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/primary_addr_gray_reg[8]) net  (fanout = 1)       0.840 r     0.986      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_42 path2reg0               0.143       1.129
 Arrival time                                                                        1.129                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_42.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.571ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/lt10_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.608 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_53.clk (rising edge triggered by clock raw_clk)
 End Point:               u_window_split/lt10_syn_55.mi[0]                                
 Process:                 Slow                                                            
 Data Path Delay:         1.092ns  (logic 0.289ns, net 0.803ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_53.clk (raw_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_53.q[0] clk2q                   0.146 r     0.146
 u_window_split/lt10_syn_55.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       0.803 r     0.949      ../../al_ip/SDRAMFIFO.v(303)
 u_window_split/lt10_syn_55                                  path2reg0               0.143       1.092
 Arrival time                                                                        1.092                  (0 lvl)       

 u_window_split/lt10_syn_55.clk                                                      0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.608ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        8.608 ns                                                        
 Start Point:             u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_67.clk (rising edge triggered by clock raw_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.092ns  (logic 0.289ns, net 0.803ns, 26% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_67.clk (raw_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(95)
---------------------------------------------------------------------------------------------------------
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg0_syn_67.q[0] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.mi[0] (u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.803 r     0.949      ../../al_ip/SDRAMFIFO.v(303)
 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40 path2reg0               0.143       1.092
 Arrival time                                                                        1.092                  (0 lvl)       

 u_sdram_top/fifo_ctrl_inst/etr_fifo_wrdata/wr_to_rd_cross_inst/reg3_syn_40.clk                         0.000       0.000
 delay budget                                                                        9.700       9.700
 cell setup                                                                         -0.000       9.700
 clock uncertainty                                                                  -0.000       9.700
 Required time                                                                       9.700            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.608ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.267ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/rd_en_s_syn_22 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.317 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_55.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/rd_en_s_syn_22.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.267ns  (logic 0.289ns, net 0.978ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_55.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/reg0_syn_55.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/rd_en_s_syn_22.mi[0] (u_window_split/u_tempfifoL0/wr_to_rd_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.978 r     1.124      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL0/rd_en_s_syn_22                  path2reg0               0.143       1.267
 Arrival time                                                                        1.267                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_en_s_syn_22.clk (mux_clk)    net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.317ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.365 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_52.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.219ns  (logic 0.289ns, net 0.930ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_52.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_52.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.mi[1] (u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/primary_addr_gray_reg[1]) net  (fanout = 1)       0.930 r     1.076      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55 path2reg1               0.143       1.219
 Arrival time                                                                        1.219                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.365ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.409 ns                                                        
 Start Point:             u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_55.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.175ns  (logic 0.289ns, net 0.886ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_55.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg0_syn_55.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.mi[0] (u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/primary_addr_gray_reg[2]) net  (fanout = 1)       0.886 r     1.032      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55 path2reg0               0.143       1.175
 Arrival time                                                                        1.175                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL0/rd_to_wr_cross_inst/reg3_syn_55.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.409ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.292ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_56 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.292 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_65.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_56.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.292ns  (logic 0.289ns, net 1.003ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_65.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg0_syn_65.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_56.mi[0] (u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       1.003 r     1.149      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_56 path2reg0               0.143       1.292
 Arrival time                                                                        1.292                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/rd_to_wr_cross_inst/reg3_syn_56.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.292ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_58 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.319 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_63.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_58.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.265ns  (logic 0.289ns, net 0.976ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_63.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_63.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_58.mi[0] (u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.976 r     1.122      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_58 path2reg0               0.143       1.265
 Arrival time                                                                        1.265                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_58.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.319ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.398 ns                                                        
 Start Point:             u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_52.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_47.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.186ns  (logic 0.289ns, net 0.897ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_52.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg0_syn_52.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_47.mi[0] (u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.897 r     1.043      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_47 path2reg0               0.143       1.186
 Arrival time                                                                        1.186                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoL1/wr_to_rd_cross_inst/reg3_syn_47.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.398ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.476ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg3_syn_60 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.108 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg3_syn_60.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.476ns  (logic 0.289ns, net 1.187ns, 19% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg3_syn_60.mi[0] (u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/primary_addr_gray_reg[9]) net  (fanout = 1)       1.187 r     1.333      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg3_syn_60 path2reg0               0.143       1.476
 Arrival time                                                                        1.476                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg3_syn_60.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.108ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/sdram_ctrl_inst/sdram_read_inst/read_state_b[1]_syn_25 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.404 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_60.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/sdram_ctrl_inst/sdram_read_inst/read_state_b[1]_syn_25.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.180ns  (logic 0.289ns, net 0.891ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_60.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_60.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/sdram_ctrl_inst/sdram_read_inst/read_state_b[1]_syn_25.mi[0] (u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.891 r     1.037      ../../al_ip/tempfifo.v(263)
 u_sdram_top/sdram_ctrl_inst/sdram_read_inst/read_state_b[1]_syn_25 path2reg0               0.143       1.180
 Arrival time                                                                        1.180                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sdram_top/sdram_ctrl_inst/sdram_read_inst/read_state_b[1]_syn_25.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.404ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_sdram_top/fifo_ctrl_inst/lt1_syn_61 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.410 ns                                                        
 Start Point:             u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.clk (rising edge triggered by clock mux_clk)
 End Point:               u_sdram_top/fifo_ctrl_inst/lt1_syn_61.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.174ns  (logic 0.289ns, net 0.885ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/reg0_syn_54.q[1] clk2q                   0.146 r     0.146
 u_sdram_top/fifo_ctrl_inst/lt1_syn_61.mi[1] (u_window_split/u_tempfifoR0/wr_to_rd_cross_inst/primary_addr_gray_reg[0]) net  (fanout = 1)       0.885 r     1.031      ../../al_ip/tempfifo.v(263)
 u_sdram_top/fifo_ctrl_inst/lt1_syn_61                       path2reg1               0.143       1.174
 Arrival time                                                                        1.174                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_sdram_top/fifo_ctrl_inst/lt1_syn_61.clk (mux_clk)         net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.410ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 4.7ns max

20 endpoints analyzed totally, and 20 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.167ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_55 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.417 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_58.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_55.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.167ns  (logic 0.289ns, net 0.878ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_58.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_58.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_55.mi[0] (u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/primary_addr_gray_reg[5]) net  (fanout = 1)       0.878 r     1.024      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_55 path2reg0               0.143       1.167
 Arrival time                                                                        1.167                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_55.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.417ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.421 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_61.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.mi[0] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.163ns  (logic 0.289ns, net 0.874ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_61.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg0_syn_61.q[1] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.mi[0] (u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/primary_addr_gray_reg[7]) net  (fanout = 1)       0.874 r     1.020      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53 path2reg0               0.143       1.163
 Arrival time                                                                        1.163                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_53.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.421ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.421 ns                                                        
 Start Point:             u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_62.clk (rising edge triggered by clock mux_clk)
 End Point:               u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_51.mi[1] (rising edge triggered by clock mux_clk)
 Clock group:             sys_clk                                                         
 Process:                 Slow                                                            
 Data Path Delay:         1.163ns  (logic 0.289ns, net 0.874ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_62.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 u_window_split/u_tempfifoR1/wr_to_rd_cross_inst/reg2_syn_62.q[0] clk2q                   0.146 r     0.146
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_51.mi[1] (u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/primary_addr_gray_reg[8]) net  (fanout = 1)       0.874 r     1.020      ../../al_ip/tempfifo.v(263)
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_51 path2reg1               0.143       1.163
 Arrival time                                                                        1.163                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_sd_pll/pll_inst.clkc[2]                                                           0.000       0.000                    
 u_window_split/u_tempfifoR1/rd_to_wr_cross_inst/reg3_syn_51.clk (mux_clk) net                     0.000       0.000      ../../../rtl/sd_isp_hdmi_top.v(96)
---------------------------------------------------------------------------------------------------------
 delay budget                                                                        4.700       4.700
 cell setup                                                                         -0.116       4.584
 clock uncertainty                                                                  -0.000       4.584
 clock recovergence pessimism                                                        0.000       4.584
 Required time                                                                       4.584            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.421ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 293306 (STA coverage = 90.23%)
Timing violations: 23 setup errors, and 0 hold errors.
Minimal setup slack: -5.646, minimal hold slack: 0.028

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  raw_clk (100.0MHz)                             7.618ns     131.268MHz        0.138ns       454        0.000ns
	  sdcard_clk (100.0MHz)                          8.493ns     117.744MHz        0.326ns       426        0.000ns
	  mux_clk (200.0MHz)                             8.412ns     118.878MHz        0.326ns       404     -155.879ns
	  rgb_clk (125.0MHz)                            13.646ns      73.282MHz        0.326ns       307     -683.394ns
	  yuv_clk (100.0MHz)                             9.966ns     100.341MHz        0.326ns       173        0.000ns
	  hdmi_clk (100.0MHz)                            9.499ns     105.274MHz        0.326ns       154        0.000ns
	  hdmi_clk_5 (400.0MHz)                          2.759ns     362.450MHz        0.480ns        30       -0.613ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 2 clock net(s): 
	sdram_clk_100m
	sdram_clk_dup_1

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {rd_to_wr_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {rd_to_wr_cross_inst/sync_r1[*]} ]
		             10     set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]
		             20     set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
