<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 25 13:47:29 2018" VIVADOVERSION="2014.3.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo:part0:1.0" DEVICE="7z010" NAME="design_1_imp" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="vga_vs" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_vs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_vs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_led">
      <CONNECTIONS>
        <CONNECTION INSTANCE="session3_0" PORT="led"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="btn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="session3_0" PORT="btn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
      <CONNECTIONS>
        <CONNECTION INSTANCE="session3_0" PORT="sw"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clkin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="f_div5_0" PORT="clkin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="5" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vga_hs" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_hs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_hs"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/VGA_SYNC_0" HWVERSION="1.0" INSTANCE="VGA_SYNC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA_SYNC" VLNV="xilinx.com:ip:VGA_SYNC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_VGA_SYNC_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clock_25Mhz" SIGIS="undef" SIGNAME="f_div5_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="f_div5_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="color_in" RIGHT="0" SIGIS="undef" SIGNAME="comparator_0_pixel_color">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="pixel_color"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_hs" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vga_vs" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_vs"/>
            <CONNECTION INSTANCE="session3_0" PORT="vga_vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="pixel_row" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_pixel_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="pixel_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="pixel_column" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_pixel_column">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="pixel_column"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/comparator_0" HWVERSION="1.0" INSTANCE="comparator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comparator" VLNV="xilinx.com:ip:comparator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_comparator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="cx_min" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_xpos_min">
          <CONNECTIONS>
            <CONNECTION INSTANCE="session3_0" PORT="xpos_min"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="cx_max" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_xpos_MAX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="session3_0" PORT="xpos_MAX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="cy_min" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_ypos_min">
          <CONNECTIONS>
            <CONNECTION INSTANCE="session3_0" PORT="ypos_min"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="cy_max" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_ypos_MAX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="session3_0" PORT="ypos_MAX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="pixel_row" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_pixel_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_SYNC_0" PORT="pixel_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="pixel_column" RIGHT="0" SIGIS="undef" SIGNAME="VGA_SYNC_0_pixel_column">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_SYNC_0" PORT="pixel_column"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_25" SIGIS="undef" SIGNAME="f_div5_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="f_div5_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="pixel_color" RIGHT="0" SIGIS="undef" SIGNAME="comparator_0_pixel_color">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_SYNC_0" PORT="color_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/f_div5_0" HWVERSION="1.0" INSTANCE="f_div5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="f_div5" VLNV="xilinx.com:ip:f_div5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_f_div5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_clkin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="f_div5_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="clk_25"/>
            <CONNECTION INSTANCE="session3_0" PORT="clk_25"/>
            <CONNECTION INSTANCE="VGA_SYNC_0" PORT="clock_25Mhz"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/session3_0" HWVERSION="1.0" INSTANCE="session3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="session3" VLNV="xilinx.com:ip:session3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_session3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_25" SIGIS="undef" SIGNAME="f_div5_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="f_div5_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vga_vs" SIGIS="undef" SIGNAME="VGA_SYNC_0_vga_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_SYNC_0" PORT="vga_vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="btn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_btn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sw" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="xpos_min" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_xpos_min">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="cx_min"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="xpos_MAX" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_xpos_MAX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="cx_max"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="ypos_min" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_ypos_min">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="cy_min"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="ypos_MAX" RIGHT="0" SIGIS="undef" SIGNAME="session3_0_ypos_MAX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="cy_max"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
