

================================================================
== Vivado HLS Report for 'Conv1DMac_new415'
================================================================
* Date:           Wed Apr 26 21:03:09 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten3)
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str599, i32 0, i32 0, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str603, [1 x i8]* @p_str604)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str592, i32 0, i32 0, [1 x i8]* @p_str593, [1 x i8]* @p_str594, [1 x i8]* @p_str595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str596, [1 x i8]* @p_str597)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "br label %0" [S1/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i19 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next3, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S1/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [S1/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [S1/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.97ns)   --->   "%exitcond_flatten3 = icmp eq i19 %indvar_flatten3, -262144"   --->   Operation 24 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%indvar_flatten_next3 = add i19 1, %indvar_flatten3"   --->   Operation 25 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %1, label %.preheader177"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [S1/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_s" [S1/conv1d.h:808]   --->   Operation 29 'select' 'tmp_90_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [S1/conv1d.h:784]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_91_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S1/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_353 = icmp eq i7 %sf, -64" [S1/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_353' <Predicate = (!exitcond_flatten3)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_91_mid = and i1 %tmp_353, %not_exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 33 'and' 'tmp_91_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%nm_1 = add i5 1, %nm_mid" [S1/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_354 = or i1 %tmp_91_mid, %exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 35 'or' 'tmp_354' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_354, i7 0, i7 %sf" [S1/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_594 = trunc i5 %nm_1 to i4" [S1/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_594' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_594, i6 0)" [S1/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_90_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_90_mid2 = select i1 %tmp_91_mid, i10 %tmp_90_mid1, i10 %tmp_90_mid" [S1/conv1d.h:808]   --->   Operation 39 'select' 'tmp_90_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_91_mid, i4 %tmp_594, i4 %nm_t_mid" [S1/conv1d.h:784]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_91_mid, i5 %nm_1, i5 %nm_mid" [S1/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [S1/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_42 = add i10 %sf_cast1, %tmp_90_mid2" [S1/conv1d.h:808]   --->   Operation 43 'add' 'tmp_42' <Predicate = (!exitcond_flatten3)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%tmp_62 = icmp eq i7 %sf_mid2, 63" [S1/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_62' <Predicate = (!exitcond_flatten3)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S1/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [S1/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten3)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V' <Predicate = (!exitcond_flatten3)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %tmp_42 to i64" [S1/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_43' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_4 = getelementptr [1024 x i8]* @weights4_m_weights_V, i64 0, i64 %tmp_43" [S1/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights4_m_weights_V_4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_5 = load i8* %weights4_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 52 'load' 'weights4_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_6 = getelementptr [1024 x i8]* @weights4_m_weights_V_1, i64 0, i64 %tmp_43" [S1/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights4_m_weights_V_6' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_7 = load i8* %weights4_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 54 'load' 'weights4_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_8 = getelementptr [1024 x i8]* @weights4_m_weights_V_2, i64 0, i64 %tmp_43" [S1/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights4_m_weights_V_8' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_9 = load i8* %weights4_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 56 'load' 'weights4_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights4_m_weights_V_10 = getelementptr [1024 x i8]* @weights4_m_weights_V_3, i64 0, i64 %tmp_43" [S1/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights4_m_weights_V_10' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights4_m_weights_V_11 = load i8* %weights4_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 58 'load' 'weights4_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_5 = load i8* %weights4_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 59 'load' 'weights4_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S1/conv1d.h:814]   --->   Operation 60 'sext' 'p_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_5 = sext i8 %weights4_m_weights_V_5 to i16" [S1/conv1d.h:814]   --->   Operation 61 'sext' 'p_5' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i16 %p_s, %p_5" [S1/conv1d.h:814]   --->   Operation 62 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [S1/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_595' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s_139 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 64 'partselect' 'p_Val2_s_139' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 6)" [S1/conv1d.h:814]   --->   Operation 65 'bitselect' 'tmp_596' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_597 = trunc i16 %p_Val2_s to i1" [S1/conv1d.h:814]   --->   Operation 66 'trunc' 'tmp_597' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45 = or i1 %tmp_597, %tmp_595" [S1/conv1d.h:814]   --->   Operation 67 'or' 'tmp_45' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 68 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_46, i1 %tmp_45)" [S1/conv1d.h:814]   --->   Operation 69 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_48 = icmp ne i6 %tmp_47, 0" [S1/conv1d.h:814]   --->   Operation 70 'icmp' 'tmp_48' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_48, %tmp_596" [S1/conv1d.h:814]   --->   Operation 71 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_7 = load i8* %weights4_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 72 'load' 'weights4_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights4_m_weights_V_7 to i16" [S1/conv1d.h:814]   --->   Operation 73 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_s, %p_0132_1" [S1/conv1d.h:814]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S1/conv1d.h:814]   --->   Operation 75 'bitselect' 'tmp_598' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_81_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 76 'partselect' 'p_Val2_81_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S1/conv1d.h:814]   --->   Operation 77 'bitselect' 'tmp_599' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_600 = trunc i16 %p_Val2_1 to i1" [S1/conv1d.h:814]   --->   Operation 78 'trunc' 'tmp_600' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_51 = or i1 %tmp_600, %tmp_598" [S1/conv1d.h:814]   --->   Operation 79 'or' 'tmp_51' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 80 'partselect' 'tmp_52' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_52, i1 %tmp_51)" [S1/conv1d.h:814]   --->   Operation 81 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_1 = icmp ne i6 %tmp_53, 0" [S1/conv1d.h:814]   --->   Operation 82 'icmp' 'tmp_227_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_227_1, %tmp_599" [S1/conv1d.h:814]   --->   Operation 83 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_9 = load i8* %weights4_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 84 'load' 'weights4_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2 = sext i8 %weights4_m_weights_V_9 to i16" [S1/conv1d.h:814]   --->   Operation 85 'sext' 'p_0132_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i16 %p_s, %p_0132_2" [S1/conv1d.h:814]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [S1/conv1d.h:814]   --->   Operation 87 'bitselect' 'tmp_601' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_81_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 88 'partselect' 'p_Val2_81_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 6)" [S1/conv1d.h:814]   --->   Operation 89 'bitselect' 'tmp_602' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_603 = trunc i16 %p_Val2_2 to i1" [S1/conv1d.h:814]   --->   Operation 90 'trunc' 'tmp_603' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_55 = or i1 %tmp_603, %tmp_601" [S1/conv1d.h:814]   --->   Operation 91 'or' 'tmp_55' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_56 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_2, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 92 'partselect' 'tmp_56' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_57 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_56, i1 %tmp_55)" [S1/conv1d.h:814]   --->   Operation 93 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_2 = icmp ne i6 %tmp_57, 0" [S1/conv1d.h:814]   --->   Operation 94 'icmp' 'tmp_227_2' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_227_2, %tmp_602" [S1/conv1d.h:814]   --->   Operation 95 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (2.77ns)   --->   "%weights4_m_weights_V_11 = load i8* %weights4_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 96 'load' 'weights4_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights4_m_weights_V_11 to i16" [S1/conv1d.h:814]   --->   Operation 97 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_s, %p_0132_3" [S1/conv1d.h:814]   --->   Operation 98 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S1/conv1d.h:814]   --->   Operation 99 'bitselect' 'tmp_604' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_81_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 100 'partselect' 'p_Val2_81_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S1/conv1d.h:814]   --->   Operation 101 'bitselect' 'tmp_605' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_606 = trunc i16 %p_Val2_3 to i1" [S1/conv1d.h:814]   --->   Operation 102 'trunc' 'tmp_606' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_59 = or i1 %tmp_606, %tmp_604" [S1/conv1d.h:814]   --->   Operation 103 'or' 'tmp_59' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 104 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_60, i1 %tmp_59)" [S1/conv1d.h:814]   --->   Operation 105 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_3 = icmp ne i6 %tmp_61, 0" [S1/conv1d.h:814]   --->   Operation 106 'icmp' 'tmp_227_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_227_3, %tmp_605" [S1/conv1d.h:814]   --->   Operation 107 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S1/conv1d.h:827]   --->   Operation 108 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S1/conv1d.h:827]   --->   Operation 109 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S1/conv1d.h:827]   --->   Operation 110 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S1/conv1d.h:827]   --->   Operation 111 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 112 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 113 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str61) nounwind" [S1/conv1d.h:784]   --->   Operation 114 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str61)" [S1/conv1d.h:784]   --->   Operation 115 'specregionbegin' 'tmp_41' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:785]   --->   Operation 116 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_49 = zext i1 %qb_assign_2 to i8" [S1/conv1d.h:814]   --->   Operation 117 'zext' 'tmp_49' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_49, %macRegisters_0_V_1_s" [S1/conv1d.h:827]   --->   Operation 118 'add' 'tmp1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %p_Val2_s_139, %tmp1" [S1/conv1d.h:827]   --->   Operation 119 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_228_1 = zext i1 %qb_assign_2_1 to i8" [S1/conv1d.h:814]   --->   Operation 120 'zext' 'tmp_228_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_228_1, %macRegisters_1_V_1_s" [S1/conv1d.h:827]   --->   Operation 121 'add' 'tmp2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_81_1, %tmp2" [S1/conv1d.h:827]   --->   Operation 122 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_228_2 = zext i1 %qb_assign_2_2 to i8" [S1/conv1d.h:814]   --->   Operation 123 'zext' 'tmp_228_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_228_2, %macRegisters_2_V_1_s" [S1/conv1d.h:827]   --->   Operation 124 'add' 'tmp3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %p_Val2_81_2, %tmp3" [S1/conv1d.h:827]   --->   Operation 125 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_228_3 = zext i1 %qb_assign_2_3 to i8" [S1/conv1d.h:814]   --->   Operation 126 'zext' 'tmp_228_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_228_3, %macRegisters_3_V_1_s" [S1/conv1d.h:827]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_81_3, %tmp4" [S1/conv1d.h:827]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten3)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S1/conv1d.h:835]   --->   Operation 129 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S1/conv1d.h:835]   --->   Operation 130 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S1/conv1d.h:835]   --->   Operation 131 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S1/conv1d.h:835]   --->   Operation 132 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:838]   --->   Operation 133 'br' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 -36, i8 0, i8 0, i8 -13, i8 8, i8 0, i8 5, i8 -1, i8 -20, i8 -114, i8 17, i8 0, i8 -4, i8 16, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 134 'mux' 'tmp_63' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_4 = add i8 %macRegisters_0_V, %tmp_63" [S1/conv1d.h:850]   --->   Operation 135 'add' 'p_Val2_4' <Predicate = (tmp_62)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 -68, i8 0, i8 13, i8 -21, i8 15, i8 0, i8 39, i8 -42, i8 -3, i8 8, i8 16, i8 0, i8 0, i8 -37, i8 2, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 136 'mux' 'tmp_64' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_1 = add i8 %macRegisters_1_V, %tmp_64" [S1/conv1d.h:850]   --->   Operation 137 'add' 'p_Val2_22_1' <Predicate = (tmp_62)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2)   --->   "%tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 0, i8 -75, i8 8, i8 0, i8 13, i8 2, i8 -19, i8 96, i8 0, i8 11, i8 -5, i8 -18, i8 29, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 138 'mux' 'tmp_65' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_2 = add i8 %macRegisters_2_V, %tmp_65" [S1/conv1d.h:850]   --->   Operation 139 'add' 'p_Val2_22_2' <Predicate = (tmp_62)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 29, i8 12, i8 0, i8 67, i8 26, i8 34, i8 -8, i8 -77, i8 -57, i8 110, i8 33, i8 48, i8 13, i8 0, i8 0, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 140 'mux' 'tmp_66' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_22_3 = add i8 %macRegisters_3_V, %tmp_66" [S1/conv1d.h:850]   --->   Operation 141 'add' 'p_Val2_22_3' <Predicate = (tmp_62)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_49 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_22_3, i8 %p_Val2_22_2, i8 %p_Val2_22_1, i8 %p_Val2_4)" [S1/conv1d.h:861]   --->   Operation 142 'bitconcatenate' 'tmp_V_49' <Predicate = (tmp_62)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_49)" [S1/conv1d.h:867]   --->   Operation 143 'write' <Predicate = (tmp_62)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 144 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 145 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 146 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 146 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 147 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 147 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:868]   --->   Operation 148 'br' <Predicate = (tmp_62)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str61, i32 %tmp_41)" [S1/conv1d.h:869]   --->   Operation 149 'specregionend' 'empty' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 150 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:875]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights4_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights4_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1      (alloca         ) [ 0111110]
macRegisters_1_V_1      (alloca         ) [ 0111110]
macRegisters_2_V_1      (alloca         ) [ 0111110]
macRegisters_3_V_1      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten3         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_s                   (bitconcatenate ) [ 0000000]
exitcond_flatten3       (icmp           ) [ 0011110]
indvar_flatten_next3    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_90_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_353                 (icmp           ) [ 0000000]
tmp_91_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_354                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_594                 (trunc          ) [ 0000000]
tmp_90_mid1             (bitconcatenate ) [ 0000000]
tmp_90_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_42                  (add            ) [ 0011000]
tmp_62                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V                   (read           ) [ 0010100]
tmp_43                  (zext           ) [ 0000000]
weights4_m_weights_V_4  (getelementptr  ) [ 0010100]
weights4_m_weights_V_6  (getelementptr  ) [ 0010100]
weights4_m_weights_V_8  (getelementptr  ) [ 0010100]
weights4_m_weights_V_10 (getelementptr  ) [ 0010100]
weights4_m_weights_V_5  (load           ) [ 0000000]
p_s                     (sext           ) [ 0000000]
p_5                     (sext           ) [ 0000000]
p_Val2_s                (mul            ) [ 0000000]
tmp_595                 (bitselect      ) [ 0000000]
p_Val2_s_139            (partselect     ) [ 0010010]
tmp_596                 (bitselect      ) [ 0000000]
tmp_597                 (trunc          ) [ 0000000]
tmp_45                  (or             ) [ 0000000]
tmp_46                  (partselect     ) [ 0000000]
tmp_47                  (bitconcatenate ) [ 0000000]
tmp_48                  (icmp           ) [ 0000000]
qb_assign_2             (and            ) [ 0010010]
weights4_m_weights_V_7  (load           ) [ 0000000]
p_0132_1                (sext           ) [ 0000000]
p_Val2_1                (mul            ) [ 0000000]
tmp_598                 (bitselect      ) [ 0000000]
p_Val2_81_1             (partselect     ) [ 0010010]
tmp_599                 (bitselect      ) [ 0000000]
tmp_600                 (trunc          ) [ 0000000]
tmp_51                  (or             ) [ 0000000]
tmp_52                  (partselect     ) [ 0000000]
tmp_53                  (bitconcatenate ) [ 0000000]
tmp_227_1               (icmp           ) [ 0000000]
qb_assign_2_1           (and            ) [ 0010010]
weights4_m_weights_V_9  (load           ) [ 0000000]
p_0132_2                (sext           ) [ 0000000]
p_Val2_2                (mul            ) [ 0000000]
tmp_601                 (bitselect      ) [ 0000000]
p_Val2_81_2             (partselect     ) [ 0010010]
tmp_602                 (bitselect      ) [ 0000000]
tmp_603                 (trunc          ) [ 0000000]
tmp_55                  (or             ) [ 0000000]
tmp_56                  (partselect     ) [ 0000000]
tmp_57                  (bitconcatenate ) [ 0000000]
tmp_227_2               (icmp           ) [ 0000000]
qb_assign_2_2           (and            ) [ 0010010]
weights4_m_weights_V_11 (load           ) [ 0000000]
p_0132_3                (sext           ) [ 0000000]
p_Val2_3                (mul            ) [ 0000000]
tmp_604                 (bitselect      ) [ 0000000]
p_Val2_81_3             (partselect     ) [ 0010010]
tmp_605                 (bitselect      ) [ 0000000]
tmp_606                 (trunc          ) [ 0000000]
tmp_59                  (or             ) [ 0000000]
tmp_60                  (partselect     ) [ 0000000]
tmp_61                  (bitconcatenate ) [ 0000000]
tmp_227_3               (icmp           ) [ 0000000]
qb_assign_2_3           (and            ) [ 0010010]
macRegisters_0_V_1_s    (load           ) [ 0000000]
macRegisters_1_V_1_s    (load           ) [ 0000000]
macRegisters_2_V_1_s    (load           ) [ 0000000]
macRegisters_3_V_1_s    (load           ) [ 0000000]
StgValue_112            (specloopname   ) [ 0000000]
StgValue_113            (specloopname   ) [ 0000000]
StgValue_114            (specloopname   ) [ 0000000]
tmp_41                  (specregionbegin) [ 0000000]
StgValue_116            (specpipeline   ) [ 0000000]
tmp_49                  (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_228_1               (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_228_2               (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_228_3               (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_129            (store          ) [ 0000000]
StgValue_130            (store          ) [ 0000000]
StgValue_131            (store          ) [ 0000000]
StgValue_132            (store          ) [ 0000000]
StgValue_133            (br             ) [ 0000000]
tmp_63                  (mux            ) [ 0000000]
p_Val2_4                (add            ) [ 0000000]
tmp_64                  (mux            ) [ 0000000]
p_Val2_22_1             (add            ) [ 0000000]
tmp_65                  (mux            ) [ 0000000]
p_Val2_22_2             (add            ) [ 0000000]
tmp_66                  (mux            ) [ 0000000]
p_Val2_22_3             (add            ) [ 0000000]
tmp_V_49                (bitconcatenate ) [ 0000000]
StgValue_143            (write          ) [ 0000000]
StgValue_144            (store          ) [ 0000000]
StgValue_145            (store          ) [ 0000000]
StgValue_146            (store          ) [ 0000000]
StgValue_147            (store          ) [ 0000000]
StgValue_148            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_150            (br             ) [ 0111110]
StgValue_151            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights4_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights4_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights4_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights4_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights4_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str599"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str600"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str601"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str602"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str603"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str604"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str592"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str593"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str594"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str595"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str596"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str597"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="macRegisters_0_V_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="macRegisters_1_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="macRegisters_2_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="macRegisters_3_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_143_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="weights4_m_weights_V_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weights4_m_weights_V_6_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="weights4_m_weights_V_8_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weights4_m_weights_V_10_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights4_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights4_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten3_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="19" slack="1"/>
<pin id="283" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten3_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="19" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="1"/>
<pin id="294" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="nm_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="nm_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sf_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="sf_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_146/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_147/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="exitcond_flatten3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="19" slack="0"/>
<pin id="359" dir="0" index="1" bw="19" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten_next3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="19" slack="0"/>
<pin id="366" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_flatten_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="12" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="nm_mid_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_90_mid_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="nm_t_mid_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="not_exitcond_flatten_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_353_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="7" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_353/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_91_mid_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_91_mid/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="nm_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_354_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_354/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sf_mid2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_594_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_594/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_90_mid1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90_mid1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_90_mid2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="10" slack="0"/>
<pin id="452" dir="0" index="2" bw="10" slack="0"/>
<pin id="453" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="nm_t_mid2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="nm_mid2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sf_cast1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_42_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_62_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sf_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="indvar_flatten_op_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="indvar_flatten_next_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="12" slack="0"/>
<pin id="505" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_43_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_s_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_5/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Val2_s_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_595_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_595/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_Val2_s_139_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s_139/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_596_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_596/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_597_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_597/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_45_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_46_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="0" index="3" bw="4" slack="0"/>
<pin id="570" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_47_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_48_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="qb_assign_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_0132_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_Val2_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_598_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_598/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Val2_81_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="0" index="2" bw="4" slack="0"/>
<pin id="617" dir="0" index="3" bw="5" slack="0"/>
<pin id="618" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_81_1/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_599_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="0" index="2" bw="4" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_599/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_600_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_600/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_51_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_52_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="0"/>
<pin id="643" dir="0" index="1" bw="16" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="0" index="3" bw="4" slack="0"/>
<pin id="646" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_53_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="0" index="2" bw="1" slack="0"/>
<pin id="655" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_227_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_1/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="qb_assign_2_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_0132_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Val2_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_601_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="5" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_601/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Val2_81_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="0" index="3" bw="5" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_81_2/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_602_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="0" index="2" bw="4" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_602/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_603_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_603/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_55_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_56_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="0" index="3" bw="4" slack="0"/>
<pin id="722" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_57_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="0"/>
<pin id="729" dir="0" index="1" bw="5" slack="0"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_227_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_2/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="qb_assign_2_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_0132_3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Val2_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_604_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_604/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_Val2_81_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="16" slack="0"/>
<pin id="768" dir="0" index="2" bw="4" slack="0"/>
<pin id="769" dir="0" index="3" bw="5" slack="0"/>
<pin id="770" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_81_3/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_605_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="0" index="2" bw="4" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_605/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_606_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_606/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_59_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_60_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="0" index="2" bw="1" slack="0"/>
<pin id="797" dir="0" index="3" bw="4" slack="0"/>
<pin id="798" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_61_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_227_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_3/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="qb_assign_2_3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="macRegisters_0_V_1_s_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="4"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="macRegisters_1_V_1_s_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="4"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="macRegisters_2_V_1_s_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="macRegisters_3_V_1_s_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="4"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_49_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="macRegisters_0_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_228_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_1/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="macRegisters_1_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_228_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_2/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="macRegisters_2_V_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="1"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_228_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_3/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="macRegisters_3_V_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="891" class="1004" name="StgValue_129_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="4"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="StgValue_130_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="4"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="StgValue_131_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="4"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="StgValue_132_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="4"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_63_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="7" slack="0"/>
<pin id="915" dir="0" index="3" bw="1" slack="0"/>
<pin id="916" dir="0" index="4" bw="1" slack="0"/>
<pin id="917" dir="0" index="5" bw="5" slack="0"/>
<pin id="918" dir="0" index="6" bw="5" slack="0"/>
<pin id="919" dir="0" index="7" bw="1" slack="0"/>
<pin id="920" dir="0" index="8" bw="4" slack="0"/>
<pin id="921" dir="0" index="9" bw="1" slack="0"/>
<pin id="922" dir="0" index="10" bw="6" slack="0"/>
<pin id="923" dir="0" index="11" bw="8" slack="0"/>
<pin id="924" dir="0" index="12" bw="6" slack="0"/>
<pin id="925" dir="0" index="13" bw="1" slack="0"/>
<pin id="926" dir="0" index="14" bw="3" slack="0"/>
<pin id="927" dir="0" index="15" bw="6" slack="0"/>
<pin id="928" dir="0" index="16" bw="1" slack="0"/>
<pin id="929" dir="0" index="17" bw="4" slack="3"/>
<pin id="930" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Val2_4_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_64_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="0"/>
<pin id="958" dir="0" index="3" bw="1" slack="0"/>
<pin id="959" dir="0" index="4" bw="5" slack="0"/>
<pin id="960" dir="0" index="5" bw="6" slack="0"/>
<pin id="961" dir="0" index="6" bw="5" slack="0"/>
<pin id="962" dir="0" index="7" bw="1" slack="0"/>
<pin id="963" dir="0" index="8" bw="7" slack="0"/>
<pin id="964" dir="0" index="9" bw="7" slack="0"/>
<pin id="965" dir="0" index="10" bw="3" slack="0"/>
<pin id="966" dir="0" index="11" bw="5" slack="0"/>
<pin id="967" dir="0" index="12" bw="6" slack="0"/>
<pin id="968" dir="0" index="13" bw="1" slack="0"/>
<pin id="969" dir="0" index="14" bw="1" slack="0"/>
<pin id="970" dir="0" index="15" bw="7" slack="0"/>
<pin id="971" dir="0" index="16" bw="3" slack="0"/>
<pin id="972" dir="0" index="17" bw="4" slack="3"/>
<pin id="973" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="p_Val2_22_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="0"/>
<pin id="993" dir="0" index="1" bw="8" slack="0"/>
<pin id="994" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_1/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_65_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="0" index="2" bw="1" slack="0"/>
<pin id="1001" dir="0" index="3" bw="1" slack="0"/>
<pin id="1002" dir="0" index="4" bw="8" slack="0"/>
<pin id="1003" dir="0" index="5" bw="5" slack="0"/>
<pin id="1004" dir="0" index="6" bw="1" slack="0"/>
<pin id="1005" dir="0" index="7" bw="5" slack="0"/>
<pin id="1006" dir="0" index="8" bw="3" slack="0"/>
<pin id="1007" dir="0" index="9" bw="6" slack="0"/>
<pin id="1008" dir="0" index="10" bw="8" slack="0"/>
<pin id="1009" dir="0" index="11" bw="1" slack="0"/>
<pin id="1010" dir="0" index="12" bw="5" slack="0"/>
<pin id="1011" dir="0" index="13" bw="4" slack="0"/>
<pin id="1012" dir="0" index="14" bw="6" slack="0"/>
<pin id="1013" dir="0" index="15" bw="6" slack="0"/>
<pin id="1014" dir="0" index="16" bw="1" slack="0"/>
<pin id="1015" dir="0" index="17" bw="4" slack="3"/>
<pin id="1016" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_Val2_22_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_2/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_66_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="6" slack="0"/>
<pin id="1044" dir="0" index="3" bw="5" slack="0"/>
<pin id="1045" dir="0" index="4" bw="1" slack="0"/>
<pin id="1046" dir="0" index="5" bw="8" slack="0"/>
<pin id="1047" dir="0" index="6" bw="6" slack="0"/>
<pin id="1048" dir="0" index="7" bw="7" slack="0"/>
<pin id="1049" dir="0" index="8" bw="4" slack="0"/>
<pin id="1050" dir="0" index="9" bw="8" slack="0"/>
<pin id="1051" dir="0" index="10" bw="7" slack="0"/>
<pin id="1052" dir="0" index="11" bw="8" slack="0"/>
<pin id="1053" dir="0" index="12" bw="7" slack="0"/>
<pin id="1054" dir="0" index="13" bw="7" slack="0"/>
<pin id="1055" dir="0" index="14" bw="5" slack="0"/>
<pin id="1056" dir="0" index="15" bw="1" slack="0"/>
<pin id="1057" dir="0" index="16" bw="1" slack="0"/>
<pin id="1058" dir="0" index="17" bw="4" slack="3"/>
<pin id="1059" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="p_Val2_22_3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="8" slack="0"/>
<pin id="1080" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_3/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_V_49_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="0" index="2" bw="8" slack="0"/>
<pin id="1087" dir="0" index="3" bw="8" slack="0"/>
<pin id="1088" dir="0" index="4" bw="8" slack="0"/>
<pin id="1089" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_49/5 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="macRegisters_0_V_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="0"/>
<pin id="1098" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="macRegisters_1_V_1_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="macRegisters_2_V_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="0"/>
<pin id="1112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="macRegisters_3_V_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="0"/>
<pin id="1119" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="exitcond_flatten3_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="indvar_flatten_next3_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="19" slack="0"/>
<pin id="1130" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="nm_t_mid2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="3"/>
<pin id="1135" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="nm_mid2_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="5" slack="0"/>
<pin id="1143" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="tmp_42_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="10" slack="1"/>
<pin id="1148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_62_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="3"/>
<pin id="1153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="sf_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="7" slack="0"/>
<pin id="1157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="indvar_flatten_next_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="12" slack="0"/>
<pin id="1162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_V_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1170" class="1005" name="weights4_m_weights_V_4_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="10" slack="1"/>
<pin id="1172" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="weights4_m_weights_V_6_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="10" slack="1"/>
<pin id="1177" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="weights4_m_weights_V_8_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="1"/>
<pin id="1182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="weights4_m_weights_V_10_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="10" slack="1"/>
<pin id="1187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights4_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="p_Val2_s_139_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_139 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="qb_assign_2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="p_Val2_81_1_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="1"/>
<pin id="1202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_81_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="qb_assign_2_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="p_Val2_81_2_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_81_2 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="qb_assign_2_2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2_2 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p_Val2_81_3_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="8" slack="1"/>
<pin id="1222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_81_3 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="qb_assign_2_3_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="196" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="86" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="307" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="285" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="285" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="296" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="307" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="369" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="349" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="369" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="345" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="369" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="318" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="375" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="369" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="318" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="417" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="411" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="441" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="383" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="411" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="437" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="391" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="411" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="417" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="375" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="429" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="449" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="429" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="429" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="296" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="369" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="522"><net_src comp="236" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="516" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="523" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="96" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="523" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="523" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="529" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="523" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="102" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="580"><net_src comp="104" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="565" pin="4"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="559" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="60" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="547" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="249" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="516" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="90" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="599" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="96" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="599" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="599" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="605" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="599" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="12" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="102" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="641" pin="4"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="635" pin="2"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="623" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="262" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="516" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="671" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="88" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="90" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="695"><net_src comp="92" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="675" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="96" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="704"><net_src comp="88" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="675" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="98" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="675" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="681" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="100" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="675" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="12" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="102" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="732"><net_src comp="104" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="717" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="711" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="727" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="60" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="699" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="275" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="516" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="88" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="90" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="771"><net_src comp="92" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="751" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="94" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="96" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="780"><net_src comp="88" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="751" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="98" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="751" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="757" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="799"><net_src comp="100" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="751" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="12" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="102" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="808"><net_src comp="104" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="793" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="787" pin="2"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="60" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="775" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="823" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="826" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="829" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="866" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="832" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="872" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="858" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="844" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="931"><net_src comp="120" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="932"><net_src comp="48" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="933"><net_src comp="122" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="934"><net_src comp="48" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="935"><net_src comp="48" pin="0"/><net_sink comp="911" pin=4"/></net>

<net id="936"><net_src comp="124" pin="0"/><net_sink comp="911" pin=5"/></net>

<net id="937"><net_src comp="126" pin="0"/><net_sink comp="911" pin=6"/></net>

<net id="938"><net_src comp="48" pin="0"/><net_sink comp="911" pin=7"/></net>

<net id="939"><net_src comp="128" pin="0"/><net_sink comp="911" pin=8"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="911" pin=9"/></net>

<net id="941"><net_src comp="132" pin="0"/><net_sink comp="911" pin=10"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="911" pin=11"/></net>

<net id="943"><net_src comp="136" pin="0"/><net_sink comp="911" pin=12"/></net>

<net id="944"><net_src comp="48" pin="0"/><net_sink comp="911" pin=13"/></net>

<net id="945"><net_src comp="138" pin="0"/><net_sink comp="911" pin=14"/></net>

<net id="946"><net_src comp="140" pin="0"/><net_sink comp="911" pin=15"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="911" pin=16"/></net>

<net id="952"><net_src comp="844" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="911" pin="18"/><net_sink comp="948" pin=1"/></net>

<net id="974"><net_src comp="120" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="976"><net_src comp="142" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="978"><net_src comp="144" pin="0"/><net_sink comp="954" pin=4"/></net>

<net id="979"><net_src comp="146" pin="0"/><net_sink comp="954" pin=5"/></net>

<net id="980"><net_src comp="148" pin="0"/><net_sink comp="954" pin=6"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="954" pin=7"/></net>

<net id="982"><net_src comp="150" pin="0"/><net_sink comp="954" pin=8"/></net>

<net id="983"><net_src comp="152" pin="0"/><net_sink comp="954" pin=9"/></net>

<net id="984"><net_src comp="154" pin="0"/><net_sink comp="954" pin=10"/></net>

<net id="985"><net_src comp="126" pin="0"/><net_sink comp="954" pin=11"/></net>

<net id="986"><net_src comp="140" pin="0"/><net_sink comp="954" pin=12"/></net>

<net id="987"><net_src comp="48" pin="0"/><net_sink comp="954" pin=13"/></net>

<net id="988"><net_src comp="48" pin="0"/><net_sink comp="954" pin=14"/></net>

<net id="989"><net_src comp="156" pin="0"/><net_sink comp="954" pin=15"/></net>

<net id="990"><net_src comp="158" pin="0"/><net_sink comp="954" pin=16"/></net>

<net id="995"><net_src comp="858" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="954" pin="18"/><net_sink comp="991" pin=1"/></net>

<net id="1017"><net_src comp="120" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1018"><net_src comp="48" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1019"><net_src comp="48" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1021"><net_src comp="160" pin="0"/><net_sink comp="997" pin=4"/></net>

<net id="1022"><net_src comp="126" pin="0"/><net_sink comp="997" pin=5"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="997" pin=6"/></net>

<net id="1024"><net_src comp="144" pin="0"/><net_sink comp="997" pin=7"/></net>

<net id="1025"><net_src comp="158" pin="0"/><net_sink comp="997" pin=8"/></net>

<net id="1026"><net_src comp="162" pin="0"/><net_sink comp="997" pin=9"/></net>

<net id="1027"><net_src comp="164" pin="0"/><net_sink comp="997" pin=10"/></net>

<net id="1028"><net_src comp="48" pin="0"/><net_sink comp="997" pin=11"/></net>

<net id="1029"><net_src comp="166" pin="0"/><net_sink comp="997" pin=12"/></net>

<net id="1030"><net_src comp="168" pin="0"/><net_sink comp="997" pin=13"/></net>

<net id="1031"><net_src comp="170" pin="0"/><net_sink comp="997" pin=14"/></net>

<net id="1032"><net_src comp="172" pin="0"/><net_sink comp="997" pin=15"/></net>

<net id="1033"><net_src comp="48" pin="0"/><net_sink comp="997" pin=16"/></net>

<net id="1038"><net_src comp="872" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="997" pin="18"/><net_sink comp="1034" pin=1"/></net>

<net id="1060"><net_src comp="120" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1061"><net_src comp="48" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1062"><net_src comp="172" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1063"><net_src comp="174" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1064"><net_src comp="48" pin="0"/><net_sink comp="1040" pin=4"/></net>

<net id="1065"><net_src comp="176" pin="0"/><net_sink comp="1040" pin=5"/></net>

<net id="1066"><net_src comp="178" pin="0"/><net_sink comp="1040" pin=6"/></net>

<net id="1067"><net_src comp="180" pin="0"/><net_sink comp="1040" pin=7"/></net>

<net id="1068"><net_src comp="182" pin="0"/><net_sink comp="1040" pin=8"/></net>

<net id="1069"><net_src comp="184" pin="0"/><net_sink comp="1040" pin=9"/></net>

<net id="1070"><net_src comp="186" pin="0"/><net_sink comp="1040" pin=10"/></net>

<net id="1071"><net_src comp="188" pin="0"/><net_sink comp="1040" pin=11"/></net>

<net id="1072"><net_src comp="190" pin="0"/><net_sink comp="1040" pin=12"/></net>

<net id="1073"><net_src comp="192" pin="0"/><net_sink comp="1040" pin=13"/></net>

<net id="1074"><net_src comp="144" pin="0"/><net_sink comp="1040" pin=14"/></net>

<net id="1075"><net_src comp="48" pin="0"/><net_sink comp="1040" pin=15"/></net>

<net id="1076"><net_src comp="48" pin="0"/><net_sink comp="1040" pin=16"/></net>

<net id="1081"><net_src comp="886" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1040" pin="18"/><net_sink comp="1077" pin=1"/></net>

<net id="1090"><net_src comp="194" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1091"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1034" pin="2"/><net_sink comp="1083" pin=2"/></net>

<net id="1093"><net_src comp="991" pin="2"/><net_sink comp="1083" pin=3"/></net>

<net id="1094"><net_src comp="948" pin="2"/><net_sink comp="1083" pin=4"/></net>

<net id="1095"><net_src comp="1083" pin="5"/><net_sink comp="222" pin=2"/></net>

<net id="1099"><net_src comp="200" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1106"><net_src comp="204" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1109"><net_src comp="1103" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1113"><net_src comp="208" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1120"><net_src comp="212" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1127"><net_src comp="357" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="363" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1136"><net_src comp="457" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="911" pin=17"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="954" pin=17"/></net>

<net id="1139"><net_src comp="1133" pin="1"/><net_sink comp="997" pin=17"/></net>

<net id="1140"><net_src comp="1133" pin="1"/><net_sink comp="1040" pin=17"/></net>

<net id="1144"><net_src comp="465" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1149"><net_src comp="477" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1154"><net_src comp="483" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="489" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1163"><net_src comp="501" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1168"><net_src comp="216" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1173"><net_src comp="229" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="1178"><net_src comp="242" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1183"><net_src comp="255" pin="3"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1188"><net_src comp="268" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1193"><net_src comp="537" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1198"><net_src comp="589" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1203"><net_src comp="613" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1208"><net_src comp="665" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1213"><net_src comp="689" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1218"><net_src comp="741" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1223"><net_src comp="765" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1228"><net_src comp="817" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="877" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: Conv1DMac_new415 : in_V_V | {3 }
	Port: Conv1DMac_new415 : weights4_m_weights_V | {3 4 }
	Port: Conv1DMac_new415 : weights4_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new415 : weights4_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new415 : weights4_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_90_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_353 : 1
		tmp_91_mid : 2
		nm_1 : 3
		tmp_354 : 2
		sf_mid2 : 2
		tmp_594 : 4
		tmp_90_mid1 : 5
		tmp_90_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_42 : 4
		tmp_62 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights4_m_weights_V_4 : 1
		weights4_m_weights_V_5 : 2
		weights4_m_weights_V_6 : 1
		weights4_m_weights_V_7 : 2
		weights4_m_weights_V_8 : 1
		weights4_m_weights_V_9 : 2
		weights4_m_weights_V_10 : 1
		weights4_m_weights_V_11 : 2
	State 4
		p_5 : 1
		p_Val2_s : 2
		tmp_595 : 3
		p_Val2_s_139 : 3
		tmp_596 : 3
		tmp_597 : 3
		tmp_45 : 4
		tmp_46 : 3
		tmp_47 : 4
		tmp_48 : 5
		qb_assign_2 : 6
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_598 : 3
		p_Val2_81_1 : 3
		tmp_599 : 3
		tmp_600 : 3
		tmp_51 : 4
		tmp_52 : 3
		tmp_53 : 4
		tmp_227_1 : 5
		qb_assign_2_1 : 6
		p_0132_2 : 1
		p_Val2_2 : 2
		tmp_601 : 3
		p_Val2_81_2 : 3
		tmp_602 : 3
		tmp_603 : 3
		tmp_55 : 4
		tmp_56 : 3
		tmp_57 : 4
		tmp_227_2 : 5
		qb_assign_2_2 : 6
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_604 : 3
		p_Val2_81_3 : 3
		tmp_605 : 3
		tmp_606 : 3
		tmp_59 : 4
		tmp_60 : 3
		tmp_61 : 4
		tmp_227_3 : 5
		qb_assign_2_3 : 6
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_4 : 3
		p_Val2_22_1 : 3
		p_Val2_22_2 : 3
		p_Val2_22_3 : 3
		tmp_V_49 : 4
		StgValue_143 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_63_fu_911        |    0    |    0    |    65   |
|    mux   |        tmp_64_fu_954        |    0    |    0    |    65   |
|          |        tmp_65_fu_997        |    0    |    0    |    65   |
|          |        tmp_66_fu_1040       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next3_fu_363 |    0    |    0    |    26   |
|          |         nm_1_fu_417         |    0    |    0    |    15   |
|          |        tmp_42_fu_477        |    0    |    0    |    17   |
|          |         sf_1_fu_489         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_495  |    0    |    0    |    19   |
|          |         tmp1_fu_838         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_844   |    0    |    0    |    8    |
|          |         tmp2_fu_852         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_858   |    0    |    0    |    8    |
|          |         tmp3_fu_866         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_872   |    0    |    0    |    8    |
|          |         tmp4_fu_880         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_886   |    0    |    0    |    8    |
|          |       p_Val2_4_fu_948       |    0    |    0    |    15   |
|          |      p_Val2_22_1_fu_991     |    0    |    0    |    15   |
|          |     p_Val2_22_2_fu_1034     |    0    |    0    |    15   |
|          |     p_Val2_22_3_fu_1077     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_523       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_599       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_675       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_751       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten3_fu_357  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_369   |    0    |    0    |    13   |
|          |        tmp_353_fu_405       |    0    |    0    |    11   |
|   icmp   |        tmp_62_fu_483        |    0    |    0    |    11   |
|          |        tmp_48_fu_583        |    0    |    0    |    11   |
|          |       tmp_227_1_fu_659      |    0    |    0    |    11   |
|          |       tmp_227_2_fu_735      |    0    |    0    |    11   |
|          |       tmp_227_3_fu_811      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_375        |    0    |    0    |    5    |
|          |      tmp_90_mid_fu_383      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_391       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_429       |    0    |    0    |    7    |
|          |      tmp_90_mid2_fu_449     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_457      |    0    |    0    |    4    |
|          |        nm_mid2_fu_465       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_501 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_91_mid_fu_411      |    0    |    0    |    2    |
|          |      qb_assign_2_fu_589     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_665    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_741    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_817    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_354_fu_423       |    0    |    0    |    2    |
|          |        tmp_45_fu_559        |    0    |    0    |    2    |
|    or    |        tmp_51_fu_635        |    0    |    0    |    2    |
|          |        tmp_55_fu_711        |    0    |    0    |    2    |
|          |        tmp_59_fu_787        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_399 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_216      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_143_write_fu_222  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_345         |    0    |    0    |    0    |
|          |        tmp_594_fu_437       |    0    |    0    |    0    |
|   trunc  |        tmp_597_fu_555       |    0    |    0    |    0    |
|          |        tmp_600_fu_631       |    0    |    0    |    0    |
|          |        tmp_603_fu_707       |    0    |    0    |    0    |
|          |        tmp_606_fu_783       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_349        |    0    |    0    |    0    |
|          |      tmp_90_mid1_fu_441     |    0    |    0    |    0    |
|          |        tmp_47_fu_575        |    0    |    0    |    0    |
|bitconcatenate|        tmp_53_fu_651        |    0    |    0    |    0    |
|          |        tmp_57_fu_727        |    0    |    0    |    0    |
|          |        tmp_61_fu_803        |    0    |    0    |    0    |
|          |       tmp_V_49_fu_1083      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_473       |    0    |    0    |    0    |
|          |        tmp_43_fu_509        |    0    |    0    |    0    |
|   zext   |        tmp_49_fu_835        |    0    |    0    |    0    |
|          |       tmp_228_1_fu_849      |    0    |    0    |    0    |
|          |       tmp_228_2_fu_863      |    0    |    0    |    0    |
|          |       tmp_228_3_fu_877      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_516         |    0    |    0    |    0    |
|          |          p_5_fu_519         |    0    |    0    |    0    |
|   sext   |       p_0132_1_fu_595       |    0    |    0    |    0    |
|          |       p_0132_2_fu_671       |    0    |    0    |    0    |
|          |       p_0132_3_fu_747       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_595_fu_529       |    0    |    0    |    0    |
|          |        tmp_596_fu_547       |    0    |    0    |    0    |
|          |        tmp_598_fu_605       |    0    |    0    |    0    |
| bitselect|        tmp_599_fu_623       |    0    |    0    |    0    |
|          |        tmp_601_fu_681       |    0    |    0    |    0    |
|          |        tmp_602_fu_699       |    0    |    0    |    0    |
|          |        tmp_604_fu_757       |    0    |    0    |    0    |
|          |        tmp_605_fu_775       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_139_fu_537     |    0    |    0    |    0    |
|          |        tmp_46_fu_565        |    0    |    0    |    0    |
|          |      p_Val2_81_1_fu_613     |    0    |    0    |    0    |
|partselect|        tmp_52_fu_641        |    0    |    0    |    0    |
|          |      p_Val2_81_2_fu_689     |    0    |    0    |    0    |
|          |        tmp_56_fu_717        |    0    |    0    |    0    |
|          |      p_Val2_81_3_fu_765     |    0    |    0    |    0    |
|          |        tmp_60_fu_793        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   816   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten3_reg_1124   |    1   |
|     indvar_flatten3_reg_281    |   19   |
|  indvar_flatten_next3_reg_1128 |   19   |
|  indvar_flatten_next_reg_1160  |   12   |
|     indvar_flatten_reg_292     |   12   |
|   macRegisters_0_V_1_reg_1096  |    8   |
|   macRegisters_1_V_1_reg_1103  |    8   |
|   macRegisters_2_V_1_reg_1110  |    8   |
|   macRegisters_3_V_1_reg_1117  |    8   |
|        nm_mid2_reg_1141        |    5   |
|           nm_reg_303           |    5   |
|       nm_t_mid2_reg_1133       |    4   |
|      p_Val2_81_1_reg_1200      |    8   |
|      p_Val2_81_2_reg_1210      |    8   |
|      p_Val2_81_3_reg_1220      |    8   |
|      p_Val2_s_139_reg_1190     |    8   |
|     qb_assign_2_1_reg_1205     |    1   |
|     qb_assign_2_2_reg_1215     |    1   |
|     qb_assign_2_3_reg_1225     |    1   |
|      qb_assign_2_reg_1195      |    1   |
|          sf_1_reg_1155         |    7   |
|           sf_reg_314           |    7   |
|         tmp_42_reg_1146        |   10   |
|         tmp_62_reg_1151        |    1   |
|         tmp_V_reg_1165         |    8   |
|weights4_m_weights_V_10_reg_1185|   10   |
| weights4_m_weights_V_4_reg_1170|   10   |
| weights4_m_weights_V_6_reg_1175|   10   |
| weights4_m_weights_V_8_reg_1180|   10   |
+--------------------------------+--------+
|              Total             |   218  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_236 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_249 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_275 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   816  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   218  |   852  |
+-----------+--------+--------+--------+--------+
