//****************************************Copyright (c)***********************************//
//æŠ?æœ¯æ”¯æŒï¼šwww.openedv.com
//æ·˜å®åº—é“ºï¼šhttp://openedv.taobao.com
//å…³æ³¨å¾®ä¿¡å…¬ä¼—å¹³å°å¾®ä¿¡å·ï¼š"æ­£ç‚¹åŸå­"ï¼Œå…è´¹è·å–FPGA & STM32èµ„æ–™ã€?
//ç‰ˆæƒæ‰?æœ‰ï¼Œç›—ç‰ˆå¿…ç©¶ã€?
//Copyright(C) æ­£ç‚¹åŸå­ 2018-2028
//All rights reserved
//----------------------------------------------------------------------------------------
// File name:           binarization
// Last modified Date:  2019/11/07 14:53:57
// Last Version:        V1.0
// Descriptions:        å›¾åƒçš„äºŒå€¼åŒ–å¤„ç†
//----------------------------------------------------------------------------------------
// Created by:          æ­£ç‚¹åŸå­
// Created date:        2019/11/07 14:54:31
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module binarization(
    //module clock
    input               clk              ,// æ—¶é’Ÿä¿¡å·
    input               rst_n            ,// å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼?

    //å›¾åƒå¤„ç†å‰çš„æ•°æ®æ¥å£
    input               gray_vsync       ,// vsyncä¿¡å·
    input               gray_clken       ,// æ—¶é’Ÿä½¿èƒ½ä¿¡å·ä¿¡å·
    input               gray_data_valid  ,// æ•°æ®æœ‰æ•ˆä¿¡å·
    input   [7:0]       luminance         ,  

    //å›¾åƒå¤„ç†åçš„æ•°æ®æ¥å£
    output              binary_vsync     ,// vsyncä¿¡å·
    output              binary_clken     ,// æ—¶é’Ÿä½¿èƒ½ä¿¡å·
    output              binary_data_valid,// æ•°æ®æœ‰æ•ˆä¿¡å·
    output  [23:0]      binary_data       //
);

parameter THRESHOLD = 8'd80;

//reg define
reg    gray_vsync_d;
reg    gray_clken_d;
reg    gray_data_valid_d;
reg    monoc;                      //monochromeï¼?1=ç™½ï¼Œ0=é»‘ï¼‰

//*****************************************************
//**                    main code
//*****************************************************

assign  binary_vsync = gray_vsync_d;
assign  binary_clken = gray_clken_d;
assign  binary_data_valid  = gray_data_valid_d;
assign  binary_data = {24{monoc}};
//äºŒå?¼åŒ–
always @(posedge clk or negedge rst_n) begin
    if(!rst_n)
        monoc <= 1'b0;
    else if(luminance > THRESHOLD)  //é˜ˆå??
        monoc <= 1'b1;
    else
        monoc <= 1'b0;
end

//å»¶æ—¶1æ‹ä»¥åŒæ­¥æ—¶é’Ÿä¿¡å·
always@(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        gray_vsync_d <= 1'd0;
        gray_clken_d <= 1'd0;
        gray_data_valid_d <= 1'd0;
    end
    else begin
        gray_vsync_d <= gray_vsync;
        gray_clken_d <= gray_clken;
        gray_data_valid_d <= gray_data_valid;
    end
end

endmodule 