
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri May 16 19:39:44 2025
| Design       : uart
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared        170           4  {clk}                                            
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared         86           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    510.7252 MHz        20.0000         1.9580         18.042
 DebugCore_JCLK             20.0000 MHz    128.3697 MHz        50.0000         7.7900         42.210
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.042       0.000              0            465
 DebugCore_JCLK         DebugCore_JCLK              23.948       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              21.430       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           45.940       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.258       0.000              0            465
 DebugCore_JCLK         DebugCore_JCLK               0.332       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              21.996       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.697       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.378       0.000              0            115
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.442       0.000              0            115
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.040       0.000              0            170
 DebugCore_JCLK                                     24.040       0.000              0             86
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.826       0.000              0            465
 DebugCore_JCLK         DebugCore_JCLK              24.381       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              23.040       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           47.300       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.166       0.000              0            465
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              23.194       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.736       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.956       0.000              0            115
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.313       0.000              0            115
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.430       0.000              0            170
 DebugCore_JCLK                                     24.430       0.000              0             86
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.698
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.447       3.698         ntR134           
 CLMA_231_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_546/Q1                   tco                   0.203       3.901 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.546       4.447         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2]
 CLMA_225_546/CR1                  td                    0.211       4.658 r       u_CORES/u_debug_core_0/u_Storage_Condition/N272_maj2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.119       4.777         u_CORES/u_debug_core_0/u_Storage_Condition/_N1292
 CLMA_225_546/Y3                   td                    0.074       4.851 r       u_CORES/u_debug_core_0/u_Storage_Condition/N278_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       4.970         u_CORES/u_debug_core_0/u_Storage_Condition/_N1296
 CLMA_225_546/Y2                   td                    0.179       5.149 r       u_CORES/u_debug_core_0/u_Storage_Condition/N278_8/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       5.417         u_CORES/u_debug_core_0/u_Storage_Condition/_N1298
 CLMA_219_547/A5                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.417         Logic Levels: 3  
                                                                                   Logic: 0.667ns(38.802%), Route: 1.052ns(61.198%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.375      23.165         ntR134           
 CLMA_219_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461      23.626                          
 clock uncertainty                                      -0.050      23.576                          

 Setup time                                             -0.117      23.459                          

 Data required time                                                 23.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.459                          
 Data arrival time                                                   5.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I3
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.164
  Launch Clock Delay      :  3.693
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.442       3.693         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_535/CR0                  tco                   0.249       3.942 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=6)        0.615       4.557         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]
 CLMA_231_528/Y3                   td                    0.108       4.665 r       u_CORES/u_debug_core_0/u_Storage_Condition/N389_8/gateop_perm/L6
                                   net (fanout=1)        0.120       4.785         u_CORES/u_debug_core_0/u_Storage_Condition/_N1352
 CLMA_231_528/Y2                   td                    0.179       4.964 r       u_CORES/u_debug_core_0/u_Storage_Condition/N352/LUT6_inst_perm/L6
                                   net (fanout=1)        0.423       5.387         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa_c
 CLMS_225_535/D3                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   5.387         Logic Levels: 2  
                                                                                   Logic: 0.536ns(31.641%), Route: 1.158ns(68.359%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.374      23.164         ntR134           
 CLMS_225_535/CLK                                                          r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461      23.625                          
 clock uncertainty                                      -0.050      23.575                          

 Setup time                                             -0.145      23.430                          

 Data required time                                                 23.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.430                          
 Data arrival time                                                   5.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CE
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.445       3.696         ntR134           
 CLMA_231_540/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_540/Q2                   tco                   0.203       3.899 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.561       4.460         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]
 CLMA_231_552/CR0                  td                    0.290       4.750 r       u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L6QL5_perm/L5
                                   net (fanout=6)        0.427       5.177         u_CORES/u_debug_core_0/u_Storage_Condition/N416
 CLMA_231_540/CECO                 td                    0.136       5.313 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.313         ntR2             
 CLMA_231_546/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.313         Logic Levels: 2  
                                                                                   Logic: 0.629ns(38.899%), Route: 0.988ns(61.101%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.377      23.167         ntR134           
 CLMA_231_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.502      23.669                          
 clock uncertainty                                      -0.050      23.619                          

 Setup time                                             -0.226      23.393                          

 Data required time                                                 23.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.393                          
 Data arrival time                                                   5.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.695
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.375       3.165         ntR134           
 CLMA_231_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_535/Q1                   tco                   0.158       3.323 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.087       3.410         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8]
 CLMA_231_534/C3                                                           f       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.444       3.695         ntR134           
 CLMA_231_534/CLK                                                          r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.502       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                              -0.041       3.152                          

 Data required time                                                  3.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.152                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.693
  Launch Clock Delay      :  3.163
  Clock Pessimism Removal :  -0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.373       3.163         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_535/Q0                   tco                   0.158       3.321 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=6)        0.088       3.409         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]
 CLMA_219_535/D5                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.409         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.228%), Route: 0.088ns(35.772%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.442       3.693         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.530       3.163                          
 clock uncertainty                                       0.000       3.163                          

 Hold time                                              -0.015       3.148                          

 Data required time                                                  3.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.148                          
 Data arrival time                                                   3.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_start/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.703
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.382       3.172         ntR134           
 CLMA_261_547/CLK                                                          r       u_CORES/u_debug_core_0/data_start/opit_0_inv_srl/CLK

 CLMA_261_547/CR3                  tco                   0.172       3.344 f       u_CORES/u_debug_core_0/data_start/opit_0_inv_srl/CR0
                                   net (fanout=25)       0.090       3.434         u_CORES/u_debug_core_0/data_start_d1
 CLMA_261_546/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.434         Logic Levels: 0  
                                                                                   Logic: 0.172ns(65.649%), Route: 0.090ns(34.351%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.452       3.703         ntR134           
 CLMA_261_546/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.502       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                              -0.030       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.509
  Launch Clock Delay      :  3.225
  Clock Pessimism Removal :  0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.442       3.225         ntR115           
 CLMA_231_523/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_523/Q3                   tco                   0.203       3.428 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.442       3.870         u_CORES/u_jtag_hub/shift_data [0]
 CLMS_243_523/A1                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   3.870         Logic Levels: 0  
                                                                                   Logic: 0.203ns(31.473%), Route: 0.442ns(68.527%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238      26.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      27.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.368      27.509         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.642      28.151                          
 clock uncertainty                                      -0.050      28.101                          

 Setup time                                             -0.283      27.818                          

 Data required time                                                 27.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.818                          
 Data arrival time                                                   3.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.509
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.441       3.224         ntR115           
 CLMA_231_516/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_231_516/CR0                  tco                   0.249       3.473 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.425       3.898         u_CORES/u_jtag_hub/data_ctrl
 CLMS_243_523/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   3.898         Logic Levels: 0  
                                                                                   Logic: 0.249ns(36.944%), Route: 0.425ns(63.056%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238      26.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      27.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.368      27.509         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.642      28.151                          
 clock uncertainty                                      -0.050      28.101                          

 Setup time                                             -0.238      27.863                          

 Data required time                                                 27.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.863                          
 Data arrival time                                                   3.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.508
  Launch Clock Delay      :  3.225
  Clock Pessimism Removal :  0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.442       3.225         ntR115           
 CLMA_231_523/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_231_523/Q2                   tco                   0.203       3.428 r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.458       3.886         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_243_516/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   3.886         Logic Levels: 0  
                                                                                   Logic: 0.203ns(30.711%), Route: 0.458ns(69.289%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238      26.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      27.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.367      27.508         ntR115           
 CLMA_243_516/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.642      28.150                          
 clock uncertainty                                      -0.050      28.100                          

 Setup time                                             -0.238      27.862                          

 Data required time                                                 27.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.862                          
 Data arrival time                                                   3.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.559
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  -0.597

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295       1.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245       2.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.485       2.683         ntR115           
 CLMA_249_444/CR1                  td                    0.194       2.877 r       CLKROUTE_32/CR   
                                   net (fanout=4)        0.631       3.508         ntR130           
 CLMA_261_534/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_534/Q2                   tco                   0.158       3.666 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.157       3.823         u_CORES/u_debug_core_0/ram_radr [3]
 CLMA_261_528/Y0                   td                    0.118       3.941 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_ac3/gateop_perm/L6
                                   net (fanout=3)        0.234       4.175         u_CORES/u_debug_core_0/u_rd_addr_gen/_N48
 CLMA_261_535/B0                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.175         Logic Levels: 1  
                                                                                   Logic: 0.276ns(41.379%), Route: 0.391ns(58.621%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.586       3.369         ntR115           
 CLMA_249_445/CR1                  td                    0.227       3.596 r       CLKROUTE_33/CR   
                                   net (fanout=4)        0.963       4.559         ntR131           
 CLMA_261_535/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.597       3.962                          
 clock uncertainty                                       0.000       3.962                          

 Hold time                                              -0.119       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                   4.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295       1.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245       2.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.481       2.679         ntR115           
 CLMA_231_451/CR1                  td                    0.194       2.873 r       CLKROUTE_19/CR   
                                   net (fanout=4)        0.808       3.681         ntR118           
 CLMA_231_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_231_559/Q1                   tco                   0.158       3.839 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.249       4.088         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13]
 CLMA_243_558/A2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   4.088         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.821%), Route: 0.249ns(61.179%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.584       3.367         ntR115           
 CLMS_243_451/CR1                  td                    0.227       3.594 r       CLKROUTE_21/CR   
                                   net (fanout=4)        0.817       4.411         ntR119           
 CLMA_243_558/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.585       3.826                          
 clock uncertainty                                       0.000       3.826                          

 Hold time                                              -0.084       3.742                          

 Data required time                                                  3.742                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.742                          
 Data arrival time                                                   4.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.681
  Clock Pessimism Removal :  -0.585

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295       1.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245       2.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.481       2.679         ntR115           
 CLMA_231_451/CR1                  td                    0.194       2.873 r       CLKROUTE_19/CR   
                                   net (fanout=4)        0.808       3.681         ntR118           
 CLMA_231_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_231_559/Q3                   tco                   0.158       3.839 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.248       4.087         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19]
 CLMA_243_558/C2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   4.087         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.916%), Route: 0.248ns(61.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.584       3.367         ntR115           
 CLMS_243_451/CR1                  td                    0.227       3.594 r       CLKROUTE_21/CR   
                                   net (fanout=4)        0.817       4.411         ntR119           
 CLMA_243_558/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.585       3.826                          
 clock uncertainty                                       0.000       3.826                          

 Hold time                                              -0.087       3.739                          

 Data required time                                                  3.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.739                          
 Data arrival time                                                   4.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  2.143
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.143      27.143         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.203      27.346 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.274      27.620         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_528/Y0                   td                    0.229      27.849 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.576      28.425         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_529/Y0                   td                    0.074      28.499 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/LUT6_inst_perm/L6
                                   net (fanout=1)        1.635      30.134         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_261_612/CR2                  td                    0.222      30.356 r       CLKROUTE_17/CR   
                                   net (fanout=8)        1.520      31.876         ntR114           
 CLMA_261_535/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.876         Logic Levels: 3  
                                                                                   Logic: 0.728ns(15.381%), Route: 4.005ns(84.619%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295      51.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      51.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      52.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.485      52.683         ntR115           
 CLMA_249_445/CR1                  td                    0.194      52.877 r       CLKROUTE_33/CR   
                                   net (fanout=4)        0.705      53.582         ntR131           
 CLMA_261_535/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.582                          
 clock uncertainty                                      -0.050      53.532                          

 Setup time                                             -0.226      53.306                          

 Data required time                                                 53.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.306                          
 Data arrival time                                                  31.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  2.143
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.143      27.143         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.203      27.346 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.274      27.620         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_528/Y0                   td                    0.229      27.849 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.576      28.425         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_529/Y0                   td                    0.074      28.499 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/LUT6_inst_perm/L6
                                   net (fanout=1)        1.635      30.134         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_261_612/CR2                  td                    0.222      30.356 r       CLKROUTE_17/CR   
                                   net (fanout=8)        1.520      31.876         ntR114           
 CLMA_261_535/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.876         Logic Levels: 3  
                                                                                   Logic: 0.728ns(15.381%), Route: 4.005ns(84.619%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295      51.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      51.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      52.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.485      52.683         ntR115           
 CLMA_249_445/CR1                  td                    0.194      52.877 r       CLKROUTE_33/CR   
                                   net (fanout=4)        0.705      53.582         ntR131           
 CLMA_261_535/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.582                          
 clock uncertainty                                      -0.050      53.532                          

 Setup time                                             -0.226      53.306                          

 Data required time                                                 53.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.306                          
 Data arrival time                                                  31.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  2.143
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.143      27.143         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.203      27.346 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.274      27.620         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_528/Y0                   td                    0.229      27.849 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/LUT6_inst_perm/L6
                                   net (fanout=4)        0.576      28.425         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_529/Y0                   td                    0.074      28.499 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490/LUT6_inst_perm/L6
                                   net (fanout=1)        1.635      30.134         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_261_612/CR2                  td                    0.222      30.356 r       CLKROUTE_17/CR   
                                   net (fanout=8)        1.520      31.876         ntR114           
 CLMA_261_535/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.876         Logic Levels: 3  
                                                                                   Logic: 0.728ns(15.381%), Route: 4.005ns(84.619%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.295      51.295         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.438 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      51.953         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245      52.198 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.485      52.683         ntR115           
 CLMA_249_445/CR1                  td                    0.194      52.877 r       CLKROUTE_33/CR   
                                   net (fanout=4)        0.705      53.582         ntR131           
 CLMA_261_535/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.582                          
 clock uncertainty                                      -0.050      53.532                          

 Setup time                                             -0.226      53.306                          

 Data required time                                                 53.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.306                          
 Data arrival time                                                  31.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.829
  Launch Clock Delay      :  1.342
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.342      26.342         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.158      26.500 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.342      26.842         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/C4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                  26.842         Logic Levels: 0  
                                                                                   Logic: 0.158ns(31.600%), Route: 0.342ns(68.400%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.581       3.364         ntR115           
 CLMS_225_451/CR2                  td                    0.222       3.586 r       CLKROUTE_27/CR   
                                   net (fanout=3)        1.243       4.829         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.829                          
 clock uncertainty                                       0.050       4.879                          

 Hold time                                              -0.033       4.846                          

 Data required time                                                  4.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.846                          
 Data arrival time                                                  26.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.829
  Launch Clock Delay      :  1.342
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.342      26.342         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.158      26.500 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.342      26.842         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/Y2                   td                    0.071      26.913 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.143      27.056         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/B4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                  27.056         Logic Levels: 1  
                                                                                   Logic: 0.229ns(32.073%), Route: 0.485ns(67.927%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.581       3.364         ntR115           
 CLMS_225_451/CR2                  td                    0.222       3.586 r       CLKROUTE_27/CR   
                                   net (fanout=3)        1.243       4.829         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.829                          
 clock uncertainty                                       0.050       4.879                          

 Hold time                                              -0.030       4.849                          

 Data required time                                                  4.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.849                          
 Data arrival time                                                  27.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.829
  Launch Clock Delay      :  1.342
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.342      26.342         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.158      26.500 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.342      26.842         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/Y2                   td                    0.071      26.913 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.146      27.059         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/A3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                  27.059         Logic Levels: 1  
                                                                                   Logic: 0.229ns(31.939%), Route: 0.488ns(68.061%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.726       1.726         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.894 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.496         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287       2.783 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.581       3.364         ntR115           
 CLMS_225_451/CR2                  td                    0.222       3.586 r       CLKROUTE_27/CR   
                                   net (fanout=3)        1.243       4.829         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000       4.829                          
 clock uncertainty                                       0.050       4.879                          

 Hold time                                              -0.039       4.840                          

 Data required time                                                  4.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.840                          
 Data arrival time                                                  27.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.369
  Launch Clock Delay      :  4.422
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.728      76.728         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.896 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.498         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287      77.785 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.565      78.350         ntR115           
 CLMA_231_438/CR3                  td                    0.112      78.462 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.960      79.422         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q0                   tco                   0.204      79.626 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.617      80.243         u_CORES/id_o [4] 
 CLMA_249_528/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  80.243         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.848%), Route: 0.617ns(75.152%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.369     126.369         u_CORES/capt_o   
 CLMA_249_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.369                          
 clock uncertainty                                      -0.050     126.319                          

 Setup time                                             -0.136     126.183                          

 Data required time                                                126.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.183                          
 Data arrival time                                                  80.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.591
  Launch Clock Delay      :  4.422
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.728      76.728         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.896 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.498         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287      77.785 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.565      78.350         ntR115           
 CLMA_231_438/CR3                  td                    0.112      78.462 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.960      79.422         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_522/Q1                   tco                   0.204      79.626 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      80.206         u_CORES/conf_sel [0]
 CLMS_243_529/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.206         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.591     126.591         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.591                          
 clock uncertainty                                      -0.050     126.541                          

 Setup time                                             -0.226     126.315                          

 Data required time                                                126.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.315                          
 Data arrival time                                                  80.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.591
  Launch Clock Delay      :  4.422
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.728      76.728         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.896 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      77.498         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.287      77.785 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.565      78.350         ntR115           
 CLMA_231_438/CR3                  td                    0.112      78.462 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.960      79.422         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_522/Q1                   tco                   0.204      79.626 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      80.206         u_CORES/conf_sel [0]
 CLMS_243_529/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.206         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.591     126.591         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.591                          
 clock uncertainty                                      -0.050     126.541                          

 Setup time                                             -0.226     126.315                          

 Data required time                                                126.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.315                          
 Data arrival time                                                  80.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.509
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238     126.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245     127.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.368     127.509         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_243_523/Q0                   tco                   0.159     127.668 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.332     128.000         u_CORES/id_o [0] 
 CLMA_249_516/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.000         Logic Levels: 0  
                                                                                   Logic: 0.159ns(32.383%), Route: 0.332ns(67.617%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.302     127.302         u_CORES/capt_o   
 CLMA_249_516/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.302                          
 clock uncertainty                                       0.050     127.352                          

 Hold time                                              -0.049     127.303                          

 Data required time                                                127.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.303                          
 Data arrival time                                                 128.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.143
  Launch Clock Delay      :  2.508
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238     126.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245     127.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.367     127.508         ntR115           
 CLMA_243_516/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_516/CR0                  tco                   0.173     127.681 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.352     128.033         u_CORES/id_o [1] 
 CLMS_243_529/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.033         Logic Levels: 0  
                                                                                   Logic: 0.173ns(32.952%), Route: 0.352ns(67.048%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.143     127.143         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.143                          
 clock uncertainty                                       0.050     127.193                          

 Hold time                                               0.043     127.236                          

 Data required time                                                127.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.236                          
 Data arrival time                                                 128.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.150
  Launch Clock Delay      :  2.509
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.238     126.238         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.381 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.896         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.245     127.141 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.368     127.509         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_243_523/Q0                   tco                   0.159     127.668 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.339     128.007         u_CORES/id_o [0] 
 CLMS_243_517/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.007         Logic Levels: 0  
                                                                                   Logic: 0.159ns(31.928%), Route: 0.339ns(68.072%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.150     127.150         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.150                          
 clock uncertainty                                       0.050     127.200                          

 Hold time                                              -0.049     127.151                          

 Data required time                                                127.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.151                          
 Data arrival time                                                 128.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.449       3.700         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.204       3.904 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.679       4.583         u_CORES/u_debug_core_0/resetn
 CLMA_231_535/RSCO                 td                    0.094       4.677 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.677         ntR27            
 CLMA_231_541/RSCO                 td                    0.075       4.752 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.752         ntR26            
 CLMA_231_547/RSCO                 td                    0.075       4.827 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.827         ntR25            
 CLMA_231_553/RSCO                 td                    0.075       4.902 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       4.902         ntR24            
 CLMA_231_559/RSCO                 td                    0.075       4.977 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.977         ntR23            
 CLMA_231_565/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/RS

 Data arrival time                                                   4.977         Logic Levels: 5  
                                                                                   Logic: 0.598ns(46.829%), Route: 0.679ns(53.171%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.380      23.170         ntR134           
 CLMA_231_565/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/CLK
 clock pessimism                                         0.461      23.631                          
 clock uncertainty                                      -0.050      23.581                          

 Recovery time                                          -0.226      23.355                          

 Data required time                                                 23.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.355                          
 Data arrival time                                                   4.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.170
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.449       3.700         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.204       3.904 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.679       4.583         u_CORES/u_debug_core_0/resetn
 CLMA_231_535/RSCO                 td                    0.094       4.677 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.677         ntR27            
 CLMA_231_541/RSCO                 td                    0.075       4.752 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       4.752         ntR26            
 CLMA_231_547/RSCO                 td                    0.075       4.827 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.827         ntR25            
 CLMA_231_553/RSCO                 td                    0.075       4.902 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       4.902         ntR24            
 CLMA_231_559/RSCO                 td                    0.075       4.977 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.977         ntR23            
 CLMA_231_565/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.977         Logic Levels: 5  
                                                                                   Logic: 0.598ns(46.829%), Route: 0.679ns(53.171%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.380      23.170         ntR134           
 CLMA_231_565/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461      23.631                          
 clock uncertainty                                      -0.050      23.581                          

 Recovery time                                          -0.226      23.355                          

 Data required time                                                 23.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.355                          
 Data arrival time                                                   4.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.169
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.449       3.700         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.204       3.904 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.547       4.451         u_CORES/u_debug_core_0/resetn
 CLMA_231_528/RSCO                 td                    0.094       4.545 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.545         ntR40            
 CLMA_231_534/RSCO                 td                    0.075       4.620 r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.620         ntR39            
 CLMA_231_540/RSCO                 td                    0.075       4.695 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.695         ntR38            
 CLMA_231_546/RSCO                 td                    0.075       4.770 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       4.770         ntR37            
 CLMA_231_552/RSCO                 td                    0.075       4.845 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.845         ntR36            
 CLMA_231_558/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS

 Data arrival time                                                   4.845         Logic Levels: 5  
                                                                                   Logic: 0.598ns(52.227%), Route: 0.547ns(47.773%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.379      23.169         ntR134           
 CLMA_231_558/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK
 clock pessimism                                         0.461      23.630                          
 clock uncertainty                                      -0.050      23.580                          

 Recovery time                                          -0.226      23.354                          

 Data required time                                                 23.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.354                          
 Data arrival time                                                   4.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.379       3.169         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.174       3.343 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.234       3.577         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.174ns(42.647%), Route: 0.234ns(57.353%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.502       3.199                          
 clock uncertainty                                       0.000       3.199                          

 Removal time                                           -0.064       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.379       3.169         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.174       3.343 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.234       3.577         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.174ns(42.647%), Route: 0.234ns(57.353%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.502       3.199                          
 clock uncertainty                                       0.000       3.199                          

 Removal time                                           -0.064       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.379       3.169         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.174       3.343 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.234       3.577         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.174ns(42.647%), Route: 0.234ns(57.353%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.502       3.199                          
 clock uncertainty                                       0.000       3.199                          

 Removal time                                           -0.064       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[6]/opit_0_inv/CLK
Endpoint    : led[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.455       3.706         ntR134           
 CLMA_261_564/CLK                                                          r       uart_rx_inst/rx_data[6]/opit_0_inv/CLK

 CLMA_261_564/Q2                   tco                   0.203       3.909 r       uart_rx_inst/rx_data[6]/opit_0_inv/Q
                                   net (fanout=3)        1.414       5.323         nt_led[6]        
 IOLHR_364_618/DO_P                td                    0.611       5.934 r       led_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.934         led_obuf[6]/ntO  
 IOBS_372_618/PAD                  td                    2.385       8.319 r       led_obuf[6]/opit_0/O
                                   net (fanout=1)        0.144       8.463         led[6]           
 G1                                                                        r       led[6] (port)    

 Data arrival time                                                   8.463         Logic Levels: 2  
                                                                                   Logic: 3.199ns(67.248%), Route: 1.558ns(32.752%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[7]/opit_0_inv/CLK
Endpoint    : led[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.455       3.706         ntR134           
 CLMA_261_564/CLK                                                          r       uart_rx_inst/rx_data[7]/opit_0_inv/CLK

 CLMA_261_564/Q0                   tco                   0.203       3.909 r       uart_rx_inst/rx_data[7]/opit_0_inv/Q
                                   net (fanout=3)        1.347       5.256         nt_led[7]        
 IOLHR_364_612/DO_P                td                    0.611       5.867 r       led_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.867         led_obuf[7]/ntO  
 IOBS_372_612/PAD                  td                    2.385       8.252 r       led_obuf[7]/opit_0/O
                                   net (fanout=1)        0.119       8.371         led[7]           
 H3                                                                        r       led[7] (port)    

 Data arrival time                                                   8.371         Logic Levels: 2  
                                                                                   Logic: 3.199ns(68.574%), Route: 1.466ns(31.426%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[3]/opit_0_inv/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.456       3.707         ntR134           
 CLMA_261_571/CLK                                                          r       uart_rx_inst/rx_data[3]/opit_0_inv/CLK

 CLMA_261_571/Q3                   tco                   0.203       3.910 r       uart_rx_inst/rx_data[3]/opit_0_inv/Q
                                   net (fanout=3)        1.211       5.121         nt_led[3]        
 IOLHR_364_624/DO_P                td                    0.611       5.732 r       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.732         led_obuf[3]/ntO  
 IOBD_372_624/PAD                  td                    2.381       8.113 r       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.144       8.257         led[3]           
 G2                                                                        r       led[3] (port)    

 Data arrival time                                                   8.257         Logic Levels: 2  
                                                                                   Logic: 3.195ns(70.220%), Route: 1.355ns(29.780%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/data_valid/opit_0_inv_L5Q_perm/I0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 f       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.646       0.753 f       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.753         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.091       0.844 f       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        1.282       2.126         nt_rx            
 CLMA_249_564/C0                                                           f       uart_rx_inst/data_valid/opit_0_inv_L5Q_perm/I0

 Data arrival time                                                   2.126         Logic Levels: 2  
                                                                                   Logic: 0.737ns(34.666%), Route: 1.389ns(65.334%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/bit_count[0]/opit_0_inv_L5Q_perm/I0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 f       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.646       0.753 f       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.753         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.091       0.844 f       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        1.373       2.217         nt_rx            
 CLMA_249_570/B0                                                           f       uart_rx_inst/bit_count[0]/opit_0_inv_L5Q_perm/I0

 Data arrival time                                                   2.217         Logic Levels: 2  
                                                                                   Logic: 0.737ns(33.243%), Route: 1.480ns(66.757%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/bit_count[2]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 f       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.646       0.753 f       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.753         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.091       0.844 f       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        1.373       2.217         nt_rx            
 CLMA_249_570/A4                                                           f       uart_rx_inst/bit_count[2]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.217         Logic Levels: 2  
                                                                                   Logic: 0.737ns(33.243%), Route: 1.480ns(66.757%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.040       10.000          0.960           High Pulse Width  DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.040       10.000          0.960           Low Pulse Width   DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.800       10.000          0.200           Low Pulse Width   CLMA_249_576/CLK        baud_rate_gen_inst/baud_en/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.040      25.000          0.960           Low Pulse Width   DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.800      25.000          0.200           High Pulse Width  CLMS_243_553/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMS_243_517/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMS_243_517/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_243_529/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.099
  Launch Clock Delay      :  2.468
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.304       2.468         ntR134           
 CLMA_231_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_546/Q1                   tco                   0.119       2.587 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.323       2.910         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2]
 CLMA_225_546/CR1                  td                    0.131       3.041 f       u_CORES/u_debug_core_0/u_Storage_Condition/N272_maj2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.075       3.116         u_CORES/u_debug_core_0/u_Storage_Condition/_N1292
 CLMA_225_546/Y3                   td                    0.039       3.155 f       u_CORES/u_debug_core_0/u_Storage_Condition/N278_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.230         u_CORES/u_debug_core_0/u_Storage_Condition/_N1296
 CLMA_225_546/Y2                   td                    0.104       3.334 r       u_CORES/u_debug_core_0/u_Storage_Condition/N278_8/LUT6_inst_perm/L6
                                   net (fanout=1)        0.151       3.485         u_CORES/u_debug_core_0/u_Storage_Condition/_N1298
 CLMA_219_547/A5                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.485         Logic Levels: 3  
                                                                                   Logic: 0.393ns(38.643%), Route: 0.624ns(61.357%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.253      22.099         ntR134           
 CLMA_219_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.318      22.417                          
 clock uncertainty                                      -0.050      22.367                          

 Setup time                                             -0.056      22.311                          

 Data required time                                                 22.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.311                          
 Data arrival time                                                   3.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I3
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.098
  Launch Clock Delay      :  2.463
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.299       2.463         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_535/CR0                  tco                   0.141       2.604 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=6)        0.369       2.973         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]
 CLMA_231_528/Y3                   td                    0.070       3.043 f       u_CORES/u_debug_core_0/u_Storage_Condition/N389_8/gateop_perm/L6
                                   net (fanout=1)        0.076       3.119         u_CORES/u_debug_core_0/u_Storage_Condition/_N1352
 CLMA_231_528/Y2                   td                    0.100       3.219 f       u_CORES/u_debug_core_0/u_Storage_Condition/N352/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.459         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa_c
 CLMS_225_535/D3                                                           f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.459         Logic Levels: 2  
                                                                                   Logic: 0.311ns(31.225%), Route: 0.685ns(68.775%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.252      22.098         ntR134           
 CLMS_225_535/CLK                                                          r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.318      22.416                          
 clock uncertainty                                      -0.050      22.366                          

 Setup time                                             -0.080      22.286                          

 Data required time                                                 22.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.286                          
 Data arrival time                                                   3.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.827                          
====================================================================================================

====================================================================================================

Startpoint  : baud_rate_gen_inst/count[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : baud_rate_gen_inst/count[12]/opit_0_inv_L6Q_LUT6DL5Q_perm/I3
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.108
  Launch Clock Delay      :  2.474
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.310       2.474         ntR134           
 CLMA_249_564/CLK                                                          r       baud_rate_gen_inst/count[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_249_564/Q0                   tco                   0.125       2.599 f       baud_rate_gen_inst/count[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.328       2.927         baud_rate_gen_inst/count [3]
 CLMA_249_576/Y0                   td                    0.125       3.052 f       baud_rate_gen_inst/count[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.075       3.127         baud_rate_gen_inst/_N52
 CLMA_249_576/Y1                   td                    0.066       3.193 f       baud_rate_gen_inst/baud_en/opit_0_inv_L6Q_perm/L6
                                   net (fanout=3)        0.240       3.433         baud_rate_gen_inst/N20
 CLMS_243_571/A3                                                           f       baud_rate_gen_inst/count[12]/opit_0_inv_L6Q_LUT6DL5Q_perm/I3

 Data arrival time                                                   3.433         Logic Levels: 2  
                                                                                   Logic: 0.316ns(32.951%), Route: 0.643ns(67.049%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.262      22.108         ntR134           
 CLMS_243_571/CLK                                                          r       baud_rate_gen_inst/count[12]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.318      22.426                          
 clock uncertainty                                      -0.050      22.376                          

 Setup time                                             -0.072      22.304                          

 Data required time                                                 22.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.304                          
 Data arrival time                                                   3.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.466
  Launch Clock Delay      :  2.099
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.253       2.099         ntR134           
 CLMA_231_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_535/Q1                   tco                   0.103       2.202 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.056       2.258         u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8]
 CLMA_231_534/C3                                                           r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.258         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.302       2.466         ntR134           
 CLMA_231_534/CLK                                                          r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.351       2.115                          
 clock uncertainty                                       0.000       2.115                          

 Hold time                                              -0.023       2.092                          

 Data required time                                                  2.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.092                          
 Data arrival time                                                   2.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.463
  Launch Clock Delay      :  2.097
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.251       2.097         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_535/Q0                   tco                   0.103       2.200 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=6)        0.059       2.259         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]
 CLMA_219_535/D5                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.259         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.299       2.463         ntR134           
 CLMA_219_535/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.366       2.097                          
 clock uncertainty                                       0.000       2.097                          

 Hold time                                              -0.011       2.086                          

 Data required time                                                  2.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.086                          
 Data arrival time                                                   2.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.474
  Launch Clock Delay      :  2.108
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.262       2.108         ntR134           
 CLMA_261_553/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_261_553/Q3                   tco                   0.103       2.211 r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.057       2.268         u_CORES/u_debug_core_0/data_pipe[0] [5]
 CLMA_261_553/A3                                                           r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.268         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.310       2.474         ntR134           
 CLMA_261_553/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.366       2.108                          
 clock uncertainty                                       0.000       2.108                          

 Hold time                                              -0.021       2.087                          

 Data required time                                                  2.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.087                          
 Data arrival time                                                   2.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.721
  Launch Clock Delay      :  2.020
  Clock Pessimism Removal :  0.255

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.299       2.020         ntR115           
 CLMA_231_523/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_523/Q3                   tco                   0.125       2.145 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.252       2.397         u_CORES/u_jtag_hub/shift_data [0]
 CLMS_243_523/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   2.397         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.156%), Route: 0.252ns(66.844%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846      25.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      26.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.255      26.721         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.255      26.976                          
 clock uncertainty                                      -0.050      26.926                          

 Setup time                                             -0.148      26.778                          

 Data required time                                                 26.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.778                          
 Data arrival time                                                   2.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.721
  Launch Clock Delay      :  2.019
  Clock Pessimism Removal :  0.255

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.298       2.019         ntR115           
 CLMA_231_516/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_231_516/CR0                  tco                   0.141       2.160 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.255       2.415         u_CORES/u_jtag_hub/data_ctrl
 CLMS_243_523/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   2.415         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.606%), Route: 0.255ns(64.394%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846      25.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      26.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.255      26.721         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.255      26.976                          
 clock uncertainty                                      -0.050      26.926                          

 Setup time                                             -0.127      26.799                          

 Data required time                                                 26.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.799                          
 Data arrival time                                                   2.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.720
  Launch Clock Delay      :  2.020
  Clock Pessimism Removal :  0.255

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.299       2.020         ntR115           
 CLMA_231_523/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_231_523/Q2                   tco                   0.125       2.145 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.261       2.406         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_243_516/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   2.406         Logic Levels: 0  
                                                                                   Logic: 0.125ns(32.383%), Route: 0.261ns(67.617%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846      25.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      26.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.254      26.720         ntR115           
 CLMA_243_516/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.255      26.975                          
 clock uncertainty                                      -0.050      26.925                          

 Setup time                                             -0.127      26.798                          

 Data required time                                                 26.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.798                          
 Data arrival time                                                   2.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.026
  Launch Clock Delay      :  1.660
  Clock Pessimism Removal :  -0.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784       0.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195       1.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.256       1.660         ntR115           
 CLMA_249_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK

 CLMA_249_534/CR1                  tco                   0.123       1.783 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/Q
                                   net (fanout=3)        0.056       1.839         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3]
 CLMA_249_534/A1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   1.839         Logic Levels: 0  
                                                                                   Logic: 0.123ns(68.715%), Route: 0.056ns(31.285%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.305       2.026         ntR115           
 CLMA_249_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.365       1.661                          
 clock uncertainty                                       0.000       1.661                          

 Hold time                                              -0.072       1.589                          

 Data required time                                                  1.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.589                          
 Data arrival time                                                   1.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.854
  Launch Clock Delay      :  2.319
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784       0.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195       1.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.314       1.718         ntR115           
 CLMA_243_450/CR1                  td                    0.118       1.836 r       CLKROUTE_18/CR   
                                   net (fanout=2)        0.483       2.319         ntR116           
 CLMS_243_553/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_243_553/CR0                  tco                   0.123       2.442 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.104       2.546         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4]
 CLMS_243_553/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.546         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.185%), Route: 0.104ns(45.815%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.380       2.101         ntR115           
 CLMA_243_450/CR1                  td                    0.135       2.236 r       CLKROUTE_18/CR   
                                   net (fanout=2)        0.618       2.854         ntR116           
 CLMS_243_553/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.535       2.319                          
 clock uncertainty                                       0.000       2.319                          

 Hold time                                              -0.026       2.293                          

 Data required time                                                  2.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.293                          
 Data arrival time                                                   2.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.736
  Launch Clock Delay      :  2.212
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784       0.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195       1.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.317       1.721         ntR115           
 CLMA_243_432/CR3                  td                    0.057       1.778 r       CLKROUTE_24/CR   
                                   net (fanout=4)        0.434       2.212         ntR120           
 CLMA_243_552/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_243_552/CR3                  tco                   0.122       2.334 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.104       2.438         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]
 CLMA_243_552/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.438         Logic Levels: 0  
                                                                                   Logic: 0.122ns(53.982%), Route: 0.104ns(46.018%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.384       2.105         ntR115           
 CLMA_243_432/CR3                  td                    0.066       2.171 r       CLKROUTE_24/CR   
                                   net (fanout=4)        0.565       2.736         ntR120           
 CLMA_243_552/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.523       2.213                          
 clock uncertainty                                       0.000       2.213                          

 Hold time                                              -0.028       2.185                          

 Data required time                                                  2.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.185                          
 Data arrival time                                                   2.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.388
  Launch Clock Delay      :  1.240
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.240      26.240         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.125      26.365 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.389      26.754         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_534/Y2                   td                    0.122      26.876 f       u_CORES/u_debug_core_0/u0_trig_unit/N294[0]_8/LUT6D_inst_perm/L6
                                   net (fanout=9)        0.373      27.249         u_CORES/u_debug_core_0/_N987
 CLMA_231_547/Y2                   td                    0.070      27.319 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.144      27.463         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/Y1                   td                    0.066      27.529 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.728      28.257         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N274
 CLMA_231_505/CR1                  td                    0.142      28.399 f       CLKROUTE_1/CR    
                                   net (fanout=3)        0.827      29.226         ntR98            
 CLMA_231_547/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.226         Logic Levels: 4  
                                                                                   Logic: 0.525ns(17.582%), Route: 2.461ns(82.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784      50.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      51.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.311      51.715         ntR115           
 CLMS_225_451/CR2                  td                    0.115      51.830 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.558      52.388         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.388                          
 clock uncertainty                                      -0.050      52.338                          

 Setup time                                             -0.072      52.266                          

 Data required time                                                 52.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.266                          
 Data arrival time                                                  29.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.388
  Launch Clock Delay      :  1.240
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.240      26.240         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.125      26.365 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.389      26.754         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_534/Y2                   td                    0.122      26.876 f       u_CORES/u_debug_core_0/u0_trig_unit/N294[0]_8/LUT6D_inst_perm/L6
                                   net (fanout=9)        0.373      27.249         u_CORES/u_debug_core_0/_N987
 CLMA_231_547/Y2                   td                    0.070      27.319 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.144      27.463         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/Y1                   td                    0.066      27.529 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.728      28.257         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N274
 CLMA_231_505/CR1                  td                    0.142      28.399 f       CLKROUTE_1/CR    
                                   net (fanout=3)        0.827      29.226         ntR98            
 CLMA_231_547/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                  29.226         Logic Levels: 4  
                                                                                   Logic: 0.525ns(17.582%), Route: 2.461ns(82.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784      50.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      51.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.311      51.715         ntR115           
 CLMS_225_451/CR2                  td                    0.115      51.830 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.558      52.388         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000      52.388                          
 clock uncertainty                                      -0.050      52.338                          

 Setup time                                             -0.072      52.266                          

 Data required time                                                 52.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.266                          
 Data arrival time                                                  29.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.388
  Launch Clock Delay      :  1.240
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.240      26.240         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_243_529/Q0                   tco                   0.125      26.365 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.389      26.754         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_249_534/Y2                   td                    0.122      26.876 f       u_CORES/u_debug_core_0/u0_trig_unit/N294[0]_8/LUT6D_inst_perm/L6
                                   net (fanout=9)        0.373      27.249         u_CORES/u_debug_core_0/_N987
 CLMA_231_547/Y2                   td                    0.070      27.319 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.144      27.463         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/Y1                   td                    0.066      27.529 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.728      28.257         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N274
 CLMA_231_505/CR1                  td                    0.142      28.399 f       CLKROUTE_1/CR    
                                   net (fanout=3)        0.827      29.226         ntR98            
 CLMA_231_547/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.226         Logic Levels: 4  
                                                                                   Logic: 0.525ns(17.582%), Route: 2.461ns(82.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.784      50.784         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.881 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.209         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195      51.404 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.311      51.715         ntR115           
 CLMS_225_451/CR2                  td                    0.115      51.830 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.558      52.388         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.388                          
 clock uncertainty                                      -0.050      52.338                          

 Setup time                                             -0.072      52.266                          

 Data required time                                                 52.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.266                          
 Data arrival time                                                  29.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  0.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.823      25.823         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.103      25.926 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.253      26.179         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/C4                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                  26.179         Logic Levels: 0  
                                                                                   Logic: 0.103ns(28.933%), Route: 0.253ns(71.067%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.377       2.098         ntR115           
 CLMS_225_451/CR2                  td                    0.132       2.230 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.723       2.953         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.953                          
 clock uncertainty                                       0.050       3.003                          

 Hold time                                              -0.018       2.985                          

 Data required time                                                  2.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.985                          
 Data arrival time                                                  26.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  0.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.823      25.823         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.109      25.932 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.243      26.175         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/Y2                   td                    0.047      26.222 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.112      26.334         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/B4                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                  26.334         Logic Levels: 1  
                                                                                   Logic: 0.156ns(30.528%), Route: 0.355ns(69.472%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.377       2.098         ntR115           
 CLMS_225_451/CR2                  td                    0.132       2.230 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.723       2.953         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.953                          
 clock uncertainty                                       0.050       3.003                          

 Hold time                                              -0.015       2.988                          

 Data required time                                                  2.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.988                          
 Data arrival time                                                  26.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  0.823
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.823      25.823         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_225_523/Q0                   tco                   0.109      25.932 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.243      26.175         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_547/Y2                   td                    0.047      26.222 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.112      26.334         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N79
 CLMA_231_547/A3                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                  26.334         Logic Levels: 1  
                                                                                   Logic: 0.156ns(30.528%), Route: 0.355ns(69.472%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.988       0.988         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.103 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.488         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233       1.721 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.377       2.098         ntR115           
 CLMS_225_451/CR2                  td                    0.132       2.230 r       CLKROUTE_27/CR   
                                   net (fanout=3)        0.723       2.953         ntR122           
 CLMA_231_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000       2.953                          
 clock uncertainty                                       0.050       3.003                          

 Hold time                                              -0.021       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                  26.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.841
  Launch Clock Delay      :  2.909
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.097      76.097         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.212 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.597         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233      76.830 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.385      77.215         ntR115           
 CLMA_231_438/CR3                  td                    0.068      77.283 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.626      77.909         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q0                   tco                   0.125      78.034 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.383      78.417         u_CORES/id_o [4] 
 CLMA_249_528/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  78.417         Logic Levels: 0  
                                                                                   Logic: 0.125ns(24.606%), Route: 0.383ns(75.394%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.841     125.841         u_CORES/capt_o   
 CLMA_249_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.841                          
 clock uncertainty                                      -0.050     125.791                          

 Setup time                                             -0.074     125.717                          

 Data required time                                                125.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.717                          
 Data arrival time                                                  78.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.823
  Launch Clock Delay      :  2.909
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.097      76.097         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.212 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.597         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233      76.830 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.385      77.215         ntR115           
 CLMA_231_438/CR3                  td                    0.068      77.283 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.626      77.909         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_522/Q1                   tco                   0.126      78.035 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.245      78.280         u_CORES/conf_sel [0]
 CLMS_225_523/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  78.280         Logic Levels: 0  
                                                                                   Logic: 0.126ns(33.962%), Route: 0.245ns(66.038%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.823     125.823         u_CORES/capt_o   
 CLMS_225_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     125.823                          
 clock uncertainty                                      -0.050     125.773                          

 Setup time                                             -0.074     125.699                          

 Data required time                                                125.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.699                          
 Data arrival time                                                  78.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.932  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.977
  Launch Clock Delay      :  2.909
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.097      76.097         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.212 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      76.597         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.233      76.830 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.385      77.215         ntR115           
 CLMA_231_438/CR3                  td                    0.068      77.283 f       CLKROUTE_34/CR   
                                   net (fanout=2)        0.626      77.909         ntR132           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_522/Q1                   tco                   0.120      78.029 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.322      78.351         u_CORES/conf_sel [0]
 CLMS_243_529/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.351         Logic Levels: 0  
                                                                                   Logic: 0.120ns(27.149%), Route: 0.322ns(72.851%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.977     125.977         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.977                          
 clock uncertainty                                      -0.050     125.927                          

 Setup time                                             -0.116     125.811                          

 Data required time                                                125.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.811                          
 Data arrival time                                                  78.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.310
  Launch Clock Delay      :  1.721
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846     125.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195     126.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.255     126.721         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_243_523/Q0                   tco                   0.104     126.825 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.246     127.071         u_CORES/id_o [0] 
 CLMA_249_516/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.071         Logic Levels: 0  
                                                                                   Logic: 0.104ns(29.714%), Route: 0.246ns(70.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.310     126.310         u_CORES/capt_o   
 CLMA_249_516/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.310                          
 clock uncertainty                                       0.050     126.360                          

 Hold time                                              -0.025     126.335                          

 Data required time                                                126.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.335                          
 Data arrival time                                                 127.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.240
  Launch Clock Delay      :  1.720
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846     125.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195     126.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.254     126.720         ntR115           
 CLMA_243_516/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_516/CR0                  tco                   0.120     126.840 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.246     127.086         u_CORES/id_o [1] 
 CLMS_243_529/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.086         Logic Levels: 0  
                                                                                   Logic: 0.120ns(32.787%), Route: 0.246ns(67.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.240     126.240         u_CORES/capt_o   
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.240                          
 clock uncertainty                                       0.050     126.290                          

 Hold time                                               0.026     126.316                          

 Data required time                                                126.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.316                          
 Data arrival time                                                 127.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.492  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.229
  Launch Clock Delay      :  1.721
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.846     125.846         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.943 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.271         ntclkbufg_1      
 HCKB_213_496/CLKOUT               td                    0.195     126.466 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=57)       0.255     126.721         ntR115           
 CLMS_243_523/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_243_523/Q0                   tco                   0.104     126.825 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.239     127.064         u_CORES/id_o [0] 
 CLMS_243_517/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.064         Logic Levels: 0  
                                                                                   Logic: 0.104ns(30.321%), Route: 0.239ns(69.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.229     126.229         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.229                          
 clock uncertainty                                       0.050     126.279                          

 Hold time                                              -0.025     126.254                          

 Data required time                                                126.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.254                          
 Data arrival time                                                 127.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.105
  Launch Clock Delay      :  2.470
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.306       2.470         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.142       2.612 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.441       3.053         u_CORES/u_debug_core_0/resetn
 CLMA_231_535/RSCO                 td                    0.052       3.105 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.105         ntR27            
 CLMA_231_541/RSCO                 td                    0.049       3.154 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.154         ntR26            
 CLMA_231_547/RSCO                 td                    0.049       3.203 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.203         ntR25            
 CLMA_231_553/RSCO                 td                    0.049       3.252 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.252         ntR24            
 CLMA_231_559/RSCO                 td                    0.049       3.301 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.301         ntR23            
 CLMA_231_565/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/RS

 Data arrival time                                                   3.301         Logic Levels: 5  
                                                                                   Logic: 0.390ns(46.931%), Route: 0.441ns(53.069%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.259      22.105         ntR134           
 CLMA_231_565/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv_srl/CLK
 clock pessimism                                         0.318      22.423                          
 clock uncertainty                                      -0.050      22.373                          

 Recovery time                                          -0.116      22.257                          

 Data required time                                                 22.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.257                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.105
  Launch Clock Delay      :  2.470
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.306       2.470         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.142       2.612 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.441       3.053         u_CORES/u_debug_core_0/resetn
 CLMA_231_535/RSCO                 td                    0.052       3.105 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.105         ntR27            
 CLMA_231_541/RSCO                 td                    0.049       3.154 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.154         ntR26            
 CLMA_231_547/RSCO                 td                    0.049       3.203 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.203         ntR25            
 CLMA_231_553/RSCO                 td                    0.049       3.252 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.252         ntR24            
 CLMA_231_559/RSCO                 td                    0.049       3.301 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.301         ntR23            
 CLMA_231_565/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.301         Logic Levels: 5  
                                                                                   Logic: 0.390ns(46.931%), Route: 0.441ns(53.069%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.259      22.105         ntR134           
 CLMA_231_565/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.318      22.423                          
 clock uncertainty                                      -0.050      22.373                          

 Recovery time                                          -0.116      22.257                          

 Data required time                                                 22.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.257                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.104
  Launch Clock Delay      :  2.470
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.306       2.470         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.142       2.612 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.366       2.978         u_CORES/u_debug_core_0/resetn
 CLMA_231_528/RSCO                 td                    0.052       3.030 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.030         ntR40            
 CLMA_231_534/RSCO                 td                    0.049       3.079 r       u_CORES/u_debug_core_0/status[8]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.079         ntR39            
 CLMA_231_540/RSCO                 td                    0.049       3.128 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.128         ntR38            
 CLMA_231_546/RSCO                 td                    0.049       3.177 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.177         ntR37            
 CLMA_231_552/RSCO                 td                    0.049       3.226 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.226         ntR36            
 CLMA_231_558/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/RS

 Data arrival time                                                   3.226         Logic Levels: 5  
                                                                                   Logic: 0.390ns(51.587%), Route: 0.366ns(48.413%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.258      22.104         ntR134           
 CLMA_231_558/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK
 clock pessimism                                         0.318      22.422                          
 clock uncertainty                                      -0.050      22.372                          

 Recovery time                                          -0.116      22.256                          

 Data required time                                                 22.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.256                          
 Data arrival time                                                   3.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.104
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.258       2.104         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.124       2.228 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.167       2.395         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.395         Logic Levels: 0  
                                                                                   Logic: 0.124ns(42.612%), Route: 0.167ns(57.388%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.307       2.471         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.351       2.120                          
 clock uncertainty                                       0.000       2.120                          

 Removal time                                           -0.038       2.082                          

 Data required time                                                  2.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.082                          
 Data arrival time                                                   2.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.104
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.258       2.104         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.124       2.228 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.167       2.395         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.395         Logic Levels: 0  
                                                                                   Logic: 0.124ns(42.612%), Route: 0.167ns(57.388%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.307       2.471         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.351       2.120                          
 clock uncertainty                                       0.000       2.120                          

 Removal time                                           -0.038       2.082                          

 Data required time                                                  2.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.082                          
 Data arrival time                                                   2.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.104
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.258       2.104         ntR134           
 CLMA_249_541/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_541/CR1                  tco                   0.124       2.228 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=52)       0.167       2.395         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.395         Logic Levels: 0  
                                                                                   Logic: 0.124ns(42.612%), Route: 0.167ns(57.388%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.307       2.471         ntR134           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.351       2.120                          
 clock uncertainty                                       0.000       2.120                          

 Removal time                                           -0.038       2.082                          

 Data required time                                                  2.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.082                          
 Data arrival time                                                   2.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[6]/opit_0_inv/CLK
Endpoint    : led[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.312       2.476         ntR134           
 CLMA_261_564/CLK                                                          r       uart_rx_inst/rx_data[6]/opit_0_inv/CLK

 CLMA_261_564/Q2                   tco                   0.125       2.601 f       uart_rx_inst/rx_data[6]/opit_0_inv/Q
                                   net (fanout=3)        0.926       3.527         nt_led[6]        
 IOLHR_364_618/DO_P                td                    0.353       3.880 f       led_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.880         led_obuf[6]/ntO  
 IOBS_372_618/PAD                  td                    2.022       5.902 f       led_obuf[6]/opit_0/O
                                   net (fanout=1)        0.144       6.046         led[6]           
 G1                                                                        f       led[6] (port)    

 Data arrival time                                                   6.046         Logic Levels: 2  
                                                                                   Logic: 2.500ns(70.028%), Route: 1.070ns(29.972%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[7]/opit_0_inv/CLK
Endpoint    : led[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.312       2.476         ntR134           
 CLMA_261_564/CLK                                                          r       uart_rx_inst/rx_data[7]/opit_0_inv/CLK

 CLMA_261_564/Q0                   tco                   0.125       2.601 f       uart_rx_inst/rx_data[7]/opit_0_inv/Q
                                   net (fanout=3)        0.840       3.441         nt_led[7]        
 IOLHR_364_612/DO_P                td                    0.353       3.794 f       led_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.794         led_obuf[7]/ntO  
 IOBS_372_612/PAD                  td                    2.022       5.816 f       led_obuf[7]/opit_0/O
                                   net (fanout=1)        0.119       5.935         led[7]           
 H3                                                                        f       led[7] (port)    

 Data arrival time                                                   5.935         Logic Levels: 2  
                                                                                   Logic: 2.500ns(72.275%), Route: 0.959ns(27.725%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[3]/opit_0_inv/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=174)      0.313       2.477         ntR134           
 CLMA_261_571/CLK                                                          r       uart_rx_inst/rx_data[3]/opit_0_inv/CLK

 CLMA_261_571/Q3                   tco                   0.125       2.602 f       uart_rx_inst/rx_data[3]/opit_0_inv/Q
                                   net (fanout=3)        0.777       3.379         nt_led[3]        
 IOLHR_364_624/DO_P                td                    0.353       3.732 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.732         led_obuf[3]/ntO  
 IOBD_372_624/PAD                  td                    2.007       5.739 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.144       5.883         led[3]           
 G2                                                                        f       led[3] (port)    

 Data arrival time                                                   5.883         Logic Levels: 2  
                                                                                   Logic: 2.485ns(72.959%), Route: 0.921ns(27.041%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/data_valid/opit_0_inv_L5Q_perm/I0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 r       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.445       0.552 r       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.552         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.073       0.625 r       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.892       1.517         nt_rx            
 CLMA_249_564/C0                                                           r       uart_rx_inst/data_valid/opit_0_inv_L5Q_perm/I0

 Data arrival time                                                   1.517         Logic Levels: 2  
                                                                                   Logic: 0.518ns(34.146%), Route: 0.999ns(65.854%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : baud_rate_gen_inst/count[2]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.445       0.590 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.590         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=14)       0.864       1.527         nt_rstn          
 CLMA_249_559/RS                                                           r       baud_rate_gen_inst/count[2]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.527         Logic Levels: 2  
                                                                                   Logic: 0.518ns(33.923%), Route: 1.009ns(66.077%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/state_reg[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 r       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.445       0.552 r       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.552         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.073       0.625 r       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.912       1.537         nt_rx            
 CLMA_249_577/A2                                                           r       uart_rx_inst/state_reg[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   1.537         Logic Levels: 2  
                                                                                   Logic: 0.518ns(33.702%), Route: 1.019ns(66.298%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.430       10.000          0.570           High Pulse Width  DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.430       10.000          0.570           Low Pulse Width   DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.800       10.000          0.200           Low Pulse Width   CLMA_249_576/CLK        baud_rate_gen_inst/baud_en/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.430      25.000          0.570           Low Pulse Width   DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.800      25.000          0.200           High Pulse Width  CLMS_243_553/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMS_243_517/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMS_243_517/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_243_529/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                    
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/uart_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/uart.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/rtr.db           
+--------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,079 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:16s
