{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541678182848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541678182858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 19:56:22 2018 " "Processing started: Thu Nov 08 19:56:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541678182858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678182858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off colorful_breath_led -c colorful_breath_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off colorful_breath_led -c colorful_breath_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678182858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541678183298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541678183298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colorful_breath_led.v(88) " "Verilog HDL information at colorful_breath_led.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541678192349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorful_breath_led.v 4 4 " "Found 4 design units, including 4 entities, in source file colorful_breath_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 colorful_breath_led " "Found entity 1: colorful_breath_led" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678192349 ""} { "Info" "ISGN_ENTITY_NAME" "2 breath_led " "Found entity 2: breath_led" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678192349 ""} { "Info" "ISGN_ENTITY_NAME" "3 breath_led_and_led_test " "Found entity 3: breath_led_and_led_test" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678192349 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_scan " "Found entity 4: seg_scan" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541678192349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678192349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "colorful_breath_led " "Elaborating entity \"colorful_breath_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541678192409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swx_temp colorful_breath_led.v(16) " "Verilog HDL or VHDL warning at colorful_breath_led.v(16): object \"swx_temp\" assigned a value but never read" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541678192409 "|colorful_breath_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swy_temp colorful_breath_led.v(17) " "Verilog HDL or VHDL warning at colorful_breath_led.v(17): object \"swy_temp\" assigned a value but never read" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541678192409 "|colorful_breath_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led breath_led:u1 " "Elaborating entity \"breath_led\" for hierarchy \"breath_led:u1\"" {  } { { "colorful_breath_led.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678192419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 colorful_breath_led.v(69) " "Verilog HDL assignment warning at colorful_breath_led.v(69): truncated value with size 32 to match size of target (25)" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541678192419 "|colorful_breath_led|breath_led:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led_and_led_test breath_led_and_led_test:u3 " "Elaborating entity \"breath_led_and_led_test\" for hierarchy \"breath_led_and_led_test:u3\"" {  } { { "colorful_breath_led.v" "u3" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678192429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan breath_led_and_led_test:u3\|seg_scan:u2 " "Elaborating entity \"seg_scan\" for hierarchy \"breath_led_and_led_test:u3\|seg_scan:u2\"" {  } { { "colorful_breath_led.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678192439 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "breath_led:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"breath_led:u1\|Mult0\"" {  } { { "colorful_breath_led.v" "Mult0" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678192909 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "breath_led:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"breath_led:u2\|Mult0\"" {  } { { "colorful_breath_led.v" "Mult0" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678192909 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541678192909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "breath_led:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\"" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678192969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "breath_led:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"breath_led:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541678192969 ""}  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541678192969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "breath_led:u1\|lpm_mult:Mult0\|multcore:mult_core breath_led:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/prime_for_fpga/lite/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678193019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "breath_led:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder breath_led:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/prime_for_fpga/lite/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678193049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "breath_led:u1\|lpm_mult:Mult0\|altshift:external_latency_ffs breath_led:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"breath_led:u1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/prime_for_fpga/lite/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678193079 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg\[0\] GND " "Pin \"digit_seg\[0\]\" is stuck at GND" {  } { { "colorful_breath_led.v" "" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541678193449 "|colorful_breath_led|digit_seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541678193449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541678193539 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541678194499 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u1\|Add0~10 " "Logic cell \"breath_led:u1\|Add0~10\"" {  } { { "colorful_breath_led.v" "Add0~10" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u1\|Add0~12 " "Logic cell \"breath_led:u1\|Add0~12\"" {  } { { "colorful_breath_led.v" "Add0~12" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u1\|Add0~14 " "Logic cell \"breath_led:u1\|Add0~14\"" {  } { { "colorful_breath_led.v" "Add0~14" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u1\|Add0~16 " "Logic cell \"breath_led:u1\|Add0~16\"" {  } { { "colorful_breath_led.v" "Add0~16" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u2\|Add0~0 " "Logic cell \"breath_led:u2\|Add0~0\"" {  } { { "colorful_breath_led.v" "Add0~0" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u2\|Add0~2 " "Logic cell \"breath_led:u2\|Add0~2\"" {  } { { "colorful_breath_led.v" "Add0~2" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u2\|Add0~4 " "Logic cell \"breath_led:u2\|Add0~4\"" {  } { { "colorful_breath_led.v" "Add0~4" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""} { "Info" "ISCL_SCL_CELL_NAME" "breath_led:u2\|Add0~6 " "Logic cell \"breath_led:u2\|Add0~6\"" {  } { { "colorful_breath_led.v" "Add0~6" { Text "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/colorful_breath_led.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1541678194509 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1541678194509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/colorful_breath_led/output_files/colorful_breath_led.map.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/colorful_breath_led/output_files/colorful_breath_led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678194539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541678194659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541678194659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "573 " "Implemented 573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541678194729 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541678194729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541678194729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541678194729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541678194739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 19:56:34 2018 " "Processing ended: Thu Nov 08 19:56:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541678194739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541678194739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541678194739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541678194739 ""}
