LIBRARY ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
use IEEE.numeric_std.all;

entity ghrd_10as066n2_top is
 port (
 
 
	fpga_bresetn        : in std_logic;
	clk_25         : in std_logic                     := 'X';             -- clk
			 
	ddr3_pll_inclk0     : in std_logic;
	fpga_dipsw_pio : in   std_logic_vector(3 downto 0);                   
	fpga_led_pio  : out   std_logic_vector(3 downto 0);                   
	fpga_button_pio : in  std_logic_vector(3 downto 0);
	 
	BRESETN_FPGA_QSPI	: in std_logic;
	FPGA_FABCLK_25		: in std_logic := 'X';
	DIP_SW 				: in std_logic_vector(3 downto 0);                    
		
			--MONITORING
	FPGA_AQC_MON_SP1 : OUT std_logic; --C23
	FPGA_AQC_MON_SOB : OUT std_logic; --B23
	FPGA_AQC_MON_CP : OUT std_logic; --A26
	
	--TTL LINES	
	FPGA_TTL_OUT_1 : OUT std_logic;	--AM6
	FPGA_TTL_OUT_2 : OUT std_logic;	--AN5
	FPGA_TTL_OUT_3 : OUT std_logic;	--AP5
	FPGA_TTL_OUT_4 : OUT std_logic;	--AP6
	FPGA_TTL_OUT_5 : OUT std_logic;	--AP7
	FPGA_TTL_IN_1 : IN std_logic; --AM8
	FPGA_TTL_IN_2 : IN std_logic; --AN8
	FPGA_TTL_IN_3 : IN std_logic; --AN9
	FPGA_TTL_IN_4 : IN std_logic; --AP9
	
	--RS422 LINES
	FPGA_RS422_TX_1 : OUT std_logic; --AL8
	FPGA_RS422_TX_2 : OUT std_logic; --AL9
	FPGA_RS422_RX_1 : IN std_logic;	--AM7
	FPGA_RS422_RX_2 : IN std_logic;	--AN7
	
	--CAL UNIT 
	FPGA_AQC_CALTRU_TX_RX_MODE_SEL : OUT std_logic; --AA6
	FPGA_AQC_CALPD_ON_OFF_CNTRL : OUT std_logic; --U2
	FPGA_AQC_CAL_SW : OUT std_logic_vector(18 DOWNTO 1); 
	FPGA_AQC_CALTRU_ON_OFF_CNTRL : OUT std_logic;	--Y9
	FPGA_AQC_CALTRU_SP1_CNTRL : OUT std_logic;	--AB1
	
	--SBU
	FPGA_AQC_SBU_Q1 : OUT std_logic; --Y8
	FPGA_AQC_SBU_Q2 : OUT std_logic; --W7
	FPGA_AQC_SBU_Q3 : OUT std_logic; --W6
	FPGA_AQC_SBU_Q4 : OUT std_logic; --AA9	
	FPGA_AQC_SBU_PATH_SEL : OUT std_logic; --AA8
	FPGA_SBU_AQC_RF_STS : IN std_logic;	--AA5
	FPGA_SBU_AQC_TEMP_STS : IN std_logic; --Y4
	FPGA_SBU_AQC_DATA : IN std_logic; --Y3
	FPGA_AQC_SBU_DATA : OUT std_logic;	--AA4
		
	--RTGU 
	FPGA_AQC_2_RTGU_SP1 : OUT std_logic;	--B22
	FPGA_RTGU_2_AQC_SP1 : IN std_logic; --A19
	FPGA_AQC_BR_2_RTGU : OUT std_logic; --A20
	
		AQC_HPS_232_TX : OUT std_logic;
	AQC_HPS_232_RX : IN std_logic   := 'X'; 		
	AQC_FPGA_232_TX : OUT std_logic; --E18 
	AQC_FPGA_232_RX : IN std_logic  := 'X';  --E17
		
			--SENSORS
	FPGA_TEMP_SDA : INOUT std_logic; --AA3
	FPGA_TEMP_SCL : OUT std_logic;	--Y2
	FPGA_HUM_SDA : INOUT std_logic;	--Y1
	FPGA_HUM_SCL : OUT std_logic;	--AA1
	FPGA_TEMP_ALERT : IN std_logic;	--D-10,
	FPGA_TEMP_OVERT : IN std_logic;	--D-11,
		

	FPGA_USER_LED1 : OUT std_logic;	--B26
	FPGA_USER_LED2 : OUT std_logic;	--B27	
	
	PLLOUT_LB_FPGA_IN : IN std_logic;	--P6,
	PLLOUT_LB_FPGA_OUT : OUT std_logic;	--R6
	PLLOUT_LB_FPGA_DIFF_IN : IN std_logic;	--AG17,AH17 --DIFF
	PLLOUT_LB_FPGA_DIFF_OUT : IN std_logic;	--AH18,AH19 --DIFF
	
	CLOCK_I2C_SCL_1 : INOUT std_logic;	--F5
	CLOCK_I2C_SDA_1 : INOUT std_logic;	--F6
	CLOCK_I2C_SCL_2 : INOUT std_logic;	--W2
	CLOCK_I2C_SDA_2 : INOUT std_logic;	--W1
	
	FPGA_AQC_QTRM0_SDI : OUT std_logic;
	FPGA_AQC_QTRM1_SDI : OUT std_logic;
	FPGA_AQC_QTRM2_SDI : OUT std_logic;
	FPGA_AQC_QTRM3_SDI : OUT std_logic;
	FPGA_AQC_QTRM4_SDI : OUT std_logic;
	FPGA_AQC_QTRM5_SDI : OUT std_logic;
	FPGA_AQC_QTRM6_SDI : OUT std_logic;
	FPGA_AQC_QTRM7_SDI : OUT std_logic;
	FPGA_AQC_QTRM8_SDI : OUT std_logic;
	FPGA_AQC_QTRM9_SDI : OUT std_logic;
	FPGA_AQC_QTRM10_SDI : OUT std_logic;
	FPGA_AQC_QTRM11_SDI : OUT std_logic;
	FPGA_AQC_QTRM12_SDI : OUT std_logic;
	FPGA_AQC_QTRM13_SDI : OUT std_logic;
	FPGA_AQC_QTRM14_SDI : OUT std_logic;
	FPGA_AQC_QTRM15_SDI : OUT std_logic;
	FPGA_AQC_QTRM16_SDI : OUT std_logic;
	FPGA_AQC_QTRM17_SDI : OUT std_logic;
	FPGA_AQC_QTRM18_SDI : OUT std_logic;
	FPGA_AQC_QTRM19_SDI : OUT std_logic;
	FPGA_AQC_QTRM20_SDI : OUT std_logic;
	FPGA_AQC_QTRM21_SDI : OUT std_logic;
	FPGA_AQC_QTRM22_SDI : OUT std_logic;
	FPGA_AQC_QTRM23_SDI : OUT std_logic;
	FPGA_AQC_QTRM24_SDI : OUT std_logic;
	FPGA_AQC_QTRM25_SDI : OUT std_logic;
	FPGA_AQC_QTRM26_SDI : OUT std_logic;
	FPGA_AQC_QTRM27_SDI : OUT std_logic;
	FPGA_AQC_QTRM28_SDI : OUT std_logic;
	FPGA_AQC_QTRM29_SDI : OUT std_logic;
	FPGA_AQC_QTRM30_SDI : OUT std_logic;
	FPGA_AQC_QTRM31_SDI : OUT std_logic;
	FPGA_AQC_QTRM32_SDI : OUT std_logic;
	FPGA_AQC_QTRM33_SDI : OUT std_logic;
	FPGA_AQC_QTRM34_SDI : OUT std_logic;
	FPGA_AQC_QTRM35_SDI : OUT std_logic;
	FPGA_AQC_QTRM36_SDI : OUT std_logic;
	FPGA_AQC_QTRM37_SDI : OUT std_logic;
	FPGA_AQC_QTRM38_SDI : OUT std_logic;
	FPGA_AQC_QTRM39_SDI : OUT std_logic;
	FPGA_AQC_QTRM40_SDI : OUT std_logic;
	FPGA_AQC_QTRM41_SDI : OUT std_logic;
	FPGA_AQC_QTRM42_SDI : OUT std_logic;
	FPGA_AQC_QTRM43_SDI : OUT std_logic;
	FPGA_AQC_QTRM44_SDI : OUT std_logic;
	FPGA_AQC_QTRM45_SDI : OUT std_logic;
	FPGA_AQC_QTRM46_SDI : OUT std_logic;
	FPGA_AQC_QTRM47_SDI : OUT std_logic;
	FPGA_AQC_QTRM48_SDI : OUT std_logic;
	FPGA_AQC_QTRM49_SDI : OUT std_logic;
	FPGA_AQC_QTRM50_SDI : OUT std_logic;
	FPGA_AQC_QTRM51_SDI : OUT std_logic;
	FPGA_AQC_QTRM52_SDI : OUT std_logic;
	FPGA_AQC_QTRM53_SDI : OUT std_logic;
	FPGA_AQC_QTRM54_SDI : OUT std_logic;
	FPGA_AQC_QTRM55_SDI : OUT std_logic;
	FPGA_AQC_QTRM56_SDI : OUT std_logic;
	FPGA_AQC_QTRM57_SDI : OUT std_logic;
	FPGA_AQC_QTRM58_SDI : OUT std_logic;
	FPGA_AQC_QTRM59_SDI : OUT std_logic;
	FPGA_AQC_QTRM60_SDI : OUT std_logic;
	FPGA_AQC_QTRM61_SDI : OUT std_logic;
	FPGA_AQC_QTRM62_SDI : OUT std_logic;
	FPGA_AQC_QTRM63_SDI : OUT std_logic;
	FPGA_AQC_QTRM64_SDI : OUT std_logic;
	FPGA_AQC_QTRM65_SDI : OUT std_logic;
	FPGA_AQC_QTRM66_SDI : OUT std_logic;
	FPGA_AQC_QTRM67_SDI : OUT std_logic;
	FPGA_AQC_QTRM68_SDI : OUT std_logic;
	FPGA_AQC_QTRM69_SDI : OUT std_logic;
	FPGA_AQC_QTRM70_SDI : OUT std_logic;
	FPGA_AQC_QTRM71_SDI : OUT std_logic;
	FPGA_AQC_QTRM72_SDI : OUT std_logic;
	FPGA_AQC_QTRM73_SDI : OUT std_logic;
	FPGA_AQC_QTRM74_SDI : OUT std_logic;
	FPGA_AQC_QTRM75_SDI : OUT std_logic;
	FPGA_AQC_QTRM76_SDI : OUT std_logic;
	FPGA_AQC_QTRM77_SDI : OUT std_logic;
	FPGA_AQC_QTRM78_SDI : OUT std_logic;
	FPGA_AQC_QTRM79_SDI : OUT std_logic;
	FPGA_AQC_QTRM80_SDI : OUT std_logic;
	FPGA_AQC_QTRM81_SDI : OUT std_logic;
	FPGA_AQC_QTRM82_SDI : OUT std_logic;
	FPGA_AQC_QTRM83_SDI : OUT std_logic;
	FPGA_AQC_QTRM84_SDI : OUT std_logic;
	FPGA_AQC_QTRM85_SDI : OUT std_logic;
	FPGA_AQC_QTRM86_SDI : OUT std_logic;
	FPGA_AQC_QTRM87_SDI : OUT std_logic;
	FPGA_AQC_QTRM88_SDI : OUT std_logic;
	FPGA_AQC_QTRM89_SDI : OUT std_logic;
	
	FPGA_QTRM0_AQC_SDO : IN std_logic;
	FPGA_QTRM1_AQC_SDO : IN std_logic;
	FPGA_QTRM2_AQC_SDO : IN std_logic;
	FPGA_QTRM3_AQC_SDO : IN std_logic;
	FPGA_QTRM4_AQC_SDO : IN std_logic;
	FPGA_QTRM5_AQC_SDO : IN std_logic;
	FPGA_QTRM6_AQC_SDO : IN std_logic;
	FPGA_QTRM7_AQC_SDO : IN std_logic;
	FPGA_QTRM8_AQC_SDO : IN std_logic;
	FPGA_QTRM9_AQC_SDO : IN std_logic;
	FPGA_QTRM10_AQC_SDO : IN std_logic;
	FPGA_QTRM11_AQC_SDO : IN std_logic;
	FPGA_QTRM12_AQC_SDO : IN std_logic;
	FPGA_QTRM13_AQC_SDO : IN std_logic;
	FPGA_QTRM14_AQC_SDO : IN std_logic;
	FPGA_QTRM15_AQC_SDO : IN std_logic;
	FPGA_QTRM16_AQC_SDO : IN std_logic;
	FPGA_QTRM17_AQC_SDO : IN std_logic;
	FPGA_QTRM18_AQC_SDO : IN std_logic;
	FPGA_QTRM19_AQC_SDO : IN std_logic;
	FPGA_QTRM20_AQC_SDO : IN std_logic;
	FPGA_QTRM21_AQC_SDO : IN std_logic;
	FPGA_QTRM22_AQC_SDO : IN std_logic;
	FPGA_QTRM23_AQC_SDO : IN std_logic;
	FPGA_QTRM24_AQC_SDO : IN std_logic;
	FPGA_QTRM25_AQC_SDO : IN std_logic;
	FPGA_QTRM26_AQC_SDO : IN std_logic;
	FPGA_QTRM27_AQC_SDO : IN std_logic;
	FPGA_QTRM28_AQC_SDO : IN std_logic;
	FPGA_QTRM29_AQC_SDO : IN std_logic;
	FPGA_QTRM30_AQC_SDO : IN std_logic;
	FPGA_QTRM31_AQC_SDO : IN std_logic;
	FPGA_QTRM32_AQC_SDO : IN std_logic;
	FPGA_QTRM33_AQC_SDO : IN std_logic;
	FPGA_QTRM34_AQC_SDO : IN std_logic;
	FPGA_QTRM35_AQC_SDO : IN std_logic;
	FPGA_QTRM36_AQC_SDO : IN std_logic;
	FPGA_QTRM37_AQC_SDO : IN std_logic;
	FPGA_QTRM38_AQC_SDO : IN std_logic;
	FPGA_QTRM39_AQC_SDO : IN std_logic;
	FPGA_QTRM40_AQC_SDO : IN std_logic;
	FPGA_QTRM41_AQC_SDO : IN std_logic;
	FPGA_QTRM42_AQC_SDO : IN std_logic;
	FPGA_QTRM43_AQC_SDO : IN std_logic;
	FPGA_QTRM44_AQC_SDO : IN std_logic;
	FPGA_QTRM45_AQC_SDO : IN std_logic;
	FPGA_QTRM46_AQC_SDO : IN std_logic;
	FPGA_QTRM47_AQC_SDO : IN std_logic;
	FPGA_QTRM48_AQC_SDO : IN std_logic;
	FPGA_QTRM49_AQC_SDO : IN std_logic;
	FPGA_QTRM50_AQC_SDO : IN std_logic;
	FPGA_QTRM51_AQC_SDO : IN std_logic;
	FPGA_QTRM52_AQC_SDO : IN std_logic;
	FPGA_QTRM53_AQC_SDO : IN std_logic;
	FPGA_QTRM54_AQC_SDO : IN std_logic;
	FPGA_QTRM55_AQC_SDO : IN std_logic;
	FPGA_QTRM56_AQC_SDO : IN std_logic;
	FPGA_QTRM57_AQC_SDO : IN std_logic;
	FPGA_QTRM58_AQC_SDO : IN std_logic;
	FPGA_QTRM59_AQC_SDO : IN std_logic;
	FPGA_QTRM60_AQC_SDO : IN std_logic;
	FPGA_QTRM61_AQC_SDO : IN std_logic;
	FPGA_QTRM62_AQC_SDO : IN std_logic;
	FPGA_QTRM63_AQC_SDO : IN std_logic;
	FPGA_QTRM64_AQC_SDO : IN std_logic;
	FPGA_QTRM65_AQC_SDO : IN std_logic;
	FPGA_QTRM66_AQC_SDO : IN std_logic;
	FPGA_QTRM67_AQC_SDO : IN std_logic;
	FPGA_QTRM68_AQC_SDO : IN std_logic;
	FPGA_QTRM69_AQC_SDO : IN std_logic;
	FPGA_QTRM70_AQC_SDO : IN std_logic;
	FPGA_QTRM71_AQC_SDO : IN std_logic;
	FPGA_QTRM72_AQC_SDO : IN std_logic;
	FPGA_QTRM73_AQC_SDO : IN std_logic;
	FPGA_QTRM74_AQC_SDO : IN std_logic;
	FPGA_QTRM75_AQC_SDO : IN std_logic;
	FPGA_QTRM76_AQC_SDO : IN std_logic;
	FPGA_QTRM77_AQC_SDO : IN std_logic;
	FPGA_QTRM78_AQC_SDO : IN std_logic;
	FPGA_QTRM79_AQC_SDO : IN std_logic;
	FPGA_QTRM80_AQC_SDO : IN std_logic;
	FPGA_QTRM81_AQC_SDO : IN std_logic;
	FPGA_QTRM82_AQC_SDO : IN std_logic;
	FPGA_QTRM83_AQC_SDO : IN std_logic;
	FPGA_QTRM84_AQC_SDO : IN std_logic;
	FPGA_QTRM85_AQC_SDO : IN std_logic;
	FPGA_QTRM86_AQC_SDO : IN std_logic;
	FPGA_QTRM87_AQC_SDO : IN std_logic;
	FPGA_QTRM88_AQC_SDO : IN std_logic;
	FPGA_QTRM89_AQC_SDO : IN std_logic;
	
	
	FPGA_ENET_LED     : IN std_logic := 'X';
	AQC_QTRM_GP1_RST  : OUT std_logic;
	AQC_QTRM_GP2_RST  : OUT std_logic;
	AQC_QTRM_GP3_RST  : OUT std_logic;
	AQC_QTRM_GP4_RST  : OUT std_logic;
	AQC_QTRM_GP5_RST  : OUT std_logic;
	AQC_QTRM_GP6_RST  : OUT std_logic;
	FPGA_CP				: OUT std_logic;
	FPGA_SOB				: OUT std_logic;
	FPGA_RTGU_2_AQC_CP  : IN std_logic := 'X';
	FPGA_RTGU_2_AQC_SOB : IN std_logic := 'X';
		 
	  -- HPS memory controller ports
	  -- DDR3 single rank -2133 device

		hps_memory_mem_a : out std_logic_vector (15 downto 0);                            
		hps_memory_mem_ba : out std_logic_vector(2 downto 0);
		hps_memory_mem_ck : out std_logic ;                       
		hps_memory_mem_ck_n : out std_logic ;                        
		hps_memory_mem_cke : out std_logic ;
		hps_memory_mem_cs_n : out std_logic ;                                           
		hps_memory_mem_reset_n : out std_logic ;
		hps_memory_mem_dq : inout std_logic_vector( 31 downto 0) := (others => 'X');                         
		hps_memory_mem_dqs: inout std_logic_vector( 3 downto 0) := (others => 'X');                          
		hps_memory_mem_dqs_n: inout std_logic_vector( 3 downto 0) := (others => 'X'); 
		hps_memory_oct_rzqin : in std_logic := 'X';     
		emif_ref_clk : in std_logic := 'X';
		hps_memory_mem_odt             : out std_logic;
		hps_memory_mem_we_n            : out std_logic;
		hps_memory_mem_ras_n           : out std_logic;
		hps_memory_mem_cas_n           : out std_logic;
		hps_memory_mem_dm      : out   std_logic_vector(3 downto 0);
		
  -- HPS peripherals
		hps_emac0_TX_CLK : out std_logic ;  
		hps_emac0_TXD0 : out std_logic ;     
		hps_emac0_TXD1 : out std_logic ;     
		hps_emac0_TXD2 : out std_logic ;     
		hps_emac0_TXD3 : out std_logic ;     
		hps_emac0_RXD0 : in std_logic := 'X';    
      hps_emac0_MDIO : inout std_logic := 'X';     
		hps_emac0_MDC : out std_logic ;    
		hps_emac0_RX_CTL : in std_logic := 'X';   
		hps_emac0_TX_CTL : out std_logic ;  
		hps_emac0_RX_CLK : in std_logic := 'X';   
		hps_emac0_RXD1 : in std_logic := 'X';  
		hps_emac0_RXD2: in std_logic := 'X';     
		hps_emac0_RXD3 : in std_logic := 'X';

		
		hps_uart1_RX : in std_logic := 'X';     
		hps_uart1_TX : out std_logic ; 
      
	
      hps_sdio_CMD: inout std_logic := 'X';
		hps_sdio_CLK : out std_logic ;
	   hps_sdio_D0 : inout std_logic := 'X';
	   hps_sdio_D1 : inout std_logic := 'X';
	   hps_sdio_D2 : inout std_logic := 'X';
	   hps_sdio_D3 : inout std_logic := 'X'
						
);
end entity ghrd_10as066n2_top;


ARCHITECTURE SYN OF ghrd_10as066n2_top is

    component ghrd_10as066n2 is
        port (
            clk_100_clk                                : in    std_logic                     := 'X';             -- clk
            emif_a10_hps_0_mem_conduit_end_mem_ck      : out   std_logic_vector(0 downto 0);                     -- mem_ck
            emif_a10_hps_0_mem_conduit_end_mem_ck_n    : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
            emif_a10_hps_0_mem_conduit_end_mem_a       : out   std_logic_vector(15 downto 0);                    -- mem_a
            emif_a10_hps_0_mem_conduit_end_mem_ba      : out   std_logic_vector(2 downto 0);                     -- mem_ba
            emif_a10_hps_0_mem_conduit_end_mem_cke     : out   std_logic_vector(0 downto 0);                     -- mem_cke
            emif_a10_hps_0_mem_conduit_end_mem_cs_n    : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
            emif_a10_hps_0_mem_conduit_end_mem_odt     : out   std_logic_vector(0 downto 0);                     -- mem_odt
            emif_a10_hps_0_mem_conduit_end_mem_reset_n : out   std_logic_vector(0 downto 0);                     -- mem_reset_n
            emif_a10_hps_0_mem_conduit_end_mem_we_n    : out   std_logic_vector(0 downto 0);                     -- mem_we_n
            emif_a10_hps_0_mem_conduit_end_mem_ras_n   : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
            emif_a10_hps_0_mem_conduit_end_mem_cas_n   : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
            emif_a10_hps_0_mem_conduit_end_mem_dqs     : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
            emif_a10_hps_0_mem_conduit_end_mem_dqs_n   : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
            emif_a10_hps_0_mem_conduit_end_mem_dq      : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
            emif_a10_hps_0_mem_conduit_end_mem_dm      : out   std_logic_vector(3 downto 0);                     -- mem_dm
            emif_a10_hps_0_oct_conduit_end_oct_rzqin   : in    std_logic                     := 'X';             -- oct_rzqin
            emif_a10_hps_0_pll_ref_clk_clock_sink_clk  : in    std_logic                     := 'X';             -- clk
            hps_io_hps_io_phery_emac0_TX_CLK           : out   std_logic;                                        -- hps_io_phery_emac0_TX_CLK
            hps_io_hps_io_phery_emac0_TXD0             : out   std_logic;                                        -- hps_io_phery_emac0_TXD0
            hps_io_hps_io_phery_emac0_TXD1             : out   std_logic;                                        -- hps_io_phery_emac0_TXD1
            hps_io_hps_io_phery_emac0_TXD2             : out   std_logic;                                        -- hps_io_phery_emac0_TXD2
            hps_io_hps_io_phery_emac0_TXD3             : out   std_logic;                                        -- hps_io_phery_emac0_TXD3
            hps_io_hps_io_phery_emac0_RX_CTL           : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RX_CTL
            hps_io_hps_io_phery_emac0_TX_CTL           : out   std_logic;                                        -- hps_io_phery_emac0_TX_CTL
            hps_io_hps_io_phery_emac0_RX_CLK           : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RX_CLK
            hps_io_hps_io_phery_emac0_RXD0             : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RXD0
            hps_io_hps_io_phery_emac0_RXD1             : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RXD1
            hps_io_hps_io_phery_emac0_RXD2             : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RXD2
            hps_io_hps_io_phery_emac0_RXD3             : in    std_logic                     := 'X';             -- hps_io_phery_emac0_RXD3
            hps_io_hps_io_phery_emac0_MDIO             : inout std_logic                     := 'X';             -- hps_io_phery_emac0_MDIO
            hps_io_hps_io_phery_emac0_MDC              : out   std_logic;                                        -- hps_io_phery_emac0_MDC
            hps_io_hps_io_phery_sdmmc_CMD              : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_CMD
            hps_io_hps_io_phery_sdmmc_D0               : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D0
            hps_io_hps_io_phery_sdmmc_D1               : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D1
            hps_io_hps_io_phery_sdmmc_D2               : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D2
            hps_io_hps_io_phery_sdmmc_D3               : inout std_logic                     := 'X';             -- hps_io_phery_sdmmc_D3
            hps_io_hps_io_phery_sdmmc_CCLK             : out   std_logic;                                        -- hps_io_phery_sdmmc_CCLK
            hps_io_hps_io_phery_uart1_RX               : in    std_logic                     := 'X';             -- hps_io_phery_uart1_RX
            hps_io_hps_io_phery_uart1_TX               : out   std_logic;                                        -- hps_io_phery_uart1_TX
            reset_reset_n                              : in    std_logic                     := 'X';


				sdi_wr_export                              : out   std_logic;                                        -- export
				sdi_full_export                            : in    std_logic                     := 'X';             -- export
				
				sdo_data_qtrm0_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_empty_qtrm0_export                     : in    std_logic                     := 'X';             -- export
				sdi_data_qtrm0_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_rr_qtrm0_export                        : out   std_logic;                                        -- export
				
				sdi_data_qtrm1_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm1_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm1_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm1_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm2_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm2_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm2_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm2_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm3_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm3_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm3_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm3_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm4_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm4_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm4_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm4_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm5_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm5_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm5_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm5_export                     : in    std_logic                     := 'X';             -- export

				sdi_data_qtrm6_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm6_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm6_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm6_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm7_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm7_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm7_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm7_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm8_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm8_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm8_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm8_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm9_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm9_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm9_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm9_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm10_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm10_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm10_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm10_export                     : in    std_logic                     := 'X';              -- export

				
				sdi_data_qtrm11_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm11_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm11_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm11_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm12_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm12_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm12_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm12_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm13_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm13_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm13_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm13_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm14_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm14_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm14_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm14_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm15_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm15_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm15_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm15_export                     : in    std_logic                     := 'X';             -- export

				sdi_data_qtrm16_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm16_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm16_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm16_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm17_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm17_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm17_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm17_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm18_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm18_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm18_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm18_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm19_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm19_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm19_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm19_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm20_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm20_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm20_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm20_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm21_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm21_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm21_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm21_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm22_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm22_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm22_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm22_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm23_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm23_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm23_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm23_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm24_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm24_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm24_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm24_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm25_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm25_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm25_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm25_export                     : in    std_logic                     := 'X';             -- export

				sdi_data_qtrm26_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm26_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm26_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm26_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm27_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm27_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm27_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm27_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm28_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm28_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm28_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm28_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm29_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm29_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm29_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm29_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm30_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm30_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm30_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm30_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm31_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm31_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm31_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm31_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm32_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm32_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm32_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm32_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm33_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm33_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm33_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm33_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm34_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm34_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm34_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm34_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm35_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm35_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm35_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm35_export                     : in    std_logic                     := 'X';             -- export

				sdi_data_qtrm36_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm36_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm36_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm36_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm37_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm37_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm37_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm37_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm38_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm38_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm38_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm38_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm39_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm39_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm39_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm39_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm40_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm40_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm40_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm40_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm41_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm41_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm41_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm41_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm42_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm42_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm42_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm42_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm43_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm43_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm43_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm43_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm44_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm44_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm44_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm44_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm45_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm45_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm45_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm45_export                     : in    std_logic                     := 'X';             -- export

				sdi_data_qtrm46_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm46_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm46_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm46_export                     : in    std_logic                     := 'X';              -- export

				sdi_data_qtrm47_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm47_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm47_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm47_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm48_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm48_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm48_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm48_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm49_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm49_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm49_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm49_export                     : in    std_logic                     := 'X';              -- export
				
				sdi_data_qtrm50_export                      : out   std_logic_vector(15 downto 0);                    -- export
				sdo_data_qtrm50_export                      : in    std_logic_vector(15 downto 0) := (others => 'X'); -- export
				sdo_rr_qtrm50_export                        : out   std_logic;                                        -- export
				sdo_empty_qtrm50_export                     : in    std_logic                     := 'X'              -- export
        );
    end component ghrd_10as066n2;

	component sdi_module is 
	port 
	(     
		clk 				: in std_logic;
		rst 				: in std_logic;
		data_in				: in std_logic_vector(15 downto 0);
		fifo_rd_rqst			: out std_logic;
		tx_start			: in std_logic;
		sdi_out				: out std_logic;
		tx_done_tick			: out std_logic
	);
	end component sdi_module;

	component sdo_module is 
	port 
	(     
		clk 				: in std_logic;		
		rst 				: in std_logic;		
		sdo_in				: in std_logic;	
		data_reg			: out std_logic_vector(15 downto 0);
		rx_done_tick			: out std_logic     
	);
	end component sdo_module;
	
	
	component timer is
	port
	( 
		clk 		: in std_logic;
		rst 		: in std_logic;
		max_cnt	: in std_logic_vector(27 downto 0);
		tmr_out 	: out std_logic
	);
	end component timer;
	
	
	component sdi_fifo is
	port 
	(
		data  : in  std_logic_vector(15 downto 0); 	-- datain
		wrreq : in  std_logic;             				-- wrreq
		rdreq : in  std_logic;             				-- rdreq
		clock : in  std_logic;             				-- clk
		aclr  : in  std_logic;             				-- aclr
		q     : out std_logic_vector(15 downto 0);   -- dataout
		usedw : out std_logic_vector(3 downto 0);    -- usedw
		full  : out std_logic;                       -- full
		empty : out std_logic                        -- empty
	);
	end component sdi_fifo;			
	
	
	component sdo_fifo is
	port 
	(
		data  : in  std_logic_vector(15 downto 0); 	-- datain
		wrreq : in  std_logic;             				-- wrreq
		rdreq : in  std_logic;             				-- rdreq
		clock : in  std_logic;             				-- clk
		aclr  : in  std_logic;             				-- aclr
		q     : out std_logic_vector(15 downto 0);   -- dataout
		usedw : out std_logic_vector(4 downto 0);    -- usedw
		full  : out std_logic;                       -- full
		empty : out std_logic                        -- empty
	);
	end component sdo_fifo;

	component en_gen is
	port 
	 ( 
		clk				: in std_logic;		-- 50 MHz Clk
		reset			 	: in std_logic;		-- when s/w is pressed, 'reset' will be pulled to '0'
		en_in				: in std_logic;
		en_out			: out std_logic
	 );
	end component en_gen;
	
	component synchronizer is 
	port 
	(     
		clk 		: in std_logic;		
		rst 		: in std_logic;		
		in_async	: in std_logic;	
		out_sync	: out std_logic    
	);
	end component synchronizer;
	 
 ----------------------------common signals START-------------------------------------
		signal clk_sig, rst_sig: std_logic;	
		signal data_in: std_logic_vector(15 downto 0);
		signal tx_start, tx_done_tick: std_logic;	
		signal max_cnt	: std_logic_vector(27 downto 0);

----------------------------common signals END-------------------------------------	
	
----------------------------QTRM0 signals START-------------------------------------	

		
		signal qtrm0_sdi_fifo_data_out, qtrm0_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm0_sdi_fifo_empty, qtrm0_sdi_fifo_rd_rqst: std_logic;
		signal qtrm0_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm0_sdo_fifo_data_out, qtrm0_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm0_sdo_fifo_empty, qtrm0_sdo_fifo_rd_rqst: std_logic;
		signal qtrm0_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm0_data_out: std_logic_vector(15 downto 0);
		signal qtrm0_trigger: std_logic;
		signal qtrm0_rx_done_tick: std_logic;
		
		signal qtrm0_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
--		signal qtrm0_sdi_wr_rqst, qtrm0_sdi_wr_rqst_gen : std_logic;		
		signal qtrm_sdi_wr_rqst, qtrm_sdi_wr_rqst_gen : std_logic;
		signal qtrm0_sdi_fifo_full: std_logic;
		
		signal qtrm0_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm0_sdo_rd_rqst, qtrm0_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM0_AQC_SDO_regen: std_logic;
		
		signal qtrm0_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm0_sdi_wr_export : std_logic;
		

----------------------------QTRM0 signals END-------------------------------------

----------------------------QTRM1 signals START-------------------------------------	

		
		signal qtrm1_sdi_fifo_data_out, qtrm1_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm1_sdi_fifo_empty, qtrm1_sdi_fifo_rd_rqst: std_logic;
		signal qtrm1_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm1_sdo_fifo_data_out, qtrm1_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm1_sdo_fifo_empty, qtrm1_sdo_fifo_rd_rqst: std_logic;
		signal qtrm1_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm1_data_out: std_logic_vector(15 downto 0);
		signal qtrm1_trigger: std_logic;
		signal qtrm1_rx_done_tick: std_logic;
		
		signal qtrm1_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm1_sdi_wr_rqst, qtrm1_sdi_wr_rqst_gen : std_logic;
		signal qtrm1_sdi_fifo_full: std_logic;
		
		signal qtrm1_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm1_sdo_rd_rqst, qtrm1_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM1_AQC_SDO_regen: std_logic;
		
		signal qtrm1_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm1_sdi_wr_export : std_logic;

----------------------------QTRM1 signals END-------------------------------------

----------------------------QTRM2 signals START-------------------------------------	

		
		signal qtrm2_sdi_fifo_data_out, qtrm2_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm2_sdi_fifo_empty, qtrm2_sdi_fifo_rd_rqst: std_logic;
		signal qtrm2_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm2_sdo_fifo_data_out, qtrm2_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm2_sdo_fifo_empty, qtrm2_sdo_fifo_rd_rqst: std_logic;
		signal qtrm2_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm2_data_out: std_logic_vector(15 downto 0);
		signal qtrm2_trigger: std_logic;
		signal qtrm2_rx_done_tick: std_logic;
		
		signal qtrm2_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm2_sdi_wr_rqst, qtrm2_sdi_wr_rqst_gen : std_logic;
		signal qtrm2_sdi_fifo_full: std_logic;
		
		signal qtrm2_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm2_sdo_rd_rqst, qtrm2_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM2_AQC_SDO_regen: std_logic;
		
		signal qtrm2_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm2_sdi_wr_export : std_logic;

----------------------------QTRM2 signals END-------------------------------------

----------------------------QTRM3 signals START-------------------------------------	

		
		signal qtrm3_sdi_fifo_data_out, qtrm3_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm3_sdi_fifo_empty, qtrm3_sdi_fifo_rd_rqst: std_logic;
		signal qtrm3_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm3_sdo_fifo_data_out, qtrm3_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm3_sdo_fifo_empty, qtrm3_sdo_fifo_rd_rqst: std_logic;
		signal qtrm3_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm3_data_out: std_logic_vector(15 downto 0);
		signal qtrm3_trigger: std_logic;
		signal qtrm3_rx_done_tick: std_logic;
		
		signal qtrm3_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm3_sdi_wr_rqst, qtrm3_sdi_wr_rqst_gen : std_logic;
		signal qtrm3_sdi_fifo_full: std_logic;
		
		signal qtrm3_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm3_sdo_rd_rqst, qtrm3_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM3_AQC_SDO_regen: std_logic;
		
		signal qtrm3_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm3_sdi_wr_export : std_logic;

----------------------------QTRM3 signals END-------------------------------------

----------------------------QTRM4 signals START-------------------------------------	

		
		signal qtrm4_sdi_fifo_data_out, qtrm4_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm4_sdi_fifo_empty, qtrm4_sdi_fifo_rd_rqst: std_logic;
		signal qtrm4_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm4_sdo_fifo_data_out, qtrm4_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm4_sdo_fifo_empty, qtrm4_sdo_fifo_rd_rqst: std_logic;
		signal qtrm4_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm4_data_out: std_logic_vector(15 downto 0);
		signal qtrm4_trigger: std_logic;
		signal qtrm4_rx_done_tick: std_logic;
		
		signal qtrm4_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm4_sdi_wr_rqst, qtrm4_sdi_wr_rqst_gen : std_logic;
		signal qtrm4_sdi_fifo_full: std_logic;
		
		signal qtrm4_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm4_sdo_rd_rqst, qtrm4_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM4_AQC_SDO_regen: std_logic;
		
		signal qtrm4_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm4_sdi_wr_export : std_logic;

----------------------------QTRM4 signals END-------------------------------------	

----------------------------QTRM5 signals START-------------------------------------	

		
		signal qtrm5_sdi_fifo_data_out, qtrm5_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm5_sdi_fifo_empty, qtrm5_sdi_fifo_rd_rqst: std_logic;
		signal qtrm5_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm5_sdo_fifo_data_out, qtrm5_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm5_sdo_fifo_empty, qtrm5_sdo_fifo_rd_rqst: std_logic;
		signal qtrm5_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm5_data_out: std_logic_vector(15 downto 0);
		signal qtrm5_trigger: std_logic;
		signal qtrm5_rx_done_tick: std_logic;
		
		signal qtrm5_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm5_sdi_wr_rqst, qtrm5_sdi_wr_rqst_gen : std_logic;
		signal qtrm5_sdi_fifo_full: std_logic;
		
		signal qtrm5_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm5_sdo_rd_rqst, qtrm5_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM5_AQC_SDO_regen: std_logic;
		
		signal qtrm5_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm5_sdi_wr_export : std_logic;

----------------------------QTRM5 signals END-------------------------------------

----------------------------QTRM6 signals START-------------------------------------	

		
		signal qtrm6_sdi_fifo_data_out, qtrm6_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm6_sdi_fifo_empty, qtrm6_sdi_fifo_rd_rqst: std_logic;
		signal qtrm6_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm6_sdo_fifo_data_out, qtrm6_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm6_sdo_fifo_empty, qtrm6_sdo_fifo_rd_rqst: std_logic;
		signal qtrm6_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm6_data_out: std_logic_vector(15 downto 0);
		signal qtrm6_trigger: std_logic;
		signal qtrm6_rx_done_tick: std_logic;
		
		signal qtrm6_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm6_sdi_wr_rqst, qtrm6_sdi_wr_rqst_gen : std_logic;
		signal qtrm6_sdi_fifo_full: std_logic;
		
		signal qtrm6_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm6_sdo_rd_rqst, qtrm6_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM6_AQC_SDO_regen: std_logic;
		
		signal qtrm6_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm6_sdi_wr_export : std_logic;

----------------------------QTRM6 signals END-------------------------------------

----------------------------QTRM7 signals START-------------------------------------	

		
		signal qtrm7_sdi_fifo_data_out, qtrm7_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm7_sdi_fifo_empty, qtrm7_sdi_fifo_rd_rqst: std_logic;
		signal qtrm7_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm7_sdo_fifo_data_out, qtrm7_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm7_sdo_fifo_empty, qtrm7_sdo_fifo_rd_rqst: std_logic;
		signal qtrm7_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm7_data_out: std_logic_vector(15 downto 0);
		signal qtrm7_trigger: std_logic;
		signal qtrm7_rx_done_tick: std_logic;
		
		signal qtrm7_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm7_sdi_wr_rqst, qtrm7_sdi_wr_rqst_gen : std_logic;
		signal qtrm7_sdi_fifo_full: std_logic;
		
		signal qtrm7_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm7_sdo_rd_rqst, qtrm7_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM7_AQC_SDO_regen: std_logic;
		
		signal qtrm7_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm7_sdi_wr_export : std_logic;

----------------------------QTRM7 signals END-------------------------------------

----------------------------QTRM8 signals START-------------------------------------	

		
		signal qtrm8_sdi_fifo_data_out, qtrm8_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm8_sdi_fifo_empty, qtrm8_sdi_fifo_rd_rqst: std_logic;
		signal qtrm8_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm8_sdo_fifo_data_out, qtrm8_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm8_sdo_fifo_empty, qtrm8_sdo_fifo_rd_rqst: std_logic;
		signal qtrm8_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm8_data_out: std_logic_vector(15 downto 0);
		signal qtrm8_trigger: std_logic;
		signal qtrm8_rx_done_tick: std_logic;
		
		signal qtrm8_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm8_sdi_wr_rqst, qtrm8_sdi_wr_rqst_gen : std_logic;
		signal qtrm8_sdi_fifo_full: std_logic;
		
		signal qtrm8_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm8_sdo_rd_rqst, qtrm8_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM8_AQC_SDO_regen: std_logic;
		
		signal qtrm8_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm8_sdi_wr_export : std_logic;

----------------------------QTRM8 signals END-------------------------------------

----------------------------QTRM9 signals START-------------------------------------	

		
		signal qtrm9_sdi_fifo_data_out, qtrm9_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm9_sdi_fifo_empty, qtrm9_sdi_fifo_rd_rqst: std_logic;
		signal qtrm9_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm9_sdo_fifo_data_out, qtrm9_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm9_sdo_fifo_empty, qtrm9_sdo_fifo_rd_rqst: std_logic;
		signal qtrm9_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm9_data_out: std_logic_vector(15 downto 0);
		signal qtrm9_trigger: std_logic;
		signal qtrm9_rx_done_tick: std_logic;
		
		signal qtrm9_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm9_sdi_wr_rqst, qtrm9_sdi_wr_rqst_gen : std_logic;
		signal qtrm9_sdi_fifo_full: std_logic;
		
		signal qtrm9_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm9_sdo_rd_rqst, qtrm9_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM9_AQC_SDO_regen: std_logic;
		
		signal qtrm9_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm9_sdi_wr_export : std_logic;

----------------------------QTRM9 signals END-------------------------------------

----------------------------QTRM10 signals START-------------------------------------	

		
		signal qtrm10_sdi_fifo_data_out, qtrm10_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm10_sdi_fifo_empty, qtrm10_sdi_fifo_rd_rqst: std_logic;
		signal qtrm10_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm10_sdo_fifo_data_out, qtrm10_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm10_sdo_fifo_empty, qtrm10_sdo_fifo_rd_rqst: std_logic;
		signal qtrm10_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm10_data_out: std_logic_vector(15 downto 0);
		signal qtrm10_trigger: std_logic;
		signal qtrm10_rx_done_tick: std_logic;
		
		signal qtrm10_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm10_sdi_wr_rqst, qtrm10_sdi_wr_rqst_gen : std_logic;
		signal qtrm10_sdi_fifo_full: std_logic;
		
		signal qtrm10_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm10_sdo_rd_rqst, qtrm10_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM10_AQC_SDO_regen: std_logic;
		
		signal qtrm10_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm10_sdi_wr_export : std_logic;

----------------------------QTRM10 signals END-------------------------------------

----------------------------QTRM11 signals START-------------------------------------	

		
		signal qtrm11_sdi_fifo_data_out, qtrm11_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm11_sdi_fifo_empty, qtrm11_sdi_fifo_rd_rqst: std_logic;
		signal qtrm11_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm11_sdo_fifo_data_out, qtrm11_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm11_sdo_fifo_empty, qtrm11_sdo_fifo_rd_rqst: std_logic;
		signal qtrm11_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm11_data_out: std_logic_vector(15 downto 0);
		signal qtrm11_trigger: std_logic;
		signal qtrm11_rx_done_tick: std_logic;
		
		signal qtrm11_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm11_sdi_wr_rqst, qtrm11_sdi_wr_rqst_gen : std_logic;
		signal qtrm11_sdi_fifo_full: std_logic;
		
		signal qtrm11_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm11_sdo_rd_rqst, qtrm11_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM11_AQC_SDO_regen: std_logic;
		
		signal qtrm11_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm11_sdi_wr_export : std_logic;

----------------------------QTRM11 signals END-------------------------------------

----------------------------QTRM12 signals START-------------------------------------	

		
		signal qtrm12_sdi_fifo_data_out, qtrm12_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm12_sdi_fifo_empty, qtrm12_sdi_fifo_rd_rqst: std_logic;
		signal qtrm12_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm12_sdo_fifo_data_out, qtrm12_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm12_sdo_fifo_empty, qtrm12_sdo_fifo_rd_rqst: std_logic;
		signal qtrm12_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm12_data_out: std_logic_vector(15 downto 0);
		signal qtrm12_trigger: std_logic;
		signal qtrm12_rx_done_tick: std_logic;
		
		signal qtrm12_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm12_sdi_wr_rqst, qtrm12_sdi_wr_rqst_gen : std_logic;
		signal qtrm12_sdi_fifo_full: std_logic;
		
		signal qtrm12_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm12_sdo_rd_rqst, qtrm12_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM12_AQC_SDO_regen: std_logic;
		
		signal qtrm12_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm12_sdi_wr_export : std_logic;

----------------------------QTRM12 signals END-------------------------------------

----------------------------QTRM13 signals START-------------------------------------	

		
		signal qtrm13_sdi_fifo_data_out, qtrm13_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm13_sdi_fifo_empty, qtrm13_sdi_fifo_rd_rqst: std_logic;
		signal qtrm13_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm13_sdo_fifo_data_out, qtrm13_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm13_sdo_fifo_empty, qtrm13_sdo_fifo_rd_rqst: std_logic;
		signal qtrm13_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm13_data_out: std_logic_vector(15 downto 0);
		signal qtrm13_trigger: std_logic;
		signal qtrm13_rx_done_tick: std_logic;
		
		signal qtrm13_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm13_sdi_wr_rqst, qtrm13_sdi_wr_rqst_gen : std_logic;
		signal qtrm13_sdi_fifo_full: std_logic;
		
		signal qtrm13_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm13_sdo_rd_rqst, qtrm13_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM13_AQC_SDO_regen: std_logic;
		
		signal qtrm13_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm13_sdi_wr_export : std_logic;

----------------------------QTRM13 signals END-------------------------------------

----------------------------QTRM14 signals START-------------------------------------	

		
		signal qtrm14_sdi_fifo_data_out, qtrm14_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm14_sdi_fifo_empty, qtrm14_sdi_fifo_rd_rqst: std_logic;
		signal qtrm14_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm14_sdo_fifo_data_out, qtrm14_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm14_sdo_fifo_empty, qtrm14_sdo_fifo_rd_rqst: std_logic;
		signal qtrm14_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm14_data_out: std_logic_vector(15 downto 0);
		signal qtrm14_trigger: std_logic;
		signal qtrm14_rx_done_tick: std_logic;
		
		signal qtrm14_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm14_sdi_wr_rqst, qtrm14_sdi_wr_rqst_gen : std_logic;
		signal qtrm14_sdi_fifo_full: std_logic;
		
		signal qtrm14_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm14_sdo_rd_rqst, qtrm14_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM14_AQC_SDO_regen: std_logic;
		
		signal qtrm14_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm14_sdi_wr_export : std_logic;

----------------------------QTRM14 signals END-------------------------------------	

----------------------------QTRM15 signals START-------------------------------------	

		
		signal qtrm15_sdi_fifo_data_out, qtrm15_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm15_sdi_fifo_empty, qtrm15_sdi_fifo_rd_rqst: std_logic;
		signal qtrm15_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm15_sdo_fifo_data_out, qtrm15_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm15_sdo_fifo_empty, qtrm15_sdo_fifo_rd_rqst: std_logic;
		signal qtrm15_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm15_data_out: std_logic_vector(15 downto 0);
		signal qtrm15_trigger: std_logic;
		signal qtrm15_rx_done_tick: std_logic;
		
		signal qtrm15_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm15_sdi_wr_rqst, qtrm15_sdi_wr_rqst_gen : std_logic;
		signal qtrm15_sdi_fifo_full: std_logic;
		
		signal qtrm15_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm15_sdo_rd_rqst, qtrm15_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM15_AQC_SDO_regen: std_logic;
		
		signal qtrm15_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm15_sdi_wr_export : std_logic;

----------------------------QTRM15 signals END-------------------------------------

----------------------------QTRM16 signals START-------------------------------------	

		
		signal qtrm16_sdi_fifo_data_out, qtrm16_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm16_sdi_fifo_empty, qtrm16_sdi_fifo_rd_rqst: std_logic;
		signal qtrm16_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm16_sdo_fifo_data_out, qtrm16_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm16_sdo_fifo_empty, qtrm16_sdo_fifo_rd_rqst: std_logic;
		signal qtrm16_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm16_data_out: std_logic_vector(15 downto 0);
		signal qtrm16_trigger: std_logic;
		signal qtrm16_rx_done_tick: std_logic;
		
		signal qtrm16_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm16_sdi_wr_rqst, qtrm16_sdi_wr_rqst_gen : std_logic;
		signal qtrm16_sdi_fifo_full: std_logic;
		
		signal qtrm16_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm16_sdo_rd_rqst, qtrm16_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM16_AQC_SDO_regen: std_logic;
		
		signal qtrm16_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm16_sdi_wr_export : std_logic;

----------------------------QTRM16 signals END-------------------------------------

----------------------------QTRM17 signals START-------------------------------------	

		
		signal qtrm17_sdi_fifo_data_out, qtrm17_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm17_sdi_fifo_empty, qtrm17_sdi_fifo_rd_rqst: std_logic;
		signal qtrm17_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm17_sdo_fifo_data_out, qtrm17_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm17_sdo_fifo_empty, qtrm17_sdo_fifo_rd_rqst: std_logic;
		signal qtrm17_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm17_data_out: std_logic_vector(15 downto 0);
		signal qtrm17_trigger: std_logic;
		signal qtrm17_rx_done_tick: std_logic;
		
		signal qtrm17_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm17_sdi_wr_rqst, qtrm17_sdi_wr_rqst_gen : std_logic;
		signal qtrm17_sdi_fifo_full: std_logic;
		
		signal qtrm17_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm17_sdo_rd_rqst, qtrm17_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM17_AQC_SDO_regen: std_logic;
		
		signal qtrm17_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm17_sdi_wr_export : std_logic;

----------------------------QTRM17 signals END-------------------------------------

----------------------------QTRM18 signals START-------------------------------------	

		
		signal qtrm18_sdi_fifo_data_out, qtrm18_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm18_sdi_fifo_empty, qtrm18_sdi_fifo_rd_rqst: std_logic;
		signal qtrm18_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm18_sdo_fifo_data_out, qtrm18_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm18_sdo_fifo_empty, qtrm18_sdo_fifo_rd_rqst: std_logic;
		signal qtrm18_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm18_data_out: std_logic_vector(15 downto 0);
		signal qtrm18_trigger: std_logic;
		signal qtrm18_rx_done_tick: std_logic;
		
		signal qtrm18_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm18_sdi_wr_rqst, qtrm18_sdi_wr_rqst_gen : std_logic;
		signal qtrm18_sdi_fifo_full: std_logic;
		
		signal qtrm18_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm18_sdo_rd_rqst, qtrm18_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM18_AQC_SDO_regen: std_logic;
		
		signal qtrm18_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm18_sdi_wr_export : std_logic;

----------------------------QTRM18 signals END-------------------------------------

----------------------------QTRM19 signals START-------------------------------------	

		
		signal qtrm19_sdi_fifo_data_out, qtrm19_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm19_sdi_fifo_empty, qtrm19_sdi_fifo_rd_rqst: std_logic;
		signal qtrm19_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm19_sdo_fifo_data_out, qtrm19_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm19_sdo_fifo_empty, qtrm19_sdo_fifo_rd_rqst: std_logic;
		signal qtrm19_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm19_data_out: std_logic_vector(15 downto 0);
		signal qtrm19_trigger: std_logic;
		signal qtrm19_rx_done_tick: std_logic;
		
		signal qtrm19_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm19_sdi_wr_rqst, qtrm19_sdi_wr_rqst_gen : std_logic;
		signal qtrm19_sdi_fifo_full: std_logic;
		
		signal qtrm19_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm19_sdo_rd_rqst, qtrm19_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM19_AQC_SDO_regen: std_logic;
		
		signal qtrm19_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm19_sdi_wr_export : std_logic;

----------------------------QTRM19 signals END-------------------------------------

----------------------------QTRM20 signals START-------------------------------------	

		
		signal qtrm20_sdi_fifo_data_out, qtrm20_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm20_sdi_fifo_empty, qtrm20_sdi_fifo_rd_rqst: std_logic;
		signal qtrm20_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm20_sdo_fifo_data_out, qtrm20_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm20_sdo_fifo_empty, qtrm20_sdo_fifo_rd_rqst: std_logic;
		signal qtrm20_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm20_data_out: std_logic_vector(15 downto 0);
		signal qtrm20_trigger: std_logic;
		signal qtrm20_rx_done_tick: std_logic;
		
		signal qtrm20_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm20_sdi_wr_rqst, qtrm20_sdi_wr_rqst_gen : std_logic;
		signal qtrm20_sdi_fifo_full: std_logic;
		
		signal qtrm20_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm20_sdo_rd_rqst, qtrm20_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM20_AQC_SDO_regen: std_logic;
		
		signal qtrm20_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm20_sdi_wr_export : std_logic;

----------------------------QTRM20 signals END-------------------------------------

----------------------------QTRM21 signals START-------------------------------------	

		
		signal qtrm21_sdi_fifo_data_out, qtrm21_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm21_sdi_fifo_empty, qtrm21_sdi_fifo_rd_rqst: std_logic;
		signal qtrm21_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm21_sdo_fifo_data_out, qtrm21_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm21_sdo_fifo_empty, qtrm21_sdo_fifo_rd_rqst: std_logic;
		signal qtrm21_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm21_data_out: std_logic_vector(15 downto 0);
		signal qtrm21_trigger: std_logic;
		signal qtrm21_rx_done_tick: std_logic;
		
		signal qtrm21_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm21_sdi_wr_rqst, qtrm21_sdi_wr_rqst_gen : std_logic;
		signal qtrm21_sdi_fifo_full: std_logic;
		
		signal qtrm21_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm21_sdo_rd_rqst, qtrm21_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM21_AQC_SDO_regen: std_logic;
		
		signal qtrm21_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm21_sdi_wr_export : std_logic;

----------------------------QTRM21 signals END-------------------------------------

----------------------------QTRM22 signals START-------------------------------------	

		
		signal qtrm22_sdi_fifo_data_out, qtrm22_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm22_sdi_fifo_empty, qtrm22_sdi_fifo_rd_rqst: std_logic;
		signal qtrm22_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm22_sdo_fifo_data_out, qtrm22_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm22_sdo_fifo_empty, qtrm22_sdo_fifo_rd_rqst: std_logic;
		signal qtrm22_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm22_data_out: std_logic_vector(15 downto 0);
		signal qtrm22_trigger: std_logic;
		signal qtrm22_rx_done_tick: std_logic;
		
		signal qtrm22_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm22_sdi_wr_rqst, qtrm22_sdi_wr_rqst_gen : std_logic;
		signal qtrm22_sdi_fifo_full: std_logic;
		
		signal qtrm22_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm22_sdo_rd_rqst, qtrm22_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM22_AQC_SDO_regen: std_logic;
		
		signal qtrm22_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm22_sdi_wr_export : std_logic;

----------------------------QTRM22 signals END-------------------------------------

----------------------------QTRM23 signals START-------------------------------------	

		
		signal qtrm23_sdi_fifo_data_out, qtrm23_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm23_sdi_fifo_empty, qtrm23_sdi_fifo_rd_rqst: std_logic;
		signal qtrm23_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm23_sdo_fifo_data_out, qtrm23_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm23_sdo_fifo_empty, qtrm23_sdo_fifo_rd_rqst: std_logic;
		signal qtrm23_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm23_data_out: std_logic_vector(15 downto 0);
		signal qtrm23_trigger: std_logic;
		signal qtrm23_rx_done_tick: std_logic;
		
		signal qtrm23_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm23_sdi_wr_rqst, qtrm23_sdi_wr_rqst_gen : std_logic;
		signal qtrm23_sdi_fifo_full: std_logic;
		
		signal qtrm23_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm23_sdo_rd_rqst, qtrm23_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM23_AQC_SDO_regen: std_logic;
		
		signal qtrm23_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm23_sdi_wr_export : std_logic;

----------------------------QTRM23 signals END-------------------------------------

----------------------------QTRM24 signals START-------------------------------------	

		
		signal qtrm24_sdi_fifo_data_out, qtrm24_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm24_sdi_fifo_empty, qtrm24_sdi_fifo_rd_rqst: std_logic;
		signal qtrm24_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm24_sdo_fifo_data_out, qtrm24_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm24_sdo_fifo_empty, qtrm24_sdo_fifo_rd_rqst: std_logic;
		signal qtrm24_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm24_data_out: std_logic_vector(15 downto 0);
		signal qtrm24_trigger: std_logic;
		signal qtrm24_rx_done_tick: std_logic;
		
		signal qtrm24_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm24_sdi_wr_rqst, qtrm24_sdi_wr_rqst_gen : std_logic;
		signal qtrm24_sdi_fifo_full: std_logic;
		
		signal qtrm24_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm24_sdo_rd_rqst, qtrm24_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM24_AQC_SDO_regen: std_logic;
		
		signal qtrm24_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm24_sdi_wr_export : std_logic;

----------------------------QTRM24 signals END-------------------------------------	

----------------------------QTRM25 signals START-------------------------------------	

		
		signal qtrm25_sdi_fifo_data_out, qtrm25_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm25_sdi_fifo_empty, qtrm25_sdi_fifo_rd_rqst: std_logic;
		signal qtrm25_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm25_sdo_fifo_data_out, qtrm25_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm25_sdo_fifo_empty, qtrm25_sdo_fifo_rd_rqst: std_logic;
		signal qtrm25_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm25_data_out: std_logic_vector(15 downto 0);
		signal qtrm25_trigger: std_logic;
		signal qtrm25_rx_done_tick: std_logic;
		
		signal qtrm25_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm25_sdi_wr_rqst, qtrm25_sdi_wr_rqst_gen : std_logic;
		signal qtrm25_sdi_fifo_full: std_logic;
		
		signal qtrm25_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm25_sdo_rd_rqst, qtrm25_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM25_AQC_SDO_regen: std_logic;
		
		signal qtrm25_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm25_sdi_wr_export : std_logic;

----------------------------QTRM25 signals END-------------------------------------

----------------------------QTRM26 signals START-------------------------------------	

		
		signal qtrm26_sdi_fifo_data_out, qtrm26_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm26_sdi_fifo_empty, qtrm26_sdi_fifo_rd_rqst: std_logic;
		signal qtrm26_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm26_sdo_fifo_data_out, qtrm26_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm26_sdo_fifo_empty, qtrm26_sdo_fifo_rd_rqst: std_logic;
		signal qtrm26_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm26_data_out: std_logic_vector(15 downto 0);
		signal qtrm26_trigger: std_logic;
		signal qtrm26_rx_done_tick: std_logic;
		
		signal qtrm26_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm26_sdi_wr_rqst, qtrm26_sdi_wr_rqst_gen : std_logic;
		signal qtrm26_sdi_fifo_full: std_logic;
		
		signal qtrm26_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm26_sdo_rd_rqst, qtrm26_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM26_AQC_SDO_regen: std_logic;
		
		signal qtrm26_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm26_sdi_wr_export : std_logic;

----------------------------QTRM26 signals END-------------------------------------

----------------------------QTRM27 signals START-------------------------------------	

		
		signal qtrm27_sdi_fifo_data_out, qtrm27_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm27_sdi_fifo_empty, qtrm27_sdi_fifo_rd_rqst: std_logic;
		signal qtrm27_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm27_sdo_fifo_data_out, qtrm27_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm27_sdo_fifo_empty, qtrm27_sdo_fifo_rd_rqst: std_logic;
		signal qtrm27_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm27_data_out: std_logic_vector(15 downto 0);
		signal qtrm27_trigger: std_logic;
		signal qtrm27_rx_done_tick: std_logic;
		
		signal qtrm27_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm27_sdi_wr_rqst, qtrm27_sdi_wr_rqst_gen : std_logic;
		signal qtrm27_sdi_fifo_full: std_logic;
		
		signal qtrm27_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm27_sdo_rd_rqst, qtrm27_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM27_AQC_SDO_regen: std_logic;
		
		signal qtrm27_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm27_sdi_wr_export : std_logic;

----------------------------QTRM27 signals END-------------------------------------

----------------------------QTRM28 signals START-------------------------------------	

		
		signal qtrm28_sdi_fifo_data_out, qtrm28_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm28_sdi_fifo_empty, qtrm28_sdi_fifo_rd_rqst: std_logic;
		signal qtrm28_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm28_sdo_fifo_data_out, qtrm28_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm28_sdo_fifo_empty, qtrm28_sdo_fifo_rd_rqst: std_logic;
		signal qtrm28_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm28_data_out: std_logic_vector(15 downto 0);
		signal qtrm28_trigger: std_logic;
		signal qtrm28_rx_done_tick: std_logic;
		
		signal qtrm28_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm28_sdi_wr_rqst, qtrm28_sdi_wr_rqst_gen : std_logic;
		signal qtrm28_sdi_fifo_full: std_logic;
		
		signal qtrm28_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm28_sdo_rd_rqst, qtrm28_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM28_AQC_SDO_regen: std_logic;
		
		signal qtrm28_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm28_sdi_wr_export : std_logic;

----------------------------QTRM28 signals END-------------------------------------

----------------------------QTRM29 signals START-------------------------------------	

		
		signal qtrm29_sdi_fifo_data_out, qtrm29_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm29_sdi_fifo_empty, qtrm29_sdi_fifo_rd_rqst: std_logic;
		signal qtrm29_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm29_sdo_fifo_data_out, qtrm29_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm29_sdo_fifo_empty, qtrm29_sdo_fifo_rd_rqst: std_logic;
		signal qtrm29_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm29_data_out: std_logic_vector(15 downto 0);
		signal qtrm29_trigger: std_logic;
		signal qtrm29_rx_done_tick: std_logic;
		
		signal qtrm29_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm29_sdi_wr_rqst, qtrm29_sdi_wr_rqst_gen : std_logic;
		signal qtrm29_sdi_fifo_full: std_logic;
		
		signal qtrm29_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm29_sdo_rd_rqst, qtrm29_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM29_AQC_SDO_regen: std_logic;
		
		signal qtrm29_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm29_sdi_wr_export : std_logic;

----------------------------QTRM29 signals END-------------------------------------

----------------------------QTRM30 signals START-------------------------------------	

		
		signal qtrm30_sdi_fifo_data_out, qtrm30_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm30_sdi_fifo_empty, qtrm30_sdi_fifo_rd_rqst: std_logic;
		signal qtrm30_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm30_sdo_fifo_data_out, qtrm30_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm30_sdo_fifo_empty, qtrm30_sdo_fifo_rd_rqst: std_logic;
		signal qtrm30_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm30_data_out: std_logic_vector(15 downto 0);
		signal qtrm30_trigger: std_logic;
		signal qtrm30_rx_done_tick: std_logic;
		
		signal qtrm30_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm30_sdi_wr_rqst, qtrm30_sdi_wr_rqst_gen : std_logic;
		signal qtrm30_sdi_fifo_full: std_logic;
		
		signal qtrm30_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm30_sdo_rd_rqst, qtrm30_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM30_AQC_SDO_regen: std_logic;
		
		signal qtrm30_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm30_sdi_wr_export : std_logic;

----------------------------QTRM30 signals END-------------------------------------

----------------------------QTRM31 signals START-------------------------------------	

		
		signal qtrm31_sdi_fifo_data_out, qtrm31_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm31_sdi_fifo_empty, qtrm31_sdi_fifo_rd_rqst: std_logic;
		signal qtrm31_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm31_sdo_fifo_data_out, qtrm31_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm31_sdo_fifo_empty, qtrm31_sdo_fifo_rd_rqst: std_logic;
		signal qtrm31_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm31_data_out: std_logic_vector(15 downto 0);
		signal qtrm31_trigger: std_logic;
		signal qtrm31_rx_done_tick: std_logic;
		
		signal qtrm31_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm31_sdi_wr_rqst, qtrm31_sdi_wr_rqst_gen : std_logic;
		signal qtrm31_sdi_fifo_full: std_logic;
		
		signal qtrm31_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm31_sdo_rd_rqst, qtrm31_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM31_AQC_SDO_regen: std_logic;
		
		signal qtrm31_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm31_sdi_wr_export : std_logic;

----------------------------QTRM31 signals END-------------------------------------

----------------------------QTRM32 signals START-------------------------------------	

		
		signal qtrm32_sdi_fifo_data_out, qtrm32_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm32_sdi_fifo_empty, qtrm32_sdi_fifo_rd_rqst: std_logic;
		signal qtrm32_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm32_sdo_fifo_data_out, qtrm32_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm32_sdo_fifo_empty, qtrm32_sdo_fifo_rd_rqst: std_logic;
		signal qtrm32_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm32_data_out: std_logic_vector(15 downto 0);
		signal qtrm32_trigger: std_logic;
		signal qtrm32_rx_done_tick: std_logic;
		
		signal qtrm32_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm32_sdi_wr_rqst, qtrm32_sdi_wr_rqst_gen : std_logic;
		signal qtrm32_sdi_fifo_full: std_logic;
		
		signal qtrm32_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm32_sdo_rd_rqst, qtrm32_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM32_AQC_SDO_regen: std_logic;
		
		signal qtrm32_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm32_sdi_wr_export : std_logic;

----------------------------QTRM32 signals END-------------------------------------

----------------------------QTRM33 signals START-------------------------------------	

		
		signal qtrm33_sdi_fifo_data_out, qtrm33_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm33_sdi_fifo_empty, qtrm33_sdi_fifo_rd_rqst: std_logic;
		signal qtrm33_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm33_sdo_fifo_data_out, qtrm33_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm33_sdo_fifo_empty, qtrm33_sdo_fifo_rd_rqst: std_logic;
		signal qtrm33_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm33_data_out: std_logic_vector(15 downto 0);
		signal qtrm33_trigger: std_logic;
		signal qtrm33_rx_done_tick: std_logic;
		
		signal qtrm33_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm33_sdi_wr_rqst, qtrm33_sdi_wr_rqst_gen : std_logic;
		signal qtrm33_sdi_fifo_full: std_logic;
		
		signal qtrm33_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm33_sdo_rd_rqst, qtrm33_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM33_AQC_SDO_regen: std_logic;
		
		signal qtrm33_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm33_sdi_wr_export : std_logic;

----------------------------QTRM33 signals END-------------------------------------

----------------------------QTRM34 signals START-------------------------------------	

		
		signal qtrm34_sdi_fifo_data_out, qtrm34_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm34_sdi_fifo_empty, qtrm34_sdi_fifo_rd_rqst: std_logic;
		signal qtrm34_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm34_sdo_fifo_data_out, qtrm34_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm34_sdo_fifo_empty, qtrm34_sdo_fifo_rd_rqst: std_logic;
		signal qtrm34_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm34_data_out: std_logic_vector(15 downto 0);
		signal qtrm34_trigger: std_logic;
		signal qtrm34_rx_done_tick: std_logic;
		
		signal qtrm34_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm34_sdi_wr_rqst, qtrm34_sdi_wr_rqst_gen : std_logic;
		signal qtrm34_sdi_fifo_full: std_logic;
		
		signal qtrm34_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm34_sdo_rd_rqst, qtrm34_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM34_AQC_SDO_regen: std_logic;
		
		signal qtrm34_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm34_sdi_wr_export : std_logic;

----------------------------QTRM34 signals END-------------------------------------	

----------------------------QTRM35 signals START-------------------------------------	

		
		signal qtrm35_sdi_fifo_data_out, qtrm35_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm35_sdi_fifo_empty, qtrm35_sdi_fifo_rd_rqst: std_logic;
		signal qtrm35_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm35_sdo_fifo_data_out, qtrm35_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm35_sdo_fifo_empty, qtrm35_sdo_fifo_rd_rqst: std_logic;
		signal qtrm35_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm35_data_out: std_logic_vector(15 downto 0);
		signal qtrm35_trigger: std_logic;
		signal qtrm35_rx_done_tick: std_logic;
		
		signal qtrm35_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm35_sdi_wr_rqst, qtrm35_sdi_wr_rqst_gen : std_logic;
		signal qtrm35_sdi_fifo_full: std_logic;
		
		signal qtrm35_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm35_sdo_rd_rqst, qtrm35_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM35_AQC_SDO_regen: std_logic;
		
		signal qtrm35_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm35_sdi_wr_export : std_logic;

----------------------------QTRM35 signals END-------------------------------------

----------------------------QTRM36 signals START-------------------------------------	

		
		signal qtrm36_sdi_fifo_data_out, qtrm36_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm36_sdi_fifo_empty, qtrm36_sdi_fifo_rd_rqst: std_logic;
		signal qtrm36_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm36_sdo_fifo_data_out, qtrm36_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm36_sdo_fifo_empty, qtrm36_sdo_fifo_rd_rqst: std_logic;
		signal qtrm36_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm36_data_out: std_logic_vector(15 downto 0);
		signal qtrm36_trigger: std_logic;
		signal qtrm36_rx_done_tick: std_logic;
		
		signal qtrm36_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm36_sdi_wr_rqst, qtrm36_sdi_wr_rqst_gen : std_logic;
		signal qtrm36_sdi_fifo_full: std_logic;
		
		signal qtrm36_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm36_sdo_rd_rqst, qtrm36_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM36_AQC_SDO_regen: std_logic;
		
		signal qtrm36_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm36_sdi_wr_export : std_logic;

----------------------------QTRM36 signals END-------------------------------------

----------------------------QTRM37 signals START-------------------------------------	

		
		signal qtrm37_sdi_fifo_data_out, qtrm37_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm37_sdi_fifo_empty, qtrm37_sdi_fifo_rd_rqst: std_logic;
		signal qtrm37_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm37_sdo_fifo_data_out, qtrm37_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm37_sdo_fifo_empty, qtrm37_sdo_fifo_rd_rqst: std_logic;
		signal qtrm37_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm37_data_out: std_logic_vector(15 downto 0);
		signal qtrm37_trigger: std_logic;
		signal qtrm37_rx_done_tick: std_logic;
		
		signal qtrm37_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm37_sdi_wr_rqst, qtrm37_sdi_wr_rqst_gen : std_logic;
		signal qtrm37_sdi_fifo_full: std_logic;
		
		signal qtrm37_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm37_sdo_rd_rqst, qtrm37_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM37_AQC_SDO_regen: std_logic;
		
		signal qtrm37_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm37_sdi_wr_export : std_logic;

----------------------------QTRM37 signals END-------------------------------------

----------------------------QTRM38 signals START-------------------------------------	

		
		signal qtrm38_sdi_fifo_data_out, qtrm38_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm38_sdi_fifo_empty, qtrm38_sdi_fifo_rd_rqst: std_logic;
		signal qtrm38_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm38_sdo_fifo_data_out, qtrm38_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm38_sdo_fifo_empty, qtrm38_sdo_fifo_rd_rqst: std_logic;
		signal qtrm38_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm38_data_out: std_logic_vector(15 downto 0);
		signal qtrm38_trigger: std_logic;
		signal qtrm38_rx_done_tick: std_logic;
		
		signal qtrm38_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm38_sdi_wr_rqst, qtrm38_sdi_wr_rqst_gen : std_logic;
		signal qtrm38_sdi_fifo_full: std_logic;
		
		signal qtrm38_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm38_sdo_rd_rqst, qtrm38_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM38_AQC_SDO_regen: std_logic;
		
		signal qtrm38_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm38_sdi_wr_export : std_logic;

----------------------------QTRM38 signals END-------------------------------------

----------------------------QTRM39 signals START-------------------------------------	

		
		signal qtrm39_sdi_fifo_data_out, qtrm39_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm39_sdi_fifo_empty, qtrm39_sdi_fifo_rd_rqst: std_logic;
		signal qtrm39_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm39_sdo_fifo_data_out, qtrm39_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm39_sdo_fifo_empty, qtrm39_sdo_fifo_rd_rqst: std_logic;
		signal qtrm39_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm39_data_out: std_logic_vector(15 downto 0);
		signal qtrm39_trigger: std_logic;
		signal qtrm39_rx_done_tick: std_logic;
		
		signal qtrm39_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm39_sdi_wr_rqst, qtrm39_sdi_wr_rqst_gen : std_logic;
		signal qtrm39_sdi_fifo_full: std_logic;
		
		signal qtrm39_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm39_sdo_rd_rqst, qtrm39_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM39_AQC_SDO_regen: std_logic;
		
		signal qtrm39_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm39_sdi_wr_export : std_logic;

----------------------------QTRM39 signals END-------------------------------------

----------------------------QTRM40 signals START-------------------------------------	

		
		signal qtrm40_sdi_fifo_data_out, qtrm40_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm40_sdi_fifo_empty, qtrm40_sdi_fifo_rd_rqst: std_logic;
		signal qtrm40_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm40_sdo_fifo_data_out, qtrm40_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm40_sdo_fifo_empty, qtrm40_sdo_fifo_rd_rqst: std_logic;
		signal qtrm40_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm40_data_out: std_logic_vector(15 downto 0);
		signal qtrm40_trigger: std_logic;
		signal qtrm40_rx_done_tick: std_logic;
		
		signal qtrm40_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm40_sdi_wr_rqst, qtrm40_sdi_wr_rqst_gen : std_logic;
		signal qtrm40_sdi_fifo_full: std_logic;
		
		signal qtrm40_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm40_sdo_rd_rqst, qtrm40_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM40_AQC_SDO_regen: std_logic;
		
		signal qtrm40_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm40_sdi_wr_export : std_logic;

----------------------------QTRM40 signals END-------------------------------------

----------------------------QTRM41 signals START-------------------------------------	

		
		signal qtrm41_sdi_fifo_data_out, qtrm41_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm41_sdi_fifo_empty, qtrm41_sdi_fifo_rd_rqst: std_logic;
		signal qtrm41_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm41_sdo_fifo_data_out, qtrm41_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm41_sdo_fifo_empty, qtrm41_sdo_fifo_rd_rqst: std_logic;
		signal qtrm41_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm41_data_out: std_logic_vector(15 downto 0);
		signal qtrm41_trigger: std_logic;
		signal qtrm41_rx_done_tick: std_logic;
		
		signal qtrm41_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm41_sdi_wr_rqst, qtrm41_sdi_wr_rqst_gen : std_logic;
		signal qtrm41_sdi_fifo_full: std_logic;
		
		signal qtrm41_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm41_sdo_rd_rqst, qtrm41_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM41_AQC_SDO_regen: std_logic;
		
		signal qtrm41_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm41_sdi_wr_export : std_logic;

----------------------------QTRM41 signals END-------------------------------------

----------------------------QTRM42 signals START-------------------------------------	

		
		signal qtrm42_sdi_fifo_data_out, qtrm42_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm42_sdi_fifo_empty, qtrm42_sdi_fifo_rd_rqst: std_logic;
		signal qtrm42_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm42_sdo_fifo_data_out, qtrm42_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm42_sdo_fifo_empty, qtrm42_sdo_fifo_rd_rqst: std_logic;
		signal qtrm42_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm42_data_out: std_logic_vector(15 downto 0);
		signal qtrm42_trigger: std_logic;
		signal qtrm42_rx_done_tick: std_logic;
		
		signal qtrm42_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm42_sdi_wr_rqst, qtrm42_sdi_wr_rqst_gen : std_logic;
		signal qtrm42_sdi_fifo_full: std_logic;
		
		signal qtrm42_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm42_sdo_rd_rqst, qtrm42_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM42_AQC_SDO_regen: std_logic;
		
		signal qtrm42_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm42_sdi_wr_export : std_logic;

----------------------------QTRM42 signals END-------------------------------------

----------------------------QTRM43 signals START-------------------------------------	

		
		signal qtrm43_sdi_fifo_data_out, qtrm43_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm43_sdi_fifo_empty, qtrm43_sdi_fifo_rd_rqst: std_logic;
		signal qtrm43_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm43_sdo_fifo_data_out, qtrm43_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm43_sdo_fifo_empty, qtrm43_sdo_fifo_rd_rqst: std_logic;
		signal qtrm43_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm43_data_out: std_logic_vector(15 downto 0);
		signal qtrm43_trigger: std_logic;
		signal qtrm43_rx_done_tick: std_logic;
		
		signal qtrm43_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm43_sdi_wr_rqst, qtrm43_sdi_wr_rqst_gen : std_logic;
		signal qtrm43_sdi_fifo_full: std_logic;
		
		signal qtrm43_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm43_sdo_rd_rqst, qtrm43_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM43_AQC_SDO_regen: std_logic;
		
		signal qtrm43_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm43_sdi_wr_export : std_logic;

----------------------------QTRM43 signals END-------------------------------------

----------------------------QTRM44 signals START-------------------------------------	

		
		signal qtrm44_sdi_fifo_data_out, qtrm44_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm44_sdi_fifo_empty, qtrm44_sdi_fifo_rd_rqst: std_logic;
		signal qtrm44_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm44_sdo_fifo_data_out, qtrm44_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm44_sdo_fifo_empty, qtrm44_sdo_fifo_rd_rqst: std_logic;
		signal qtrm44_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm44_data_out: std_logic_vector(15 downto 0);
		signal qtrm44_trigger: std_logic;
		signal qtrm44_rx_done_tick: std_logic;
		
		signal qtrm44_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm44_sdi_wr_rqst, qtrm44_sdi_wr_rqst_gen : std_logic;
		signal qtrm44_sdi_fifo_full: std_logic;
		
		signal qtrm44_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm44_sdo_rd_rqst, qtrm44_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM44_AQC_SDO_regen: std_logic;
		
		signal qtrm44_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm44_sdi_wr_export : std_logic;

----------------------------QTRM44 signals END-------------------------------------	

----------------------------QTRM45 signals START-------------------------------------	

		
		signal qtrm45_sdi_fifo_data_out, qtrm45_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm45_sdi_fifo_empty, qtrm45_sdi_fifo_rd_rqst: std_logic;
		signal qtrm45_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm45_sdo_fifo_data_out, qtrm45_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm45_sdo_fifo_empty, qtrm45_sdo_fifo_rd_rqst: std_logic;
		signal qtrm45_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm45_data_out: std_logic_vector(15 downto 0);
		signal qtrm45_trigger: std_logic;
		signal qtrm45_rx_done_tick: std_logic;
		
		signal qtrm45_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm45_sdi_wr_rqst, qtrm45_sdi_wr_rqst_gen : std_logic;
		signal qtrm45_sdi_fifo_full: std_logic;
		
		signal qtrm45_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm45_sdo_rd_rqst, qtrm45_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM45_AQC_SDO_regen: std_logic;
		
		signal qtrm45_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm45_sdi_wr_export : std_logic;

----------------------------QTRM45 signals END-------------------------------------

----------------------------QTRM46 signals START-------------------------------------	

		
		signal qtrm46_sdi_fifo_data_out, qtrm46_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm46_sdi_fifo_empty, qtrm46_sdi_fifo_rd_rqst: std_logic;
		signal qtrm46_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm46_sdo_fifo_data_out, qtrm46_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm46_sdo_fifo_empty, qtrm46_sdo_fifo_rd_rqst: std_logic;
		signal qtrm46_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm46_data_out: std_logic_vector(15 downto 0);
		signal qtrm46_trigger: std_logic;
		signal qtrm46_rx_done_tick: std_logic;
		
		signal qtrm46_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm46_sdi_wr_rqst, qtrm46_sdi_wr_rqst_gen : std_logic;
		signal qtrm46_sdi_fifo_full: std_logic;
		
		signal qtrm46_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm46_sdo_rd_rqst, qtrm46_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM46_AQC_SDO_regen: std_logic;
		
		signal qtrm46_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm46_sdi_wr_export : std_logic;

----------------------------QTRM46 signals END-------------------------------------

----------------------------QTRM47 signals START-------------------------------------	

		
		signal qtrm47_sdi_fifo_data_out, qtrm47_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm47_sdi_fifo_empty, qtrm47_sdi_fifo_rd_rqst: std_logic;
		signal qtrm47_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm47_sdo_fifo_data_out, qtrm47_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm47_sdo_fifo_empty, qtrm47_sdo_fifo_rd_rqst: std_logic;
		signal qtrm47_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm47_data_out: std_logic_vector(15 downto 0);
		signal qtrm47_trigger: std_logic;
		signal qtrm47_rx_done_tick: std_logic;
		
		signal qtrm47_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm47_sdi_wr_rqst, qtrm47_sdi_wr_rqst_gen : std_logic;
		signal qtrm47_sdi_fifo_full: std_logic;
		
		signal qtrm47_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm47_sdo_rd_rqst, qtrm47_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM47_AQC_SDO_regen: std_logic;
		
		signal qtrm47_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm47_sdi_wr_export : std_logic;

----------------------------QTRM47 signals END-------------------------------------

----------------------------QTRM48 signals START-------------------------------------	

		
		signal qtrm48_sdi_fifo_data_out, qtrm48_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm48_sdi_fifo_empty, qtrm48_sdi_fifo_rd_rqst: std_logic;
		signal qtrm48_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm48_sdo_fifo_data_out, qtrm48_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm48_sdo_fifo_empty, qtrm48_sdo_fifo_rd_rqst: std_logic;
		signal qtrm48_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm48_data_out: std_logic_vector(15 downto 0);
		signal qtrm48_trigger: std_logic;
		signal qtrm48_rx_done_tick: std_logic;
		
		signal qtrm48_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm48_sdi_wr_rqst, qtrm48_sdi_wr_rqst_gen : std_logic;
		signal qtrm48_sdi_fifo_full: std_logic;
		
		signal qtrm48_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm48_sdo_rd_rqst, qtrm48_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM48_AQC_SDO_regen: std_logic;
		
		signal qtrm48_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm48_sdi_wr_export : std_logic;

----------------------------QTRM48 signals END-------------------------------------

----------------------------QTRM49 signals START-------------------------------------	

		
		signal qtrm49_sdi_fifo_data_out, qtrm49_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm49_sdi_fifo_empty, qtrm49_sdi_fifo_rd_rqst: std_logic;
		signal qtrm49_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm49_sdo_fifo_data_out, qtrm49_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm49_sdo_fifo_empty, qtrm49_sdo_fifo_rd_rqst: std_logic;
		signal qtrm49_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm49_data_out: std_logic_vector(15 downto 0);
		signal qtrm49_trigger: std_logic;
		signal qtrm49_rx_done_tick: std_logic;
		
		signal qtrm49_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm49_sdi_wr_rqst, qtrm49_sdi_wr_rqst_gen : std_logic;
		signal qtrm49_sdi_fifo_full: std_logic;
		
		signal qtrm49_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm49_sdo_rd_rqst, qtrm49_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM49_AQC_SDO_regen: std_logic;
		
		signal qtrm49_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm49_sdi_wr_export : std_logic;

----------------------------QTRM49 signals END-------------------------------------

----------------------------QTRM50 signals START-------------------------------------	

		
		signal qtrm50_sdi_fifo_data_out, qtrm50_sdi_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm50_sdi_fifo_empty, qtrm50_sdi_fifo_rd_rqst: std_logic;
		signal qtrm50_sdi_fifo_sdi_wr_rqst_gen: std_logic;

		signal qtrm50_sdo_fifo_data_out, qtrm50_sdo_fifo_data_in	: std_logic_vector(15 downto 0);		
		signal qtrm50_sdo_fifo_empty, qtrm50_sdo_fifo_rd_rqst: std_logic;
		signal qtrm50_sdo_fifo_sdi_wr_rqst_gen: std_logic;
		
		
		signal qtrm50_data_out: std_logic_vector(15 downto 0);
		signal qtrm50_trigger: std_logic;
		signal qtrm50_rx_done_tick: std_logic;
		
		signal qtrm50_sdi_data_hps2fifo: std_logic_vector(15 downto 0);
		signal qtrm50_sdi_wr_rqst, qtrm50_sdi_wr_rqst_gen : std_logic;
		signal qtrm50_sdi_fifo_full: std_logic;
		
		signal qtrm50_sdo_data_fifo2hps: std_logic_vector(15 downto 0);
		signal qtrm50_sdo_rd_rqst, qtrm50_sdo_rd_rqst_gen : std_logic;
		signal FPGA_QTRM50_AQC_SDO_regen: std_logic;
		
		signal qtrm50_sdi_data_export : std_logic_vector (15 downto 0);
		signal qtrm50_sdi_wr_export : std_logic;

----------------------------QTRM50 signals END-------------------------------------


	 signal t_reg, t_nxt : std_logic_vector(27 downto 0);
	 signal test_clk_ref : std_logic;
	 
	
BEGIN		
	

niosdisp_comp : ghrd_10as066n2
port map 
(
		
  
  hps_io_hps_io_phery_emac0_TX_CLK            => hps_emac0_TX_CLK, 
  hps_io_hps_io_phery_emac0_TXD0              => hps_emac0_TXD0,   
  hps_io_hps_io_phery_emac0_TXD1              => hps_emac0_TXD1,   
  hps_io_hps_io_phery_emac0_TXD2              => hps_emac0_TXD2,   
  hps_io_hps_io_phery_emac0_TXD3              => hps_emac0_TXD3,   
  hps_io_hps_io_phery_emac0_MDIO              => hps_emac0_MDIO,   
  hps_io_hps_io_phery_emac0_MDC               => hps_emac0_MDC,    
  hps_io_hps_io_phery_emac0_RX_CTL            => hps_emac0_RX_CTL, 
  hps_io_hps_io_phery_emac0_TX_CTL            => hps_emac0_TX_CTL, 
  hps_io_hps_io_phery_emac0_RX_CLK            => hps_emac0_RX_CLK, 
  hps_io_hps_io_phery_emac0_RXD0              => hps_emac0_RXD0,   
  hps_io_hps_io_phery_emac0_RXD1              => hps_emac0_RXD1,   
  hps_io_hps_io_phery_emac0_RXD2              => hps_emac0_RXD2,   
  hps_io_hps_io_phery_emac0_RXD3              => hps_emac0_RXD3,

  hps_io_hps_io_phery_uart1_RX                => hps_uart1_RX,     
  hps_io_hps_io_phery_uart1_TX                => hps_uart1_TX, 
  
  hps_io_hps_io_phery_sdmmc_CMD               => hps_sdio_CMD,     
  hps_io_hps_io_phery_sdmmc_D0                => hps_sdio_D0,      
  hps_io_hps_io_phery_sdmmc_D1                => hps_sdio_D1,      
  hps_io_hps_io_phery_sdmmc_D2                => hps_sdio_D2,      
  hps_io_hps_io_phery_sdmmc_D3                => hps_sdio_D3,    
  hps_io_hps_io_phery_sdmmc_CCLK              => hps_sdio_CLK,
    
  emif_a10_hps_0_mem_conduit_end_mem_ck(0)       => hps_memory_mem_ck,     
  emif_a10_hps_0_mem_conduit_end_mem_ck_n(0)     => hps_memory_mem_ck_n,   
  emif_a10_hps_0_mem_conduit_end_mem_a        	 => hps_memory_mem_a,      
  emif_a10_hps_0_mem_conduit_end_mem_ba          => hps_memory_mem_ba, 
  emif_a10_hps_0_mem_conduit_end_mem_cke(0)      => hps_memory_mem_cke,    
  emif_a10_hps_0_mem_conduit_end_mem_cs_n(0)     => hps_memory_mem_cs_n,   
  emif_a10_hps_0_mem_conduit_end_mem_odt(0)      => hps_memory_mem_odt,    
  emif_a10_hps_0_mem_conduit_end_mem_reset_n(0)  => hps_memory_mem_reset_n, 
  emif_a10_hps_0_mem_conduit_end_mem_dqs         => hps_memory_mem_dqs,    
  emif_a10_hps_0_mem_conduit_end_mem_dqs_n       => hps_memory_mem_dqs_n,  
  emif_a10_hps_0_mem_conduit_end_mem_dq          => hps_memory_mem_dq, 
  emif_a10_hps_0_mem_conduit_end_mem_dm          => hps_memory_mem_dm, 
  emif_a10_hps_0_oct_conduit_end_oct_rzqin       => hps_memory_oct_rzqin, 
  emif_a10_hps_0_pll_ref_clk_clock_sink_clk      => ddr3_pll_inclk0,
  emif_a10_hps_0_mem_conduit_end_mem_we_n(0) 	 => hps_memory_mem_we_n,
  emif_a10_hps_0_mem_conduit_end_mem_ras_n(0) 	 => hps_memory_mem_ras_n,   
  emif_a10_hps_0_mem_conduit_end_mem_cas_n(0) 	 =>  hps_memory_mem_cas_n,
  
  clk_100_clk                              		 => clk_25,
  reset_reset_n                            		 => fpga_bresetn,
 
	sdi_wr_export                              => qtrm_sdi_wr_rqst,                              --                                sdi_wr.export
	sdi_full_export                            => qtrm0_sdi_fifo_full,                            --                              sdi_full.export
	
	                   
	sdi_data_qtrm0_export                      => qtrm0_sdi_data_hps2fifo,  
	sdo_data_qtrm0_export                      => qtrm0_sdo_data_fifo2hps,                    --                        sdi_data_qtrm0.export
	sdo_rr_qtrm0_export                        => qtrm0_sdo_rd_rqst,                       --                        sdo_data_qtrm0.export
	sdo_empty_qtrm0_export                     => qtrm0_sdo_fifo_empty,                         --                          sdo_rr_qtrm0.export
	
	sdi_data_qtrm1_export                      => qtrm1_sdi_data_hps2fifo,                      --                        sdi_data_qtrm1.export
	sdo_data_qtrm1_export                      => qtrm1_sdo_data_fifo2hps,                      --                        sdo_data_qtrm1.export
	sdo_rr_qtrm1_export                        => qtrm1_sdo_rd_rqst,                        --                          sdo_rr_qtrm1.export
	sdo_empty_qtrm1_export                     => qtrm1_sdo_fifo_empty,                      --                       sdo_empty_qtrm1.export

 	sdi_data_qtrm2_export                      => qtrm2_sdi_data_hps2fifo,                      --                        sdi_data_qtrm2.export
	sdo_data_qtrm2_export                      => qtrm2_sdo_data_fifo2hps,                      --                        sdo_data_qtrm2.export
	sdo_rr_qtrm2_export                        => qtrm2_sdo_rd_rqst,                        --                          sdo_rr_qtrm2.export
	sdo_empty_qtrm2_export                     => qtrm2_sdo_fifo_empty,                      --                       sdo_empty_qtrm2.export

	sdi_data_qtrm3_export                      => qtrm3_sdi_data_hps2fifo,                      --                        sdi_data_qtrm3.export
	sdo_data_qtrm3_export                      => qtrm3_sdo_data_fifo2hps,                      --                        sdo_data_qtrm3.export
	sdo_rr_qtrm3_export                        => qtrm3_sdo_rd_rqst,                        --                          sdo_rr_qtrm3.export
	sdo_empty_qtrm3_export                     => qtrm3_sdo_fifo_empty,                      --                       sdo_empty_qtrm3.export

	sdi_data_qtrm4_export                      => qtrm4_sdi_data_hps2fifo,                      --                        sdi_data_qtrm4.export
	sdo_data_qtrm4_export                      => qtrm4_sdo_data_fifo2hps,                      --                        sdo_data_qtrm4.export
	sdo_rr_qtrm4_export                        => qtrm4_sdo_rd_rqst,                        --                          sdo_rr_qtrm4.export
	sdo_empty_qtrm4_export                     => qtrm4_sdo_fifo_empty,                      --                       sdo_empty_qtrm4.export

	sdi_data_qtrm5_export                      => qtrm5_sdi_data_hps2fifo,                      --                        sdi_data_qtrm5.export
	sdo_data_qtrm5_export                      => qtrm5_sdo_data_fifo2hps,                      --                        sdo_data_qtrm5.export
	sdo_rr_qtrm5_export                        => qtrm5_sdo_rd_rqst,                        --                          sdo_rr_qtrm5.export
	sdo_empty_qtrm5_export                     => qtrm5_sdo_fifo_empty,                     --                       sdo_empty_qtrm5.export

	sdi_data_qtrm6_export                      => qtrm6_sdi_data_hps2fifo,                      --                        sdi_data_qtrm6.export
	sdo_data_qtrm6_export                      => qtrm6_sdo_data_fifo2hps,                      --                        sdo_data_qtrm6.export
	sdo_rr_qtrm6_export                        => qtrm6_sdo_rd_rqst,                        --                          sdo_rr_qtrm6.export
	sdo_empty_qtrm6_export                     => qtrm6_sdo_fifo_empty,                      --                       sdo_empty_qtrm6.export

	sdi_data_qtrm7_export                      => qtrm7_sdi_data_hps2fifo,                      --                        sdi_data_qtrm7.export
	sdo_data_qtrm7_export                      => qtrm7_sdo_data_fifo2hps,                      --                        sdo_data_qtrm7.export
	sdo_rr_qtrm7_export                        => qtrm7_sdo_rd_rqst,                        --                          sdo_rr_qtrm7.export
	sdo_empty_qtrm7_export                     => qtrm7_sdo_fifo_empty,                      --                       sdo_empty_qtrm7.export

	sdi_data_qtrm8_export                      => qtrm8_sdi_data_hps2fifo,                      --                        sdi_data_qtrm8.export
	sdo_data_qtrm8_export                      => qtrm8_sdo_data_fifo2hps,                      --                        sdo_data_qtrm8.export
	sdo_rr_qtrm8_export                        => qtrm8_sdo_rd_rqst,                        --                          sdo_rr_qtrm8.export
	sdo_empty_qtrm8_export                     => qtrm8_sdo_fifo_empty,                      --                       sdo_empty_qtrm8.export

	sdi_data_qtrm9_export                      => qtrm9_sdi_data_hps2fifo,                      --                        sdi_data_qtrm9.export
	sdo_data_qtrm9_export                      => qtrm9_sdo_data_fifo2hps,                      --                        sdo_data_qtrm9.export
	sdo_rr_qtrm9_export                        => qtrm9_sdo_rd_rqst,                        --                          sdo_rr_qtrm9.export
	sdo_empty_qtrm9_export                     => qtrm9_sdo_fifo_empty,                      --                       sdo_empty_qtrm9.export

	sdi_data_qtrm10_export                      => qtrm10_sdi_data_hps2fifo,                      --                        sdi_data_qtrm10.export
	sdo_data_qtrm10_export                      => qtrm10_sdo_data_fifo2hps,                      --                        sdo_data_qtrm10.export
	sdo_rr_qtrm10_export                        => qtrm10_sdo_rd_rqst,                        --                          sdo_rr_qtrm10.export
	sdo_empty_qtrm10_export                     => qtrm10_sdo_fifo_empty,                      --                       sdo_empty_qtrm10.export
	
	sdi_data_qtrm11_export                      => qtrm11_sdi_data_hps2fifo,                      --                        sdi_data_qtrm11.export
	sdo_data_qtrm11_export                      => qtrm11_sdo_data_fifo2hps,                      --                        sdo_data_qtrm11.export
	sdo_rr_qtrm11_export                        => qtrm11_sdo_rd_rqst,                        --                          sdo_rr_qtrm11.export
	sdo_empty_qtrm11_export                     => qtrm11_sdo_fifo_empty,                      --                       sdo_empty_qtrm11.export

 	sdi_data_qtrm12_export                      => qtrm12_sdi_data_hps2fifo,                      --                        sdi_data_qtrm12.export
	sdo_data_qtrm12_export                      => qtrm12_sdo_data_fifo2hps,                      --                        sdo_data_qtrm12.export
	sdo_rr_qtrm12_export                        => qtrm12_sdo_rd_rqst,                        --                          sdo_rr_qtrm12.export
	sdo_empty_qtrm12_export                     => qtrm12_sdo_fifo_empty,                      --                       sdo_empty_qtrm12.export

	sdi_data_qtrm13_export                      => qtrm13_sdi_data_hps2fifo,                      --                        sdi_data_qtrm13.export
	sdo_data_qtrm13_export                      => qtrm13_sdo_data_fifo2hps,                      --                        sdo_data_qtrm13.export
	sdo_rr_qtrm13_export                        => qtrm13_sdo_rd_rqst,                        --                          sdo_rr_qtrm13.export
	sdo_empty_qtrm13_export                     => qtrm13_sdo_fifo_empty,                      --                       sdo_empty_qtrm13.export

	sdi_data_qtrm14_export                      => qtrm14_sdi_data_hps2fifo,                      --                        sdi_data_qtrm14.export
	sdo_data_qtrm14_export                      => qtrm14_sdo_data_fifo2hps,                      --                        sdo_data_qtrm14.export
	sdo_rr_qtrm14_export                        => qtrm14_sdo_rd_rqst,                        --                          sdo_rr_qtrm14.export
	sdo_empty_qtrm14_export                     => qtrm14_sdo_fifo_empty,                      --                       sdo_empty_qtrm14.export

	sdi_data_qtrm15_export                      => qtrm15_sdi_data_hps2fifo,                      --                        sdi_data_qtrm15.export
	sdo_data_qtrm15_export                      => qtrm15_sdo_data_fifo2hps,                      --                        sdo_data_qtrm15.export
	sdo_rr_qtrm15_export                        => qtrm15_sdo_rd_rqst,                        --                          sdo_rr_qtrm15.export
	sdo_empty_qtrm15_export                     => qtrm15_sdo_fifo_empty,                     --                       sdo_empty_qtrm15.export

	sdi_data_qtrm16_export                      => qtrm16_sdi_data_hps2fifo,                      --                        sdi_data_qtrm16.export
	sdo_data_qtrm16_export                      => qtrm16_sdo_data_fifo2hps,                      --                        sdo_data_qtrm16.export
	sdo_rr_qtrm16_export                        => qtrm16_sdo_rd_rqst,                        --                          sdo_rr_qtrm16.export
	sdo_empty_qtrm16_export                     => qtrm16_sdo_fifo_empty,                      --                       sdo_empty_qtrm16.export

	sdi_data_qtrm17_export                      => qtrm17_sdi_data_hps2fifo,                      --                        sdi_data_qtrm17.export
	sdo_data_qtrm17_export                      => qtrm17_sdo_data_fifo2hps,                      --                        sdo_data_qtrm17.export
	sdo_rr_qtrm17_export                        => qtrm17_sdo_rd_rqst,                        --                          sdo_rr_qtrm17.export
	sdo_empty_qtrm17_export                     => qtrm17_sdo_fifo_empty,                      --                       sdo_empty_qtrm17.export

	sdi_data_qtrm18_export                      => qtrm18_sdi_data_hps2fifo,                      --                        sdi_data_qtrm18.export
	sdo_data_qtrm18_export                      => qtrm18_sdo_data_fifo2hps,                      --                        sdo_data_qtrm18.export
	sdo_rr_qtrm18_export                        => qtrm18_sdo_rd_rqst,                        --                          sdo_rr_qtrm18.export
	sdo_empty_qtrm18_export                     => qtrm18_sdo_fifo_empty,                      --                       sdo_empty_qtrm18.export

	sdi_data_qtrm19_export                      => qtrm19_sdi_data_hps2fifo,                      --                        sdi_data_qtrm19.export
	sdo_data_qtrm19_export                      => qtrm19_sdo_data_fifo2hps,                      --                        sdo_data_qtrm19.export
	sdo_rr_qtrm19_export                        => qtrm19_sdo_rd_rqst,                        --                          sdo_rr_qtrm19.export
	sdo_empty_qtrm19_export                     => qtrm19_sdo_fifo_empty,                      --                       sdo_empty_qtrm19.export

	sdi_data_qtrm20_export                      => qtrm20_sdi_data_hps2fifo,                      --                        sdi_data_qtrm20.export
	sdo_data_qtrm20_export                      => qtrm20_sdo_data_fifo2hps,                      --                        sdo_data_qtrm20.export
	sdo_rr_qtrm20_export                        => qtrm20_sdo_rd_rqst,                        --                          sdo_rr_qtrm20.export
	sdo_empty_qtrm20_export                     => qtrm20_sdo_fifo_empty,                      --                       sdo_empty_qtrm20.export
	
	sdi_data_qtrm21_export                      => qtrm21_sdi_data_hps2fifo,                      --                        sdi_data_qtrm21.export
	sdo_data_qtrm21_export                      => qtrm21_sdo_data_fifo2hps,                      --                        sdo_data_qtrm21.export
	sdo_rr_qtrm21_export                        => qtrm21_sdo_rd_rqst,                        --                          sdo_rr_qtrm21.export
	sdo_empty_qtrm21_export                     => qtrm21_sdo_fifo_empty,                      --                       sdo_empty_qtrm21.export

 	sdi_data_qtrm22_export                      => qtrm22_sdi_data_hps2fifo,                      --                        sdi_data_qtrm22.export
	sdo_data_qtrm22_export                      => qtrm22_sdo_data_fifo2hps,                      --                        sdo_data_qtrm22.export
	sdo_rr_qtrm22_export                        => qtrm22_sdo_rd_rqst,                        --                          sdo_rr_qtrm22.export
	sdo_empty_qtrm22_export                     => qtrm22_sdo_fifo_empty,                      --                       sdo_empty_qtrm22.export

	sdi_data_qtrm23_export                      => qtrm23_sdi_data_hps2fifo,                      --                        sdi_data_qtrm23.export
	sdo_data_qtrm23_export                      => qtrm23_sdo_data_fifo2hps,                      --                        sdo_data_qtrm23.export
	sdo_rr_qtrm23_export                        => qtrm23_sdo_rd_rqst,                        --                          sdo_rr_qtrm23.export
	sdo_empty_qtrm23_export                     => qtrm23_sdo_fifo_empty,                      --                       sdo_empty_qtrm23.export

	sdi_data_qtrm24_export                      => qtrm24_sdi_data_hps2fifo,                      --                        sdi_data_qtrm24.export
	sdo_data_qtrm24_export                      => qtrm24_sdo_data_fifo2hps,                      --                        sdo_data_qtrm24.export
	sdo_rr_qtrm24_export                        => qtrm24_sdo_rd_rqst,                        --                          sdo_rr_qtrm24.export
	sdo_empty_qtrm24_export                     => qtrm24_sdo_fifo_empty,                      --                       sdo_empty_qtrm24.export

	sdi_data_qtrm25_export                      => qtrm25_sdi_data_hps2fifo,                      --                        sdi_data_qtrm25.export
	sdo_data_qtrm25_export                      => qtrm25_sdo_data_fifo2hps,                      --                        sdo_data_qtrm25.export
	sdo_rr_qtrm25_export                        => qtrm25_sdo_rd_rqst,                        --                          sdo_rr_qtrm25.export
	sdo_empty_qtrm25_export                     => qtrm25_sdo_fifo_empty,                     --                       sdo_empty_qtrm25.export

	sdi_data_qtrm26_export                      => qtrm26_sdi_data_hps2fifo,                      --                        sdi_data_qtrm26.export
	sdo_data_qtrm26_export                      => qtrm26_sdo_data_fifo2hps,                      --                        sdo_data_qtrm26.export
	sdo_rr_qtrm26_export                        => qtrm26_sdo_rd_rqst,                        --                          sdo_rr_qtrm26.export
	sdo_empty_qtrm26_export                     => qtrm26_sdo_fifo_empty,                      --                       sdo_empty_qtrm26.export

	sdi_data_qtrm27_export                      => qtrm27_sdi_data_hps2fifo,                      --                        sdi_data_qtrm27.export
	sdo_data_qtrm27_export                      => qtrm27_sdo_data_fifo2hps,                      --                        sdo_data_qtrm27.export
	sdo_rr_qtrm27_export                        => qtrm27_sdo_rd_rqst,                        --                          sdo_rr_qtrm27.export
	sdo_empty_qtrm27_export                     => qtrm27_sdo_fifo_empty,                      --                       sdo_empty_qtrm27.export

	sdi_data_qtrm28_export                      => qtrm28_sdi_data_hps2fifo,                      --                        sdi_data_qtrm28.export
	sdo_data_qtrm28_export                      => qtrm28_sdo_data_fifo2hps,                      --                        sdo_data_qtrm28.export
	sdo_rr_qtrm28_export                        => qtrm28_sdo_rd_rqst,                        --                          sdo_rr_qtrm28.export
	sdo_empty_qtrm28_export                     => qtrm28_sdo_fifo_empty,                      --                       sdo_empty_qtrm28.export

	sdi_data_qtrm29_export                      => qtrm29_sdi_data_hps2fifo,                      --                        sdi_data_qtrm29.export
	sdo_data_qtrm29_export                      => qtrm29_sdo_data_fifo2hps,                      --                        sdo_data_qtrm29.export
	sdo_rr_qtrm29_export                        => qtrm29_sdo_rd_rqst,                        --                          sdo_rr_qtrm29.export
	sdo_empty_qtrm29_export                     => qtrm29_sdo_fifo_empty,                      --                       sdo_empty_qtrm29.export

	sdi_data_qtrm30_export                      => qtrm30_sdi_data_hps2fifo,                      --                        sdi_data_qtrm30.export
	sdo_data_qtrm30_export                      => qtrm30_sdo_data_fifo2hps,                      --                        sdo_data_qtrm30.export
	sdo_rr_qtrm30_export                        => qtrm30_sdo_rd_rqst,                        --                          sdo_rr_qtrm30.export
	sdo_empty_qtrm30_export                     => qtrm30_sdo_fifo_empty,                      --                       sdo_empty_qtrm30.export

	sdi_data_qtrm31_export                      => qtrm31_sdi_data_hps2fifo,                      --                        sdi_data_qtrm31.export
	sdo_data_qtrm31_export                      => qtrm31_sdo_data_fifo2hps,                      --                        sdo_data_qtrm31.export
	sdo_rr_qtrm31_export                        => qtrm31_sdo_rd_rqst,                        --                          sdo_rr_qtrm31.export
	sdo_empty_qtrm31_export                     => qtrm31_sdo_fifo_empty,                      --                       sdo_empty_qtrm31.export

 	sdi_data_qtrm32_export                      => qtrm32_sdi_data_hps2fifo,                      --                        sdi_data_qtrm32.export
	sdo_data_qtrm32_export                      => qtrm32_sdo_data_fifo2hps,                      --                        sdo_data_qtrm32.export
	sdo_rr_qtrm32_export                        => qtrm32_sdo_rd_rqst,                        --                          sdo_rr_qtrm32.export
	sdo_empty_qtrm32_export                     => qtrm32_sdo_fifo_empty,                      --                       sdo_empty_qtrm32.export

	sdi_data_qtrm33_export                      => qtrm33_sdi_data_hps2fifo,                      --                        sdi_data_qtrm33.export
	sdo_data_qtrm33_export                      => qtrm33_sdo_data_fifo2hps,                      --                        sdo_data_qtrm33.export
	sdo_rr_qtrm33_export                        => qtrm33_sdo_rd_rqst,                        --                          sdo_rr_qtrm33.export
	sdo_empty_qtrm33_export                     => qtrm33_sdo_fifo_empty,                      --                       sdo_empty_qtrm33.export

	sdi_data_qtrm34_export                      => qtrm34_sdi_data_hps2fifo,                      --                        sdi_data_qtrm34.export
	sdo_data_qtrm34_export                      => qtrm34_sdo_data_fifo2hps,                      --                        sdo_data_qtrm34.export
	sdo_rr_qtrm34_export                        => qtrm34_sdo_rd_rqst,                        --                          sdo_rr_qtrm34.export
	sdo_empty_qtrm34_export                     => qtrm34_sdo_fifo_empty,                      --                       sdo_empty_qtrm34.export

	sdi_data_qtrm35_export                      => qtrm35_sdi_data_hps2fifo,                      --                        sdi_data_qtrm35.export
	sdo_data_qtrm35_export                      => qtrm35_sdo_data_fifo2hps,                      --                        sdo_data_qtrm35.export
	sdo_rr_qtrm35_export                        => qtrm35_sdo_rd_rqst,                        --                          sdo_rr_qtrm35.export
	sdo_empty_qtrm35_export                     => qtrm35_sdo_fifo_empty,                     --                       sdo_empty_qtrm35.export

	sdi_data_qtrm36_export                      => qtrm36_sdi_data_hps2fifo,                      --                        sdi_data_qtrm36.export
	sdo_data_qtrm36_export                      => qtrm36_sdo_data_fifo2hps,                      --                        sdo_data_qtrm36.export
	sdo_rr_qtrm36_export                        => qtrm36_sdo_rd_rqst,                        --                          sdo_rr_qtrm36.export
	sdo_empty_qtrm36_export                     => qtrm36_sdo_fifo_empty,                      --                       sdo_empty_qtrm36.export

	sdi_data_qtrm37_export                      => qtrm37_sdi_data_hps2fifo,                      --                        sdi_data_qtrm37.export
	sdo_data_qtrm37_export                      => qtrm37_sdo_data_fifo2hps,                      --                        sdo_data_qtrm37.export
	sdo_rr_qtrm37_export                        => qtrm37_sdo_rd_rqst,                        --                          sdo_rr_qtrm37.export
	sdo_empty_qtrm37_export                     => qtrm37_sdo_fifo_empty,                      --                       sdo_empty_qtrm37.export

	sdi_data_qtrm38_export                      => qtrm38_sdi_data_hps2fifo,                      --                        sdi_data_qtrm38.export
	sdo_data_qtrm38_export                      => qtrm38_sdo_data_fifo2hps,                      --                        sdo_data_qtrm38.export
	sdo_rr_qtrm38_export                        => qtrm38_sdo_rd_rqst,                        --                          sdo_rr_qtrm38.export
	sdo_empty_qtrm38_export                     => qtrm38_sdo_fifo_empty,                      --                       sdo_empty_qtrm38.export

	sdi_data_qtrm39_export                      => qtrm39_sdi_data_hps2fifo,                      --                        sdi_data_qtrm39.export
	sdo_data_qtrm39_export                      => qtrm39_sdo_data_fifo2hps,                      --                        sdo_data_qtrm39.export
	sdo_rr_qtrm39_export                        => qtrm39_sdo_rd_rqst,                        --                          sdo_rr_qtrm39.export
	sdo_empty_qtrm39_export                     => qtrm39_sdo_fifo_empty,                      --                       sdo_empty_qtrm39.export

	sdi_data_qtrm40_export                      => qtrm40_sdi_data_hps2fifo,                      --                        sdi_data_qtrm40.export
	sdo_data_qtrm40_export                      => qtrm40_sdo_data_fifo2hps,                      --                        sdo_data_qtrm40.export
	sdo_rr_qtrm40_export                        => qtrm40_sdo_rd_rqst,                        --                          sdo_rr_qtrm40.export
	sdo_empty_qtrm40_export                     => qtrm40_sdo_fifo_empty,                      --                       sdo_empty_qtrm40.export
	
	sdi_data_qtrm41_export                      => qtrm41_sdi_data_hps2fifo,                      --                        sdi_data_qtrm41.export
	sdo_data_qtrm41_export                      => qtrm41_sdo_data_fifo2hps,                      --                        sdo_data_qtrm41.export
	sdo_rr_qtrm41_export                        => qtrm41_sdo_rd_rqst,                        --                          sdo_rr_qtrm41.export
	sdo_empty_qtrm41_export                     => qtrm41_sdo_fifo_empty,                      --                       sdo_empty_qtrm41.export

 	sdi_data_qtrm42_export                      => qtrm42_sdi_data_hps2fifo,                      --                        sdi_data_qtrm42.export
	sdo_data_qtrm42_export                      => qtrm42_sdo_data_fifo2hps,                      --                        sdo_data_qtrm42.export
	sdo_rr_qtrm42_export                        => qtrm42_sdo_rd_rqst,                        --                          sdo_rr_qtrm42.export
	sdo_empty_qtrm42_export                     => qtrm42_sdo_fifo_empty,                      --                       sdo_empty_qtrm42.export

	sdi_data_qtrm43_export                      => qtrm43_sdi_data_hps2fifo,                      --                        sdi_data_qtrm43.export
	sdo_data_qtrm43_export                      => qtrm43_sdo_data_fifo2hps,                      --                        sdo_data_qtrm43.export
	sdo_rr_qtrm43_export                        => qtrm43_sdo_rd_rqst,                        --                          sdo_rr_qtrm43.export
	sdo_empty_qtrm43_export                     => qtrm43_sdo_fifo_empty,                      --                       sdo_empty_qtrm43.export

	sdi_data_qtrm44_export                      => qtrm44_sdi_data_hps2fifo,                      --                        sdi_data_qtrm44.export
	sdo_data_qtrm44_export                      => qtrm44_sdo_data_fifo2hps,                      --                        sdo_data_qtrm44.export
	sdo_rr_qtrm44_export                        => qtrm44_sdo_rd_rqst,                        --                          sdo_rr_qtrm44.export
	sdo_empty_qtrm44_export                     => qtrm44_sdo_fifo_empty,                      --                       sdo_empty_qtrm44.export

	sdi_data_qtrm45_export                      => qtrm45_sdi_data_hps2fifo,                      --                        sdi_data_qtrm45.export
	sdo_data_qtrm45_export                      => qtrm45_sdo_data_fifo2hps,                      --                        sdo_data_qtrm45.export
	sdo_rr_qtrm45_export                        => qtrm45_sdo_rd_rqst,                        --                          sdo_rr_qtrm45.export
	sdo_empty_qtrm45_export                     => qtrm45_sdo_fifo_empty,                     --                       sdo_empty_qtrm45.export

	sdi_data_qtrm46_export                      => qtrm46_sdi_data_hps2fifo,                      --                        sdi_data_qtrm46.export
	sdo_data_qtrm46_export                      => qtrm46_sdo_data_fifo2hps,                      --                        sdo_data_qtrm46.export
	sdo_rr_qtrm46_export                        => qtrm46_sdo_rd_rqst,                        --                          sdo_rr_qtrm46.export
	sdo_empty_qtrm46_export                     => qtrm46_sdo_fifo_empty,                      --                       sdo_empty_qtrm46.export

	sdi_data_qtrm47_export                      => qtrm47_sdi_data_hps2fifo,                      --                        sdi_data_qtrm47.export
	sdo_data_qtrm47_export                      => qtrm47_sdo_data_fifo2hps,                      --                        sdo_data_qtrm47.export
	sdo_rr_qtrm47_export                        => qtrm47_sdo_rd_rqst,                        --                          sdo_rr_qtrm47.export
	sdo_empty_qtrm47_export                     => qtrm47_sdo_fifo_empty,                      --                       sdo_empty_qtrm47.export

	sdi_data_qtrm48_export                      => qtrm48_sdi_data_hps2fifo,                      --                        sdi_data_qtrm48.export
	sdo_data_qtrm48_export                      => qtrm48_sdo_data_fifo2hps,                      --                        sdo_data_qtrm48.export
	sdo_rr_qtrm48_export                        => qtrm48_sdo_rd_rqst,                        --                          sdo_rr_qtrm48.export
	sdo_empty_qtrm48_export                     => qtrm48_sdo_fifo_empty,                      --                       sdo_empty_qtrm48.export

	sdi_data_qtrm49_export                      => qtrm49_sdi_data_hps2fifo,                      --                        sdi_data_qtrm49.export
	sdo_data_qtrm49_export                      => qtrm49_sdo_data_fifo2hps,                      --                        sdo_data_qtrm49.export
	sdo_rr_qtrm49_export                        => qtrm49_sdo_rd_rqst,                        --                          sdo_rr_qtrm49.export
	sdo_empty_qtrm49_export                     => qtrm49_sdo_fifo_empty,                      --                       sdo_empty_qtrm49.export

	sdi_data_qtrm50_export                      => qtrm50_sdi_data_hps2fifo,                      --                        sdi_data_qtrm50.export
	sdo_data_qtrm50_export                      => qtrm50_sdo_data_fifo2hps,                      --                        sdo_data_qtrm50.export
	sdo_rr_qtrm50_export                        => qtrm50_sdo_rd_rqst,                        --                          sdo_rr_qtrm50.export
	sdo_empty_qtrm50_export                     => qtrm50_sdo_fifo_empty                      --                       sdo_empty_qtrm50.export

);


		clk_sig <= clk_25;		-- 100 MHz clock
		rst_sig <= fpga_bresetn;		-- external asyncrnous reset
		
		WR_generation : en_gen
		port map
		 ( 
			clk	 => clk_sig,
			reset	 => '1',
			en_in	 => qtrm_sdi_wr_rqst,
			en_out 	 => qtrm_sdi_wr_rqst_gen
		 );
		
		----------------------------QTRM0 PORTMAPS START-------------------------------------	
		A_qtrm0 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm0_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm0_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm0_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM0_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm0 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM0_AQC_SDO_regen,
			  data_reg		=> qtrm0_data_out,
			  rx_done_tick		=> qtrm0_rx_done_tick
			 );
			 
	 			 
		D_qtrm0 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm0_sdi_fifo_full,
				data  => qtrm0_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm0_sdi_fifo_empty, 					
				rdreq => qtrm0_sdi_fifo_rd_rqst, 				
				q     => qtrm0_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm0 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm0_data_out, 
				wrreq => qtrm0_rx_done_tick,

				empty => qtrm0_sdo_fifo_empty, 					
				rdreq => qtrm0_sdo_rd_rqst_gen, 				
				q     => qtrm0_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm0 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm0_sdo_rd_rqst,
				en_out   => qtrm0_sdo_rd_rqst_gen
			 );	
			 
			 
		G_qtrm0 : synchronizer
			 port map
			 (
			  clk 		=> clk_sig,
			  rst 		=> '1',
			  in_async	=> FPGA_QTRM0_AQC_SDO,
			  out_sync	=> FPGA_QTRM0_AQC_SDO_regen
			 );

----------------------------QTRM0 PORTMAPS END-------------------------------------	

------------------------------QTRM1 PORTMAPS START-------------------------------------	
		A_qtrm1 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm1_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm1_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm1_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM1_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm1 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM1_AQC_SDO_regen,
			  data_reg		=> qtrm1_data_out,
			  rx_done_tick		=> qtrm1_rx_done_tick
			 );
			 
	 			 
		D_qtrm1 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm1_sdi_fifo_full,
				data  => qtrm1_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm1_sdi_fifo_empty, 					
				rdreq => qtrm1_sdi_fifo_rd_rqst, 				
				q     => qtrm1_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm1 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm1_data_out, 
				wrreq => qtrm1_rx_done_tick,

				empty => qtrm1_sdo_fifo_empty, 					
				rdreq => qtrm1_sdo_rd_rqst_gen, 				
				q     => qtrm1_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm1 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm1_sdo_rd_rqst,
				en_out   => qtrm1_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm1 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM1_AQC_SDO,
		  out_sync	=> FPGA_QTRM1_AQC_SDO_regen
		 );
			 
------------------------------QTRM1 PORTMAPS END-------------------------------------	

------------------------------QTRM2 PORTMAPS START-------------------------------------	
		A_qtrm2 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm2_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm2_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm2_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM2_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm2 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM2_AQC_SDO_regen,
			  data_reg		=> qtrm2_data_out,
			  rx_done_tick		=> qtrm2_rx_done_tick
			 );
			 
	 			 
		D_qtrm2 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm2_sdi_fifo_full,
				data  => qtrm2_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm2_sdi_fifo_empty, 					
				rdreq => qtrm2_sdi_fifo_rd_rqst, 				
				q     => qtrm2_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm2 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm2_data_out, 
				wrreq => qtrm2_rx_done_tick,

				empty => qtrm2_sdo_fifo_empty, 					
				rdreq => qtrm2_sdo_rd_rqst_gen, 				
				q     => qtrm2_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm2 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm2_sdo_rd_rqst,
				en_out   => qtrm2_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm2 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM2_AQC_SDO,
		  out_sync	=> FPGA_QTRM2_AQC_SDO_regen
		 );
			 
------------------------------QTRM2 PORTMAPS END-------------------------------------

------------------------------QTRM3 PORTMAPS START-------------------------------------	
		A_qtrm3 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm3_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm3_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm3_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM3_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm3 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM3_AQC_SDO_regen,
			  data_reg		=> qtrm3_data_out,
			  rx_done_tick		=> qtrm3_rx_done_tick
			 );
			 
	 			 
		D_qtrm3 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm3_sdi_fifo_full,
				data  => qtrm3_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm3_sdi_fifo_empty, 					
				rdreq => qtrm3_sdi_fifo_rd_rqst, 				
				q     => qtrm3_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm3 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm3_data_out, 
				wrreq => qtrm3_rx_done_tick,

				empty => qtrm3_sdo_fifo_empty, 					
				rdreq => qtrm3_sdo_rd_rqst_gen, 				
				q     => qtrm3_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm3 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm3_sdo_rd_rqst,
				en_out   => qtrm3_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm3 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM3_AQC_SDO,
		  out_sync	=> FPGA_QTRM3_AQC_SDO_regen
		 );
			 
------------------------------QTRM3 PORTMAPS END-------------------------------------

------------------------------QTRM4 PORTMAPS START-------------------------------------	
		A_qtrm4 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm4_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm4_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm4_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM4_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm4 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM4_AQC_SDO_regen,
			  data_reg		=> qtrm4_data_out,
			  rx_done_tick		=> qtrm4_rx_done_tick
			 );
			 
	 			 
		D_qtrm4 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm4_sdi_fifo_full,
				data  => qtrm4_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm4_sdi_fifo_empty, 					
				rdreq => qtrm4_sdi_fifo_rd_rqst, 				
				q     => qtrm4_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm4 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm4_data_out, 
				wrreq => qtrm4_rx_done_tick,

				empty => qtrm4_sdo_fifo_empty, 					
				rdreq => qtrm4_sdo_rd_rqst_gen, 				
				q     => qtrm4_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm4 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm4_sdo_rd_rqst,
				en_out   => qtrm4_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm4 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM4_AQC_SDO,
		  out_sync	=> FPGA_QTRM4_AQC_SDO_regen
		 );
			 
------------------------------QTRM4 PORTMAPS END-------------------------------------

------------------------------QTRM5 PORTMAPS START-------------------------------------	
		A_qtrm5 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm5_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm5_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm5_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM5_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm5 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM5_AQC_SDO_regen,
			  data_reg		=> qtrm5_data_out,
			  rx_done_tick		=> qtrm5_rx_done_tick
			 );
			 
	 			 
		D_qtrm5 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm5_sdi_fifo_full,
				data  => qtrm5_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm5_sdi_fifo_empty, 					
				rdreq => qtrm5_sdi_fifo_rd_rqst, 				
				q     => qtrm5_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm5 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm5_data_out, 
				wrreq => qtrm5_rx_done_tick,

				empty => qtrm5_sdo_fifo_empty, 					
				rdreq => qtrm5_sdo_rd_rqst_gen, 				
				q     => qtrm5_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm5 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm5_sdo_rd_rqst,
				en_out   => qtrm5_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm5 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM5_AQC_SDO,
		  out_sync	=> FPGA_QTRM5_AQC_SDO_regen
		 );
			 
------------------------------QTRM5 PORTMAPS END-------------------------------------

------------------------------QTRM6 PORTMAPS START-------------------------------------	
		A_qtrm6 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm6_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm6_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm6_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM6_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm6 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM6_AQC_SDO_regen,
			  data_reg		=> qtrm6_data_out,
			  rx_done_tick		=> qtrm6_rx_done_tick
			 );
			 
	 			 
		D_qtrm6 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm6_sdi_fifo_full,
				data  => qtrm6_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm6_sdi_fifo_empty, 					
				rdreq => qtrm6_sdi_fifo_rd_rqst, 				
				q     => qtrm6_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm6 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm6_data_out, 
				wrreq => qtrm6_rx_done_tick,

				empty => qtrm6_sdo_fifo_empty, 					
				rdreq => qtrm6_sdo_rd_rqst_gen, 				
				q     => qtrm6_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm6 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm6_sdo_rd_rqst,
				en_out   => qtrm6_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm6 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM6_AQC_SDO,
		  out_sync	=> FPGA_QTRM6_AQC_SDO_regen
		 );
			 
------------------------------QTRM6 PORTMAPS END-------------------------------------

------------------------------QTRM7 PORTMAPS START-------------------------------------	
		A_qtrm7 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm7_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm7_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm7_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM7_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm7 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM7_AQC_SDO_regen,
			  data_reg		=> qtrm7_data_out,
			  rx_done_tick		=> qtrm7_rx_done_tick
			 );
			 
	 			 
		D_qtrm7 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm7_sdi_fifo_full,
				data  => qtrm7_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm7_sdi_fifo_empty, 					
				rdreq => qtrm7_sdi_fifo_rd_rqst, 				
				q     => qtrm7_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm7 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm7_data_out, 
				wrreq => qtrm7_rx_done_tick,

				empty => qtrm7_sdo_fifo_empty, 					
				rdreq => qtrm7_sdo_rd_rqst_gen, 				
				q     => qtrm7_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm7 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm7_sdo_rd_rqst,
				en_out   => qtrm7_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm7 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM7_AQC_SDO,
		  out_sync	=> FPGA_QTRM7_AQC_SDO_regen
		 );
			 
------------------------------QTRM7 PORTMAPS END-------------------------------------

------------------------------QTRM8 PORTMAPS START-------------------------------------	
		A_qtrm8 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm8_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm8_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm8_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM8_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm8 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM8_AQC_SDO_regen,
			  data_reg		=> qtrm8_data_out,
			  rx_done_tick		=> qtrm8_rx_done_tick
			 );
			 
	 			 
		D_qtrm8 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm8_sdi_fifo_full,
				data  => qtrm8_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm8_sdi_fifo_empty, 					
				rdreq => qtrm8_sdi_fifo_rd_rqst, 				
				q     => qtrm8_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm8 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm8_data_out, 
				wrreq => qtrm8_rx_done_tick,

				empty => qtrm8_sdo_fifo_empty, 					
				rdreq => qtrm8_sdo_rd_rqst_gen, 				
				q     => qtrm8_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm8 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm8_sdo_rd_rqst,
				en_out   => qtrm8_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm8 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM8_AQC_SDO,
		  out_sync	=> FPGA_QTRM8_AQC_SDO_regen
		 );
			 
------------------------------QTRM8 PORTMAPS END-------------------------------------

------------------------------QTRM9 PORTMAPS START-------------------------------------	
		A_qtrm9 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm9_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm9_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm9_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM9_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm9 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM9_AQC_SDO_regen,
			  data_reg		=> qtrm9_data_out,
			  rx_done_tick		=> qtrm9_rx_done_tick
			 );
			 
	 			 
		D_qtrm9 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm9_sdi_fifo_full,
				data  => qtrm9_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm9_sdi_fifo_empty, 					
				rdreq => qtrm9_sdi_fifo_rd_rqst, 				
				q     => qtrm9_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm9 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm9_data_out, 
				wrreq => qtrm9_rx_done_tick,

				empty => qtrm9_sdo_fifo_empty, 					
				rdreq => qtrm9_sdo_rd_rqst_gen, 				
				q     => qtrm9_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm9 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm9_sdo_rd_rqst,
				en_out   => qtrm9_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm9 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM9_AQC_SDO,
		  out_sync	=> FPGA_QTRM9_AQC_SDO_regen
		 );
			 
------------------------------QTRM9 PORTMAPS END-------------------------------------

------------------------------QTRM10 PORTMAPS START-------------------------------------	
		A_qtrm10 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm10_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm10_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm10_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM10_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm10 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM10_AQC_SDO_regen,
			  data_reg		=> qtrm10_data_out,
			  rx_done_tick		=> qtrm10_rx_done_tick
			 );
			 
	 			 
		D_qtrm10 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm10_sdi_fifo_full,
				data  => qtrm10_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm10_sdi_fifo_empty, 					
				rdreq => qtrm10_sdi_fifo_rd_rqst, 				
				q     => qtrm10_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm10 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm10_data_out, 
				wrreq => qtrm10_rx_done_tick,

				empty => qtrm10_sdo_fifo_empty, 					
				rdreq => qtrm10_sdo_rd_rqst_gen, 				
				q     => qtrm10_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm10 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm10_sdo_rd_rqst,
				en_out   => qtrm10_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm10 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM10_AQC_SDO,
		  out_sync	=> FPGA_QTRM10_AQC_SDO_regen
		 );
			 
------------------------------QTRM10 PORTMAPS END-------------------------------------

------------------------------QTRM11 PORTMAPS START-------------------------------------	
		A_qtrm11 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm11_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm11_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm11_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM11_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm11 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM11_AQC_SDO_regen,
			  data_reg		=> qtrm11_data_out,
			  rx_done_tick		=> qtrm11_rx_done_tick
			 );
			 
	 			 
		D_qtrm11 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm11_sdi_fifo_full,
				data  => qtrm11_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm11_sdi_fifo_empty, 					
				rdreq => qtrm11_sdi_fifo_rd_rqst, 				
				q     => qtrm11_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm11 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm11_data_out, 
				wrreq => qtrm11_rx_done_tick,

				empty => qtrm11_sdo_fifo_empty, 					
				rdreq => qtrm11_sdo_rd_rqst_gen, 				
				q     => qtrm11_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm11 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm11_sdo_rd_rqst,
				en_out   => qtrm11_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm11 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM11_AQC_SDO,
		  out_sync	=> FPGA_QTRM11_AQC_SDO_regen
		 );
			 
------------------------------QTRM11 PORTMAPS END-------------------------------------	

------------------------------QTRM12 PORTMAPS START-------------------------------------	
		A_qtrm12 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm12_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm12_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm12_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM12_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm12 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM12_AQC_SDO_regen,
			  data_reg		=> qtrm12_data_out,
			  rx_done_tick		=> qtrm12_rx_done_tick
			 );
			 
	 			 
		D_qtrm12 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm12_sdi_fifo_full,
				data  => qtrm12_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm12_sdi_fifo_empty, 					
				rdreq => qtrm12_sdi_fifo_rd_rqst, 				
				q     => qtrm12_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm12 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm12_data_out, 
				wrreq => qtrm12_rx_done_tick,

				empty => qtrm12_sdo_fifo_empty, 					
				rdreq => qtrm12_sdo_rd_rqst_gen, 				
				q     => qtrm12_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm12 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm12_sdo_rd_rqst,
				en_out   => qtrm12_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm12 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM12_AQC_SDO,
		  out_sync	=> FPGA_QTRM12_AQC_SDO_regen
		 );
			 
------------------------------QTRM12 PORTMAPS END-------------------------------------

------------------------------QTRM13 PORTMAPS START-------------------------------------	
		A_qtrm13 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm13_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm13_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm13_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM13_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm13 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM13_AQC_SDO_regen,
			  data_reg		=> qtrm13_data_out,
			  rx_done_tick		=> qtrm13_rx_done_tick
			 );
			 
	 			 
		D_qtrm13 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm13_sdi_fifo_full,
				data  => qtrm13_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm13_sdi_fifo_empty, 					
				rdreq => qtrm13_sdi_fifo_rd_rqst, 				
				q     => qtrm13_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm13 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm13_data_out, 
				wrreq => qtrm13_rx_done_tick,

				empty => qtrm13_sdo_fifo_empty, 					
				rdreq => qtrm13_sdo_rd_rqst_gen, 				
				q     => qtrm13_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm13 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm13_sdo_rd_rqst,
				en_out   => qtrm13_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm13 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM13_AQC_SDO,
		  out_sync	=> FPGA_QTRM13_AQC_SDO_regen
		 );
			 
------------------------------QTRM13 PORTMAPS END-------------------------------------

------------------------------QTRM14 PORTMAPS START-------------------------------------	
		A_qtrm14 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm14_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm14_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm14_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM14_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm14 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM14_AQC_SDO_regen,
			  data_reg		=> qtrm14_data_out,
			  rx_done_tick		=> qtrm14_rx_done_tick
			 );
			 
	 			 
		D_qtrm14 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm14_sdi_fifo_full,
				data  => qtrm14_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm14_sdi_fifo_empty, 					
				rdreq => qtrm14_sdi_fifo_rd_rqst, 				
				q     => qtrm14_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm14 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm14_data_out, 
				wrreq => qtrm14_rx_done_tick,

				empty => qtrm14_sdo_fifo_empty, 					
				rdreq => qtrm14_sdo_rd_rqst_gen, 				
				q     => qtrm14_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm14 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm14_sdo_rd_rqst,
				en_out   => qtrm14_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm14 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM14_AQC_SDO,
		  out_sync	=> FPGA_QTRM14_AQC_SDO_regen
		 );
			 
------------------------------QTRM14 PORTMAPS END-------------------------------------

------------------------------QTRM15 PORTMAPS START-------------------------------------	
		A_qtrm15 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm15_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm15_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm15_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM15_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm15 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM15_AQC_SDO_regen,
			  data_reg		=> qtrm15_data_out,
			  rx_done_tick		=> qtrm15_rx_done_tick
			 );
			 
	 			 
		D_qtrm15 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm15_sdi_fifo_full,
				data  => qtrm15_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm15_sdi_fifo_empty, 					
				rdreq => qtrm15_sdi_fifo_rd_rqst, 				
				q     => qtrm15_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm15 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm15_data_out, 
				wrreq => qtrm15_rx_done_tick,

				empty => qtrm15_sdo_fifo_empty, 					
				rdreq => qtrm15_sdo_rd_rqst_gen, 				
				q     => qtrm15_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm15 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm15_sdo_rd_rqst,
				en_out   => qtrm15_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm15 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM15_AQC_SDO,
		  out_sync	=> FPGA_QTRM15_AQC_SDO_regen
		 );
			 
------------------------------QTRM15 PORTMAPS END-------------------------------------

------------------------------QTRM16 PORTMAPS START-------------------------------------	
		A_qtrm16 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm16_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm16_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm16_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM16_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm16 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM16_AQC_SDO_regen,
			  data_reg		=> qtrm16_data_out,
			  rx_done_tick		=> qtrm16_rx_done_tick
			 );
			 
	 			 
		D_qtrm16 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm16_sdi_fifo_full,
				data  => qtrm16_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm16_sdi_fifo_empty, 					
				rdreq => qtrm16_sdi_fifo_rd_rqst, 				
				q     => qtrm16_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm16 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm16_data_out, 
				wrreq => qtrm16_rx_done_tick,

				empty => qtrm16_sdo_fifo_empty, 					
				rdreq => qtrm16_sdo_rd_rqst_gen, 				
				q     => qtrm16_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm16 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm16_sdo_rd_rqst,
				en_out   => qtrm16_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm16 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM16_AQC_SDO,
		  out_sync	=> FPGA_QTRM16_AQC_SDO_regen
		 );
			 
------------------------------QTRM16 PORTMAPS END-------------------------------------

------------------------------QTRM17 PORTMAPS START-------------------------------------	
		A_qtrm17 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm17_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm17_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm17_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM17_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm17 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM17_AQC_SDO_regen,
			  data_reg		=> qtrm17_data_out,
			  rx_done_tick		=> qtrm17_rx_done_tick
			 );
			 
	 			 
		D_qtrm17 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm17_sdi_fifo_full,
				data  => qtrm17_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm17_sdi_fifo_empty, 					
				rdreq => qtrm17_sdi_fifo_rd_rqst, 				
				q     => qtrm17_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm17 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm17_data_out, 
				wrreq => qtrm17_rx_done_tick,

				empty => qtrm17_sdo_fifo_empty, 					
				rdreq => qtrm17_sdo_rd_rqst_gen, 				
				q     => qtrm17_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm17 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm17_sdo_rd_rqst,
				en_out   => qtrm17_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm17 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM17_AQC_SDO,
		  out_sync	=> FPGA_QTRM17_AQC_SDO_regen
		 );
			 
------------------------------QTRM17 PORTMAPS END-------------------------------------

------------------------------QTRM18 PORTMAPS START-------------------------------------	
		A_qtrm18 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm18_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm18_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm18_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM18_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm18 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM18_AQC_SDO_regen,
			  data_reg		=> qtrm18_data_out,
			  rx_done_tick		=> qtrm18_rx_done_tick
			 );
			 
	 			 
		D_qtrm18 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm18_sdi_fifo_full,
				data  => qtrm18_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm18_sdi_fifo_empty, 					
				rdreq => qtrm18_sdi_fifo_rd_rqst, 				
				q     => qtrm18_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm18 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm18_data_out, 
				wrreq => qtrm18_rx_done_tick,

				empty => qtrm18_sdo_fifo_empty, 					
				rdreq => qtrm18_sdo_rd_rqst_gen, 				
				q     => qtrm18_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm18 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm18_sdo_rd_rqst,
				en_out   => qtrm18_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm18 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM18_AQC_SDO,
		  out_sync	=> FPGA_QTRM18_AQC_SDO_regen
		 );
			 
------------------------------QTRM18 PORTMAPS END-------------------------------------

------------------------------QTRM19 PORTMAPS START-------------------------------------	
		A_qtrm19 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm19_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm19_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm19_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM19_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm19 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM19_AQC_SDO_regen,
			  data_reg		=> qtrm19_data_out,
			  rx_done_tick		=> qtrm19_rx_done_tick
			 );
			 
	 			 
		D_qtrm19 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm19_sdi_fifo_full,
				data  => qtrm19_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm19_sdi_fifo_empty, 					
				rdreq => qtrm19_sdi_fifo_rd_rqst, 				
				q     => qtrm19_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm19 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm19_data_out, 
				wrreq => qtrm19_rx_done_tick,

				empty => qtrm19_sdo_fifo_empty, 					
				rdreq => qtrm19_sdo_rd_rqst_gen, 				
				q     => qtrm19_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm19 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm19_sdo_rd_rqst,
				en_out   => qtrm19_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm19 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM19_AQC_SDO,
		  out_sync	=> FPGA_QTRM19_AQC_SDO_regen
		 );
			 
------------------------------QTRM19 PORTMAPS END-------------------------------------

------------------------------QTRM20 PORTMAPS START-------------------------------------	
		A_qtrm20 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm20_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm20_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm20_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM20_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm20 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM20_AQC_SDO_regen,
			  data_reg		=> qtrm20_data_out,
			  rx_done_tick		=> qtrm20_rx_done_tick
			 );
			 
	 			 
		D_qtrm20 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm20_sdi_fifo_full,
				data  => qtrm20_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm20_sdi_fifo_empty, 					
				rdreq => qtrm20_sdi_fifo_rd_rqst, 				
				q     => qtrm20_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm20 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm20_data_out, 
				wrreq => qtrm20_rx_done_tick,

				empty => qtrm20_sdo_fifo_empty, 					
				rdreq => qtrm20_sdo_rd_rqst_gen, 				
				q     => qtrm20_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm20 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm20_sdo_rd_rqst,
				en_out   => qtrm20_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm20 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM20_AQC_SDO,
		  out_sync	=> FPGA_QTRM20_AQC_SDO_regen
		 );
			 
------------------------------QTRM20 PORTMAPS END-------------------------------------

------------------------------QTRM21 PORTMAPS START-------------------------------------	
		A_qtrm21 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm21_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm21_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm21_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM21_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm21 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM21_AQC_SDO_regen,
			  data_reg		=> qtrm21_data_out,
			  rx_done_tick		=> qtrm21_rx_done_tick
			 );
			 
	 			 
		D_qtrm21 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm21_sdi_fifo_full,
				data  => qtrm21_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm21_sdi_fifo_empty, 					
				rdreq => qtrm21_sdi_fifo_rd_rqst, 				
				q     => qtrm21_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm21 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm21_data_out, 
				wrreq => qtrm21_rx_done_tick,

				empty => qtrm21_sdo_fifo_empty, 					
				rdreq => qtrm21_sdo_rd_rqst_gen, 				
				q     => qtrm21_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm21 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm21_sdo_rd_rqst,
				en_out   => qtrm21_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm21 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM21_AQC_SDO,
		  out_sync	=> FPGA_QTRM21_AQC_SDO_regen
		 );
			 
------------------------------QTRM21 PORTMAPS END-------------------------------------	

------------------------------QTRM22 PORTMAPS START-------------------------------------	
		A_qtrm22 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm22_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm22_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm22_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM22_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm22 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM22_AQC_SDO_regen,
			  data_reg		=> qtrm22_data_out,
			  rx_done_tick		=> qtrm22_rx_done_tick
			 );
			 
	 			 
		D_qtrm22 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm22_sdi_fifo_full,
				data  => qtrm22_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm22_sdi_fifo_empty, 					
				rdreq => qtrm22_sdi_fifo_rd_rqst, 				
				q     => qtrm22_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm22 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm22_data_out, 
				wrreq => qtrm22_rx_done_tick,

				empty => qtrm22_sdo_fifo_empty, 					
				rdreq => qtrm22_sdo_rd_rqst_gen, 				
				q     => qtrm22_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm22 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm22_sdo_rd_rqst,
				en_out   => qtrm22_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm22 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM22_AQC_SDO,
		  out_sync	=> FPGA_QTRM22_AQC_SDO_regen
		 );
			 
------------------------------QTRM22 PORTMAPS END-------------------------------------

------------------------------QTRM23 PORTMAPS START-------------------------------------	
		A_qtrm23 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm23_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm23_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm23_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM23_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm23 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM23_AQC_SDO_regen,
			  data_reg		=> qtrm23_data_out,
			  rx_done_tick		=> qtrm23_rx_done_tick
			 );
			 
	 			 
		D_qtrm23 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm23_sdi_fifo_full,
				data  => qtrm23_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm23_sdi_fifo_empty, 					
				rdreq => qtrm23_sdi_fifo_rd_rqst, 				
				q     => qtrm23_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm23 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm23_data_out, 
				wrreq => qtrm23_rx_done_tick,

				empty => qtrm23_sdo_fifo_empty, 					
				rdreq => qtrm23_sdo_rd_rqst_gen, 				
				q     => qtrm23_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm23 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm23_sdo_rd_rqst,
				en_out   => qtrm23_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm23 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM23_AQC_SDO,
		  out_sync	=> FPGA_QTRM23_AQC_SDO_regen
		 );
			 
------------------------------QTRM23 PORTMAPS END-------------------------------------

------------------------------QTRM24 PORTMAPS START-------------------------------------	
		A_qtrm24 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm24_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm24_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm24_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM24_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm24 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM24_AQC_SDO_regen,
			  data_reg		=> qtrm24_data_out,
			  rx_done_tick		=> qtrm24_rx_done_tick
			 );
			 
	 			 
		D_qtrm24 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm24_sdi_fifo_full,
				data  => qtrm24_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm24_sdi_fifo_empty, 					
				rdreq => qtrm24_sdi_fifo_rd_rqst, 				
				q     => qtrm24_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm24 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm24_data_out, 
				wrreq => qtrm24_rx_done_tick,

				empty => qtrm24_sdo_fifo_empty, 					
				rdreq => qtrm24_sdo_rd_rqst_gen, 				
				q     => qtrm24_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm24 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm24_sdo_rd_rqst,
				en_out   => qtrm24_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm24 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM24_AQC_SDO,
		  out_sync	=> FPGA_QTRM24_AQC_SDO_regen
		 );
			 
------------------------------QTRM24 PORTMAPS END-------------------------------------

------------------------------QTRM25 PORTMAPS START-------------------------------------	
		A_qtrm25 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm25_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm25_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm25_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM25_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm25 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM25_AQC_SDO_regen,
			  data_reg		=> qtrm25_data_out,
			  rx_done_tick		=> qtrm25_rx_done_tick
			 );
			 
	 			 
		D_qtrm25 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm25_sdi_fifo_full,
				data  => qtrm25_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm25_sdi_fifo_empty, 					
				rdreq => qtrm25_sdi_fifo_rd_rqst, 				
				q     => qtrm25_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm25 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm25_data_out, 
				wrreq => qtrm25_rx_done_tick,

				empty => qtrm25_sdo_fifo_empty, 					
				rdreq => qtrm25_sdo_rd_rqst_gen, 				
				q     => qtrm25_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm25 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm25_sdo_rd_rqst,
				en_out   => qtrm25_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm25 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM25_AQC_SDO,
		  out_sync	=> FPGA_QTRM25_AQC_SDO_regen
		 );
			 
------------------------------QTRM25 PORTMAPS END-------------------------------------

------------------------------QTRM26 PORTMAPS START-------------------------------------	
		A_qtrm26 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm26_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm26_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm26_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM26_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm26 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM26_AQC_SDO_regen,
			  data_reg		=> qtrm26_data_out,
			  rx_done_tick		=> qtrm26_rx_done_tick
			 );
			 
	 			 
		D_qtrm26 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm26_sdi_fifo_full,
				data  => qtrm26_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm26_sdi_fifo_empty, 					
				rdreq => qtrm26_sdi_fifo_rd_rqst, 				
				q     => qtrm26_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm26 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm26_data_out, 
				wrreq => qtrm26_rx_done_tick,

				empty => qtrm26_sdo_fifo_empty, 					
				rdreq => qtrm26_sdo_rd_rqst_gen, 				
				q     => qtrm26_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm26 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm26_sdo_rd_rqst,
				en_out   => qtrm26_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm26 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM26_AQC_SDO,
		  out_sync	=> FPGA_QTRM26_AQC_SDO_regen
		 );
			 
------------------------------QTRM26 PORTMAPS END-------------------------------------

------------------------------QTRM27 PORTMAPS START-------------------------------------	
		A_qtrm27 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm27_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm27_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm27_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM27_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm27 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM27_AQC_SDO_regen,
			  data_reg		=> qtrm27_data_out,
			  rx_done_tick		=> qtrm27_rx_done_tick
			 );
			 
	 			 
		D_qtrm27 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm27_sdi_fifo_full,
				data  => qtrm27_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm27_sdi_fifo_empty, 					
				rdreq => qtrm27_sdi_fifo_rd_rqst, 				
				q     => qtrm27_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm27 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm27_data_out, 
				wrreq => qtrm27_rx_done_tick,

				empty => qtrm27_sdo_fifo_empty, 					
				rdreq => qtrm27_sdo_rd_rqst_gen, 				
				q     => qtrm27_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm27 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm27_sdo_rd_rqst,
				en_out   => qtrm27_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm27 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM27_AQC_SDO,
		  out_sync	=> FPGA_QTRM27_AQC_SDO_regen
		 );
			 
------------------------------QTRM27 PORTMAPS END-------------------------------------

------------------------------QTRM28 PORTMAPS START-------------------------------------	
		A_qtrm28 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm28_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm28_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm28_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM28_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm28 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM28_AQC_SDO_regen,
			  data_reg		=> qtrm28_data_out,
			  rx_done_tick		=> qtrm28_rx_done_tick
			 );
			 
	 			 
		D_qtrm28 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm28_sdi_fifo_full,
				data  => qtrm28_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm28_sdi_fifo_empty, 					
				rdreq => qtrm28_sdi_fifo_rd_rqst, 				
				q     => qtrm28_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm28 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm28_data_out, 
				wrreq => qtrm28_rx_done_tick,

				empty => qtrm28_sdo_fifo_empty, 					
				rdreq => qtrm28_sdo_rd_rqst_gen, 				
				q     => qtrm28_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm28 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm28_sdo_rd_rqst,
				en_out   => qtrm28_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm28 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM28_AQC_SDO,
		  out_sync	=> FPGA_QTRM28_AQC_SDO_regen
		 );
			 
------------------------------QTRM28 PORTMAPS END-------------------------------------

------------------------------QTRM29 PORTMAPS START-------------------------------------	
		A_qtrm29 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm29_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm29_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm29_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM29_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm29 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM29_AQC_SDO_regen,
			  data_reg		=> qtrm29_data_out,
			  rx_done_tick		=> qtrm29_rx_done_tick
			 );
			 
	 			 
		D_qtrm29 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm29_sdi_fifo_full,
				data  => qtrm29_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm29_sdi_fifo_empty, 					
				rdreq => qtrm29_sdi_fifo_rd_rqst, 				
				q     => qtrm29_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm29 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm29_data_out, 
				wrreq => qtrm29_rx_done_tick,

				empty => qtrm29_sdo_fifo_empty, 					
				rdreq => qtrm29_sdo_rd_rqst_gen, 				
				q     => qtrm29_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm29 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm29_sdo_rd_rqst,
				en_out   => qtrm29_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm29 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM29_AQC_SDO,
		  out_sync	=> FPGA_QTRM29_AQC_SDO_regen
		 );
			 
------------------------------QTRM29 PORTMAPS END-------------------------------------

------------------------------QTRM30 PORTMAPS START-------------------------------------	
		A_qtrm30 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm30_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm30_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm30_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM30_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm30 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM30_AQC_SDO_regen,
			  data_reg		=> qtrm30_data_out,
			  rx_done_tick		=> qtrm30_rx_done_tick
			 );
			 
	 			 
		D_qtrm30 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm30_sdi_fifo_full,
				data  => qtrm30_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm30_sdi_fifo_empty, 					
				rdreq => qtrm30_sdi_fifo_rd_rqst, 				
				q     => qtrm30_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm30 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm30_data_out, 
				wrreq => qtrm30_rx_done_tick,

				empty => qtrm30_sdo_fifo_empty, 					
				rdreq => qtrm30_sdo_rd_rqst_gen, 				
				q     => qtrm30_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm30 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm30_sdo_rd_rqst,
				en_out   => qtrm30_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm30 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM30_AQC_SDO,
		  out_sync	=> FPGA_QTRM30_AQC_SDO_regen
		 );
			 
------------------------------QTRM30 PORTMAPS END-------------------------------------

------------------------------QTRM31 PORTMAPS START-------------------------------------	
		A_qtrm31 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm31_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm31_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm31_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM31_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm31 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM31_AQC_SDO_regen,
			  data_reg		=> qtrm31_data_out,
			  rx_done_tick		=> qtrm31_rx_done_tick
			 );
			 
	 			 
		D_qtrm31 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm31_sdi_fifo_full,
				data  => qtrm31_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm31_sdi_fifo_empty, 					
				rdreq => qtrm31_sdi_fifo_rd_rqst, 				
				q     => qtrm31_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm31 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm31_data_out, 
				wrreq => qtrm31_rx_done_tick,

				empty => qtrm31_sdo_fifo_empty, 					
				rdreq => qtrm31_sdo_rd_rqst_gen, 				
				q     => qtrm31_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm31 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm31_sdo_rd_rqst,
				en_out   => qtrm31_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm31 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM31_AQC_SDO,
		  out_sync	=> FPGA_QTRM31_AQC_SDO_regen
		 );
			 
------------------------------QTRM31 PORTMAPS END-------------------------------------	

------------------------------QTRM32 PORTMAPS START-------------------------------------	
		A_qtrm32 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm32_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm32_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm32_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM32_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm32 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM32_AQC_SDO_regen,
			  data_reg		=> qtrm32_data_out,
			  rx_done_tick		=> qtrm32_rx_done_tick
			 );
			 
	 			 
		D_qtrm32 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm32_sdi_fifo_full,
				data  => qtrm32_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm32_sdi_fifo_empty, 					
				rdreq => qtrm32_sdi_fifo_rd_rqst, 				
				q     => qtrm32_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm32 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm32_data_out, 
				wrreq => qtrm32_rx_done_tick,

				empty => qtrm32_sdo_fifo_empty, 					
				rdreq => qtrm32_sdo_rd_rqst_gen, 				
				q     => qtrm32_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm32 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm32_sdo_rd_rqst,
				en_out   => qtrm32_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm32 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM32_AQC_SDO,
		  out_sync	=> FPGA_QTRM32_AQC_SDO_regen
		 );
			 
------------------------------QTRM32 PORTMAPS END-------------------------------------

------------------------------QTRM33 PORTMAPS START-------------------------------------	
		A_qtrm33 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm33_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm33_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm33_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM33_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm33 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM33_AQC_SDO_regen,
			  data_reg		=> qtrm33_data_out,
			  rx_done_tick		=> qtrm33_rx_done_tick
			 );
			 
	 			 
		D_qtrm33 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm33_sdi_fifo_full,
				data  => qtrm33_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm33_sdi_fifo_empty, 					
				rdreq => qtrm33_sdi_fifo_rd_rqst, 				
				q     => qtrm33_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm33 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm33_data_out, 
				wrreq => qtrm33_rx_done_tick,

				empty => qtrm33_sdo_fifo_empty, 					
				rdreq => qtrm33_sdo_rd_rqst_gen, 				
				q     => qtrm33_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm33 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm33_sdo_rd_rqst,
				en_out   => qtrm33_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm33 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM33_AQC_SDO,
		  out_sync	=> FPGA_QTRM33_AQC_SDO_regen
		 );
			 
------------------------------QTRM33 PORTMAPS END-------------------------------------

------------------------------QTRM34 PORTMAPS START-------------------------------------	
		A_qtrm34 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm34_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm34_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm34_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM34_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm34 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM34_AQC_SDO_regen,
			  data_reg		=> qtrm34_data_out,
			  rx_done_tick		=> qtrm34_rx_done_tick
			 );
			 
	 			 
		D_qtrm34 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm34_sdi_fifo_full,
				data  => qtrm34_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm34_sdi_fifo_empty, 					
				rdreq => qtrm34_sdi_fifo_rd_rqst, 				
				q     => qtrm34_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm34 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm34_data_out, 
				wrreq => qtrm34_rx_done_tick,

				empty => qtrm34_sdo_fifo_empty, 					
				rdreq => qtrm34_sdo_rd_rqst_gen, 				
				q     => qtrm34_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm34 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm34_sdo_rd_rqst,
				en_out   => qtrm34_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm34 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM34_AQC_SDO,
		  out_sync	=> FPGA_QTRM34_AQC_SDO_regen
		 );
			 
------------------------------QTRM34 PORTMAPS END-------------------------------------

------------------------------QTRM35 PORTMAPS START-------------------------------------	
		A_qtrm35 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm35_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm35_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm35_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM35_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm35 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM35_AQC_SDO_regen,
			  data_reg		=> qtrm35_data_out,
			  rx_done_tick		=> qtrm35_rx_done_tick
			 );
			 
	 			 
		D_qtrm35 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm35_sdi_fifo_full,
				data  => qtrm35_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm35_sdi_fifo_empty, 					
				rdreq => qtrm35_sdi_fifo_rd_rqst, 				
				q     => qtrm35_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm35 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm35_data_out, 
				wrreq => qtrm35_rx_done_tick,

				empty => qtrm35_sdo_fifo_empty, 					
				rdreq => qtrm35_sdo_rd_rqst_gen, 				
				q     => qtrm35_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm35 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm35_sdo_rd_rqst,
				en_out   => qtrm35_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm35 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM35_AQC_SDO,
		  out_sync	=> FPGA_QTRM35_AQC_SDO_regen
		 );
			 
------------------------------QTRM35 PORTMAPS END-------------------------------------

------------------------------QTRM36 PORTMAPS START-------------------------------------	
		A_qtrm36 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm36_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm36_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm36_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM36_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm36 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM36_AQC_SDO_regen,
			  data_reg		=> qtrm36_data_out,
			  rx_done_tick		=> qtrm36_rx_done_tick
			 );
			 
	 			 
		D_qtrm36 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm36_sdi_fifo_full,
				data  => qtrm36_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm36_sdi_fifo_empty, 					
				rdreq => qtrm36_sdi_fifo_rd_rqst, 				
				q     => qtrm36_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm36 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm36_data_out, 
				wrreq => qtrm36_rx_done_tick,

				empty => qtrm36_sdo_fifo_empty, 					
				rdreq => qtrm36_sdo_rd_rqst_gen, 				
				q     => qtrm36_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm36 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm36_sdo_rd_rqst,
				en_out   => qtrm36_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm36 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM36_AQC_SDO,
		  out_sync	=> FPGA_QTRM36_AQC_SDO_regen
		 );
			 
------------------------------QTRM36 PORTMAPS END-------------------------------------

------------------------------QTRM37 PORTMAPS START-------------------------------------	
		A_qtrm37 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm37_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm37_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm37_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM37_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm37 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM37_AQC_SDO_regen,
			  data_reg		=> qtrm37_data_out,
			  rx_done_tick		=> qtrm37_rx_done_tick
			 );
			 
	 			 
		D_qtrm37 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm37_sdi_fifo_full,
				data  => qtrm37_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm37_sdi_fifo_empty, 					
				rdreq => qtrm37_sdi_fifo_rd_rqst, 				
				q     => qtrm37_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm37 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm37_data_out, 
				wrreq => qtrm37_rx_done_tick,

				empty => qtrm37_sdo_fifo_empty, 					
				rdreq => qtrm37_sdo_rd_rqst_gen, 				
				q     => qtrm37_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm37 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm37_sdo_rd_rqst,
				en_out   => qtrm37_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm37 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM37_AQC_SDO,
		  out_sync	=> FPGA_QTRM37_AQC_SDO_regen
		 );
			 
------------------------------QTRM37 PORTMAPS END-------------------------------------

------------------------------QTRM38 PORTMAPS START-------------------------------------	
		A_qtrm38 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm38_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm38_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm38_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM38_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm38 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM38_AQC_SDO_regen,
			  data_reg		=> qtrm38_data_out,
			  rx_done_tick		=> qtrm38_rx_done_tick
			 );
			 
	 			 
		D_qtrm38 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm38_sdi_fifo_full,
				data  => qtrm38_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm38_sdi_fifo_empty, 					
				rdreq => qtrm38_sdi_fifo_rd_rqst, 				
				q     => qtrm38_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm38 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm38_data_out, 
				wrreq => qtrm38_rx_done_tick,

				empty => qtrm38_sdo_fifo_empty, 					
				rdreq => qtrm38_sdo_rd_rqst_gen, 				
				q     => qtrm38_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm38 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm38_sdo_rd_rqst,
				en_out   => qtrm38_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm38 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM38_AQC_SDO,
		  out_sync	=> FPGA_QTRM38_AQC_SDO_regen
		 );
			 
------------------------------QTRM38 PORTMAPS END-------------------------------------

------------------------------QTRM39 PORTMAPS START-------------------------------------	
		A_qtrm39 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm39_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm39_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm39_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM39_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm39 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM39_AQC_SDO_regen,
			  data_reg		=> qtrm39_data_out,
			  rx_done_tick		=> qtrm39_rx_done_tick
			 );
			 
	 			 
		D_qtrm39 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm39_sdi_fifo_full,
				data  => qtrm39_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm39_sdi_fifo_empty, 					
				rdreq => qtrm39_sdi_fifo_rd_rqst, 				
				q     => qtrm39_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm39 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm39_data_out, 
				wrreq => qtrm39_rx_done_tick,

				empty => qtrm39_sdo_fifo_empty, 					
				rdreq => qtrm39_sdo_rd_rqst_gen, 				
				q     => qtrm39_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm39 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm39_sdo_rd_rqst,
				en_out   => qtrm39_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm39 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM39_AQC_SDO,
		  out_sync	=> FPGA_QTRM39_AQC_SDO_regen
		 );
			 
------------------------------QTRM39 PORTMAPS END-------------------------------------

------------------------------QTRM40 PORTMAPS START-------------------------------------	
		A_qtrm40 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm40_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm40_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm40_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM40_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm40 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM40_AQC_SDO_regen,
			  data_reg		=> qtrm40_data_out,
			  rx_done_tick		=> qtrm40_rx_done_tick
			 );
			 
	 			 
		D_qtrm40 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm40_sdi_fifo_full,
				data  => qtrm40_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm40_sdi_fifo_empty, 					
				rdreq => qtrm40_sdi_fifo_rd_rqst, 				
				q     => qtrm40_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm40 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm40_data_out, 
				wrreq => qtrm40_rx_done_tick,

				empty => qtrm40_sdo_fifo_empty, 					
				rdreq => qtrm40_sdo_rd_rqst_gen, 				
				q     => qtrm40_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm40 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm40_sdo_rd_rqst,
				en_out   => qtrm40_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm40 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM40_AQC_SDO,
		  out_sync	=> FPGA_QTRM40_AQC_SDO_regen
		 );
			 
------------------------------QTRM40 PORTMAPS END-------------------------------------

------------------------------QTRM41 PORTMAPS START-------------------------------------	
		A_qtrm41 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm41_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm41_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm41_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM41_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm41 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM41_AQC_SDO_regen,
			  data_reg		=> qtrm41_data_out,
			  rx_done_tick		=> qtrm41_rx_done_tick
			 );
			 
	 			 
		D_qtrm41 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm41_sdi_fifo_full,
				data  => qtrm41_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm41_sdi_fifo_empty, 					
				rdreq => qtrm41_sdi_fifo_rd_rqst, 				
				q     => qtrm41_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm41 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm41_data_out, 
				wrreq => qtrm41_rx_done_tick,

				empty => qtrm41_sdo_fifo_empty, 					
				rdreq => qtrm41_sdo_rd_rqst_gen, 				
				q     => qtrm41_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm41 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm41_sdo_rd_rqst,
				en_out   => qtrm41_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm41 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM41_AQC_SDO,
		  out_sync	=> FPGA_QTRM41_AQC_SDO_regen
		 );
			 
------------------------------QTRM41 PORTMAPS END-------------------------------------	

------------------------------QTRM42 PORTMAPS START-------------------------------------	
		A_qtrm42 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm42_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm42_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm42_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM42_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm42 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM42_AQC_SDO_regen,
			  data_reg		=> qtrm42_data_out,
			  rx_done_tick		=> qtrm42_rx_done_tick
			 );
			 
	 			 
		D_qtrm42 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm42_sdi_fifo_full,
				data  => qtrm42_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm42_sdi_fifo_empty, 					
				rdreq => qtrm42_sdi_fifo_rd_rqst, 				
				q     => qtrm42_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm42 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm42_data_out, 
				wrreq => qtrm42_rx_done_tick,

				empty => qtrm42_sdo_fifo_empty, 					
				rdreq => qtrm42_sdo_rd_rqst_gen, 				
				q     => qtrm42_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm42 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm42_sdo_rd_rqst,
				en_out   => qtrm42_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm42 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM42_AQC_SDO,
		  out_sync	=> FPGA_QTRM42_AQC_SDO_regen
		 );
			 
------------------------------QTRM42 PORTMAPS END-------------------------------------

------------------------------QTRM43 PORTMAPS START-------------------------------------	
		A_qtrm43 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm43_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm43_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm43_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM43_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm43 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM43_AQC_SDO_regen,
			  data_reg		=> qtrm43_data_out,
			  rx_done_tick		=> qtrm43_rx_done_tick
			 );
			 
	 			 
		D_qtrm43 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm43_sdi_fifo_full,
				data  => qtrm43_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm43_sdi_fifo_empty, 					
				rdreq => qtrm43_sdi_fifo_rd_rqst, 				
				q     => qtrm43_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm43 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm43_data_out, 
				wrreq => qtrm43_rx_done_tick,

				empty => qtrm43_sdo_fifo_empty, 					
				rdreq => qtrm43_sdo_rd_rqst_gen, 				
				q     => qtrm43_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm43 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm43_sdo_rd_rqst,
				en_out   => qtrm43_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm43 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM43_AQC_SDO,
		  out_sync	=> FPGA_QTRM43_AQC_SDO_regen
		 );
			 
------------------------------QTRM43 PORTMAPS END-------------------------------------

------------------------------QTRM44 PORTMAPS START-------------------------------------	
		A_qtrm44 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm44_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm44_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm44_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM44_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm44 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM44_AQC_SDO_regen,
			  data_reg		=> qtrm44_data_out,
			  rx_done_tick		=> qtrm44_rx_done_tick
			 );
			 
	 			 
		D_qtrm44 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm44_sdi_fifo_full,
				data  => qtrm44_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm44_sdi_fifo_empty, 					
				rdreq => qtrm44_sdi_fifo_rd_rqst, 				
				q     => qtrm44_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm44 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm44_data_out, 
				wrreq => qtrm44_rx_done_tick,

				empty => qtrm44_sdo_fifo_empty, 					
				rdreq => qtrm44_sdo_rd_rqst_gen, 				
				q     => qtrm44_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm44 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm44_sdo_rd_rqst,
				en_out   => qtrm44_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm44 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM44_AQC_SDO,
		  out_sync	=> FPGA_QTRM44_AQC_SDO_regen
		 );
			 
------------------------------QTRM44 PORTMAPS END-------------------------------------

------------------------------QTRM45 PORTMAPS START-------------------------------------	
		A_qtrm45 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm45_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm45_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm45_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM45_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm45 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM45_AQC_SDO_regen,
			  data_reg		=> qtrm45_data_out,
			  rx_done_tick		=> qtrm45_rx_done_tick
			 );
			 
	 			 
		D_qtrm45 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm45_sdi_fifo_full,
				data  => qtrm45_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm45_sdi_fifo_empty, 					
				rdreq => qtrm45_sdi_fifo_rd_rqst, 				
				q     => qtrm45_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm45 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm45_data_out, 
				wrreq => qtrm45_rx_done_tick,

				empty => qtrm45_sdo_fifo_empty, 					
				rdreq => qtrm45_sdo_rd_rqst_gen, 				
				q     => qtrm45_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm45 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm45_sdo_rd_rqst,
				en_out   => qtrm45_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm45 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM45_AQC_SDO,
		  out_sync	=> FPGA_QTRM45_AQC_SDO_regen
		 );
			 
------------------------------QTRM45 PORTMAPS END-------------------------------------

------------------------------QTRM46 PORTMAPS START-------------------------------------	
		A_qtrm46 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm46_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm46_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm46_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM46_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm46 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM46_AQC_SDO_regen,
			  data_reg		=> qtrm46_data_out,
			  rx_done_tick		=> qtrm46_rx_done_tick
			 );
			 
	 			 
		D_qtrm46 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm46_sdi_fifo_full,
				data  => qtrm46_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm46_sdi_fifo_empty, 					
				rdreq => qtrm46_sdi_fifo_rd_rqst, 				
				q     => qtrm46_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm46 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm46_data_out, 
				wrreq => qtrm46_rx_done_tick,

				empty => qtrm46_sdo_fifo_empty, 					
				rdreq => qtrm46_sdo_rd_rqst_gen, 				
				q     => qtrm46_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm46 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm46_sdo_rd_rqst,
				en_out   => qtrm46_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm46 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM46_AQC_SDO,
		  out_sync	=> FPGA_QTRM46_AQC_SDO_regen
		 );
			 
------------------------------QTRM46 PORTMAPS END-------------------------------------

------------------------------QTRM47 PORTMAPS START-------------------------------------	
		A_qtrm47 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm47_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm47_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm47_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM47_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm47 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM47_AQC_SDO_regen,
			  data_reg		=> qtrm47_data_out,
			  rx_done_tick		=> qtrm47_rx_done_tick
			 );
			 
	 			 
		D_qtrm47 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm47_sdi_fifo_full,
				data  => qtrm47_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm47_sdi_fifo_empty, 					
				rdreq => qtrm47_sdi_fifo_rd_rqst, 				
				q     => qtrm47_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm47 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm47_data_out, 
				wrreq => qtrm47_rx_done_tick,

				empty => qtrm47_sdo_fifo_empty, 					
				rdreq => qtrm47_sdo_rd_rqst_gen, 				
				q     => qtrm47_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm47 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm47_sdo_rd_rqst,
				en_out   => qtrm47_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm47 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM47_AQC_SDO,
		  out_sync	=> FPGA_QTRM47_AQC_SDO_regen
		 );
			 
------------------------------QTRM47 PORTMAPS END-------------------------------------

------------------------------QTRM48 PORTMAPS START-------------------------------------	
		A_qtrm48 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm48_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm48_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm48_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM48_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm48 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM48_AQC_SDO_regen,
			  data_reg		=> qtrm48_data_out,
			  rx_done_tick		=> qtrm48_rx_done_tick
			 );
			 
	 			 
		D_qtrm48 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm48_sdi_fifo_full,
				data  => qtrm48_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm48_sdi_fifo_empty, 					
				rdreq => qtrm48_sdi_fifo_rd_rqst, 				
				q     => qtrm48_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm48 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm48_data_out, 
				wrreq => qtrm48_rx_done_tick,

				empty => qtrm48_sdo_fifo_empty, 					
				rdreq => qtrm48_sdo_rd_rqst_gen, 				
				q     => qtrm48_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm48 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm48_sdo_rd_rqst,
				en_out   => qtrm48_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm48 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM48_AQC_SDO,
		  out_sync	=> FPGA_QTRM48_AQC_SDO_regen
		 );
			 
------------------------------QTRM48 PORTMAPS END-------------------------------------

------------------------------QTRM49 PORTMAPS START-------------------------------------	
		A_qtrm49 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm49_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm49_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm49_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM49_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm49 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM49_AQC_SDO_regen,
			  data_reg		=> qtrm49_data_out,
			  rx_done_tick		=> qtrm49_rx_done_tick
			 );
			 
	 			 
		D_qtrm49 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm49_sdi_fifo_full,
				data  => qtrm49_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm49_sdi_fifo_empty, 					
				rdreq => qtrm49_sdi_fifo_rd_rqst, 				
				q     => qtrm49_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm49 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm49_data_out, 
				wrreq => qtrm49_rx_done_tick,

				empty => qtrm49_sdo_fifo_empty, 					
				rdreq => qtrm49_sdo_rd_rqst_gen, 				
				q     => qtrm49_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm49 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm49_sdo_rd_rqst,
				en_out   => qtrm49_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm49 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM49_AQC_SDO,
		  out_sync	=> FPGA_QTRM49_AQC_SDO_regen
		 );
			 
------------------------------QTRM49 PORTMAPS END-------------------------------------

------------------------------QTRM50 PORTMAPS START-------------------------------------	
		A_qtrm50 : sdi_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  data_in		=> qtrm50_sdi_fifo_data_out,--X"53ac",
			  fifo_rd_rqst 		=> qtrm50_sdi_fifo_rd_rqst,
			  tx_start  		=> not qtrm50_sdi_fifo_empty,--'1',
			  sdi_out		=> FPGA_AQC_QTRM50_SDI,
			  tx_done_tick 		=> open
			 );

		B_qtrm50 : sdo_module
			 port map
			 (
			  clk 			=> clk_sig,
			  rst 			=> '1',
			  sdo_in		=> FPGA_QTRM50_AQC_SDO_regen,
			  data_reg		=> qtrm50_data_out,
			  rx_done_tick		=> qtrm50_rx_done_tick
			 );
			 
	 			 
		D_qtrm50 : sdi_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => qtrm50_sdi_fifo_full,
				data  => qtrm50_sdi_data_hps2fifo, 
				wrreq => qtrm_sdi_wr_rqst_gen,

				empty => qtrm50_sdi_fifo_empty, 					
				rdreq => qtrm50_sdi_fifo_rd_rqst, 				
				q     => qtrm50_sdi_fifo_data_out,   
				
				usedw => Open 

			);


		E_qtrm50 : sdo_fifo
			port map 
			(
				clock => not clk_sig,
				aclr  => '0',
				
				full  => open,
				data  => qtrm50_data_out, 
				wrreq => qtrm50_rx_done_tick,

				empty => qtrm50_sdo_fifo_empty, 					
				rdreq => qtrm50_sdo_rd_rqst_gen, 				
				q     => qtrm50_sdo_data_fifo2hps,   
				
				usedw => Open 
			);
				

		F_qtrm50 : en_gen
			port map
			 ( 
				clk	 => clk_sig,
				reset	 => '1',
				en_in	 => qtrm50_sdo_rd_rqst,
				en_out   => qtrm50_sdo_rd_rqst_gen
			 );	
			 
		G_qtrm50 : synchronizer
		 port map
		 (
		  clk 		=> clk_sig,
		  rst 		=> '1',
		  in_async	=> FPGA_QTRM50_AQC_SDO,
		  out_sync	=> FPGA_QTRM50_AQC_SDO_regen
		 );
			 
------------------------------QTRM50 PORTMAPS END-------------------------------------
			 
A	: process(clk_25)
		begin
--			if(rst = '0') then
--				t_reg <= (others => '0');
--			elsif rising_edge(clk_25m) then
			if rising_edge(clk_25) then
				t_reg <= t_nxt;
		end if;
	  end process;

	t_nxt <= (others => '0') when t_reg = conv_std_logic_vector(5000,28) else t_reg + 1; -- Once t_reg reaches 5000, timer_aqc restarts.

	test_clk_ref <= '1' when t_reg < conv_std_logic_vector(500,28) else '0'; --10% dutycycle
	
--	FPGA_AQC_QTRM19_SDI <= '1' when t_reg < conv_std_logic_vector(2000,28) else '0'; --40% dutycycle
	
	FPGA_CP <= test_clk_ref;
--



		
end SYN;
		
		
		
		
		
		
		
		
		
		