<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::TargetSubtargetInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1TargetSubtargetInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetSubtargetInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets. ">TargetSubtargetInfo</a> - Generic base class for all target subtargets.  
 <a href="classllvm_1_1TargetSubtargetInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetSubtargetInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1TargetSubtargetInfo__inherit__graph.svg" width="180" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetSubtargetInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1TargetSubtargetInfo__coll__graph.svg" width="180" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a20310fa71bf28c3b31d0eb7ec699d21b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> = enum { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL }</td></tr>
<tr class="separator:a20310fa71bf28c3b31d0eb7ec699d21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e0be4e8e0875ea7cf4dd3d20c11662"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">RegClassVector</a> = <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;</td></tr>
<tr class="separator:a24e0be4e8e0875ea7cf4dd3d20c11662"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aec9ab6801759237bf7686788919afdd4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aec9ab6801759237bf7686788919afdd4">TargetSubtargetInfo</a> ()=delete</td></tr>
<tr class="separator:aec9ab6801759237bf7686788919afdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dcc67e69eb59bda015cba5764f1091a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a9dcc67e69eb59bda015cba5764f1091a">TargetSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;)=delete</td></tr>
<tr class="separator:a9dcc67e69eb59bda015cba5764f1091a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031c957fc0aee224b1f33a58391ae069"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a031c957fc0aee224b1f33a58391ae069">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;)=delete</td></tr>
<tr class="separator:a031c957fc0aee224b1f33a58391ae069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f5fc5b50a25526ccc86154ee2274a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">~TargetSubtargetInfo</a> () override</td></tr>
<tr class="separator:a16f5fc5b50a25526ccc86154ee2274a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9546854031006fe46295d6430e170861"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a9546854031006fe46295d6430e170861">isXRaySupported</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9546854031006fe46295d6430e170861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34f7e3cd7a9add3ab2529e267b48004"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad34f7e3cd7a9add3ab2529e267b48004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcdb952830bd8c5eeb802ab06dd5bb1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adbcdb952830bd8c5eeb802ab06dd5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129ede6f18326075504d4bd0439fd517"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">getTargetLowering</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a129ede6f18326075504d4bd0439fd517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d7f66f2f39f00745354d28aaf93a21"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a18d7f66f2f39f00745354d28aaf93a21">getSelectionDAGInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a18d7f66f2f39f00745354d28aaf93a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c539935ed4a45a8ad3afb386e98d276"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallLowering.html">CallLowering</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a2c539935ed4a45a8ad3afb386e98d276">getCallLowering</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2c539935ed4a45a8ad3afb386e98d276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9121fbc28926a715888fffcd12f18025"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a9121fbc28926a715888fffcd12f18025">getInstructionSelector</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9121fbc28926a715888fffcd12f18025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e852ca8fe636c10037c8ffe179e78b6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">RegisterScheduler::FunctionPassCtor</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a4e852ca8fe636c10037c8ffe179e78b6">getDAGScheduler</a> (<a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4e852ca8fe636c10037c8ffe179e78b6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> can subclass this hook to select a different DAG scheduler.  <a href="#a4e852ca8fe636c10037c8ffe179e78b6">More...</a><br /></td></tr>
<tr class="separator:a4e852ca8fe636c10037c8ffe179e78b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83542282781b52068dd4e4f22890a07c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a83542282781b52068dd4e4f22890a07c">getLegalizerInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83542282781b52068dd4e4f22890a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87849514193302b75f50a8092f94b98a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87849514193302b75f50a8092f94b98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - If register information is available, return it.  <a href="#a87849514193302b75f50a8092f94b98a">More...</a><br /></td></tr>
<tr class="separator:a87849514193302b75f50a8092f94b98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73e20211aa136ac4098ddb0241d9b6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a4a73e20211aa136ac4098ddb0241d9b6">getRegBankInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4a73e20211aa136ac4098ddb0241d9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the information for the register banks is available, return it.  <a href="#a4a73e20211aa136ac4098ddb0241d9b6">More...</a><br /></td></tr>
<tr class="separator:a4a73e20211aa136ac4098ddb0241d9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd73a1c5968b0ee2e76e27faa31442"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">getInstrItineraryData</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0bdd73a1c5968b0ee2e76e27faa31442"><td class="mdescLeft">&#160;</td><td class="mdescRight">getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget.  <a href="#a0bdd73a1c5968b0ee2e76e27faa31442">More...</a><br /></td></tr>
<tr class="separator:a0bdd73a1c5968b0ee2e76e27faa31442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cda8924c60f445e822e54c32c42314"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ae7cda8924c60f445e822e54c32c42314">resolveSchedClass</a> (<a class="el" href="classunsigned.html">unsigned</a> SchedClass, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae7cda8924c60f445e822e54c32c42314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve a SchedClass at runtime, where SchedClass identifies an <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class...">MCSchedClassDesc</a> with the isVariant property.  <a href="#ae7cda8924c60f445e822e54c32c42314">More...</a><br /></td></tr>
<tr class="separator:ae7cda8924c60f445e822e54c32c42314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcd25a347c1a8e63210e7b2c6ee8910"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#acfcd25a347c1a8e63210e7b2c6ee8910">isZeroIdiom</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acfcd25a347c1a8e63210e7b2c6ee8910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget.  <a href="#acfcd25a347c1a8e63210e7b2c6ee8910">More...</a><br /></td></tr>
<tr class="separator:acfcd25a347c1a8e63210e7b2c6ee8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86428c2c5b7e83ae2ca900eee58b3cb7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a86428c2c5b7e83ae2ca900eee58b3cb7">isDependencyBreaking</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86428c2c5b7e83ae2ca900eee58b3cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is a dependency breaking instruction for the subtarget.  <a href="#a86428c2c5b7e83ae2ca900eee58b3cb7">More...</a><br /></td></tr>
<tr class="separator:a86428c2c5b7e83ae2ca900eee58b3cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3542c354313777c3eaf1af365604d2"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#acd3542c354313777c3eaf1af365604d2">isOptimizableRegisterMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acd3542c354313777c3eaf1af365604d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MI is a candidate for move elimination.  <a href="#acd3542c354313777c3eaf1af365604d2">More...</a><br /></td></tr>
<tr class="separator:acd3542c354313777c3eaf1af365604d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d86eabd25d4e6a05310e1b0d445d0a"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a73d86eabd25d4e6a05310e1b0d445d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run MachineScheduler after aggressive coalescing.  <a href="#a73d86eabd25d4e6a05310e1b0d445d0a">More...</a><br /></td></tr>
<tr class="separator:a73d86eabd25d4e6a05310e1b0d445d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b45ae427a9b2704c82e120d1a94e09"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ad2b45ae427a9b2704c82e120d1a94e09">enableMachineSchedDefaultSched</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad2b45ae427a9b2704c82e120d1a94e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler.  <a href="#ad2b45ae427a9b2704c82e120d1a94e09">More...</a><br /></td></tr>
<tr class="separator:ad2b45ae427a9b2704c82e120d1a94e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66dcbfe4b57f7aca196b4c438265f33"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab66dcbfe4b57f7aca196b4c438265f33">enableMachinePipeliner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab66dcbfe4b57f7aca196b4c438265f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run <a class="el" href="classllvm_1_1MachinePipeliner.html" title="The main class in the implementation of the target independent software pipeliner pass...">MachinePipeliner</a>.  <a href="#ab66dcbfe4b57f7aca196b4c438265f33">More...</a><br /></td></tr>
<tr class="separator:ab66dcbfe4b57f7aca196b4c438265f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1322687bebc99c66aa3e9ed55b4e384d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a1322687bebc99c66aa3e9ed55b4e384d">enableJoinGlobalCopies</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1322687bebc99c66aa3e9ed55b4e384d"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should enable joining global copies.  <a href="#a1322687bebc99c66aa3e9ed55b4e384d">More...</a><br /></td></tr>
<tr class="separator:a1322687bebc99c66aa3e9ed55b4e384d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d442c18b35ab8bc3468c1e9de23791"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ad8d442c18b35ab8bc3468c1e9de23791">enablePostRAScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad8d442c18b35ab8bc3468c1e9de23791"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run a scheduler after register allocation.  <a href="#ad8d442c18b35ab8bc3468c1e9de23791">More...</a><br /></td></tr>
<tr class="separator:ad8d442c18b35ab8bc3468c1e9de23791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4787adecfc77e72db225098a27e902f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">enablePostRAMachineScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab4787adecfc77e72db225098a27e902f"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run a machine scheduler after register allocation.  <a href="#ab4787adecfc77e72db225098a27e902f">More...</a><br /></td></tr>
<tr class="separator:ab4787adecfc77e72db225098a27e902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5533c55bedcb5ac86e6820a33fb1c54"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ab5533c55bedcb5ac86e6820a33fb1c54">enableAtomicExpand</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab5533c55bedcb5ac86e6820a33fb1c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run the atomic expansion pass.  <a href="#ab5533c55bedcb5ac86e6820a33fb1c54">More...</a><br /></td></tr>
<tr class="separator:ab5533c55bedcb5ac86e6820a33fb1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2a680f3fb5e79a36b487875c32b28e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a1a2a680f3fb5e79a36b487875c32b28e">enableIndirectBrExpand</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1a2a680f3fb5e79a36b487875c32b28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run the indirectbr expansion pass.  <a href="#a1a2a680f3fb5e79a36b487875c32b28e">More...</a><br /></td></tr>
<tr class="separator:a1a2a680f3fb5e79a36b487875c32b28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd7c54e0bb13cc01c4e2a4133a40ee4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">overrideSchedPolicy</a> (<a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;Policy, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9cd7c54e0bb13cc01c4e2a4133a40ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override generic scheduling policy within a region.  <a href="#a9cd7c54e0bb13cc01c4e2a4133a40ee4">More...</a><br /></td></tr>
<tr class="separator:a9cd7c54e0bb13cc01c4e2a4133a40ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828c19734901ecc63d08d95a9c9d9f6e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a828c19734901ecc63d08d95a9c9d9f6e">adjustSchedDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *def, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a>, <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;dep) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a828c19734901ecc63d08d95a9c9d9f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa227d641b2159afa4daf982ce65bc2e3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa227d641b2159afa4daf982ce65bc2e3">getAntiDepBreakMode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa227d641b2159afa4daf982ce65bc2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72693146cc01946f26dd28429813dd60"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a72693146cc01946f26dd28429813dd60">getCriticalPathRCs</a> (<a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">RegClassVector</a> &amp;CriticalPathRCs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a72693146cc01946f26dd28429813dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b4a4026919ece023b8ecfc14fd096b"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ae1b4a4026919ece023b8ecfc14fd096b">getPostRAMutations</a> (std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&gt; &amp;Mutations) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae1b4a4026919ece023b8ecfc14fd096b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffc0134e295c22158ba86af66b6acae"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a3ffc0134e295c22158ba86af66b6acae">getSMSMutations</a> (std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&gt; &amp;Mutations) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3ffc0134e295c22158ba86af66b6acae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc20e43d0f27d58b009b63f13e77d13"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#abdc20e43d0f27d58b009b63f13e77d13">useDFAforSMS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abdc20e43d0f27d58b009b63f13e77d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default to DFA for resource management, return false when target will use ProcResource in InstrSchedModel instead.  <a href="#abdc20e43d0f27d58b009b63f13e77d13">More...</a><br /></td></tr>
<tr class="separator:abdc20e43d0f27d58b009b63f13e77d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d0aeea41259fe1b74dce5c8dbb0de3"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ac2d0aeea41259fe1b74dce5c8dbb0de3">getOptLevelToEnablePostRAScheduler</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac2d0aeea41259fe1b74dce5c8dbb0de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4128768ac4b61cb0cfc5e8cd8b9cc9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">enableRALocalReassignment</a> (<a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6f4128768ac4b61cb0cfc5e8cd8b9cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should run the local reassignment heuristic of the register allocator.  <a href="#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">More...</a><br /></td></tr>
<tr class="separator:a6f4128768ac4b61cb0cfc5e8cd8b9cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4733ba4920d9b8a0a8d8545183f335e"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#aa4733ba4920d9b8a0a8d8545183f335e">enableAdvancedRASplitCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa4733ba4920d9b8a0a8d8545183f335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the subtarget should consider the cost of local intervals created by a split candidate when choosing the best split candidate.  <a href="#aa4733ba4920d9b8a0a8d8545183f335e">More...</a><br /></td></tr>
<tr class="separator:aa4733ba4920d9b8a0a8d8545183f335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ec020f20d345ae76e9b1ff450b4ffa"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a97ec020f20d345ae76e9b1ff450b4ffa">useAA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a97ec020f20d345ae76e9b1ff450b4ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.).  <a href="#a97ec020f20d345ae76e9b1ff450b4ffa">More...</a><br /></td></tr>
<tr class="separator:a97ec020f20d345ae76e9b1ff450b4ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea7a4bec1046f6dd5631da25567a5b7"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#adea7a4bec1046f6dd5631da25567a5b7">addrSinkUsingGEPs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adea7a4bec1046f6dd5631da25567a5b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic.  <a href="#adea7a4bec1046f6dd5631da25567a5b7">More...</a><br /></td></tr>
<tr class="separator:adea7a4bec1046f6dd5631da25567a5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6b98d9295d887d7fcb20f3de92517b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#afe6b98d9295d887d7fcb20f3de92517b">enableEarlyIfConversion</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afe6b98d9295d887d7fcb20f3de92517b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the use of the early if conversion pass.  <a href="#afe6b98d9295d887d7fcb20f3de92517b">More...</a><br /></td></tr>
<tr class="separator:afe6b98d9295d887d7fcb20f3de92517b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854b0d9bbe57f1bbae6c103021149e9"><td class="memItemLeft" align="right" valign="top">virtual std::unique_ptr&lt; <a class="el" href="classllvm_1_1PBQPRAConstraint.html">PBQPRAConstraint</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a4854b0d9bbe57f1bbae6c103021149e9">getCustomPBQPConstraints</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4854b0d9bbe57f1bbae6c103021149e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return PBQPConstraint(s) for the target.  <a href="#a4854b0d9bbe57f1bbae6c103021149e9">More...</a><br /></td></tr>
<tr class="separator:a4854b0d9bbe57f1bbae6c103021149e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8a311babe7128c11eaf0ad96547ae6"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#ada8a311babe7128c11eaf0ad96547ae6">enableSubRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada8a311babe7128c11eaf0ad96547ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tracking of subregister liveness in register allocator.  <a href="#ada8a311babe7128c11eaf0ad96547ae6">More...</a><br /></td></tr>
<tr class="separator:ada8a311babe7128c11eaf0ad96547ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6de090b178b663c02bc8aa8fe70226"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a9e6de090b178b663c02bc8aa8fe70226">mirFileLoaded</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e6de090b178b663c02bc8aa8fe70226"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is called after a .mir file was loaded.  <a href="#a9e6de090b178b663c02bc8aa8fe70226">More...</a><br /></td></tr>
<tr class="separator:a9e6de090b178b663c02bc8aa8fe70226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858321b3c61bbf6ead2072902d01dd6c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a858321b3c61bbf6ead2072902d01dd6c">ignoreCSRForAllocationOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a858321b3c61bbf6ead2072902d01dd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the register allocator should use the allocation orders exactly as written in the tablegen descriptions, false if it should allocate the specified physical register later if is it callee-saved.  <a href="#a858321b3c61bbf6ead2072902d01dd6c">More...</a><br /></td></tr>
<tr class="separator:a858321b3c61bbf6ead2072902d01dd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MCSubtargetInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MCSubtargetInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></td></tr>
<tr class="memitem:acd6b8a57e9cc0d8ccf8e91a08937bbdf inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#acd6b8a57e9cc0d8ccf8e91a08937bbdf">MCSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;)=default</td></tr>
<tr class="separator:acd6b8a57e9cc0d8ccf8e91a08937bbdf inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c574d57f8b2bbc712d4dfcf5a817172 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a1c574d57f8b2bbc712d4dfcf5a817172">MCSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetFeatureKV.html">SubtargetFeatureKV</a> &gt; PF, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetSubTypeKV.html">SubtargetSubTypeKV</a> &gt; PD, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *WPR, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1InstrStage.html">InstrStage</a> *IS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *OC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *FP)</td></tr>
<tr class="separator:a1c574d57f8b2bbc712d4dfcf5a817172 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860e8cc7a236a7e1f0d04ecfdffeba35 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a860e8cc7a236a7e1f0d04ecfdffeba35">MCSubtargetInfo</a> ()=delete</td></tr>
<tr class="separator:a860e8cc7a236a7e1f0d04ecfdffeba35 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264e4e336ccb42a7afae146a60aad5cc inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a264e4e336ccb42a7afae146a60aad5cc">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;)=delete</td></tr>
<tr class="separator:a264e4e336ccb42a7afae146a60aad5cc inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3e51648c67716664298f54a6d84ff0 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a2d3e51648c67716664298f54a6d84ff0">operator=</a> (<a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&amp;)=delete</td></tr>
<tr class="separator:a2d3e51648c67716664298f54a6d84ff0 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801deb3923c341f6cf240d9fbdc9cdc2 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a801deb3923c341f6cf240d9fbdc9cdc2">~MCSubtargetInfo</a> ()=default</td></tr>
<tr class="separator:a801deb3923c341f6cf240d9fbdc9cdc2 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade49ed181f638745d20791212153660d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade49ed181f638745d20791212153660d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5452528429597f223826cbc63ca867 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5d5452528429597f223826cbc63ca867 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0846b627834611da8db9f9e9660c2938 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0846b627834611da8db9f9e9660c2938 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163ce14824b63240eb1065b2ff583a8b inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a163ce14824b63240eb1065b2ff583a8b">setFeatureBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits_)</td></tr>
<tr class="separator:a163ce14824b63240eb1065b2ff583a8b inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad14e9a81239b54fd64089b3290bfde inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a> (<a class="el" href="classunsigned.html">unsigned</a> Feature) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0ad14e9a81239b54fd64089b3290bfde inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5698805bd7ce55d62ad5b47739b12c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a0a5698805bd7ce55d62ad5b47739b12c">setDefaultFeatures</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:a0a5698805bd7ce55d62ad5b47739b12c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the features to the default for the given CPU with an appended feature string.  <a href="classllvm_1_1MCSubtargetInfo.html#a0a5698805bd7ce55d62ad5b47739b12c">More...</a><br /></td></tr>
<tr class="separator:a0a5698805bd7ce55d62ad5b47739b12c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa1de0987d9c003e41c92f310c45746 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#acaa1de0987d9c003e41c92f310c45746">ToggleFeature</a> (uint64_t FB)</td></tr>
<tr class="memdesc:acaa1de0987d9c003e41c92f310c45746 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a feature and return the re-computed feature bits.  <a href="classllvm_1_1MCSubtargetInfo.html#acaa1de0987d9c003e41c92f310c45746">More...</a><br /></td></tr>
<tr class="separator:acaa1de0987d9c003e41c92f310c45746 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f267aeb0a0e8878429f5bc98839b463 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a4f267aeb0a0e8878429f5bc98839b463">ToggleFeature</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FB)</td></tr>
<tr class="memdesc:a4f267aeb0a0e8878429f5bc98839b463 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a feature and return the re-computed feature bits.  <a href="classllvm_1_1MCSubtargetInfo.html#a4f267aeb0a0e8878429f5bc98839b463">More...</a><br /></td></tr>
<tr class="separator:a4f267aeb0a0e8878429f5bc98839b463 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2624192c54a92722351fa791af3e862d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a2624192c54a92722351fa791af3e862d">ToggleFeature</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:a2624192c54a92722351fa791af3e862d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a set of features and return the re-computed feature bits.  <a href="classllvm_1_1MCSubtargetInfo.html#a2624192c54a92722351fa791af3e862d">More...</a><br /></td></tr>
<tr class="separator:a2624192c54a92722351fa791af3e862d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861526a1ea6a99e7e013f7be0998b89e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a861526a1ea6a99e7e013f7be0998b89e">ApplyFeatureFlag</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:a861526a1ea6a99e7e013f7be0998b89e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply a feature flag and return the re-computed feature bits, including all feature bits implied by the flag.  <a href="classllvm_1_1MCSubtargetInfo.html#a861526a1ea6a99e7e013f7be0998b89e">More...</a><br /></td></tr>
<tr class="separator:a861526a1ea6a99e7e013f7be0998b89e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930d94c27661f22a8f6959e3cab4ffda inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a930d94c27661f22a8f6959e3cab4ffda">SetFeatureBitsTransitively</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FB)</td></tr>
<tr class="memdesc:a930d94c27661f22a8f6959e3cab4ffda inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set/clear additional feature bits, including all other bits they imply.  <a href="classllvm_1_1MCSubtargetInfo.html#a930d94c27661f22a8f6959e3cab4ffda">More...</a><br /></td></tr>
<tr class="separator:a930d94c27661f22a8f6959e3cab4ffda inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b8dd4ace194f4d2fd90bc1c7cc9e61 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#af4b8dd4ace194f4d2fd90bc1c7cc9e61">ClearFeatureBitsTransitively</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FB)</td></tr>
<tr class="separator:af4b8dd4ace194f4d2fd90bc1c7cc9e61 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f9740fb6022c141b98c6b1af02d29b inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a02f9740fb6022c141b98c6b1af02d29b">checkFeatures</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a02f9740fb6022c141b98c6b1af02d29b inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the subtarget features are enabled/disabled as per the provided string, ignoring all other features.  <a href="classllvm_1_1MCSubtargetInfo.html#a02f9740fb6022c141b98c6b1af02d29b">More...</a><br /></td></tr>
<tr class="separator:a02f9740fb6022c141b98c6b1af02d29b inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eddfb1a986d95b7f9e8e0988f72960c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a2eddfb1a986d95b7f9e8e0988f72960c">getSchedModelForCPU</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2eddfb1a986d95b7f9e8e0988f72960c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model of a CPU.  <a href="classllvm_1_1MCSubtargetInfo.html#a2eddfb1a986d95b7f9e8e0988f72960c">More...</a><br /></td></tr>
<tr class="separator:a2eddfb1a986d95b7f9e8e0988f72960c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15578b4490afbb57377b0ee83d376bb inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af15578b4490afbb57377b0ee83d376bb inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for this subtarget's CPU.  <a href="classllvm_1_1MCSubtargetInfo.html#af15578b4490afbb57377b0ee83d376bb">More...</a><br /></td></tr>
<tr class="separator:af15578b4490afbb57377b0ee83d376bb inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0889f5abf71c45b0610d3fa148986eaf inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a0889f5abf71c45b0610d3fa148986eaf">getWriteProcResBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0889f5abf71c45b0610d3fa148986eaf inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an iterator at the first process resource consumed by the given scheduling class.  <a href="classllvm_1_1MCSubtargetInfo.html#a0889f5abf71c45b0610d3fa148986eaf">More...</a><br /></td></tr>
<tr class="separator:a0889f5abf71c45b0610d3fa148986eaf inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c00f0265f953f24b14b94a05f3b6d7 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#aa6c00f0265f953f24b14b94a05f3b6d7">getWriteProcResEnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa6c00f0265f953f24b14b94a05f3b6d7 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c894b844ecc7efdb7c932d351a320c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#ab5c894b844ecc7efdb7c932d351a320c">getWriteLatencyEntry</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC, <a class="el" href="classunsigned.html">unsigned</a> DefIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab5c894b844ecc7efdb7c932d351a320c inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1060a7c37903fcc791a20d9d0c994c25 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a1060a7c37903fcc791a20d9d0c994c25">getReadAdvanceCycles</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SC, <a class="el" href="classunsigned.html">unsigned</a> UseIdx, <a class="el" href="classunsigned.html">unsigned</a> WriteResID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1060a7c37903fcc791a20d9d0c994c25 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0c79cb6e8b61a437da78ac8af9ba6d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#acf0c79cb6e8b61a437da78ac8af9ba6d">getReadAdvanceEntries</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acf0c79cb6e8b61a437da78ac8af9ba6d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the set of ReadAdvance entries declared by the scheduling class descriptor in input.  <a href="classllvm_1_1MCSubtargetInfo.html#acf0c79cb6e8b61a437da78ac8af9ba6d">More...</a><br /></td></tr>
<tr class="separator:acf0c79cb6e8b61a437da78ac8af9ba6d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1512f856548a309c48c6dc944d7db7e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#ab1512f856548a309c48c6dc944d7db7e">getInstrItineraryForCPU</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab1512f856548a309c48c6dc944d7db7e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get scheduling itinerary of a CPU.  <a href="classllvm_1_1MCSubtargetInfo.html#ab1512f856548a309c48c6dc944d7db7e">More...</a><br /></td></tr>
<tr class="separator:ab1512f856548a309c48c6dc944d7db7e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1487bf00f68f02583117ffa23d79619 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#af1487bf00f68f02583117ffa23d79619">initInstrItins</a> (<a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> &amp;InstrItins) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1487bf00f68f02583117ffa23d79619 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an <a class="el" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target. ">InstrItineraryData</a> instance.  <a href="classllvm_1_1MCSubtargetInfo.html#af1487bf00f68f02583117ffa23d79619">More...</a><br /></td></tr>
<tr class="separator:af1487bf00f68f02583117ffa23d79619 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61135ed1e41e27fe943bdcde17c462d1 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a61135ed1e41e27fe943bdcde17c462d1">resolveVariantSchedClass</a> (<a class="el" href="classunsigned.html">unsigned</a> SchedClass, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> CPUID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61135ed1e41e27fe943bdcde17c462d1 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve a variant scheduling class for the given <a class="el" href="classllvm_1_1MCInst.html" title="Instances of this class represent a single low-level machine instruction. ">MCInst</a> and CPU.  <a href="classllvm_1_1MCSubtargetInfo.html#a61135ed1e41e27fe943bdcde17c462d1">More...</a><br /></td></tr>
<tr class="separator:a61135ed1e41e27fe943bdcde17c462d1 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2497eb0c5851f564e82479f531f15053 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a2497eb0c5851f564e82479f531f15053">isCPUStringValid</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2497eb0c5851f564e82479f531f15053 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the CPU string is valid.  <a href="classllvm_1_1MCSubtargetInfo.html#a2497eb0c5851f564e82479f531f15053">More...</a><br /></td></tr>
<tr class="separator:a2497eb0c5851f564e82479f531f15053 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dad0678a2c1078de914281fb7bcaae4 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a0dad0678a2c1078de914281fb7bcaae4">getHwMode</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0dad0678a2c1078de914281fb7bcaae4 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62bf44f1b8761c9cd25aed184c96e16 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#aa62bf44f1b8761c9cd25aed184c96e16">getCacheSize</a> (<a class="el" href="classunsigned.html">unsigned</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa62bf44f1b8761c9cd25aed184c96e16 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cache size in bytes for the given level of cache.  <a href="classllvm_1_1MCSubtargetInfo.html#aa62bf44f1b8761c9cd25aed184c96e16">More...</a><br /></td></tr>
<tr class="separator:aa62bf44f1b8761c9cd25aed184c96e16 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84aeadab5b27f066a7b822fb73747046 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a84aeadab5b27f066a7b822fb73747046">getCacheAssociativity</a> (<a class="el" href="classunsigned.html">unsigned</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a84aeadab5b27f066a7b822fb73747046 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the cache associatvity for the given level of cache.  <a href="classllvm_1_1MCSubtargetInfo.html#a84aeadab5b27f066a7b822fb73747046">More...</a><br /></td></tr>
<tr class="separator:a84aeadab5b27f066a7b822fb73747046 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f1eefdfca20e007afcc380c42732a2 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#ac9f1eefdfca20e007afcc380c42732a2">getCacheLineSize</a> (<a class="el" href="classunsigned.html">unsigned</a> Level) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9f1eefdfca20e007afcc380c42732a2 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target cache line size in bytes at a given level.  <a href="classllvm_1_1MCSubtargetInfo.html#ac9f1eefdfca20e007afcc380c42732a2">More...</a><br /></td></tr>
<tr class="separator:ac9f1eefdfca20e007afcc380c42732a2 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d1119c1464deb554803c0d3a09ea2a inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a01d1119c1464deb554803c0d3a09ea2a">getCacheLineSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01d1119c1464deb554803c0d3a09ea2a inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target cache line size in bytes.  <a href="classllvm_1_1MCSubtargetInfo.html#a01d1119c1464deb554803c0d3a09ea2a">More...</a><br /></td></tr>
<tr class="separator:a01d1119c1464deb554803c0d3a09ea2a inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813b24d9dee648c2fed114b976db4582 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a813b24d9dee648c2fed114b976db4582">getPrefetchDistance</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a813b24d9dee648c2fed114b976db4582 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred prefetch distance in terms of instructions.  <a href="classllvm_1_1MCSubtargetInfo.html#a813b24d9dee648c2fed114b976db4582">More...</a><br /></td></tr>
<tr class="separator:a813b24d9dee648c2fed114b976db4582 inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771ba0e5f12fe44544c500f928850c3d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a771ba0e5f12fe44544c500f928850c3d">getMaxPrefetchIterationsAhead</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a771ba0e5f12fe44544c500f928850c3d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the maximum prefetch distance in terms of loop iterations.  <a href="classllvm_1_1MCSubtargetInfo.html#a771ba0e5f12fe44544c500f928850c3d">More...</a><br /></td></tr>
<tr class="separator:a771ba0e5f12fe44544c500f928850c3d inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ec3077c632df119d910b7be8052f1e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#a99ec3077c632df119d910b7be8052f1e">getMinPrefetchStride</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a99ec3077c632df119d910b7be8052f1e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the minimum stride necessary to trigger software prefetching.  <a href="classllvm_1_1MCSubtargetInfo.html#a99ec3077c632df119d910b7be8052f1e">More...</a><br /></td></tr>
<tr class="separator:a99ec3077c632df119d910b7be8052f1e inherit pub_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a239ce96d32702504013aff390fbd4fba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a239ce96d32702504013aff390fbd4fba">TargetSubtargetInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="el" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetFeatureKV.html">SubtargetFeatureKV</a> &gt; PF, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetSubTypeKV.html">SubtargetSubTypeKV</a> &gt; PD, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *WPR, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WL, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1InstrStage.html">InstrStage</a> *IS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *OC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *FP)</td></tr>
<tr class="separator:a239ce96d32702504013aff390fbd4fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1MCSubtargetInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1MCSubtargetInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></td></tr>
<tr class="memitem:afe0dae752a5820f11649ca0d3e000082 inherit pro_methods_classllvm_1_1MCSubtargetInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCSubtargetInfo.html#afe0dae752a5820f11649ca0d3e000082">InitMCProcessorInfo</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FS)</td></tr>
<tr class="memdesc:afe0dae752a5820f11649ca0d3e000082 inherit pro_methods_classllvm_1_1MCSubtargetInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the scheduling model and feature bits.  <a href="classllvm_1_1MCSubtargetInfo.html#afe0dae752a5820f11649ca0d3e000082">More...</a><br /></td></tr>
<tr class="separator:afe0dae752a5820f11649ca0d3e000082 inherit pro_methods_classllvm_1_1MCSubtargetInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetSubtargetInfo.html" title="TargetSubtargetInfo - Generic base class for all target subtargets. ">TargetSubtargetInfo</a> - Generic base class for all target subtargets. </p>
<p>All Target-specific options that control code generation and printing should be exposed through a TargetSubtargetInfo-derived class. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00062">62</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a20310fa71bf28c3b31d0eb7ec699d21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20310fa71bf28c3b31d0eb7ec699d21b">&#9670;&nbsp;</a></span>AntiDepBreakMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">llvm::TargetSubtargetInfo::AntiDepBreakMode</a> =  enum { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00075">75</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a id="a24e0be4e8e0875ea7cf4dd3d20c11662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e0be4e8e0875ea7cf4dd3d20c11662">&#9670;&nbsp;</a></span>RegClassVector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">llvm::TargetSubtargetInfo::RegClassVector</a> =  <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00076">76</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a239ce96d32702504013aff390fbd4fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239ce96d32702504013aff390fbd4fba">&#9670;&nbsp;</a></span>TargetSubtargetInfo() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetSubtargetInfo::TargetSubtargetInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>FS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetFeatureKV.html">SubtargetFeatureKV</a> &gt;&#160;</td>
          <td class="paramname"><em>PF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1SubtargetSubTypeKV.html">SubtargetSubTypeKV</a> &gt;&#160;</td>
          <td class="paramname"><em>PD</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *&#160;</td>
          <td class="paramname"><em>WPR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *&#160;</td>
          <td class="paramname"><em>WL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> *&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1InstrStage.html">InstrStage</a> *&#160;</td>
          <td class="paramname"><em>IS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>OC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>FP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00017">17</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a16f5fc5b50a25526ccc86154ee2274a9">~TargetSubtargetInfo()</a>.</p>

</div>
</div>
<a id="aec9ab6801759237bf7686788919afdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9ab6801759237bf7686788919afdd4">&#9670;&nbsp;</a></span>TargetSubtargetInfo() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetSubtargetInfo::TargetSubtargetInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dcc67e69eb59bda015cba5764f1091a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dcc67e69eb59bda015cba5764f1091a">&#9670;&nbsp;</a></span>TargetSubtargetInfo() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::TargetSubtargetInfo::TargetSubtargetInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a16f5fc5b50a25526ccc86154ee2274a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16f5fc5b50a25526ccc86154ee2274a9">&#9670;&nbsp;</a></span>~TargetSubtargetInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TargetSubtargetInfo::~TargetSubtargetInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00017">TargetSubtargetInfo()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="adea7a4bec1046f6dd5631da25567a5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea7a4bec1046f6dd5631da25567a5b7">&#9670;&nbsp;</a></span>addrSinkUsingGEPs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::addrSinkUsingGEPs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sink addresses into blocks using GEP instructions rather than pointer casts and arithmetic. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00281">281</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00061">useAA()</a>.</p>

</div>
</div>
<a id="a828c19734901ecc63d08d95a9c9d9f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828c19734901ecc63d08d95a9c9d9f6e">&#9670;&nbsp;</a></span>adjustSchedDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetSubtargetInfo::adjustSchedDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>dep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00229">229</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00393">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>.</p>

</div>
</div>
<a id="aa4733ba4920d9b8a0a8d8545183f335e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4733ba4920d9b8a0a8d8545183f335e">&#9670;&nbsp;</a></span>enableAdvancedRASplitCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableAdvancedRASplitCost </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should consider the cost of local intervals created by a split candidate when choosing the best split candidate. </p>
<p>This heuristic may be compile time intensive. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00260">getOptLevelToEnablePostRAScheduler()</a>.</p>

</div>
</div>
<a id="ab5533c55bedcb5ac86e6820a33fb1c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5533c55bedcb5ac86e6820a33fb1c54">&#9670;&nbsp;</a></span>enableAtomicExpand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableAtomicExpand </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run the atomic expansion pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00028">28</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">enableMachinePipeliner()</a>.</p>

</div>
</div>
<a id="afe6b98d9295d887d7fcb20f3de92517b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6b98d9295d887d7fcb20f3de92517b">&#9670;&nbsp;</a></span>enableEarlyIfConversion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::enableEarlyIfConversion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable the use of the early if conversion pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00286">286</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="EarlyIfConversion_8cpp_source.html#l00790">adjCycles()</a>.</p>

</div>
</div>
<a id="a1a2a680f3fb5e79a36b487875c32b28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2a680f3fb5e79a36b487875c32b28e">&#9670;&nbsp;</a></span>enableIndirectBrExpand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableIndirectBrExpand </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run the indirectbr expansion pass. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">enableMachinePipeliner()</a>.</p>

</div>
</div>
<a id="a1322687bebc99c66aa3e9ed55b4e384d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1322687bebc99c66aa3e9ed55b4e384d">&#9670;&nbsp;</a></span>enableJoinGlobalCopies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableJoinGlobalCopies </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should enable joining global copies. </p>
<p>By default this is enabled if the machine scheduler is enabled, but can be overridden. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00036">enableMachineScheduler()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">enableMachinePipeliner()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>.</p>

</div>
</div>
<a id="ab66dcbfe4b57f7aca196b4c438265f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66dcbfe4b57f7aca196b4c438265f33">&#9670;&nbsp;</a></span>enableMachinePipeliner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::enableMachinePipeliner </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run <a class="el" href="classllvm_1_1MachinePipeliner.html" title="The main class in the implementation of the target independent software pipeliner pass...">MachinePipeliner</a>. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">195</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00028">enableAtomicExpand()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00032">enableIndirectBrExpand()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00040">enableJoinGlobalCopies()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00057">enablePostRAMachineScheduler()</a>, and <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00053">enablePostRAScheduler()</a>.</p>

</div>
</div>
<a id="ad2b45ae427a9b2704c82e120d1a94e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b45ae427a9b2704c82e120d1a94e09">&#9670;&nbsp;</a></span>enableMachineSchedDefaultSched()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the machine scheduler should disable the TLI preference for preRA scheduling with the source level scheduler. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00192">192</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00252">llvm::createDefaultScheduler()</a>.</p>

</div>
</div>
<a id="a73d86eabd25d4e6a05310e1b0d445d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d86eabd25d4e6a05310e1b0d445d0a">&#9670;&nbsp;</a></span>enableMachineScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableMachineScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run MachineScheduler after aggressive coalescing. </p>
<p>This currently replaces the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> scheduler with the "source" order scheduler (though see below for an option to turn this off and use the <a class="el" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...">TargetLowering</a> preference). It does not yet disable the postRA scheduler. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00252">llvm::createDefaultScheduler()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00040">enableJoinGlobalCopies()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00057">enablePostRAMachineScheduler()</a>, and <a class="el" href="TargetSubtargetInfo_8h_source.html#l00178">isOptimizableRegisterMove()</a>.</p>

</div>
</div>
<a id="ab4787adecfc77e72db225098a27e902f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4787adecfc77e72db225098a27e902f">&#9670;&nbsp;</a></span>enablePostRAMachineScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enablePostRAMachineScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run a machine scheduler after register allocation. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00036">enableMachineScheduler()</a>, and <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00053">enablePostRAScheduler()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">enableMachinePipeliner()</a>.</p>

</div>
</div>
<a id="ad8d442c18b35ab8bc3468c1e9de23791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d442c18b35ab8bc3468c1e9de23791">&#9670;&nbsp;</a></span>enablePostRAScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enablePostRAScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run a scheduler after register allocation. </p>
<p>By default this queries the PostRAScheduling bit in the scheduling model which is the preferred way to influence this. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00156">llvm::MCSubtargetInfo::getSchedModel()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00300">llvm::MCSchedModel::PostRAScheduler</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00195">enableMachinePipeliner()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00057">enablePostRAMachineScheduler()</a>, and <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="a6f4128768ac4b61cb0cfc5e8cd8b9cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4128768ac4b61cb0cfc5e8cd8b9cc9">&#9670;&nbsp;</a></span>enableRALocalReassignment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::enableRALocalReassignment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td>
          <td class="paramname"><em>OptLevel</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the subtarget should run the local reassignment heuristic of the register allocator. </p>
<p>This heuristic may be compile time intensive, <code>OptLevel</code> provides a finer grain to tune the register allocator. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00260">getOptLevelToEnablePostRAScheduler()</a>.</p>

</div>
</div>
<a id="ada8a311babe7128c11eaf0ad96547ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada8a311babe7128c11eaf0ad96547ae6">&#9670;&nbsp;</a></span>enableSubRegLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::enableSubRegLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable tracking of subregister liveness in register allocator. </p>
<p>Please use <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">MachineRegisterInfo::subRegLivenessEnabled()</a> instead where possible. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00298">298</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00065">mirFileLoaded()</a>.</p>

</div>
</div>
<a id="aa227d641b2159afa4daf982ce65bc2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa227d641b2159afa4daf982ce65bc2e3">&#9670;&nbsp;</a></span>getAntiDepBreakMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a20310fa71bf28c3b31d0eb7ec699d21b">AntiDepBreakMode</a> llvm::TargetSubtargetInfo::getAntiDepBreakMode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00233">233</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="a2c539935ed4a45a8ad3afb386e98d276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c539935ed4a45a8ad3afb386e98d276">&#9670;&nbsp;</a></span>getCallLowering()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallLowering.html">CallLowering</a>* llvm::TargetSubtargetInfo::getCallLowering </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00103">103</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l00360">llvm::createLibcall()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00392">llvm::createMemLibcall()</a>.</p>

</div>
</div>
<a id="a72693146cc01946f26dd28429813dd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72693146cc01946f26dd28429813dd60">&#9670;&nbsp;</a></span>getCriticalPathRCs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetSubtargetInfo::getCriticalPathRCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html#a24e0be4e8e0875ea7cf4dd3d20c11662">RegClassVector</a> &amp;&#160;</td>
          <td class="paramname"><em>CriticalPathRCs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00238">238</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00339">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="a4854b0d9bbe57f1bbae6c103021149e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854b0d9bbe57f1bbae6c103021149e9">&#9670;&nbsp;</a></span>getCustomPBQPConstraints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::unique_ptr&lt;<a class="el" href="classllvm_1_1PBQPRAConstraint.html">PBQPRAConstraint</a>&gt; llvm::TargetSubtargetInfo::getCustomPBQPConstraints </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return PBQPConstraint(s) for the target. </p>
<p>Override to provide custom <a class="el" href="namespacellvm_1_1PBQP.html">PBQP</a> constraints. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00291">291</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocPBQP_8cpp_source.html#l00782">normalizePBQPSpillWeight()</a>.</p>

</div>
</div>
<a id="a4e852ca8fe636c10037c8ffe179e78b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e852ca8fe636c10037c8ffe179e78b6">&#9670;&nbsp;</a></span>getDAGScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1RegisterScheduler.html#a9838c18792eca0bead6ca83c21b6231c">RegisterScheduler::FunctionPassCtor</a> llvm::TargetSubtargetInfo::getDAGScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> can subclass this hook to select a different DAG scheduler. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00115">115</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00252">llvm::createDefaultScheduler()</a>.</p>

</div>
</div>
<a id="adbcdb952830bd8c5eeb802ab06dd5bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcdb952830bd8c5eeb802ab06dd5bb1">&#9670;&nbsp;</a></span>getFrameLowering()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a>* llvm::TargetSubtargetInfo::getFrameLowering </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">96</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01035">addExclusiveRegPair()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00101">AdjustStackOffset()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00381">assignCalleeSavedSpillSlots()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00769">AssignProtectedObjSet()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01328">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01590">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l01440">collectRegDefs()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00586">llvm::DwarfCompileUnit::constructLabelDIE()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00044">llvm::createNVPTXPrologEpilogPass()</a>, <a class="el" href="TargetOptionsImpl_8cpp_source.html#l00024">llvm::TargetOptions::DisableFramePointerElim()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00136">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00847">emitDebugValueComment()</a>, <a class="el" href="WinException_8cpp_source.html#l00239">llvm::WinException::endFunclet()</a>, <a class="el" href="WebAssemblyLateEHPrepare_8cpp_source.html#l00087">eraseDeadBBsAndChildren()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00136">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00127">getFnStackAlignment()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00248">llvm::AVRRegisterInfo::getFrameRegister()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00067">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00138">llvm::X86InstrInfo::getSPAdjust()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00963">llvm::TargetInstrInfo::getSPAdjust()</a>, <a class="el" href="ShrinkWrap_8cpp_source.html#l00450">giveUpWithRemarks()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="CFIInstrInserter_8cpp_source.html#l00121">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00635">llvm::MIRParserImpl::initializeFrameInfo()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00561">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00534">insertCSRSaves()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00070">llvm::Mips16RegisterInfo::intRegClass()</a>, <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00085">isCallableFunction()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00269">lookupCandidateBaseReg()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00134">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l00983">mayCombineMisaligned()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00446">llvm::TargetRegisterInfo::needsStackRealignment()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00214">llvm::MachineFrameInfo::print()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00752">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00081">llvm::FunctionLoweringInfo::set()</a>, and <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00179">stashEntryDbgValues()</a>.</p>

</div>
</div>
<a id="ad34f7e3cd7a9add3ab2529e267b48004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34f7e3cd7a9add3ab2529e267b48004">&#9670;&nbsp;</a></span>getInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* llvm::TargetSubtargetInfo::getInstrInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">95</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01035">addExclusiveRegPair()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00493">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00790">adjCycles()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02245">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00230">allPhiOperandsUndefined()</a>, <a class="el" href="ARMBasicBlockInfo_8h_source.html#l00118">llvm::ARMBasicBlockUtils::ARMBasicBlockUtils()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00769">AssignProtectedObjSet()</a>, <a class="el" href="AArch64DeadRegisterDefinitionsPass_8cpp_source.html#l00077">atomicReadDroppedOnZero()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00790">attemptDebugCopyProp()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01105">llvm::MachineBasicBlock::canSplitCriticalEdge()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00545">collectCallSiteParameters()</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l01440">collectRegDefs()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00189">llvm::MachineFrameInfo::computeMaxCallFrameSize()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03132">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03160">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03176">llvm::createILPListDAGScheduler()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">createPHIsForCMOVsInSinkBB()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06791">createPHIsForSelects()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03146">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="SystemZLDCleanup_8cpp_source.html#l00055">llvm::createSystemZLDCleanupPass()</a>, <a class="el" href="XCoreFrameToArgsOffsetElim_8cpp_source.html#l00043">llvm::createXCoreFrameToArgsOffsetEliminationPass()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01122">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="PatchableFunction_8cpp_source.html#l00042">doesNotGeneratecode()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00278">llvm::AArch64FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00225">llvm::MSP430FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="BPFRegisterInfo_8cpp_source.html#l00056">llvm::BPFRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="MSP430RegisterInfo_8cpp_source.html#l00103">llvm::MSP430RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00136">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00259">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00256">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00749">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01335">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01162">emitAlignedDPRCS2Spills()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00349">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00790">emitComments()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00220">llvm::SparcFrameLowering::emitEpilogue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00106">llvm::MSP430FrameLowering::emitEpilogue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00770">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00579">llvm::SystemZFrameLowering::emitEpilogue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00072">llvm::VEFrameLowering::emitEpilogueInsns()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00617">llvm::BPFTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01596">llvm::AVRTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01556">llvm::MSP430TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00458">llvm::ARMBaseRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00528">EmitNop()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02821">llvm::AsmPrinter::emitNops()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00032">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00040">llvm::MSP430FrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00419">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00034">llvm::VEFrameLowering::emitPrologueInsns()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01238">emitSelectPseudo()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01426">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00081">emitThumb2LoadConstPool()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01505">estimateRSStackSizeLimit()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00054">llvm::VEInstrInfo::expandExtendStackPseudo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01469">llvm::AArch64InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00125">llvm::finalizeBundle()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05760">FixedPointIntrinsicToOpcode()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00095">for()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04357">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="MIParser_8cpp_source.html#l00244">llvm::PerTargetMIParsingState::getBitmaskTargetFlag()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02133">llvm::ARMFrameLowering::getCalleeSaves()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="MIParser_8cpp_source.html#l00222">llvm::PerTargetMIParsingState::getDirectTargetFlag()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00748">llvm::getEHScopeMembership()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00315">getFPReg()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="PPCBranchSelector_8cpp_source.html#l00106">GetInitialOffset()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00300">llvm::MSP430InstrInfo::getInstSizeInBytes()</a>, <a class="el" href="MipsSERegisterInfo_8cpp_source.html#l00129">getLoadStoreOffsetAlign()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00335">getNewValueJumpOpcode()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00059">llvm::SDNode::getOperationName()</a>, <a class="el" href="MIParser_8cpp_source.html#l00124">llvm::PerTargetMIParsingState::getRegisterByName()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01263">getRegUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00470">getSchedRegions()</a>, <a class="el" href="MIParser_8cpp_source.html#l00183">llvm::PerTargetMIParsingState::getSubRegIndex()</a>, <a class="el" href="MIParser_8cpp_source.html#l00201">llvm::PerTargetMIParsingState::getTargetIndex()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00404">getTargetIndexName()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00531">llvm::BPFTargetLowering::getTargetNodeName()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05521">getUnderlyingArgRegs()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00063">llvm::TargetSchedModel::init()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">llvm::ConvergingVLIWScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03326">llvm::PostGenericScheduler::initialize()</a>, <a class="el" href="CFIInstrInserter_8cpp_source.html#l00121">INITIALIZE_PASS()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00081">llvm::TailDuplicator::initMF()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">insertCopy()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00561">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00534">insertCSRSaves()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00070">llvm::Mips16RegisterInfo::intRegClass()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00733">isBackwardPropagatableCopy()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l04150">llvm::PPCInstrInfo::isBDNZ()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="SystemZElimCompare_8cpp_source.html#l00501">isCompareZero()</a>, <a class="el" href="MLxExpansionPass_8cpp_source.html#l00196">isFpMulInstruction()</a>, <a class="el" href="HexagonFixupHwLoops_8cpp_source.html#l00084">isHardwareLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00332">isLibCallInTailPosition()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="HexagonCFGOptimizer_8cpp_source.html#l00076">IsUnconditionalJump()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00325">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03724">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00630">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::mayAlias()</a>, <a class="el" href="StackSlotColoring_8cpp_source.html#l00147">false::IntervalSorter::operator()()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00290">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01454">llvm::MachineInstr::print()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00486">printMemOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00513">llvm::MachineOperand::printTargetFlags()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02607">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">llvm::MachineRegisterInfo::recomputeRegClass()</a>, <a class="el" href="SparcRegisterInfo_8cpp_source.html#l00111">replaceFI()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00655">llvm::ARMBaseRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00888">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00443">llvm::ResourceManager::ResourceManager()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00300">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00452">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00206">llvm::MSP430FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02221">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="UnreachableBlockElim_8cpp_source.html#l00070">llvm::UnreachableBlockElimPass::run()</a>, <a class="el" href="BreakFalseDeps_8cpp_source.html#l00263">llvm::BreakFalseDeps::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00066">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00125">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00057">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00081">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00150">setCallTargetReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00079">llvm::SwiftErrorValueTracking::setFunction()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00026">llvm::MachineIRBuilder::setMF()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00053">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00170">llvm::MachineBasicBlock::SkipPHIsAndLabels()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00185">llvm::MachineBasicBlock::SkipPHIsLabelsAndDebug()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00035">llvm::SparcFrameLowering::SparcFrameLowering()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00238">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00416">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00180">llvm::MSP430FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02079">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00179">stashEntryDbgValues()</a>, <a class="el" href="RenameIndependentSubregs_8cpp_source.html#l00291">subRangeLiveAt()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00532">llvm::MachineBasicBlock::updateTerminator()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>, <a class="el" href="HexagonMachineScheduler_8h_source.html#l00051">llvm::VLIWResourceModel::VLIWResourceModel()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a0bdd73a1c5968b0ee2e76e27faa31442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd73a1c5968b0ee2e76e27faa31442">&#9670;&nbsp;</a></span>getInstrItineraryData()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* llvm::TargetSubtargetInfo::getInstrItineraryData </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00131">131</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00636">llvm::R600InstrInfo::CreateTargetScheduleState()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01860">llvm::HexagonInstrInfo::CreateTargetScheduleState()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l00638">getUnderlyingObjects()</a>.</p>

</div>
</div>
<a id="a9121fbc28926a715888fffcd12f18025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9121fbc28926a715888fffcd12f18025">&#9670;&nbsp;</a></span>getInstructionSelector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a>* llvm::TargetSubtargetInfo::getInstructionSelector </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00109">109</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a83542282781b52068dd4e4f22890a07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83542282781b52068dd4e4f22890a07c">&#9670;&nbsp;</a></span>getLegalizerInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a>* llvm::TargetSubtargetInfo::getLegalizerInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00119">119</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00663">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00743">llvm::machineFunctionIsIllegal()</a>, and <a class="el" href="Legalizer_8cpp_source.html#l00277">llvm::Legalizer::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ac2d0aeea41259fe1b74dce5c8dbb0de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d0aeea41259fe1b74dce5c8dbb0de3">&#9670;&nbsp;</a></span>getOptLevelToEnablePostRAScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00260">260</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_8h_source.html#l00055">llvm::CodeGenOpt::Default</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00049">enableAdvancedRASplitCost()</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00044">enableRALocalReassignment()</a>, and <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00061">useAA()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PostRASchedulerList_8cpp_source.html#l00203">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="ae1b4a4026919ece023b8ecfc14fd096b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b4a4026919ece023b8ecfc14fd096b">&#9670;&nbsp;</a></span>getPostRAMutations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetSubtargetInfo::getPostRAMutations </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Mutations</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00244">244</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a id="a4a73e20211aa136ac4098ddb0241d9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73e20211aa136ac4098ddb0241d9b6">&#9670;&nbsp;</a></span>getRegBankInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a>* llvm::TargetSubtargetInfo::getRegBankInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the information for the register banks is available, return it. </p>
<p>Otherwise return nullptr. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">127</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="MIParser_8cpp_source.html#l00265">llvm::PerTargetMIParsingState::getMMOTargetFlag()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00069">INITIALIZE_PASS_END()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, and <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>.</p>

</div>
</div>
<a id="a87849514193302b75f50a8092f94b98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87849514193302b75f50a8092f94b98a">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::TargetSubtargetInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - If register information is available, return it. </p>
<p>If not, return null. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00123">123</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01190">llvm::DwarfCompileUnit::addAddress()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l01215">llvm::DwarfCompileUnit::addComplexAddress()</a>, <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00325">addLiveInRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00224">addSavedGPR()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00790">adjCycles()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00101">AdjustStackOffset()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00479">llvm::MachineFunction::allocateRegMask()</a>, <a class="el" href="AArch64PBQPRegAlloc_8cpp_source.html#l00326">llvm::A57ChainingConstraint::apply()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00192">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00381">assignCalleeSavedSpillSlots()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00769">AssignProtectedObjSet()</a>, <a class="el" href="AArch64DeadRegisterDefinitionsPass_8cpp_source.html#l00077">atomicReadDroppedOnZero()</a>, <a class="el" href="DebugHandlerBase_8cpp_source.html#l00185">llvm::DebugHandlerBase::beginFunction()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01328">llvm::CodeViewDebug::beginFunctionImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06285">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00462">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00400">llvm::HexagonPacketizerList::canPromoteToDotCur()</a>, <a class="el" href="X86CallingConv_8cpp_source.html#l00128">CC_X86_64_VectorCall()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01590">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l01440">collectRegDefs()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00586">llvm::DwarfCompileUnit::constructLabelDIE()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00467">llvm::MIRPrinter::convertCallSiteObjects()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l01009">llvm::GCNTargetMachine::convertFuncInfoToYAML()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00357">llvm::MIRPrinter::convertStackObjects()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00766">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03132">llvm::createBURRListDAGScheduler()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00150">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00065">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00052">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03160">llvm::createHybridListDAGScheduler()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03176">llvm::createILPListDAGScheduler()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00163">llvm::MipsFunctionInfo::createISRRegFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00034">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="NVPTXPrologEpilogPass_8cpp_source.html#l00044">llvm::createNVPTXPrologEpilogPass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l03146">llvm::createSourceListDAGScheduler()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06590">llvm::AArch64InstrInfo::describeLoadedValue()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01122">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00171">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02340">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00076">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00349">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l02227">llvm::DwarfDebug::emitDebugLocValue()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00847">emitDebugValueComment()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00770">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00381">llvm::MipsAsmPrinter::emitFrameDirective()</a>, <a class="el" href="AsmPrinterInlineAsm_8cpp_source.html#l00312">EmitGCCInlineAsmStr()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00818">llvm::AsmPrinter::emitImplicitDef()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l01011">llvm::ARMAsmPrinter::EmitJumpTableTBInst()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00830">emitKill()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01505">estimateRSStackSizeLimit()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00136">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00125">llvm::finalizeBundle()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08047">findMatchingInlineAsmOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00532">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01003">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04822">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00095">for()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00063">llvm::TargetFrameLowering::getCalleeSaves()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00092">getDwarfRegNum()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00303">llvm::RISCVFrameLowering::getFrameIndexReference()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00044">llvm::TargetFrameLowering::getFrameIndexReference()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00278">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00269">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00083">llvm::AVRRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MipsSERegisterInfo_8cpp_source.html#l00129">getLoadStoreOffsetAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05868">getMemcpyLoadsAndStores()</a>, <a class="el" href="MIParser_8cpp_source.html#l00265">llvm::PerTargetMIParsingState::getMMOTargetFlag()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00192">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00335">getNewValueJumpOpcode()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01376">getOpenCLAlignment()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00713">llvm::RISCVInstrInfo::getOutliningType()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00114">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07943">GetRegistersForValue()</a>, <a class="el" href="MIParser_8cpp_source.html#l00166">llvm::PerTargetMIParsingState::getRegMask()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01263">getRegUnits()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01693">llvm::AArch64FrameLowering::getSEHFrameIndexOffset()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00379">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="ShrinkWrap_8cpp_source.html#l00450">giveUpWithRemarks()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00339">HandleVRSaveUpdate()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00251">llvm::SparcFrameLowering::hasFP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00026">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00289">llvm::VEFrameLowering::hasFP()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00104">llvm::ARMFrameLowering::hasFP()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00493">llvm::ARCFrameLowering::hasFP()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00238">llvm::AArch64FrameLowering::hasFP()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00069">INITIALIZE_PASS_END()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00081">llvm::TailDuplicator::initMF()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00561">insertCSRRestores()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00534">insertCSRSaves()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00733">isBackwardPropagatableCopy()</a>, <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00085">isCallableFunction()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="MLxExpansionPass_8cpp_source.html#l00196">isFpMulInstruction()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02205">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05993">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05070">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00987">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00046">llvm::LiveRegMatrix::LiveRegMatrix()</a>, <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00269">lookupCandidateBaseReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00325">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00134">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04717">MakeM0Inst()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l01205">needsReferenceType()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l14135">numVectorEltsOrZero()</a>, <a class="el" href="MIParser_8cpp_source.html#l00143">llvm::PerTargetMIParsingState::parseInstrName()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07868">patchMatchingInput()</a>, <a class="el" href="RegisterUsageInfo_8cpp_source.html#l00072">llvm::PhysicalRegisterUsageInfo::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00195">llvm::MIRPrinter::print()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">llvm::RegisterBankInfo::OperandsMapper::print()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00503">llvm::MachineFunction::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00290">llvm::MachineBasicBlock::print()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00262">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l01283">llvm::AMDGPUAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00199">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00398">llvm::RISCVFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00573">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00435">llvm::ARCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00038">ReplaceFrameIndex()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00888">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01714">llvm::AArch64FrameLowering::resolveFrameOffsetReference()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00043">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00931">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="BreakFalseDeps_8cpp_source.html#l00263">llvm::BreakFalseDeps::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="ReachingDefAnalysis_8cpp_source.html#l00135">llvm::ReachingDefAnalysis::runOnMachineFunction()</a>, <a class="el" href="LiveStacks_8cpp_source.html#l00049">llvm::LiveStacks::runOnMachineFunction()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00066">llvm::MachineTraceMetrics::runOnMachineFunction()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00125">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00081">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00854">setAliasRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00053">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="MIParser_8cpp_source.html#l00086">llvm::PerTargetMIParsingState::setTarget()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00179">stashEntryDbgValues()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05451">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01209">updateLiveIn()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01481">UpdatePredRedefs()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00392">llvm::DwarfCompileUnit::updateSubprogramScopeDIE()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a18d7f66f2f39f00745354d28aaf93a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d7f66f2f39f00745354d28aaf93a21">&#9670;&nbsp;</a></span>getSelectionDAGInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAGTargetInfo.html">SelectionDAGTargetInfo</a>* llvm::TargetSubtargetInfo::getSelectionDAGInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00100">100</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAG_8cpp_source.html#l01020">llvm::SelectionDAG::init()</a>, and <a class="el" href="DAGCombiner_8cpp_source.html#l11507">isContractable()</a>.</p>

</div>
</div>
<a id="a3ffc0134e295c22158ba86af66b6acae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffc0134e295c22158ba86af66b6acae">&#9670;&nbsp;</a></span>getSMSMutations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetSubtargetInfo::getSMSMutations </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Mutations</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00250">250</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8h_source.html#l00200">llvm::SwingSchedulerDAG::SwingSchedulerDAG()</a>.</p>

</div>
</div>
<a id="a129ede6f18326075504d4bd0439fd517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129ede6f18326075504d4bd0439fd517">&#9670;&nbsp;</a></span>getTargetLowering()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a>* llvm::TargetSubtargetInfo::getTargetLowering </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00099">99</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CallingConvLower_8cpp_source.html#l00238">llvm::CCState::analyzeMustTailForwardedRegisters()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00231">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00703">llvm::rdf::DataFlowGraph::DefStack::clear_block()</a>, <a class="el" href="DwarfEHPrepare_8cpp_source.html#l00092">llvm::createDwarfEHPass()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00360">llvm::createLibcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00392">llvm::createMemLibcall()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00357">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00369">llvm::FunctionLoweringInfo::CreateRegs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00575">llvm::CombinerHelper::dominates()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00343">llvm::XCoreFrameLowering::emitEpilogue()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01830">llvm::AsmPrinter::EmitJumpTableInfo()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreSelectionDAGInfo_8cpp_source.html#l00018">llvm::XCoreSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="HexagonSelectionDAGInfo_8cpp_source.html#l00019">llvm::HexagonSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="WinException_8cpp_source.html#l00239">llvm::WinException::endFunclet()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00424">llvm::MachineIRBuilder::getBoolExtOp()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00196">llvm::SystemZRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00211">llvm::SystemZRegisterInfo::getCallPreservedMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00043">llvm::CCState::HandleByVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01020">llvm::SelectionDAG::init()</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l00594">INITIALIZE_PASS()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00512">llvm::isInTailCallPosition()</a>, <a class="el" href="LiveDebugValues_8cpp_source.html#l00096">isRegOtherThanSPAndFP()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00987">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00325">LoopIsOuterMostWithPredecessor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04253">llvm::LegalizerHelper::lowerDynStackAlloc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04473">llvm::LegalizerHelper::lowerReadRegister()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00134">llvm::MachineFunction::MachineFunction()</a>, <a class="el" href="StackProtector_8cpp_source.html#l00082">llvm::StackProtector::runOnFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00367">llvm::AMDGPUPerfHintAnalysis::runOnSCC()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00081">llvm::FunctionLoweringInfo::set()</a>, and <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00079">llvm::SwiftErrorValueTracking::setFunction()</a>.</p>

</div>
</div>
<a id="a858321b3c61bbf6ead2072902d01dd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858321b3c61bbf6ead2072902d01dd6c">&#9670;&nbsp;</a></span>ignoreCSRForAllocationOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::ignoreCSRForAllocationOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the register allocator should use the allocation orders exactly as written in the tablegen descriptions, false if it should allocate the specified physical register later if is it callee-saved. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00306">306</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a id="a86428c2c5b7e83ae2ca900eee58b3cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86428c2c5b7e83ae2ca900eee58b3cb7">&#9670;&nbsp;</a></span>isDependencyBreaking()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::isDependencyBreaking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is a dependency breaking instruction for the subtarget. </p>
<p>Similar in behavior to <code>isZeroIdiom</code>. However, it knows how to identify all dependency breaking instructions (i.e. not just zero-idioms).</p>
<p>As for <code>isZeroIdiom</code>, this method returns a mask of "broken" dependencies. (See method <code>isZeroIdiom</code> for a detailed description of Mask). </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00165">165</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00154">isZeroIdiom()</a>.</p>

</div>
</div>
<a id="acd3542c354313777c3eaf1af365604d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3542c354313777c3eaf1af365604d2">&#9670;&nbsp;</a></span>isOptimizableRegisterMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::isOptimizableRegisterMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is a candidate for move elimination. </p>
<p>A candidate for move elimination may be optimized out at register renaming stage. Subtargets can specify the set of optimizable moves by instantiating tablegen class <code>IsOptimizableRegisterMove</code> (see llvm/Target/TargetInstrPredicate.td).</p>
<p>SubtargetEmitter is responsible for processing all the definitions of class IsOptimizableRegisterMove, and auto-generate an override for this method. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00178">178</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00036">enableMachineScheduler()</a>.</p>

</div>
</div>
<a id="a9546854031006fe46295d6430e170861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9546854031006fe46295d6430e170861">&#9670;&nbsp;</a></span>isXRaySupported()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::isXRaySupported </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00083">83</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a id="acfcd25a347c1a8e63210e7b2c6ee8910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfcd25a347c1a8e63210e7b2c6ee8910">&#9670;&nbsp;</a></span>isZeroIdiom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::isZeroIdiom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if MI is a dependency breaking zero-idiom instruction for the subtarget. </p>
<p>This function also sets bits in Mask related to input operands that are not in a data dependency relationship. There is one bit for each machine operand; implicit operands follow explicit operands in the bit representation used for Mask. An empty (i.e. a mask with all bits cleared) means: data dependencies are "broken" for all the explicit input machine operands of MI. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00154">154</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00165">isDependencyBreaking()</a>.</p>

</div>
</div>
<a id="a9e6de090b178b663c02bc8aa8fe70226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6de090b178b663c02bc8aa8fe70226">&#9670;&nbsp;</a></span>mirFileLoaded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TargetSubtargetInfo::mirFileLoaded </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is called after a .mir file was loaded. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00065">65</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00298">enableSubRegLiveness()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00394">llvm::MIRParserImpl::initializeMachineFunction()</a>.</p>

</div>
</div>
<a id="a031c957fc0aee224b1f33a58391ae069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031c957fc0aee224b1f33a58391ae069">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&amp; llvm::TargetSubtargetInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cd7c54e0bb13cc01c4e2a4133a40ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd7c54e0bb13cc01c4e2a4133a40ee4">&#9670;&nbsp;</a></span>overrideSchedPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::TargetSubtargetInfo::overrideSchedPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> &amp;&#160;</td>
          <td class="paramname"><em>Policy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Override generic scheduling policy within a region. </p>
<p>This is a convenient way for targets that don't provide any custom scheduling heuristics (no custom <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a>) to make changes to the generic scheduling policy. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00224">224</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<a id="ae7cda8924c60f445e822e54c32c42314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cda8924c60f445e822e54c32c42314">&#9670;&nbsp;</a></span>resolveSchedClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> llvm::TargetSubtargetInfo::resolveSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SchedClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td>
          <td class="paramname"><em>SchedModel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resolve a SchedClass at runtime, where SchedClass identifies an <a class="el" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class...">MCSchedClassDesc</a> with the isVariant property. </p>
<p>This may return the ID of another variant SchedClass, but repeated invocation must quickly terminate in a nonvariant SchedClass. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00139">139</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSchedule_8cpp_source.html#l00133">llvm::TargetSchedModel::resolveSchedClass()</a>.</p>

</div>
</div>
<a id="a97ec020f20d345ae76e9b1ff450b4ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ec020f20d345ae76e9b1ff450b4ffa">&#9670;&nbsp;</a></span>useAA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TargetSubtargetInfo::useAA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetSubtargetInfo_8h_source.html#l00281">addrSinkUsingGEPs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00260">getOptLevelToEnablePostRAScheduler()</a>, and <a class="el" href="BasicTTIImpl_8h_source.html#l00282">llvm::BasicTTIImplBase&lt; AMDGPUTTIImpl &gt;::useAA()</a>.</p>

</div>
</div>
<a id="abdc20e43d0f27d58b009b63f13e77d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc20e43d0f27d58b009b63f13e77d13">&#9670;&nbsp;</a></span>useDFAforSMS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::TargetSubtargetInfo::useDFAforSMS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Default to DFA for resource management, return false when target will use ProcResource in InstrSchedModel instead. </p>

<p class="definition">Definition at line <a class="el" href="TargetSubtargetInfo_8h_source.html#l00256">256</a> of file <a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="TargetSubtargetInfo_8h_source.html">TargetSubtargetInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="TargetSubtargetInfo_8cpp_source.html">TargetSubtargetInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
