*$
* TPS2553_TRANS
*****************************************************************************
* (C) Copyright 2011 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS2553
* Date: 10/19/2011
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2
* EVM Order Number: TPS2553DRVEVM-364
* EVM Users Guide: SLUU339 December 2008
* Datasheet: SLVS841D - November 2008 - Revised June 2011
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.subckt TPS2553_TRANS IN GND EN PWPD FAULT_B ILIM OUT
X_U2_U648         U2_N16902812 0 ISENSE ILIM_INT VCVSCLIP_PS PARAMS: GAIN=1
+  VOMAX=20 VOMIN=0
X_U2_U825         U2_TOFF U2_N16950270 U2_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C4         0 U2_GATE  26.1p IC=0 
X_U2_U44         POWEROK U2_N16950270 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_U651         U2_GATE 0 POWEROK 0 VCCS_CLIP_PS PARAMS: GM=-1m IOMAX=0
+  IOMIN=-125n
X_U2_U6         U2_TON U2_TOFF U2_NEG U2_N16950314 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_U37         U2_N17001126 GATE_OFF U2_N17000403 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U2_C5         U2_TON 0  1u  
R_U2_R8         POWEROK U2_TON  1.14k  
V_U2_V1         0 U2_N16885192 0.7Vdc
X_U2_U655         U2_N16950314 U2_N17001126 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U2_D9         U2_N16885192 OUT D_D1 
X_U2_U650         U2_GATE 0 U2_N17000403 0 VCCS_CLIP_PS PARAMS: GM=1m
+  IOMAX=545n IOMIN=0
C_U2_C6         U2_TOFF 0  1u  
R_U2_R9         POWEROK U2_TOFF  1.29k  
D_U2_D10         U2_GATE U2_N16959572 D_D1 
D_U2_D11         0 U2_GATE D_D1 
C_U2_C7         0 OUT  1f IC=0 
V_U2_V2         U2_N16959572 0 12Vdc
R_U2_R10         OUT 0  1e9  
G_U2_ABMII1         U2_GATE 0 VALUE {
+  LIMIT((0.25u)*PWRS(V(U2_N16902812),2)+(19.6u)*V(U2_N16902812),0,1m)    }
X_U2_H1    IN U2_D ISENSE 0 GATE_DRIVE_U2_H1 
X_U2_U646         U2_D U2_GATE OUT NMOSIDEAL_PS PARAMS: K=1.65 VTH=1
X_U1_U41         U1_CHANGE_R U1_REV_DELAY U1_SET1_R AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V45         U1_N16728223 0 0.4
X_U1_U37         U1_POS U1_NEG U1_CHANGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U54         U1_N16834500 U1_N16834188 U1_N16836259 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R5         U1_ILIM_DET U1_7_5MS  10.8k  
V_U1_V3         U1_N16908271 IN 135mVdc
X_U1_U26         U1_N16917215 POWEROK U1_REVERSE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V11         U1_N7638368 0 2.35Vdc
X_U1_U826         U1_N16726884 U1_N16726205 U1_ENOK XNOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_S14    U1_SET0_R 0 U1_4MS 0 HK_U1_S14 
X_U1_U830         U1_VCCOK U1_N16750307 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
V_U1_V46         U1_N16729790 0 0.7
X_U1_U51         ILIM_INT U1_N16729790 U1_N16652853 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_S5    U1_SET1 0 U1_N7640425 U1_7_5MS HK_U1_S5 
X_U1_U43         U1_IOS_DELAY U1_N7639915 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABM2I2         IN GND VALUE { IF(V(U1_N16652885) > 0.5, 100u,  
+ IF(V(U1_N16652897) > 0.5, 120u, 0.1u))   }
X_U1_U843         U1_N16745657 U1_REVERSE U1_POS_R AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U25         U1_7_5MS U1_IOS_DELAY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U1_V1         U1_N7640425 0 1Vdc
X_U1_S15    U1_SET1_R 0 U1_N16746063 U1_4MS HK_U1_S15 
X_U1_U831         U1_N16750307 U1_VCCOK U1_N16750477 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V16         U1_N16726205 0 {EN_P}
X_U1_U21         U1_CHANGE U1_IOS_DELAY U1_SET1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U35         U1_4MS U1_REV_DELAY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1_U28         U1_N16836259 POWEROK U1_N7649534 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V13         U1_N7643416 0 25mVdc
V_U1_V4         U1_N16746063 0 1Vdc
V_U1_V9         U1_N7637958 0 0.78Vdc
X_U1_U822         U1_ILIM_DET U1_N16522411 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U834         U1_N16746243 U1_N16746275 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U47         U1_POS_R U1_NEG_R U1_CHANGE_R OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_LIMIT1         ILIM_INT 0 VALUE {LIMIT(V(U1_N16798453),0.0687,3)}
V_U1_V14         U1_N7643981 0 20mVdc
X_U1_U24         U1_N7639915 U1_CHANGE U1_SET0 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U832         U1_ENOK U1_N16750385 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U1_U829         U1_REV_DELAY U1_TOGGLE U1_N16755476 N16755422
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U823         U1_N16522411 U1_ILIM_DET U1_POS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U1_C13         U1_4MS 0  1u  
E_U1_ABM1         U1_N7653480 0 VALUE { V(ILIM_INT) * 0.98    }
X_U1_U34         U1_N16745839 U1_CHANGE_R U1_SET0_R AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U827         U1_N16746275 U1_N16746243 U1_NEG_R AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U22         U1_COMP_OUT POWEROK U1_ILIM_DET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U31         U1_N16652857 U1_ENOK U1_N16652885 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U7         U1_REV_DELAY U1_N16755476 U1_LATCH U1_N16834500 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R15         U1_REVERSE U1_4MS  5.76k  
X_U1_U49         IN U1_N7638368 U1_N7643416 U1_VCCOK COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U48         EN U1_N7637958 U1_N7643981 U1_N16726884 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U833         U1_N16750385 U1_ENOK U1_N16750489 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R6         U1_N16822250 ILIM  1m  
X_U1_U844         OUT U1_N16908271 U1_N16917215 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U27         U1_VCCOK U1_ENOK POWEROK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U46         U1_N16652853 U1_N16652857 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U45         U1_REVERSE U1_N16746243 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U55         U1_N16834500 U1_N16872405 GATE_OFF OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U824         U1_N16522669 U1_N16522727 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_H1    U1_N16822250 U1_N16728223 U1_N16798453 0 HK_U1_H1 
X_U1_S3    U1_N7649534 0 FAULT_B 0 HK_U1_S3 
X_U1_U53         U1_REV_DELAY U1_N16745839 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S4    U1_SET0 0 U1_7_5MS 0 HK_U1_S4 
X_U1_U835         U1_IOS_DELAY U1_TOGGLE U1_IOS_LATCH N16854058
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U32         U1_ENOK U1_N16652853 U1_N16652897 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V5         U1_LATCH 0 {LATCH}
X_U1_U44         U1_ILIM_DET U1_N16522669 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U38         U1_N16750477 U1_N16750489 U1_TOGGLE OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U825         U1_N16522727 U1_N16522669 U1_NEG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8         U1_IOS_DELAY U1_IOS_LATCH U1_LATCH U1_N16834188 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_C3         U1_7_5MS 0  1u  
X_U1_U23         U1_IOS_LATCH U1_LATCH U1_N16872405 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U828         U1_REVERSE U1_N16745657 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U50         ISENSE U1_N7653480 U1_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
.param EN_P=1
.param LATCH=0
.ends TPS2553_TRANS
*$
.subckt GATE_DRIVE_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends GATE_DRIVE_U2_H1
*$
.subckt HK_U1_S14 1 2 3 4  
S_U1_S14         3 4 1 2 _U1_S14
RS_U1_S14         1 2 1G
.MODEL         _U1_S14 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends HK_U1_S14
*$
.subckt HK_U1_S5 1 2 3 4  
S_U1_S5         3 4 1 2 _U1_S5
RS_U1_S5         1 2 1G
.MODEL         _U1_S5 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends HK_U1_S5
*$
.subckt HK_U1_S15 1 2 3 4  
S_U1_S15         3 4 1 2 _U1_S15
RS_U1_S15         1 2 1G
.MODEL         _U1_S15 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends HK_U1_S15
*$
.subckt HK_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 -64075
VH_U1_H1         1 2 0V
.ends HK_U1_H1
*$
.subckt HK_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=1G Ron=60 Voff=0.25V Von=0.75V
.ends HK_U1_S3
*$
.subckt HK_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=1G Ron=1.0 Voff=0.25V Von=0.75V
.ends HK_U1_S4
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT NMOSIDEAL_PS D G S PARAMS: k=1 vth=0
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
EON Yp 0 VALUE={IF(V(G,S) > {vth}, 1, 0)}
GOUT D S VALUE={IF(V(D,S) >= (V(G,S)-{vth}), V(Yp)*({k}/2)*(V(G,S)-{vth})**2, V(Yp)*({k})*(V(G,S)-{vth}-V(D,S)/2)*V(D,S))}
.ENDS NMOSIDEAL_PS
*$
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF CSval=0.01pf
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
CS G S {CSval}
***EEXP F1 0 VALUE={LIMIT(((V(G,S)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(D) > V(S), V(G,S), V(G,D))}
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS NSW_PS
*$
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01 CGval=0.01pF CDval=0.01pF 
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
***EEXP F1 0 VALUE={LIMIT(((V(S,G)-VTHval)/VCHARval),-80,80)} 
Etest test 0 VALUE={IF(V(S) > V(D), V(S,G), V(D,G))}
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(test)-VTHval)/VCHARval),-80,80))))}
.ENDS PSW_PS
*$
.SUBCKT VCCS_CLIP_PS IOUT_P IOUT_N VIN_P VIN_N PARAMS: GM=1 IOMAX=1 IOMIN=-1
RCTRLP VIN_P 0 1e11
RCTRLN VIN_N 0 1e11
GOUT IOUT_P IOUT_N VALUE={LIMIT({GM}*V(VIN_P,VIN_N), {IOMIN},{IOMAX})}
ROUTP IOUT_P 0 1e11
ROUTN IOUT_N 0 1e11
.ends VCCS_CLIP_PS
*$
.SUBCKT VCVSCLIP_PS YP YN POS NEG PARAMS: gain=1 vomax=1 vomin=-1
RP POS 0 1e11
CP POS 0 0.01pF
RN NEG 0 1e11
CN NEG 0 0.01pF
ROUTN YN 0 1e11
COUTN YN 0 0.01pF
***** boolean ************
EVCLP YP YN VALUE={LIMIT((V(POS)-V(NEG))*{gain},{vomin},{vomax})}
**************************
RO YP 0 1e11
.ENDS VCVSCLIP_PS
*$
.SUBCKT SWITCH_PS A SWD SWC PARAMS: vth=500e-3 ron=1e3 roff=1e6 tdelay=1e-9 trise=1e-9 tfall=1e-9 initval=0
*
VS VSUP 0 DC 1
***** boolean ************
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vth}), {1-initval}, {initval})}
ROUTpp Ypp 0 1e11
***** add delay lines ****
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tdelay+1e-15)/(1e-12*0.693)} VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
** Add rise and fall *****
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(trise+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tfall+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
***Switch ************
EOUT VG1 SWC VALUE={V(OUTr)}
XNSW3 SWD VG1 SWC NSW_PS PARAMS: RONval={ron} VTHval=0.5
.ENDS SWITCH_PS
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
