(set-info :origin "benchmarks generated by liquid types http://goto.ucsd.edu/~rjhala/liquid/")
(set-logic HORN)
(assert (forall ((tmp_main__SSA__blk_0_1 Int)
         (__cil_tmp4_main Int)
         (__cil_tmp5_main Int)
         (__cil_tmp6_main Int)
         (lqn_0 Int)
         (zero_main__SSA__blk_0_1 Int)
         (r_main__SSA__blk_0_1 Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (let ((a!1 (and (not (<= 0 4))
                  (= __cil_tmp4_main 8)
                  (= __cil_tmp5_main (ite (= zero_main__SSA__blk_0_1 1) 1 0))
                  (= __cil_tmp6_main tmp_main__SSA__blk_0_1)
                  (= lqn_0 0)
                  (= r_main__SSA__blk_0_1 tmp_main__SSA__blk_0_1)
                  (= tmp_main__SSA__blk_0_1
                     (select BLOCK_BEGIN tmp_main__SSA__blk_0_1))
                  (> tmp_main__SSA__blk_0_1 0)
                  (= (+ tmp_main__SSA__blk_0_1 __cil_tmp4_main)
                     (select BLOCK_END tmp_main__SSA__blk_0_1))
                  (= zero_main__SSA__blk_0_1 0)
                  (not (= __cil_tmp5_main 0))
                  true)))
    (=> a!1 false))))
(assert (forall ((tmp_main__SSA__blk_0_1 Int)
         (__cil_tmp4_main Int)
         (__cil_tmp5_main Int)
         (__cil_tmp6_main Int)
         (lqn_0 Int)
         (__cil_tmp7_main Int)
         (zero_main__SSA__blk_0_1 Int)
         (VV Int)
         (r_main__SSA__blk_0_1 Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (let ((a!1 (or (= (select UNCHECKED VV) 1)
                 (and (<= (select BLOCK_BEGIN VV) VV)
                      (< VV (select BLOCK_END VV))
                      true)
                 false)))
  (let ((a!2 (and (not a!1)
                  (= __cil_tmp4_main 8)
                  (= __cil_tmp5_main (ite (= zero_main__SSA__blk_0_1 1) 1 0))
                  (= __cil_tmp6_main tmp_main__SSA__blk_0_1)
                  (= (select BLOCK_END __cil_tmp7_main)
                     (select BLOCK_END __cil_tmp6_main))
                  (= (select BLOCK_BEGIN __cil_tmp7_main)
                     (select BLOCK_BEGIN __cil_tmp6_main))
                  (= (select UNCHECKED __cil_tmp7_main)
                     (select UNCHECKED __cil_tmp6_main))
                  (= __cil_tmp7_main (+ __cil_tmp6_main 4))
                  (<= __cil_tmp6_main __cil_tmp7_main)
                  (= lqn_0 0)
                  (= r_main__SSA__blk_0_1 tmp_main__SSA__blk_0_1)
                  (= tmp_main__SSA__blk_0_1
                     (select BLOCK_BEGIN tmp_main__SSA__blk_0_1))
                  (> tmp_main__SSA__blk_0_1 0)
                  (= (+ tmp_main__SSA__blk_0_1 __cil_tmp4_main)
                     (select BLOCK_END tmp_main__SSA__blk_0_1))
                  (= zero_main__SSA__blk_0_1 0)
                  (not (= __cil_tmp5_main 0))
                  (< VV (+ __cil_tmp7_main 1))
                  (<= __cil_tmp7_main VV)
                  (= (select UNCHECKED VV) (select UNCHECKED __cil_tmp7_main))
                  (= (select BLOCK_END VV) (select BLOCK_END __cil_tmp7_main))
                  (= (select BLOCK_BEGIN VV)
                     (select BLOCK_BEGIN __cil_tmp7_main))
                  true)))
    (=> a!2 false)))))
(assert (forall ((tmp_main__SSA__blk_0_1 Int)
         (__cil_tmp4_main Int)
         (r_main__SSA__blk_0_1 Int)
         (lqn_0 Int)
         (C10_Ix_4 Int)
         (zero_main__SSA__blk_0_1 Int)
         (VV Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (=> (and (not (= VV lqn_0))
           false
           (= __cil_tmp4_main 8)
           (= lqn_0 0)
           (= r_main__SSA__blk_0_1 tmp_main__SSA__blk_0_1)
           (= tmp_main__SSA__blk_0_1
              (select BLOCK_BEGIN tmp_main__SSA__blk_0_1))
           (> tmp_main__SSA__blk_0_1 0)
           (= (+ tmp_main__SSA__blk_0_1 __cil_tmp4_main)
              (select BLOCK_END tmp_main__SSA__blk_0_1))
           (= zero_main__SSA__blk_0_1 0)
           (= VV C10_Ix_4)
           true)
      false)))
(assert (forall ((__cil_tmp4_main Int)
         (VV Int)
         (BLOCK_BEGIN (Array Int Int))
         (BLOCK_END (Array Int Int))
         (UNCHECKED (Array Int Int)))
  (=> (and (not (>= VV 0)) (= __cil_tmp4_main 8) (= VV __cil_tmp4_main) true)
      false)))

(check-sat)
