============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 11 2025  06:45:44 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin result_reg_reg[3]/CLK->D
     Startpoint: (F) a[0]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     124                  
       Uncertainty:-      13                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
       Input Delay:-     625                  
         Data Path:-     488                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  a[0]                -       -     F     (arrival)                      7 45.3     0     0     625 
  g28/Y               -       A->Y  R     sky130_fd_sc_hd__inv_8         1 10.1    26    28     653 
  g24/Y               -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    37    43     696 
  g5692/Y             -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 15.3    66    67     762 
  g223/Y              -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.4    42    55     817 
  g60/Y               -       A->Y  R     sky130_fd_sc_hd__nand2_4       1  5.9    41    49     867 
  g5685/Y             -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.4    44    52     919 
  g17/Y               -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    58     977 
  g16/Y               -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  6.1    38    49    1026 
  g937/Y              -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  5.7    29    42    1068 
  g933/Y              -       A->Y  F     sky130_fd_sc_hd__nand3_2       1  3.2    45    45    1112 
  result_reg_reg[3]/D -       -     F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1112 
#---------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin result_reg_reg[2]/CLK->D
     Startpoint: (R) a[1]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     136                  
       Uncertainty:-      13                  
     Required Time:=    1101                  
      Launch Clock:-       0                  
       Input Delay:-     625                  
         Data Path:-     476                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  a[1]                -       -     R     (arrival)                      7 81.4     0     0     625 
  g5488/Y             -       A->Y  F     sky130_fd_sc_hd__clkinv_8      1  9.6    18    25     650 
  g5693/Y             -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.6    53    49     699 
  g5692/Y             -       B->Y  F     sky130_fd_sc_hd__nand2_4       2 14.5    44    60     758 
  g671/Y              -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  8.9    66    69     827 
  g670/Y              -       A->Y  F     sky130_fd_sc_hd__inv_2         1  5.6    24    37     864 
  g108/Y              -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  3.8    41    42     906 
  g5713/X             -       A1->X R     sky130_fd_sc_hd__a21o_1        1  3.7    46   103    1009 
  g207/Y              -       D->Y  F     sky130_fd_sc_hd__nand4_1       1  3.2    71    92    1101 
  result_reg_reg[2]/D -       -     F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1101 
#---------------------------------------------------------------------------------------------------



Path 3: MET (4 ps) Setup Check with Pin result_reg_reg[1]/CLK->D
     Startpoint: (F) b[1]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     129                  
       Uncertainty:-      13                  
     Required Time:=    1108                  
      Launch Clock:-       0                  
       Input Delay:-     625                  
         Data Path:-     478                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  b[1]                -       -     F     (arrival)                      9 74.7     0     0     625 
  g1348/Y             -       A->Y  R     sky130_fd_sc_hd__clkinv_8      5 37.7    50    43     668 
  g1344/Y             -       B->Y  F     sky130_fd_sc_hd__nand2_4       2 12.4    39    55     724 
  g1342/Y             -       B->Y  R     sky130_fd_sc_hd__nand3b_1      1  3.7    73    78     802 
  g5696/X             -       B1->X R     sky130_fd_sc_hd__o21a_1        1  3.6    50   121     923 
  g59/Y               -       A->Y  F     sky130_fd_sc_hd__nand3_1       1  4.2    64    70     993 
  g1333/Y             -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  3.6    33    53    1046 
  g1329/Y             -       A->Y  F     sky130_fd_sc_hd__nand3_1       1  3.2    55    58    1104 
  result_reg_reg[1]/D -       -     F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1104 
#---------------------------------------------------------------------------------------------------



Path 4: MET (7 ps) Setup Check with Pin carry_reg_reg/CLK->D
     Startpoint: (R) b[2]
          Clock: (R) clk
       Endpoint: (F) carry_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     130                  
       Uncertainty:-      13                  
     Required Time:=    1107                  
      Launch Clock:-       0                  
       Input Delay:-     625                  
         Data Path:-     475                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  b[2]            -       -     R     (arrival)                     4 44.5     0     0     625 
  g9/Y            -       A->Y  F     sky130_fd_sc_hd__inv_8        2 18.5    15    18     643 
  g8/Y            -       A->Y  R     sky130_fd_sc_hd__nand2_4      2 20.5    80    68     711 
  g669/Y          -       B->Y  F     sky130_fd_sc_hd__nand2_4      2  8.3    36    55     766 
  g70/Y           -       B->Y  R     sky130_fd_sc_hd__nand2_2      2  8.9    66    74     841 
  g948/Y          -       A->Y  F     sky130_fd_sc_hd__nand2_2      2  6.2    41    53     894 
  g5528/X         -       A->X  F     sky130_fd_sc_hd__buf_1        1  3.6    32    90     983 
  g5699/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_1      1  3.6    51    53    1037 
  g46/Y           -       A->Y  F     sky130_fd_sc_hd__nand3_1      1  3.2    57    63    1100 
  carry_reg_reg/D -       -     F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1100 
#----------------------------------------------------------------------------------------------



Path 5: MET (22 ps) Setup Check with Pin result_reg_reg[0]/CLK->D
     Startpoint: (F) op[2]
          Clock: (R) clk
       Endpoint: (F) result_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     123                  
       Uncertainty:-      13                  
     Required Time:=    1114                  
      Launch Clock:-       0                  
       Input Delay:-     625                  
         Data Path:-     467                  
             Slack:=      22                  

#--------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  op[2]               -       -     F     (arrival)                    10 50.0     0     0     625 
  g98/Y               -       B->Y  R     sky130_fd_sc_hd__nand2_4      2  6.9    44    44     670 
  g5697/Y             -       B->Y  F     sky130_fd_sc_hd__nor2_1       3  9.3    51    57     726 
  g5411/X             -       A1->X F     sky130_fd_sc_hd__a31o_1       1  3.6    42   176     902 
  g54/Y               -       A2->Y R     sky130_fd_sc_hd__o21ai_1      1  3.7   116   122    1024 
  g53/Y               -       B->Y  F     sky130_fd_sc_hd__nand2_1      1  3.2    42    68    1092 
  result_reg_reg[0]/D -       -     F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1092 
#--------------------------------------------------------------------------------------------------



Path 6: MET (287 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  carry_reg_reg/CLK -       -      R     (arrival)                     5    -     0     -       0 
  carry_reg_reg/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry             -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 7: MET (287 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[0]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (287 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[1]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (287 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[2]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (287 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
      Output Delay:-     625                  
       Uncertainty:-      13                  
     Required Time:=     612                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     287                  

#-----------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  result_reg_reg[3]/CLK -       -      R     (arrival)                     5    -     0     -       0 
  result_reg_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]             -       -      F     (port)                        -    -     -     0     325 
#-----------------------------------------------------------------------------------------------------

