// Seed: 1121343697
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_4[1'h0] = id_4;
  tri0  id_4;
  logic id_5;
  logic id_6;
  assign id_6 = id_4[1'b0];
endmodule
