

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_215_3'
================================================================
* Date:           Mon May  2 01:13:04 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.722 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_3  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|     110|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     110|    220|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln208_1_fu_158_p2   |         +|   0|  0|  23|          16|           1|
    |add_ln216_1_fu_212_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln216_2_fu_218_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln216_fu_174_p2     |         +|   0|  0|  14|           7|           1|
    |iter_1_fu_90_p2         |         +|   0|  0|  39|          32|           1|
    |sub_ln215_fu_130_p2     |         -|   0|  0|  24|           1|          17|
    |icmp_ln215_fu_148_p2    |      icmp|   0|  0|  11|          10|           9|
    |select_ln215_fu_136_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln216_fu_190_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln215_fu_116_p2     |       xor|   0|  0|   9|           9|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 180|         112|          91|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_iter_load  |  13|          3|   32|         96|
    |iter_fu_54                  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  40|          9|   66|        164|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln216_2_reg_258               |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |iter_1_reg_238                    |  32|   0|   32|          0|
    |iter_fu_54                        |  32|   0|   32|          0|
    |select_ln215_reg_243              |  17|   0|   17|          0|
    |select_ln216_reg_252              |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 110|   0|  110|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_215_3|  return value|
|iter_0_lcssa            |   in|   32|     ap_none|                     iter_0_lcssa|        scalar|
|messageBlocks_address0  |  out|   17|   ap_memory|                    messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_we0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_d0        |  out|    5|   ap_memory|                    messageBlocks|         array|
+------------------------+-----+-----+------------+---------------------------------+--------------+

