{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714470467549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714470467551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 04:47:47 2024 " "Processing started: Tue Apr 30 04:47:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714470467551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470467551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470467551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714470467891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714470467891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Found entity 1: upcounter" {  } { { "upcounter.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/upcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472168 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "1to4demux.v " "Can't analyze file -- file 1to4demux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714470472170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.v" "" { Text "U:/CPRE281/final project v2/final project/selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segselector.v 1 1 " "Found 1 design units, including 1 entities, in source file segselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 segSelector " "Found entity 1: segSelector" {  } { { "segSelector.v" "" { Text "U:/CPRE281/final project v2/final project/segSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472177 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/theUltimateComparer.bdf " "Can't analyze file -- file output_files/theUltimateComparer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714470472179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smallultimatecomparers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file smallultimatecomparers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 smallUltimateComparers " "Found entity 1: smallUltimateComparers" {  } { { "smallUltimateComparers.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/smallUltimateComparers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "theultimatecomparer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file theultimatecomparer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 theUltimateComparer " "Found entity 1: theUltimateComparer" {  } { { "theUltimateComparer.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/theUltimateComparer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledpatterngen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledpatterngen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ledPatternGen " "Found entity 1: ledPatternGen" {  } { { "ledPatternGen.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ninecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nineCounter " "Found entity 1: nineCounter" {  } { { "nineCounter.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/nineCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isgamefinishedmodule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file isgamefinishedmodule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isgameFinishedModule " "Found entity 1: isgameFinishedModule" {  } { { "isgameFinishedModule.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/isgameFinishedModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yesnogenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file yesnogenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 yesnogenerator " "Found entity 1: yesnogenerator" {  } { { "yesnogenerator.v" "" { Text "U:/CPRE281/final project v2/final project/yesnogenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470472227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714470472355 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "segSelector inst " "Block or symbol \"segSelector\" of instance \"inst\" overlaps another block or symbol" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 384 528 704 592 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472367 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "yesnogenerator inst22 " "Block or symbol \"yesnogenerator\" of instance \"inst22\" overlaps another block or symbol" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -64 2976 3088 112 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472367 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ENABLE " "Pin \"ENABLE\" not connected" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 288 -400 -224 304 "ENABLE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1714470472369 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "restartGame " "Pin \"restartGame\" not connected" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 200 -392 -224 216 "restartGame" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1714470472369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/final project v2/final project/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714470472429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714470472429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:passdisplay4 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:passdisplay4\"" {  } { { "finalproject.bdf" "passdisplay4" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 384 696 816 560 "passdisplay4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segSelector segSelector:inst " "Elaborating entity \"segSelector\" for hierarchy \"segSelector:inst\"" {  } { { "finalproject.bdf" "inst" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 384 528 704 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:inst111 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:inst111\"" {  } { { "finalproject.bdf" "inst111" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 96 608 736 248 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer upcounter:inst111\|debouncer:inst6 " "Elaborating entity \"debouncer\" for hierarchy \"upcounter:inst111\|debouncer:inst6\"" {  } { { "upcounter.bdf" "inst6" { Schematic "U:/CPRE281/final project v2/final project/upcounter.bdf" { { 104 232 376 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 upcounter:inst111\|debouncer:inst6\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"upcounter:inst111\|debouncer:inst6\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/CPRE281/final project v2/final project/debouncer.bdf" { { 312 712 832 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst4 " "Elaborating entity \"selector\" for hierarchy \"selector:inst4\"" {  } { { "finalproject.bdf" "inst4" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 392 8 200 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isgameFinishedModule isgameFinishedModule:inst21 " "Elaborating entity \"isgameFinishedModule\" for hierarchy \"isgameFinishedModule:inst21\"" {  } { { "finalproject.bdf" "inst21" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 200 2840 2976 328 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theUltimateComparer theUltimateComparer:inst16 " "Elaborating entity \"theUltimateComparer\" for hierarchy \"theUltimateComparer:inst16\"" {  } { { "finalproject.bdf" "inst16" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 200 2648 2784 776 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallUltimateComparers theUltimateComparer:inst16\|smallUltimateComparers:check44 " "Elaborating entity \"smallUltimateComparers\" for hierarchy \"theUltimateComparer:inst16\|smallUltimateComparers:check44\"" {  } { { "theUltimateComparer.bdf" "check44" { Schematic "U:/CPRE281/final project v2/final project/theUltimateComparer.bdf" { { -456 1224 1360 -360 "check44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledPatternGen ledPatternGen:inst19 " "Elaborating entity \"ledPatternGen\" for hierarchy \"ledPatternGen:inst19\"" {  } { { "finalproject.bdf" "inst19" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 184 3032 3176 632 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472474 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nineCounter ledset5 " "Block or symbol \"nineCounter\" of instance \"ledset5\" overlaps another block or symbol" {  } { { "ledPatternGen.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { { 48 768 864 208 "ledset5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nineCounter ledset6 " "Block or symbol \"nineCounter\" of instance \"ledset6\" overlaps another block or symbol" {  } { { "ledPatternGen.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { { 208 768 864 368 "ledset6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nineCounter ledset7 " "Block or symbol \"nineCounter\" of instance \"ledset7\" overlaps another block or symbol" {  } { { "ledPatternGen.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { { 368 768 864 528 "ledset7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nineCounter ledset8 " "Block or symbol \"nineCounter\" of instance \"ledset8\" overlaps another block or symbol" {  } { { "ledPatternGen.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { { 528 768 864 688 "ledset8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1714470472478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineCounter ledPatternGen:inst19\|nineCounter:ledset1 " "Elaborating entity \"nineCounter\" for hierarchy \"ledPatternGen:inst19\|nineCounter:ledset1\"" {  } { { "ledPatternGen.bdf" "ledset1" { Schematic "U:/CPRE281/final project v2/final project/ledPatternGen.bdf" { { 48 488 584 208 "ledset1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator ledPatternGen:inst19\|nineCounter:ledset1\|clock_generator:inst " "Elaborating entity \"clock_generator\" for hierarchy \"ledPatternGen:inst19\|nineCounter:ledset1\|clock_generator:inst\"" {  } { { "nineCounter.bdf" "inst" { Schematic "U:/CPRE281/final project v2/final project/nineCounter.bdf" { { 568 -672 -520 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yesnogenerator yesnogenerator:inst22 " "Elaborating entity \"yesnogenerator\" for hierarchy \"yesnogenerator:inst22\"" {  } { { "finalproject.bdf" "inst22" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -64 2976 3088 112 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470472497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay11 VCC " "Pin \"msgDisplay11\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 2928 2944 -240 "msgDisplay11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay11"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay12 VCC " "Pin \"msgDisplay12\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 2944 2960 -240 "msgDisplay12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay12"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay14 VCC " "Pin \"msgDisplay14\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 2976 2992 -240 "msgDisplay14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay14"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay16 VCC " "Pin \"msgDisplay16\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 3008 3024 -240 "msgDisplay16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay16"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay23 VCC " "Pin \"msgDisplay23\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 3192 3208 -240 "msgDisplay23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay23"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay26 VCC " "Pin \"msgDisplay26\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 3288 3304 -240 "msgDisplay26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay26"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay32 VCC " "Pin \"msgDisplay32\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 3432 3448 -240 "msgDisplay32" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay32"} { "Warning" "WMLS_MLS_STUCK_PIN" "msgDisplay33 VCC " "Pin \"msgDisplay33\" is stuck at VCC" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { -416 3448 3464 -240 "msgDisplay33" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714470473111 "|finalproject|msgDisplay33"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714470473111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714470473217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714470474019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714470474019 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENABLE " "No output dependent on input pin \"ENABLE\"" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 288 -400 -224 304 "ENABLE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714470474383 "|finalproject|ENABLE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "restartGame " "No output dependent on input pin \"restartGame\"" {  } { { "finalproject.bdf" "" { Schematic "U:/CPRE281/final project v2/final project/finalproject.bdf" { { 200 -392 -224 216 "restartGame" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714470474383 "|finalproject|restartGame"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714470474383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714470474384 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714470474384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714470474384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714470474384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714470474465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 04:47:54 2024 " "Processing ended: Tue Apr 30 04:47:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714470474465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714470474465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714470474465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714470474465 ""}
