
<EDKSYSTEM ARCH="virtex2p" EDKVERSION="9.1.02" PART="xc2vp30ff896-7" SRC="/home/kfleming/plbXMD/system.xmp" TIMESTAMP="Sun Feb 21 17:34:37 2010&#xA;">

  <MODULES>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_0" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
      <PARAMETER NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
      <PARAMETER NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
      <PARAMETER NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="1" BUSNAME="jtagppc_0_0" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="iocm" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="0" BUSNAME="docm" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="2" BUSNAME="plb" BUSSTD="PLB" NAME="IPLB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="2" BUSNAME="plb" BUSSTD="PLB" NAME="DPLB" ORIENTED="WEST"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLBCLK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTCHIPRESETREQ" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTCORERESETREQ" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="C405RSTSYSRESETREQ" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCHIP" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCORE" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETSYS" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="I" INMHS="TRUE" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405JTAGCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="DCR" NAME="MDCR"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_1" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
      <PARAMETER NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
      <PARAMETER NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
      <PARAMETER NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="WEST"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405JTAGCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCHIPRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCORERESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTSYSRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCHIP" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCORE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETSYS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="DCR" NAME="MDCR"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="DPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="IPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="jtagppc_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <PARAMETER NAME="C_DEVICE" VALUE="X2VP4"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc_0_0" BUSSTD="XIL" NAME="JTAGPPC0" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc_0_1" BUSSTD="XIL" NAME="JTAGPPC1" ORIENTED="WEST"/>
      <PORT DIR="I" NAME="TRSTNEG" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG0" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT0" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT1" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="C405JTGTDO0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDO1" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG1" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v1_00_a/doc/proc_sys_reset.pdf" GROUP="B" HWVERSION="1.00.a" INSTANCE="reset_block" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
      <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
      <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Ext_Reset_In" SIGNAME="sys_rst_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Chip_Reset_Req" SIGNAME="C405RSTCHIPRESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Core_Reset_Req" SIGNAME="C405RSTCORERESETREQ"/>
      <PORT DIR="I" INMHS="TRUE" NAME="System_Reset_Req" SIGNAME="C405RSTSYSRESETREQ"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetchip" SIGNAME="RSTC405RESETCHIP"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetcore" SIGNAME="RSTC405RESETCORE"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Rstc405resetsys" SIGNAME="RSTC405RESETSYS"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Bus_Struct_Reset" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Dcm_locked" SIGNAME="dcm_0_lock"/>
      <PORT DIR="I" NAME="Aux_Reset_In" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Peripheral_Reset" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSSTD="TRANSPARENT" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_b/doc/isocm_v10.pdf" HWVERSION="2.00.b" INSTANCE="iocm" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="isocm_v10">
      <DESCRIPTION TYPE="SHORT">Instruction-Side On-Chip Memory (OCM) Bus 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Instruction-side On-Chip Memory(OCM) bus interconnect core</DESCRIPTION>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="1"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="1"/>
      <PARAMETER NAME="C_ISCNTLVALUE" VALUE="0x81"/>
      <PARAMETER NAME="C_ISARCVALUE" VALUE="0x30"/>
      <PORT DIR="I" INMHS="TRUE" NAME="ISOCM_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="sys_rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" NAME="SYS_Rst" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="ISOCM_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMDCRBRAMODDEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMDCRBRAMEVENEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ISOCMDCRBRAMRDSELECT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_BRAMISOCMDCRRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_ISOCMSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_ISOCMDCRSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMDCRBRAMODDEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMDCRBRAMEVENEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMDCRBRAMRDSELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAMISOCMDCRRDDBUS" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_b/doc/isbram_if_cntlr.pdf" HWVERSION="3.00.b" INSTANCE="iocm_cntlr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="isbram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">Instruction-Side OCM BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">BRAM_Block connects to the ISOCM V10 Bus for Virtex-II Pro PowerPC 405 based embedded systems.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0xffffc000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_BRAM_EN" VALUE="0"/>
      <PARAMETER NAME="C_RANGECHECK" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="1" BUSNAME="iocm" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="isocm_porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="DCR_WRITE_PORT"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="isocm_portb" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="INSTRN_READ_PORT"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISBRAMRST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMDCRBRAMODDEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMDCRBRAMEVENEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISOCMDCRBRAMRDSELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_BRAMISOCMDCRRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_ISOCMSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_ISOCMDCRSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Clk_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Clk_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="isocm_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER NAME="C_MEMSIZE" VALUE="2048"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="isocm_porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="isocm_portb" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTB"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE BUSSTD="TRANSPARENT" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_b/doc/dsocm_v10.pdf" HWVERSION="2.00.b" INSTANCE="docm" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="dsocm_v10">
      <DESCRIPTION TYPE="SHORT">Data-Side On-Chip Memory (OCM) Bus 1.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Data-Side On-Chip Memory(OCM) bus interconnect core</DESCRIPTION>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="1"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="1"/>
      <PARAMETER NAME="C_DSCNTLVALUE" VALUE="0x81"/>
      <PARAMETER NAME="C_DSARCVALUE" VALUE="0x31"/>
      <PARAMETER NAME="C_FIXED_LATENCY" VALUE="1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DSOCM_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="sys_rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" NAME="SYS_Rst" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DSOCM_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMRDADDRVALID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DSOCMWRADDRVALID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_DSOCMRWCOMPLETE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="S_DSOCMSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMRDADDRVALID" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMWRADDRVALID" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMRWCOMPLETE" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_b/doc/dsbram_if_cntlr.pdf" HWVERSION="3.00.b" INSTANCE="docm_cntlr" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="dsbram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">Data-Side OCM BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">BRAM_Block connects to the DSOCM V10 Bus for Virtex-II Pro PowerPC 405 based embedded systems.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x80000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x80003fff"/>
      <PARAMETER NAME="C_BRAM_EN" VALUE="0"/>
      <PARAMETER NAME="C_RANGECHECK" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="docm" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="dsocm_porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSBRAMRST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_DSOCMRWCOMPLETE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="S_DSOCMSLAVESELECT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Clk_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="dsocm_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER NAME="C_MEMSIZE" VALUE="2048"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="dsocm_porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="PORTB"/>
    </MODULE>
    <MODULE BUSINDEX="0" BUSSTD="PLB" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" HWVERSION="1.02.a" INSTANCE="plb" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="plb_v34">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 3.4</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_PLB_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_INTFCE" VALUE="0"/>
      <PARAMETER NAME="C_BASEADDR" VALUE="0b1111111111"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0b0000000000"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="100"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="sys_bus_reset"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="O" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_priority" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MAddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SaddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Srearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Sssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Swait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB2OPB_rearb" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ArbAddrVldReg" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="__NOC__" BUSSTD="DCR" NAME="SDCR"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/bram_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" HWVERSION="1.00.b" INSTANCE="plb_bram_if_cntlr_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="plb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">PLB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLB bus</DESCRIPTION>
      <PARAMETER NAME="c_num_masters" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_baseaddr" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_highaddr" VALUE="0x00003fff"/>
      <PARAMETER NAME="c_include_burst_cacheln_support" VALUE="0"/>
      <PARAMETER NAME="c_plb_dwidth" VALUE="64"/>
      <PARAMETER NAME="c_plb_awidth" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_plb_clk_period_ps" VALUE="10000"/>
      <PARAMETER NAME="c_plb_mid_width" VALUE="3"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb" BUSSTD="PLB" NAME="SPLB"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="plb_bram_if_cntlr_1_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="plb_clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_be" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_buslock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_lockerr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_masterid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_msize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pavalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rnw" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_addrack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_mbusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_merr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_ssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_savalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrburst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrdbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrdack" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdburst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdwdaddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendreq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendpri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_reqpri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_clk" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_en" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_wen" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_addr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="bram_din" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_dout" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="plb_bram_if_cntlr_1_bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER NAME="C_MEMSIZE" VALUE="2048"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="plb_bram_if_cntlr_1_port" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="PORTB"/>
    </MODULE>
    <MODULE DOC_DRIVER="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" DOC_IP="/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/9.1/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/doc/dcm_module.pdf" GROUP="A" HWVERSION="1.00.c" INSTANCE="dcm_0" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="dcm_module">
      <DESCRIPTION TYPE="SHORT">Digital Clock Manager (DCM)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.</DESCRIPTION>
      <PARAMETER NAME="C_DFS_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DLL_FREQUENCY_MODE" VALUE="LOW"/>
      <PARAMETER NAME="C_DUTY_CYCLE_CORRECTION" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLKIN_DIVIDE_BY_2" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK_FEEDBACK" VALUE="1X"/>
      <PARAMETER NAME="C_CLKOUT_PHASE_SHIFT" VALUE="NONE"/>
      <PARAMETER NAME="C_DSS_MODE" VALUE="NONE"/>
      <PARAMETER NAME="C_STARTUP_WAIT" VALUE="FALSE"/>
      <PARAMETER NAME="C_PHASE_SHIFT" VALUE="0"/>
      <PARAMETER NAME="C_CLKFX_MULTIPLY" VALUE="4"/>
      <PARAMETER NAME="C_CLKFX_DIVIDE" VALUE="1"/>
      <PARAMETER NAME="C_CLKDV_DIVIDE" VALUE="2.0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLKIN_PERIOD" VALUE="10.000000"/>
      <PARAMETER NAME="C_DESKEW_ADJUST" VALUE="SYSTEM_SYNCHRONOUS"/>
      <PARAMETER NAME="C_CLKIN_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFB_BUF" VALUE="FALSE"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK0_BUF" VALUE="TRUE"/>
      <PARAMETER NAME="C_CLK90_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK270_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKDV_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLK2X180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_CLKFX180_BUF" VALUE="FALSE"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKIN" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLK0" SIGIS="CLK" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CLKFB" SIGNAME="sys_clk_s"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RST" SIGNAME="net_gnd"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LOCKED" SIGNAME="dcm_0_lock"/>
      <PORT DIR="I" NAME="PSEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSINCDEC" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PSCLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DSSEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK90" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK270" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKDV" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLK2X180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="CLKFX180" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="STATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PSDONE" SIGNAME="__NOC__"/>
    </MODULE>
  </MODULES>

  <EXTERNALPORTS>
    <PORT DIR="O" GROUP="A" INDEX="7" NAME="fpga_0_net_gnd_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="1" NAME="fpga_0_net_gnd_1_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="2" NAME="fpga_0_net_gnd_2_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="3" NAME="fpga_0_net_gnd_3_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="4" NAME="fpga_0_net_gnd_4_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="5" NAME="fpga_0_net_gnd_5_pin" SIGNAME="net_gnd"/>
    <PORT DIR="O" GROUP="A" INDEX="6" NAME="fpga_0_net_gnd_6_pin" SIGNAME="net_gnd"/>
    <PORT DIR="I" GROUP="A" INDEX="0" NAME="sys_clk_pin" SIGIS="CLK" SIGNAME="dcm_clk_s"/>
    <PORT DIR="I" GROUP="B" INDEX="8" NAME="sys_rst_pin" SIGIS="RST" SIGNAME="sys_rst_s"/>
  </EXTERNALPORTS>

  <BLKDSHAPES STACK_HORIZ_WIDTH="4">
    <PROCSHAPES>
      <MODULE BIFS_H="3" BIFS_W="2" INSTANCE="ppc405_0" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="2" STACK_HORIZ_INDEX="0"/>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ppc405_1" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="2"/>
    </PROCSHAPES>
    <IPBUCKET MODS_H="1" MODS_W="2">
      <MODULE INSTANCE="reset_block" IS_PLACED="TRUE" MODTYPE="proc_sys_reset"/>
      <MODULE INSTANCE="dcm_0" IS_PLACED="TRUE" MODTYPE="dcm_module"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="plb"/>
    </SBSSHAPES>
    <P2PSHAPES>
      <MODULE INSTANCE="iocm"/>
      <MODULE INSTANCE="docm"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="0" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="2" BIFS_W="2" INSTANCE="iocm_cntlr" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="isocm_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="1" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="docm_cntlr" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="dsocm_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="2" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="3">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_1_bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" IS_MULTISTK="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="3" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
    <BCLANESPACES>
      <BCLANESPACE BUSLANES_W="3" EAST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="docm" BUSSTD="OCM" IS_MEMCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="DSOCM" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="DSOCM" BUSSTD="OCM" INSTANCE="docm_cntlr"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="2" BUSINTERFACE="DPLB" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="4" EAST="1" WEST="0">
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="jtagppc_0_0" BUSSTD="XIL" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="1" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="JTAGPPC0" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="iocm" BUSSTD="OCM" IS_MEMCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="ISOCM" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="ISOCM" BUSSTD="OCM" INSTANCE="iocm_cntlr"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="2" BUSINTERFACE="IPLB" INSTANCE="ppc405_0" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="2" WEST="1">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="jtagppc_0_1" BUSSTD="XIL" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_1" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="JTAGPPC1" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="3" WEST="2">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="3">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SPLB" INSTANCE="plb_bram_if_cntlr_1"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="2" WEST="3"/>
    </BCLANESPACES>
  </BLKDSHAPES>

</EDKSYSTEM>