Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  5 16:11:33 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.128      -13.768                      4                 1378        0.061        0.000                      0                 1378        4.020        0.000                       0                   636  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.128      -13.768                      4                 1378        0.061        0.000                      0                 1378        4.020        0.000                       0                   636  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -6.128ns,  Total Violation      -13.768ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.990ns  (logic 9.193ns (57.493%)  route 6.797ns (42.507%))
  Logic Levels:           30  (CARRY4=19 LUT2=1 LUT3=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          0.695     4.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.299     4.357 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9/O
                         net (fo=6, routed)           0.318     4.675    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.799 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1/O
                         net (fo=13, routed)          0.298     5.097    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4/O
                         net (fo=1, routed)           0.758     5.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.505 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.501     7.277    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1_n_3
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.373     7.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000     7.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.183 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.183    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.300    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.876     9.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_34
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.215    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.765    11.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4_n_2
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.329    11.580 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.130 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.130    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.287 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6/CO[1]
                         net (fo=12, routed)          0.692    12.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6_n_2
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.329    13.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25/O
                         net (fo=1, routed)           0.000    13.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.972    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.129 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.787    14.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_1_0[0]
    SLICE_X28Y92         LUT3 (Prop_lut3_I0_O)        0.329    15.245 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.245    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_14_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0_i_1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.662    16.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.329    17.058 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_5/O
                         net (fo=1, routed)           0.000    17.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S[1]
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.608 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry/CO[3]
                         net (fo=1, routed)           0.000    17.608    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.722 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.722    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.993 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__1/CO[0]
                         net (fo=1, routed)           0.293    18.285    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_8
    SLICE_X27Y96         LUT6 (Prop_lut6_I1_O)        0.373    18.658 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.151    18.810    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[0]_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I3_O)        0.124    18.934 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    18.934    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X27Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.521    12.700    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.031    12.806    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -18.934    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -4.329ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.245ns  (logic 7.885ns (55.353%)  route 6.360ns (44.647%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          0.695     4.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.299     4.357 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9/O
                         net (fo=6, routed)           0.318     4.675    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.799 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1/O
                         net (fo=13, routed)          0.298     5.097    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4/O
                         net (fo=1, routed)           0.758     5.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.505 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.501     7.277    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1_n_3
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.373     7.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000     7.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.183 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.183    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.300    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.876     9.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_34
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.215    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.765    11.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4_n_2
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.329    11.580 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.130 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.130    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.287 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6/CO[1]
                         net (fo=12, routed)          0.692    12.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6_n_2
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.329    13.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25/O
                         net (fo=1, routed)           0.000    13.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.972    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.129 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.787    14.916    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_1_0[0]
    SLICE_X28Y92         LUT3 (Prop_lut3_I0_O)        0.329    15.245 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.245    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_14_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.795 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.795    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.909 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry__0_i_1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.066 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.374    16.441    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.329    16.770 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.295    17.065    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[1]_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.189 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    17.189    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X30Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.525    12.704    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.081    12.860    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                 -4.329    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 6.735ns (54.329%)  route 5.662ns (45.671%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          0.695     4.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.299     4.357 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9/O
                         net (fo=6, routed)           0.318     4.675    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.799 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1/O
                         net (fo=13, routed)          0.298     5.097    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4/O
                         net (fo=1, routed)           0.758     5.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.505 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.501     7.277    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1_n_3
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.373     7.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000     7.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.183 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.183    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.300    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.876     9.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_34
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.215    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.765    11.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4_n_2
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.329    11.580 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.130 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.130    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.287 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6/CO[1]
                         net (fo=12, routed)          0.692    12.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6_n_2
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.329    13.308 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25/O
                         net (fo=1, routed)           0.000    13.308    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_25_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.858 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.858    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_11_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.972    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_8_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.129 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.456    14.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_7_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.329    14.914 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.303    15.217    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[2]_0
    SLICE_X27Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.341 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    15.341    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X27Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.521    12.700    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X27Y96         FDRE (Setup_fdre_C_D)        0.032    12.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 5.585ns (52.472%)  route 5.059ns (47.528%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          0.695     4.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.299     4.357 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9/O
                         net (fo=6, routed)           0.318     4.675    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.799 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1/O
                         net (fo=13, routed)          0.298     5.097    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4/O
                         net (fo=1, routed)           0.758     5.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.505 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.501     7.277    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1_n_3
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.373     7.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000     7.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.183 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.183    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.300    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.876     9.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_34
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.215    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.765    11.251    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4_n_2
    SLICE_X29Y91         LUT3 (Prop_lut3_I0_O)        0.329    11.580 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_29_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.130 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.130    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_15_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.287 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6/CO[1]
                         net (fo=12, routed)          0.552    12.839    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_6_n_2
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.329    13.168 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           0.296    13.464    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[3]_1
    SLICE_X31Y94         LUT6 (Prop_lut6_I3_O)        0.124    13.588 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    13.588    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X31Y94         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.525    12.704    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y94         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.032    12.811    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.054ns  (logic 3.382ns (37.356%)  route 5.672ns (62.644%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          1.787     5.150    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.321     5.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.783     6.254    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.328     6.582 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.582    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1/O[0]
                         net (fo=4, routed)           0.991     8.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1_n_7
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11/O
                         net (fo=3, routed)           0.323     8.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3/O
                         net (fo=1, routed)           0.644     9.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.092 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.426 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__1/O[1]
                         net (fo=1, routed)           0.689    11.115    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[12]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.303    11.418 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.456    11.874    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_2_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.998 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    11.998    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X30Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.525    12.704    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.077    12.856    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 3.364ns (37.692%)  route 5.561ns (62.308%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          1.787     5.150    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.321     5.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.783     6.254    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.328     6.582 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.582    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1/O[0]
                         net (fo=4, routed)           0.991     8.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1_n_7
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11/O
                         net (fo=3, routed)           0.323     8.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3/O
                         net (fo=1, routed)           0.644     9.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.092 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.405 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__1/O[3]
                         net (fo=1, routed)           0.627    11.032    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[14]
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.306    11.338 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.407    11.745    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_2_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.869 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    11.869    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X31Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.525    12.704    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.031    12.810    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.380ns (38.346%)  route 5.434ns (61.654%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          1.787     5.150    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.321     5.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.783     6.254    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.328     6.582 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.582    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1/O[0]
                         net (fo=4, routed)           0.991     8.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1_n_7
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11/O
                         net (fo=3, routed)           0.323     8.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3/O
                         net (fo=1, routed)           0.644     9.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.092 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.092    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.206 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.206    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.428 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__2/O[0]
                         net (fo=1, routed)           0.501    10.928    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[15]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.299    11.227 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.407    11.634    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.758 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    11.758    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X31Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.525    12.704    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    12.810    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 4.549ns (51.781%)  route 4.236ns (48.219%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          0.695     4.058    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y89         LUT5 (Prop_lut5_I1_O)        0.299     4.357 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9/O
                         net (fo=6, routed)           0.318     4.675    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_9_n_0
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.799 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1/O
                         net (fo=13, routed)          0.298     5.097    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry_i_1_n_0
    SLICE_X35Y89         LUT2 (Prop_lut2_I1_O)        0.124     5.221 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4/O
                         net (fo=1, routed)           0.758     5.979    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_i_4_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.505 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.505    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__0_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.776 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1/CO[0]
                         net (fo=12, routed)          0.501     7.277    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0__7_carry__1_n_3
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.373     7.650 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.000     7.650    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[5]_i_15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.183 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.183    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_8_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.300    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_5_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.457 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          0.876     9.333    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari_n_34
    SLICE_X31Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.665 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36/O
                         net (fo=1, routed)           0.000     9.665    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_36_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.215 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.215    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/S0__211_carry_i_26_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.329    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.486 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.629    11.114    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_4_n_2
    SLICE_X28Y91         LUT6 (Prop_lut6_I1_O)        0.329    11.443 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.162    11.605    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata_reg[4]_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I3_O)        0.124    11.729 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.729    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X28Y91         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.524    12.703    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.029    12.807    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 3.140ns (35.709%)  route 5.653ns (64.291%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          1.787     5.150    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.321     5.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.783     6.254    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.328     6.582 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.582    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1/O[0]
                         net (fo=4, routed)           0.991     8.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1_n_7
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11/O
                         net (fo=3, routed)           0.323     8.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3/O
                         net (fo=1, routed)           0.644     9.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    10.181 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0/O[3]
                         net (fo=1, routed)           0.628    10.809    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[10]
    SLICE_X31Y94         LUT6 (Prop_lut6_I1_O)        0.306    11.115 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.498    11.613    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_2_n_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    11.737    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X26Y93         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.521    12.700    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.077    12.852    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.077ns (35.809%)  route 5.516ns (64.191%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.650     2.944    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=35, routed)          1.787     5.150    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/Q[9]
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.321     5.471 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9/O
                         net (fo=1, routed)           0.783     6.254    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.328     6.582 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.582    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___0_carry__0_i_5_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.983 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.983    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__0_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1/O[0]
                         net (fo=4, routed)           0.991     8.195    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___0_carry__1_n_7
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.299     8.494 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11/O
                         net (fo=3, routed)           0.323     8.817    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_11_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3/O
                         net (fo=1, routed)           0.644     9.585    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/i___60_carry__0_i_3_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.122 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0_inferred__0/i___60_carry__0/O[2]
                         net (fo=1, routed)           0.527    10.649    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/S0[9]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.302    10.951 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.462    11.413    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_2_n_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.537 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/ari/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    11.537    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X26Y93         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.521    12.700    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)        0.079    12.854    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  1.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.116     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.230%)  route 0.182ns (58.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.182     1.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.197%)  route 0.199ns (60.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.199     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.935%)  route 0.231ns (62.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.231     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.573     0.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.115     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.708%)  route 0.117ns (32.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.659     0.995    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=1, routed)           0.117     1.260    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg3[31]
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.098     1.358 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X31Y98         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.289%)  route 0.177ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.177     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.167     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.573     0.909    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.170     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y91    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y91    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y91    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    design_1_i/arithemetic_0/inst/arithemetic_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



