<stg><name>pynq_dsp_hls</name>


<trans_list>

<trans id="1231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="11" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln198" val="1"/>
</and_exp><and_exp><literal name="icmp_ln761" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="45" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="45" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="45" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="!1"/>
<literal name="trunc_ln226_1" val="!2"/>
<literal name="trunc_ln226_1" val="!3"/>
<literal name="trunc_ln226_1" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="48" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="50" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="52" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="53" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="55" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="55" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="55" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="!1"/>
<literal name="trunc_ln226_2" val="!2"/>
<literal name="trunc_ln226_2" val="!3"/>
<literal name="trunc_ln226_2" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="58" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="60" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="62" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="63" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="65" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="65" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="65" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="!1"/>
<literal name="trunc_ln226_3" val="!2"/>
<literal name="trunc_ln226_3" val="!3"/>
<literal name="trunc_ln226_3" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="68" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="70" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="72" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="73" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="75" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="75" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="75" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="!1"/>
<literal name="trunc_ln226_4" val="!2"/>
<literal name="trunc_ln226_4" val="!3"/>
<literal name="trunc_ln226_4" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="78" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="80" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="82" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="83" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="85" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="85" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="85" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="!1"/>
<literal name="trunc_ln226_5" val="!2"/>
<literal name="trunc_ln226_5" val="!3"/>
<literal name="trunc_ln226_5" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="88" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="90" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="92" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="93" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="95" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="95" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="95" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="!1"/>
<literal name="trunc_ln226_6" val="!2"/>
<literal name="trunc_ln226_6" val="!3"/>
<literal name="trunc_ln226_6" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="98" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="100" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="102" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="103" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="105" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="105" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="105" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="!1"/>
<literal name="trunc_ln226_7" val="!2"/>
<literal name="trunc_ln226_7" val="!3"/>
<literal name="trunc_ln226_7" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="108" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="110" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="112" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="113" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="115" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="115" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="115" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="!1"/>
<literal name="trunc_ln226_8" val="!2"/>
<literal name="trunc_ln226_8" val="!3"/>
<literal name="trunc_ln226_8" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="118" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="120" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="122" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="123" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="125" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="125" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="125" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="!1"/>
<literal name="trunc_ln226_9" val="!2"/>
<literal name="trunc_ln226_9" val="!3"/>
<literal name="trunc_ln226_9" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="128" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="130" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="132" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="133" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="135" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="135" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="135" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="!1"/>
<literal name="trunc_ln226_10" val="!2"/>
<literal name="trunc_ln226_10" val="!3"/>
<literal name="trunc_ln226_10" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="138" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="140" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="142" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="143" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="145" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="145" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="145" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="!1"/>
<literal name="trunc_ln226_11" val="!2"/>
<literal name="trunc_ln226_11" val="!3"/>
<literal name="trunc_ln226_11" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="148" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="150" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="152" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="153" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="155" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="155" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="155" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="!1"/>
<literal name="trunc_ln226_12" val="!2"/>
<literal name="trunc_ln226_12" val="!3"/>
<literal name="trunc_ln226_12" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="158" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="160" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="161" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="162" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="163" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="165" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="165" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="165" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="!1"/>
<literal name="trunc_ln226_13" val="!2"/>
<literal name="trunc_ln226_13" val="!3"/>
<literal name="trunc_ln226_13" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="168" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="170" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="172" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="173" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="175" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="175" to="179">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="175" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="175" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="!1"/>
<literal name="trunc_ln226_14" val="!2"/>
<literal name="trunc_ln226_14" val="!3"/>
<literal name="trunc_ln226_14" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="178" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="180" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="182" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="183" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="185" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="185" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="185" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="!1"/>
<literal name="trunc_ln226_15" val="!2"/>
<literal name="trunc_ln226_15" val="!3"/>
<literal name="trunc_ln226_15" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="188" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="190" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="191" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="192" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="193" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="209" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)

]]></Node>
<StgValue><ssdm name="lrclk_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="211" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)

]]></Node>
<StgValue><ssdm name="basePhysAddr_V_read"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)

]]></Node>
<StgValue><ssdm name="lrclk_read"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:47  %r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:48  %zext_ln215 = zext i30 %r_V to i31

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:49  %ret_V = add i31 %zext_ln215, 4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="31">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:50  %zext_ln544 = zext i31 %ret_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:51  %physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="219" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="220" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="222" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="223" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="224" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:52  %status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="status_V_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="225" st_id="10" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:45  call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln180"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:46  call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:53  %status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="status_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %configReg_addr = getelementptr [256 x i32]* %configReg, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="configReg_addr"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %configReg_addr_1 = getelementptr [256 x i32]* %configReg, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="configReg_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %configReg_addr_2 = getelementptr [256 x i32]* %configReg, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="configReg_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %configReg_addr_3 = getelementptr [256 x i32]* %configReg, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="configReg_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %configReg_addr_4 = getelementptr [256 x i32]* %configReg, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="configReg_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %configReg_addr_5 = getelementptr [256 x i32]* %configReg, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="configReg_addr_5"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %configReg_addr_6 = getelementptr [256 x i32]* %configReg, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="configReg_addr_6"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %configReg_addr_7 = getelementptr [256 x i32]* %configReg, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="configReg_addr_7"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  %configReg_addr_8 = getelementptr [256 x i32]* %configReg, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="configReg_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %configReg_addr_9 = getelementptr [256 x i32]* %configReg, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="configReg_addr_9"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  %configReg_addr_10 = getelementptr [256 x i32]* %configReg, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="configReg_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %configReg_addr_11 = getelementptr [256 x i32]* %configReg, i64 0, i64 176

]]></Node>
<StgValue><ssdm name="configReg_addr_11"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %configReg_addr_12 = getelementptr [256 x i32]* %configReg, i64 0, i64 192

]]></Node>
<StgValue><ssdm name="configReg_addr_12"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  %configReg_addr_13 = getelementptr [256 x i32]* %configReg, i64 0, i64 208

]]></Node>
<StgValue><ssdm name="configReg_addr_13"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  %configReg_addr_14 = getelementptr [256 x i32]* %configReg, i64 0, i64 224

]]></Node>
<StgValue><ssdm name="configReg_addr_14"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  %configReg_addr_15 = getelementptr [256 x i32]* %configReg, i64 0, i64 240

]]></Node>
<StgValue><ssdm name="configReg_addr_15"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:23  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:24  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:25  call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:26  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:28  call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:29  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %configReg), !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:30  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:31  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln165"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:32  call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln166"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:33  call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln167"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:34  call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln168"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:35  call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln169"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:36  call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln170"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:37  call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln171"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:38  call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln172"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:39  call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln173"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:40  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln174"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:41  call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln175"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:42  call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln176"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:43  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %configReg, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:44  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="specinterface_ln177"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:45  call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln180"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:46  call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:54  %icmp_ln761 = icmp eq i32 %status_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln761"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:55  br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1">
<![CDATA[
:0  %readyRch_load = load i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="readyRch_load"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1">
<![CDATA[
:1  %readyLch_load = load i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="readyLch_load"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln193 = or i1 %readyRch_load, %lrclk_read

]]></Node>
<StgValue><ssdm name="or_ln193"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln193 = xor i1 %lrclk_read, true

]]></Node>
<StgValue><ssdm name="xor_ln193"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %xor_ln198 = xor i1 %readyLch_load, true

]]></Node>
<StgValue><ssdm name="xor_ln198"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %and_ln198 = and i1 %lrclk_read, %xor_ln198

]]></Node>
<StgValue><ssdm name="and_ln198"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %xor_ln198_1 = xor i1 %or_ln193, true

]]></Node>
<StgValue><ssdm name="xor_ln198_1"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln198 = or i1 %and_ln198, %xor_ln198_1

]]></Node>
<StgValue><ssdm name="or_ln198"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %or_ln198, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge508

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge508:5  %zext_ln544_1 = zext i30 %r_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
._crit_edge508:6  %physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge508:20  %configReg_load = load i32* %configReg_addr, align 4

]]></Node>
<StgValue><ssdm name="configReg_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="288" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge508:20  %configReg_load = load i32* %configReg_addr, align 4

]]></Node>
<StgValue><ssdm name="configReg_load"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge508:21  %trunc_ln226 = trunc i32 %configReg_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="291" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="292" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="293" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="294" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="295" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge508:7  %physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_1_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="296" st_id="18" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:0  %counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)

]]></Node>
<StgValue><ssdm name="counter_read"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32">
<![CDATA[
._crit_edge508:8  %rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rawL_V"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="32">
<![CDATA[
._crit_edge508:10  %srcL_V = trunc i32 %rawL_V to i24

]]></Node>
<StgValue><ssdm name="srcL_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="299" st_id="19" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:0  %counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)

]]></Node>
<StgValue><ssdm name="counter_read"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:1  %icmp_ln207 = icmp ult i32 %counter_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:2  %add_ln207 = add i32 1, %counter_read

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge508:3  %select_ln207 = select i1 %icmp_ln207, i32 %add_ln207, i32 0

]]></Node>
<StgValue><ssdm name="select_ln207"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge508:4  call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32">
<![CDATA[
._crit_edge508:9  %rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="rawR_V"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="32">
<![CDATA[
._crit_edge508:11  %srcR_V = trunc i32 %rawR_V to i24

]]></Node>
<StgValue><ssdm name="srcR_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="306" st_id="20" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge508:4  call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge508:12  %sext_ln561 = sext i24 %srcL_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln561"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge508:15  %sext_ln561_1 = sext i24 %srcR_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln561_1"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="311" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="313" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="315" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="317" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="319" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:13  %tmp = sitofp i32 %sext_ln561 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge508:16  %tmp_1 = sitofp i32 %sext_ln561_1 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="321" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="325" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="327" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="329" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="331" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="333" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="335" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="337" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="338" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="339" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="341" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="342" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="343" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="345" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="347" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="348" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="349" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="350" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="351" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:14  %dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_5"/></StgValue>
</operation>

<operation id="352" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:17  %dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="353" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:18  store float %dstDatas_0_l_5, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge508:19  store float %dstDatas_0_r_5, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
._crit_edge508:22  switch i3 %trunc_ln226, label %1 [
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_5 = call fastcc { float, float } @effect_iir(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call fastcc { float, float } @effect_delay(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_3 = call fastcc { float, float } @effect_compressor(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_s = call fastcc { float, float } @effect_distortion(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="360" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_5 = call fastcc { float, float } @effect_iir(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
:1  %dstDatas_0_l_3 = extractvalue { float, float } %tmp_5, 0

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_3"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:2  %dstDatas_0_r_3 = extractvalue { float, float } %tmp_5, 1

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_3"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call fastcc { float, float } @effect_delay(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
:1  %dstDatas_0_l_2 = extractvalue { float, float } %tmp_4, 0

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_2"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:2  %dstDatas_0_r_2 = extractvalue { float, float } %tmp_4, 1

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_2"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_3 = call fastcc { float, float } @effect_compressor(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:1  %dstDatas_0_l_1 = extractvalue { float, float } %tmp_3, 0

]]></Node>
<StgValue><ssdm name="dstDatas_0_l_1"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
:2  %dstDatas_0_r_1 = extractvalue { float, float } %tmp_3, 1

]]></Node>
<StgValue><ssdm name="dstDatas_0_r_1"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32">
<![CDATA[
:0  %tmp_s = call fastcc { float, float } @effect_distortion(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
:1  %dstDatas_0_l = extractvalue { float, float } %tmp_s, 0

]]></Node>
<StgValue><ssdm name="dstDatas_0_l"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
:2  %dstDatas_0_r = extractvalue { float, float } %tmp_s, 1

]]></Node>
<StgValue><ssdm name="dstDatas_0_r"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_0_0 = phi float [ %dstDatas_0_r_3, %5 ], [ %dstDatas_0_r_2, %4 ], [ %dstDatas_0_r_1, %3 ], [ %dstDatas_0_r, %2 ], [ %dstDatas_0_r_5, %._crit_edge508 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_0_0"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_0_0 = phi float [ %dstDatas_0_l_3, %5 ], [ %dstDatas_0_l_2, %4 ], [ %dstDatas_0_l_1, %3 ], [ %dstDatas_0_l, %2 ], [ %dstDatas_0_l_5, %._crit_edge508 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_0_0"/></StgValue>
</operation>

<operation id="378" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2  %configReg_load_1 = load i32* %configReg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="379" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2  %configReg_load_1 = load i32* %configReg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_1"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_1 = trunc i32 %configReg_load_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_1"/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_1, label %11 [
    i3 1, label %7
    i3 2, label %8
    i3 3, label %9
    i3 -4, label %10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_4"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_4"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_3"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_3"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_1"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_1"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="!1"/>
<literal name="trunc_ln226_1" val="!2"/>
<literal name="trunc_ln226_1" val="!3"/>
<literal name="trunc_ln226_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_1_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_1_l"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="!1"/>
<literal name="trunc_ln226_1" val="!2"/>
<literal name="trunc_ln226_1" val="!3"/>
<literal name="trunc_ln226_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_1_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_1_r"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="392" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_4"/></StgValue>
</operation>

<operation id="393" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="394" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_9 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_4, float %srcDatas_r_load_4, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="395" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_9 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_4, float %srcDatas_r_load_4, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="396" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_1_l_4 = extractvalue { float, float } %tmp_9, 0

]]></Node>
<StgValue><ssdm name="dstDatas_1_l_4"/></StgValue>
</operation>

<operation id="397" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_1_r_4 = extractvalue { float, float } %tmp_9, 1

]]></Node>
<StgValue><ssdm name="dstDatas_1_r_4"/></StgValue>
</operation>

<operation id="398" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="399" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_7 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_1, float %srcDatas_r_load_1, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_1_l_2 = extractvalue { float, float } %tmp_7, 0

]]></Node>
<StgValue><ssdm name="dstDatas_1_l_2"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_1_r_2 = extractvalue { float, float } %tmp_7, 1

]]></Node>
<StgValue><ssdm name="dstDatas_1_r_2"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_6 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load, float %srcDatas_r_load, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_1_l_1 = extractvalue { float, float } %tmp_6, 0

]]></Node>
<StgValue><ssdm name="dstDatas_1_l_1"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_1_r_1 = extractvalue { float, float } %tmp_6, 1

]]></Node>
<StgValue><ssdm name="dstDatas_1_r_1"/></StgValue>
</operation>

<operation id="406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="407" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_3"/></StgValue>
</operation>

<operation id="408" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_3"/></StgValue>
</operation>

<operation id="409" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
:2  %tmp_8 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_3, float %srcDatas_r_load_3, [256 x i32]* %configReg, i5 1, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="410" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
:2  %tmp_8 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_3, float %srcDatas_r_load_3, [256 x i32]* %configReg, i5 1, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="411" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_1_l_3 = extractvalue { float, float } %tmp_8, 0

]]></Node>
<StgValue><ssdm name="dstDatas_1_l_3"/></StgValue>
</operation>

<operation id="412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_1_r_3 = extractvalue { float, float } %tmp_8, 1

]]></Node>
<StgValue><ssdm name="dstDatas_1_r_3"/></StgValue>
</operation>

<operation id="413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="414" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_1"/></StgValue>
</operation>

<operation id="415" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_1"/></StgValue>
</operation>

<operation id="416" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load"/></StgValue>
</operation>

<operation id="417" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="418" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_7 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_1, float %srcDatas_r_load_1, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="419" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
:2  %tmp_6 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load, float %srcDatas_r_load, [256 x i32]* %configReg, i5 1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="420" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_1_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_1_l"/></StgValue>
</operation>

<operation id="421" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_1_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_1_r"/></StgValue>
</operation>

<operation id="422" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="423" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_1_0 = phi float [ %dstDatas_1_r, %11 ], [ %dstDatas_1_r_4, %10 ], [ %dstDatas_1_r_3, %9 ], [ %dstDatas_1_r_2, %8 ], [ %dstDatas_1_r_1, %7 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_1_0"/></StgValue>
</operation>

<operation id="424" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_1_0 = phi float [ %dstDatas_1_l, %11 ], [ %dstDatas_1_l_4, %10 ], [ %dstDatas_1_l_3, %9 ], [ %dstDatas_1_l_2, %8 ], [ %dstDatas_1_l_1, %7 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_1_0"/></StgValue>
</operation>

<operation id="425" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:2  %configReg_load_2 = load i32* %configReg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="426" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:2  %configReg_load_2 = load i32* %configReg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_2"/></StgValue>
</operation>

<operation id="427" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_2 = trunc i32 %configReg_load_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_2"/></StgValue>
</operation>

<operation id="428" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_2, label %17 [
    i3 1, label %13
    i3 2, label %14
    i3 3, label %15
    i3 -4, label %16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="429" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_9"/></StgValue>
</operation>

<operation id="430" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_9"/></StgValue>
</operation>

<operation id="431" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_8"/></StgValue>
</operation>

<operation id="432" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_8"/></StgValue>
</operation>

<operation id="433" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_7"/></StgValue>
</operation>

<operation id="434" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_7"/></StgValue>
</operation>

<operation id="435" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_6"/></StgValue>
</operation>

<operation id="436" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_6"/></StgValue>
</operation>

<operation id="437" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="!1"/>
<literal name="trunc_ln226_2" val="!2"/>
<literal name="trunc_ln226_2" val="!3"/>
<literal name="trunc_ln226_2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_2_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_2_l"/></StgValue>
</operation>

<operation id="438" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="!1"/>
<literal name="trunc_ln226_2" val="!2"/>
<literal name="trunc_ln226_2" val="!3"/>
<literal name="trunc_ln226_2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_2_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_2_r"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="439" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_9"/></StgValue>
</operation>

<operation id="440" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="441" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_12 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_9, float %srcDatas_r_load_9, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="442" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_12 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_9, float %srcDatas_r_load_9, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="443" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_2_l_4 = extractvalue { float, float } %tmp_12, 0

]]></Node>
<StgValue><ssdm name="dstDatas_2_l_4"/></StgValue>
</operation>

<operation id="444" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_2_r_4 = extractvalue { float, float } %tmp_12, 1

]]></Node>
<StgValue><ssdm name="dstDatas_2_r_4"/></StgValue>
</operation>

<operation id="445" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="446" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_10 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_7, float %srcDatas_r_load_7, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="447" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_2_l_2 = extractvalue { float, float } %tmp_10, 0

]]></Node>
<StgValue><ssdm name="dstDatas_2_l_2"/></StgValue>
</operation>

<operation id="448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_2_r_2 = extractvalue { float, float } %tmp_10, 1

]]></Node>
<StgValue><ssdm name="dstDatas_2_r_2"/></StgValue>
</operation>

<operation id="449" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="450" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_2 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_6, float %srcDatas_r_load_6, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="451" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_2_l_1 = extractvalue { float, float } %tmp_2, 0

]]></Node>
<StgValue><ssdm name="dstDatas_2_l_1"/></StgValue>
</operation>

<operation id="452" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_2_r_1 = extractvalue { float, float } %tmp_2, 1

]]></Node>
<StgValue><ssdm name="dstDatas_2_r_1"/></StgValue>
</operation>

<operation id="453" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="454" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_8"/></StgValue>
</operation>

<operation id="455" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_8"/></StgValue>
</operation>

<operation id="456" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64">
<![CDATA[
:2  %tmp_11 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_8, float %srcDatas_r_load_8, [256 x i32]* %configReg, i5 2, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="457" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64">
<![CDATA[
:2  %tmp_11 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_8, float %srcDatas_r_load_8, [256 x i32]* %configReg, i5 2, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="458" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_2_l_3 = extractvalue { float, float } %tmp_11, 0

]]></Node>
<StgValue><ssdm name="dstDatas_2_l_3"/></StgValue>
</operation>

<operation id="459" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_2_r_3 = extractvalue { float, float } %tmp_11, 1

]]></Node>
<StgValue><ssdm name="dstDatas_2_r_3"/></StgValue>
</operation>

<operation id="460" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %12

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="461" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_7"/></StgValue>
</operation>

<operation id="462" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_7"/></StgValue>
</operation>

<operation id="463" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_6"/></StgValue>
</operation>

<operation id="464" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="465" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_10 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_7, float %srcDatas_r_load_7, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="466" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64">
<![CDATA[
:2  %tmp_2 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_6, float %srcDatas_r_load_6, [256 x i32]* %configReg, i5 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="467" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_2_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_2_l"/></StgValue>
</operation>

<operation id="468" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_2_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_2_r"/></StgValue>
</operation>

<operation id="469" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="470" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_2_0 = phi float [ %dstDatas_2_r, %17 ], [ %dstDatas_2_r_4, %16 ], [ %dstDatas_2_r_3, %15 ], [ %dstDatas_2_r_2, %14 ], [ %dstDatas_2_r_1, %13 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_2_0"/></StgValue>
</operation>

<operation id="471" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_2_0 = phi float [ %dstDatas_2_l, %17 ], [ %dstDatas_2_l_4, %16 ], [ %dstDatas_2_l_3, %15 ], [ %dstDatas_2_l_2, %14 ], [ %dstDatas_2_l_1, %13 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_2_0"/></StgValue>
</operation>

<operation id="472" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64">
<![CDATA[
:2  %configReg_load_3 = load i32* %configReg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="473" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64">
<![CDATA[
:2  %configReg_load_3 = load i32* %configReg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_3"/></StgValue>
</operation>

<operation id="474" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_3 = trunc i32 %configReg_load_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_3"/></StgValue>
</operation>

<operation id="475" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_3, label %23 [
    i3 1, label %19
    i3 2, label %20
    i3 3, label %21
    i3 -4, label %22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="476" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_14"/></StgValue>
</operation>

<operation id="477" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_14"/></StgValue>
</operation>

<operation id="478" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_13"/></StgValue>
</operation>

<operation id="479" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_13"/></StgValue>
</operation>

<operation id="480" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_12"/></StgValue>
</operation>

<operation id="481" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_12"/></StgValue>
</operation>

<operation id="482" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_11"/></StgValue>
</operation>

<operation id="483" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_11"/></StgValue>
</operation>

<operation id="484" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="!1"/>
<literal name="trunc_ln226_3" val="!2"/>
<literal name="trunc_ln226_3" val="!3"/>
<literal name="trunc_ln226_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_3_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_3_l"/></StgValue>
</operation>

<operation id="485" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="!1"/>
<literal name="trunc_ln226_3" val="!2"/>
<literal name="trunc_ln226_3" val="!3"/>
<literal name="trunc_ln226_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_3_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_3_r"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="486" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_14"/></StgValue>
</operation>

<operation id="487" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="488" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_16 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_14, float %srcDatas_r_load_14, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="489" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_16 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_14, float %srcDatas_r_load_14, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="490" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_3_l_4 = extractvalue { float, float } %tmp_16, 0

]]></Node>
<StgValue><ssdm name="dstDatas_3_l_4"/></StgValue>
</operation>

<operation id="491" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_3_r_4 = extractvalue { float, float } %tmp_16, 1

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_4"/></StgValue>
</operation>

<operation id="492" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="493" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_14 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_12, float %srcDatas_r_load_12, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="494" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_3_l_2 = extractvalue { float, float } %tmp_14, 0

]]></Node>
<StgValue><ssdm name="dstDatas_3_l_2"/></StgValue>
</operation>

<operation id="495" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_3_r_2 = extractvalue { float, float } %tmp_14, 1

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_2"/></StgValue>
</operation>

<operation id="496" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="497" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_13 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_11, float %srcDatas_r_load_11, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="498" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_3_l_1 = extractvalue { float, float } %tmp_13, 0

]]></Node>
<StgValue><ssdm name="dstDatas_3_l_1"/></StgValue>
</operation>

<operation id="499" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_3_r_1 = extractvalue { float, float } %tmp_13, 1

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_1"/></StgValue>
</operation>

<operation id="500" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="501" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_13"/></StgValue>
</operation>

<operation id="502" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_13"/></StgValue>
</operation>

<operation id="503" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64">
<![CDATA[
:2  %tmp_15 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_13, float %srcDatas_r_load_13, [256 x i32]* %configReg, i5 3, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="504" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64">
<![CDATA[
:2  %tmp_15 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_13, float %srcDatas_r_load_13, [256 x i32]* %configReg, i5 3, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="505" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_3_l_3 = extractvalue { float, float } %tmp_15, 0

]]></Node>
<StgValue><ssdm name="dstDatas_3_l_3"/></StgValue>
</operation>

<operation id="506" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_3_r_3 = extractvalue { float, float } %tmp_15, 1

]]></Node>
<StgValue><ssdm name="dstDatas_3_r_3"/></StgValue>
</operation>

<operation id="507" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="508" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_12"/></StgValue>
</operation>

<operation id="509" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_12"/></StgValue>
</operation>

<operation id="510" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_11"/></StgValue>
</operation>

<operation id="511" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="512" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_14 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_12, float %srcDatas_r_load_12, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="513" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %tmp_13 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_11, float %srcDatas_r_load_11, [256 x i32]* %configReg, i5 3)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="514" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_3_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_3_l"/></StgValue>
</operation>

<operation id="515" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_3_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_3_r"/></StgValue>
</operation>

<operation id="516" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="517" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_3_0 = phi float [ %dstDatas_3_r, %23 ], [ %dstDatas_3_r_4, %22 ], [ %dstDatas_3_r_3, %21 ], [ %dstDatas_3_r_2, %20 ], [ %dstDatas_3_r_1, %19 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_3_0"/></StgValue>
</operation>

<operation id="518" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_3_0 = phi float [ %dstDatas_3_l, %23 ], [ %dstDatas_3_l_4, %22 ], [ %dstDatas_3_l_3, %21 ], [ %dstDatas_3_l_2, %20 ], [ %dstDatas_3_l_1, %19 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_3_0"/></StgValue>
</operation>

<operation id="519" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
:2  %configReg_load_4 = load i32* %configReg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="520" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64">
<![CDATA[
:2  %configReg_load_4 = load i32* %configReg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_4"/></StgValue>
</operation>

<operation id="521" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_4 = trunc i32 %configReg_load_4 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_4"/></StgValue>
</operation>

<operation id="522" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_4, label %29 [
    i3 1, label %25
    i3 2, label %26
    i3 3, label %27
    i3 -4, label %28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="523" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_20"/></StgValue>
</operation>

<operation id="524" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_20"/></StgValue>
</operation>

<operation id="525" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_19"/></StgValue>
</operation>

<operation id="526" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_19"/></StgValue>
</operation>

<operation id="527" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_18"/></StgValue>
</operation>

<operation id="528" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_18"/></StgValue>
</operation>

<operation id="529" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_17"/></StgValue>
</operation>

<operation id="530" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_17"/></StgValue>
</operation>

<operation id="531" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="!1"/>
<literal name="trunc_ln226_4" val="!2"/>
<literal name="trunc_ln226_4" val="!3"/>
<literal name="trunc_ln226_4" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_4_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_4_l"/></StgValue>
</operation>

<operation id="532" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="!1"/>
<literal name="trunc_ln226_4" val="!2"/>
<literal name="trunc_ln226_4" val="!3"/>
<literal name="trunc_ln226_4" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_4_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_4_r"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="533" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_20"/></StgValue>
</operation>

<operation id="534" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_20"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="535" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_20 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_20, float %srcDatas_r_load_20, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="536" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_20 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_20, float %srcDatas_r_load_20, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="537" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_4_l_4 = extractvalue { float, float } %tmp_20, 0

]]></Node>
<StgValue><ssdm name="dstDatas_4_l_4"/></StgValue>
</operation>

<operation id="538" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_4_r_4 = extractvalue { float, float } %tmp_20, 1

]]></Node>
<StgValue><ssdm name="dstDatas_4_r_4"/></StgValue>
</operation>

<operation id="539" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="540" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_18 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_18, float %srcDatas_r_load_18, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="541" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_4_l_2 = extractvalue { float, float } %tmp_18, 0

]]></Node>
<StgValue><ssdm name="dstDatas_4_l_2"/></StgValue>
</operation>

<operation id="542" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_4_r_2 = extractvalue { float, float } %tmp_18, 1

]]></Node>
<StgValue><ssdm name="dstDatas_4_r_2"/></StgValue>
</operation>

<operation id="543" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="544" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_17 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_17, float %srcDatas_r_load_17, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="545" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_4_l_1 = extractvalue { float, float } %tmp_17, 0

]]></Node>
<StgValue><ssdm name="dstDatas_4_l_1"/></StgValue>
</operation>

<operation id="546" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_4_r_1 = extractvalue { float, float } %tmp_17, 1

]]></Node>
<StgValue><ssdm name="dstDatas_4_r_1"/></StgValue>
</operation>

<operation id="547" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="548" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_19"/></StgValue>
</operation>

<operation id="549" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_19"/></StgValue>
</operation>

<operation id="550" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64">
<![CDATA[
:2  %tmp_19 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_19, float %srcDatas_r_load_19, [256 x i32]* %configReg, i5 4, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="551" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64">
<![CDATA[
:2  %tmp_19 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_19, float %srcDatas_r_load_19, [256 x i32]* %configReg, i5 4, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="552" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_4_l_3 = extractvalue { float, float } %tmp_19, 0

]]></Node>
<StgValue><ssdm name="dstDatas_4_l_3"/></StgValue>
</operation>

<operation id="553" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_4_r_3 = extractvalue { float, float } %tmp_19, 1

]]></Node>
<StgValue><ssdm name="dstDatas_4_r_3"/></StgValue>
</operation>

<operation id="554" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="555" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_18"/></StgValue>
</operation>

<operation id="556" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_18"/></StgValue>
</operation>

<operation id="557" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_17"/></StgValue>
</operation>

<operation id="558" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_17"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="559" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_18 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_18, float %srcDatas_r_load_18, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="560" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64">
<![CDATA[
:2  %tmp_17 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_17, float %srcDatas_r_load_17, [256 x i32]* %configReg, i5 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="561" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_4_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_4_l"/></StgValue>
</operation>

<operation id="562" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_4_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_4_r"/></StgValue>
</operation>

<operation id="563" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %24

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="564" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_4_0 = phi float [ %dstDatas_4_r, %29 ], [ %dstDatas_4_r_4, %28 ], [ %dstDatas_4_r_3, %27 ], [ %dstDatas_4_r_2, %26 ], [ %dstDatas_4_r_1, %25 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_4_0"/></StgValue>
</operation>

<operation id="565" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_4_0 = phi float [ %dstDatas_4_l, %29 ], [ %dstDatas_4_l_4, %28 ], [ %dstDatas_4_l_3, %27 ], [ %dstDatas_4_l_2, %26 ], [ %dstDatas_4_l_1, %25 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_4_0"/></StgValue>
</operation>

<operation id="566" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:2  %configReg_load_5 = load i32* %configReg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="567" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64">
<![CDATA[
:2  %configReg_load_5 = load i32* %configReg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_5"/></StgValue>
</operation>

<operation id="568" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_5 = trunc i32 %configReg_load_5 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_5"/></StgValue>
</operation>

<operation id="569" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_5, label %35 [
    i3 1, label %31
    i3 2, label %32
    i3 3, label %33
    i3 -4, label %34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="570" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_25"/></StgValue>
</operation>

<operation id="571" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_25"/></StgValue>
</operation>

<operation id="572" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_24"/></StgValue>
</operation>

<operation id="573" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_24"/></StgValue>
</operation>

<operation id="574" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_23"/></StgValue>
</operation>

<operation id="575" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_23"/></StgValue>
</operation>

<operation id="576" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_22"/></StgValue>
</operation>

<operation id="577" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_22"/></StgValue>
</operation>

<operation id="578" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="!1"/>
<literal name="trunc_ln226_5" val="!2"/>
<literal name="trunc_ln226_5" val="!3"/>
<literal name="trunc_ln226_5" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_5_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_5_l"/></StgValue>
</operation>

<operation id="579" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="!1"/>
<literal name="trunc_ln226_5" val="!2"/>
<literal name="trunc_ln226_5" val="!3"/>
<literal name="trunc_ln226_5" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_5_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_5_r"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="580" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_25"/></StgValue>
</operation>

<operation id="581" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_25"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="582" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_24 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_25, float %srcDatas_r_load_25, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="583" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_24 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_25, float %srcDatas_r_load_25, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="584" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_5_l_4 = extractvalue { float, float } %tmp_24, 0

]]></Node>
<StgValue><ssdm name="dstDatas_5_l_4"/></StgValue>
</operation>

<operation id="585" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_5_r_4 = extractvalue { float, float } %tmp_24, 1

]]></Node>
<StgValue><ssdm name="dstDatas_5_r_4"/></StgValue>
</operation>

<operation id="586" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %30

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="587" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_22 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_23, float %srcDatas_r_load_23, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="588" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_5_l_2 = extractvalue { float, float } %tmp_22, 0

]]></Node>
<StgValue><ssdm name="dstDatas_5_l_2"/></StgValue>
</operation>

<operation id="589" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_5_r_2 = extractvalue { float, float } %tmp_22, 1

]]></Node>
<StgValue><ssdm name="dstDatas_5_r_2"/></StgValue>
</operation>

<operation id="590" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %30

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="591" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_21 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_22, float %srcDatas_r_load_22, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="592" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_5_l_1 = extractvalue { float, float } %tmp_21, 0

]]></Node>
<StgValue><ssdm name="dstDatas_5_l_1"/></StgValue>
</operation>

<operation id="593" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_5_r_1 = extractvalue { float, float } %tmp_21, 1

]]></Node>
<StgValue><ssdm name="dstDatas_5_r_1"/></StgValue>
</operation>

<operation id="594" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %30

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="595" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_24"/></StgValue>
</operation>

<operation id="596" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_24"/></StgValue>
</operation>

<operation id="597" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64">
<![CDATA[
:2  %tmp_23 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_24, float %srcDatas_r_load_24, [256 x i32]* %configReg, i5 5, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="598" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64">
<![CDATA[
:2  %tmp_23 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_24, float %srcDatas_r_load_24, [256 x i32]* %configReg, i5 5, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="599" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_5_l_3 = extractvalue { float, float } %tmp_23, 0

]]></Node>
<StgValue><ssdm name="dstDatas_5_l_3"/></StgValue>
</operation>

<operation id="600" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_5_r_3 = extractvalue { float, float } %tmp_23, 1

]]></Node>
<StgValue><ssdm name="dstDatas_5_r_3"/></StgValue>
</operation>

<operation id="601" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %30

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="602" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_23"/></StgValue>
</operation>

<operation id="603" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_23"/></StgValue>
</operation>

<operation id="604" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_22"/></StgValue>
</operation>

<operation id="605" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_22"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="606" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_22 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_23, float %srcDatas_r_load_23, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="607" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64">
<![CDATA[
:2  %tmp_21 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_22, float %srcDatas_r_load_22, [256 x i32]* %configReg, i5 5)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="608" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_5_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_5_l"/></StgValue>
</operation>

<operation id="609" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_5_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_5_r"/></StgValue>
</operation>

<operation id="610" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %30

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="611" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_5_0 = phi float [ %dstDatas_5_r, %35 ], [ %dstDatas_5_r_4, %34 ], [ %dstDatas_5_r_3, %33 ], [ %dstDatas_5_r_2, %32 ], [ %dstDatas_5_r_1, %31 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_5_0"/></StgValue>
</operation>

<operation id="612" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_5_0 = phi float [ %dstDatas_5_l, %35 ], [ %dstDatas_5_l_4, %34 ], [ %dstDatas_5_l_3, %33 ], [ %dstDatas_5_l_2, %32 ], [ %dstDatas_5_l_1, %31 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_5_0"/></StgValue>
</operation>

<operation id="613" st_id="94" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64">
<![CDATA[
:2  %configReg_load_6 = load i32* %configReg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="614" st_id="95" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64">
<![CDATA[
:2  %configReg_load_6 = load i32* %configReg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_6"/></StgValue>
</operation>

<operation id="615" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_6 = trunc i32 %configReg_load_6 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_6"/></StgValue>
</operation>

<operation id="616" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_6, label %41 [
    i3 1, label %37
    i3 2, label %38
    i3 3, label %39
    i3 -4, label %40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="617" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_30"/></StgValue>
</operation>

<operation id="618" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_30"/></StgValue>
</operation>

<operation id="619" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_29"/></StgValue>
</operation>

<operation id="620" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_29"/></StgValue>
</operation>

<operation id="621" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_28"/></StgValue>
</operation>

<operation id="622" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_28"/></StgValue>
</operation>

<operation id="623" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_27"/></StgValue>
</operation>

<operation id="624" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_27"/></StgValue>
</operation>

<operation id="625" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="!1"/>
<literal name="trunc_ln226_6" val="!2"/>
<literal name="trunc_ln226_6" val="!3"/>
<literal name="trunc_ln226_6" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_6_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_6_l"/></StgValue>
</operation>

<operation id="626" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="!1"/>
<literal name="trunc_ln226_6" val="!2"/>
<literal name="trunc_ln226_6" val="!3"/>
<literal name="trunc_ln226_6" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_6_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_6_r"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="627" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_30"/></StgValue>
</operation>

<operation id="628" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_30"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="629" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_28 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_30, float %srcDatas_r_load_30, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="630" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_28 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_30, float %srcDatas_r_load_30, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="631" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_6_l_4 = extractvalue { float, float } %tmp_28, 0

]]></Node>
<StgValue><ssdm name="dstDatas_6_l_4"/></StgValue>
</operation>

<operation id="632" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_6_r_4 = extractvalue { float, float } %tmp_28, 1

]]></Node>
<StgValue><ssdm name="dstDatas_6_r_4"/></StgValue>
</operation>

<operation id="633" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %36

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="634" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_26 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_28, float %srcDatas_r_load_28, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="635" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_6_l_2 = extractvalue { float, float } %tmp_26, 0

]]></Node>
<StgValue><ssdm name="dstDatas_6_l_2"/></StgValue>
</operation>

<operation id="636" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_6_r_2 = extractvalue { float, float } %tmp_26, 1

]]></Node>
<StgValue><ssdm name="dstDatas_6_r_2"/></StgValue>
</operation>

<operation id="637" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %36

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="638" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_25 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_27, float %srcDatas_r_load_27, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="639" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_6_l_1 = extractvalue { float, float } %tmp_25, 0

]]></Node>
<StgValue><ssdm name="dstDatas_6_l_1"/></StgValue>
</operation>

<operation id="640" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_6_r_1 = extractvalue { float, float } %tmp_25, 1

]]></Node>
<StgValue><ssdm name="dstDatas_6_r_1"/></StgValue>
</operation>

<operation id="641" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %36

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="642" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_29"/></StgValue>
</operation>

<operation id="643" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_29"/></StgValue>
</operation>

<operation id="644" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64">
<![CDATA[
:2  %tmp_27 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_29, float %srcDatas_r_load_29, [256 x i32]* %configReg, i5 6, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="645" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64">
<![CDATA[
:2  %tmp_27 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_29, float %srcDatas_r_load_29, [256 x i32]* %configReg, i5 6, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="646" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_6_l_3 = extractvalue { float, float } %tmp_27, 0

]]></Node>
<StgValue><ssdm name="dstDatas_6_l_3"/></StgValue>
</operation>

<operation id="647" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_6_r_3 = extractvalue { float, float } %tmp_27, 1

]]></Node>
<StgValue><ssdm name="dstDatas_6_r_3"/></StgValue>
</operation>

<operation id="648" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %36

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="649" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_28"/></StgValue>
</operation>

<operation id="650" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_28"/></StgValue>
</operation>

<operation id="651" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_27"/></StgValue>
</operation>

<operation id="652" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_27"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="653" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_26 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_28, float %srcDatas_r_load_28, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="654" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64">
<![CDATA[
:2  %tmp_25 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_27, float %srcDatas_r_load_27, [256 x i32]* %configReg, i5 6)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="655" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_6_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_6_l"/></StgValue>
</operation>

<operation id="656" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_6_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_6_r"/></StgValue>
</operation>

<operation id="657" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %36

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="658" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_6_0 = phi float [ %dstDatas_6_r, %41 ], [ %dstDatas_6_r_4, %40 ], [ %dstDatas_6_r_3, %39 ], [ %dstDatas_6_r_2, %38 ], [ %dstDatas_6_r_1, %37 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_6_0"/></StgValue>
</operation>

<operation id="659" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_6_0 = phi float [ %dstDatas_6_l, %41 ], [ %dstDatas_6_l_4, %40 ], [ %dstDatas_6_l_3, %39 ], [ %dstDatas_6_l_2, %38 ], [ %dstDatas_6_l_1, %37 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_6_0"/></StgValue>
</operation>

<operation id="660" st_id="104" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64">
<![CDATA[
:2  %configReg_load_7 = load i32* %configReg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_7"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="661" st_id="105" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64">
<![CDATA[
:2  %configReg_load_7 = load i32* %configReg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_7"/></StgValue>
</operation>

<operation id="662" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_7 = trunc i32 %configReg_load_7 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_7"/></StgValue>
</operation>

<operation id="663" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_7, label %47 [
    i3 1, label %43
    i3 2, label %44
    i3 3, label %45
    i3 -4, label %46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="664" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_35"/></StgValue>
</operation>

<operation id="665" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_35"/></StgValue>
</operation>

<operation id="666" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_34"/></StgValue>
</operation>

<operation id="667" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_34"/></StgValue>
</operation>

<operation id="668" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_33"/></StgValue>
</operation>

<operation id="669" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_33"/></StgValue>
</operation>

<operation id="670" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_32"/></StgValue>
</operation>

<operation id="671" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_32"/></StgValue>
</operation>

<operation id="672" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="!1"/>
<literal name="trunc_ln226_7" val="!2"/>
<literal name="trunc_ln226_7" val="!3"/>
<literal name="trunc_ln226_7" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_7_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_7_l"/></StgValue>
</operation>

<operation id="673" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="!1"/>
<literal name="trunc_ln226_7" val="!2"/>
<literal name="trunc_ln226_7" val="!3"/>
<literal name="trunc_ln226_7" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_7_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_7_r"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="674" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_35"/></StgValue>
</operation>

<operation id="675" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_35"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="676" st_id="107" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_32 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_35, float %srcDatas_r_load_35, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="677" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_32 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_35, float %srcDatas_r_load_35, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="678" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_7_l_4 = extractvalue { float, float } %tmp_32, 0

]]></Node>
<StgValue><ssdm name="dstDatas_7_l_4"/></StgValue>
</operation>

<operation id="679" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_7_r_4 = extractvalue { float, float } %tmp_32, 1

]]></Node>
<StgValue><ssdm name="dstDatas_7_r_4"/></StgValue>
</operation>

<operation id="680" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %42

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="681" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_30 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_33, float %srcDatas_r_load_33, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="682" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_7_l_2 = extractvalue { float, float } %tmp_30, 0

]]></Node>
<StgValue><ssdm name="dstDatas_7_l_2"/></StgValue>
</operation>

<operation id="683" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_7_r_2 = extractvalue { float, float } %tmp_30, 1

]]></Node>
<StgValue><ssdm name="dstDatas_7_r_2"/></StgValue>
</operation>

<operation id="684" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %42

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="685" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_29 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_32, float %srcDatas_r_load_32, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="686" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_7_l_1 = extractvalue { float, float } %tmp_29, 0

]]></Node>
<StgValue><ssdm name="dstDatas_7_l_1"/></StgValue>
</operation>

<operation id="687" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_7_r_1 = extractvalue { float, float } %tmp_29, 1

]]></Node>
<StgValue><ssdm name="dstDatas_7_r_1"/></StgValue>
</operation>

<operation id="688" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %42

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="689" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_34"/></StgValue>
</operation>

<operation id="690" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_34"/></StgValue>
</operation>

<operation id="691" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64">
<![CDATA[
:2  %tmp_31 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_34, float %srcDatas_r_load_34, [256 x i32]* %configReg, i5 7, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="692" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64">
<![CDATA[
:2  %tmp_31 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_34, float %srcDatas_r_load_34, [256 x i32]* %configReg, i5 7, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="693" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_7_l_3 = extractvalue { float, float } %tmp_31, 0

]]></Node>
<StgValue><ssdm name="dstDatas_7_l_3"/></StgValue>
</operation>

<operation id="694" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_7_r_3 = extractvalue { float, float } %tmp_31, 1

]]></Node>
<StgValue><ssdm name="dstDatas_7_r_3"/></StgValue>
</operation>

<operation id="695" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %42

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="696" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_33"/></StgValue>
</operation>

<operation id="697" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_33"/></StgValue>
</operation>

<operation id="698" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_32"/></StgValue>
</operation>

<operation id="699" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_32"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="700" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_30 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_33, float %srcDatas_r_load_33, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="701" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  %tmp_29 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_32, float %srcDatas_r_load_32, [256 x i32]* %configReg, i5 7)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="702" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_7_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_7_l"/></StgValue>
</operation>

<operation id="703" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_7_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_7_r"/></StgValue>
</operation>

<operation id="704" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %42

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="705" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_7_0 = phi float [ %dstDatas_7_r, %47 ], [ %dstDatas_7_r_4, %46 ], [ %dstDatas_7_r_3, %45 ], [ %dstDatas_7_r_2, %44 ], [ %dstDatas_7_r_1, %43 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_7_0"/></StgValue>
</operation>

<operation id="706" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_7_0 = phi float [ %dstDatas_7_l, %47 ], [ %dstDatas_7_l_4, %46 ], [ %dstDatas_7_l_3, %45 ], [ %dstDatas_7_l_2, %44 ], [ %dstDatas_7_l_1, %43 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_7_0"/></StgValue>
</operation>

<operation id="707" st_id="114" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %configReg_load_8 = load i32* %configReg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_8"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="708" st_id="115" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64">
<![CDATA[
:2  %configReg_load_8 = load i32* %configReg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_8"/></StgValue>
</operation>

<operation id="709" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_8 = trunc i32 %configReg_load_8 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_8"/></StgValue>
</operation>

<operation id="710" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_8, label %53 [
    i3 1, label %49
    i3 2, label %50
    i3 3, label %51
    i3 -4, label %52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="711" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_40"/></StgValue>
</operation>

<operation id="712" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_40"/></StgValue>
</operation>

<operation id="713" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_39"/></StgValue>
</operation>

<operation id="714" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_39"/></StgValue>
</operation>

<operation id="715" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_38"/></StgValue>
</operation>

<operation id="716" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_38"/></StgValue>
</operation>

<operation id="717" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_37"/></StgValue>
</operation>

<operation id="718" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_37"/></StgValue>
</operation>

<operation id="719" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="!1"/>
<literal name="trunc_ln226_8" val="!2"/>
<literal name="trunc_ln226_8" val="!3"/>
<literal name="trunc_ln226_8" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_8_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_8_l"/></StgValue>
</operation>

<operation id="720" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="!1"/>
<literal name="trunc_ln226_8" val="!2"/>
<literal name="trunc_ln226_8" val="!3"/>
<literal name="trunc_ln226_8" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_8_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_8_r"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="721" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_40"/></StgValue>
</operation>

<operation id="722" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_40"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="723" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_36 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_40, float %srcDatas_r_load_40, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="724" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_36 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_40, float %srcDatas_r_load_40, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="725" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_8_l_4 = extractvalue { float, float } %tmp_36, 0

]]></Node>
<StgValue><ssdm name="dstDatas_8_l_4"/></StgValue>
</operation>

<operation id="726" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_8_r_4 = extractvalue { float, float } %tmp_36, 1

]]></Node>
<StgValue><ssdm name="dstDatas_8_r_4"/></StgValue>
</operation>

<operation id="727" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %48

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="728" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_34 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_38, float %srcDatas_r_load_38, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="729" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_8_l_2 = extractvalue { float, float } %tmp_34, 0

]]></Node>
<StgValue><ssdm name="dstDatas_8_l_2"/></StgValue>
</operation>

<operation id="730" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_8_r_2 = extractvalue { float, float } %tmp_34, 1

]]></Node>
<StgValue><ssdm name="dstDatas_8_r_2"/></StgValue>
</operation>

<operation id="731" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %48

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="732" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_33 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_37, float %srcDatas_r_load_37, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="733" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_8_l_1 = extractvalue { float, float } %tmp_33, 0

]]></Node>
<StgValue><ssdm name="dstDatas_8_l_1"/></StgValue>
</operation>

<operation id="734" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_8_r_1 = extractvalue { float, float } %tmp_33, 1

]]></Node>
<StgValue><ssdm name="dstDatas_8_r_1"/></StgValue>
</operation>

<operation id="735" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %48

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="736" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_39"/></StgValue>
</operation>

<operation id="737" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_39"/></StgValue>
</operation>

<operation id="738" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_35 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_39, float %srcDatas_r_load_39, [256 x i32]* %configReg, i5 8, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="739" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_35 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_39, float %srcDatas_r_load_39, [256 x i32]* %configReg, i5 8, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="740" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_8_l_3 = extractvalue { float, float } %tmp_35, 0

]]></Node>
<StgValue><ssdm name="dstDatas_8_l_3"/></StgValue>
</operation>

<operation id="741" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_8_r_3 = extractvalue { float, float } %tmp_35, 1

]]></Node>
<StgValue><ssdm name="dstDatas_8_r_3"/></StgValue>
</operation>

<operation id="742" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %48

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="743" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_38"/></StgValue>
</operation>

<operation id="744" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_38"/></StgValue>
</operation>

<operation id="745" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_37"/></StgValue>
</operation>

<operation id="746" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_37"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="747" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_34 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_38, float %srcDatas_r_load_38, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="748" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64">
<![CDATA[
:2  %tmp_33 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_37, float %srcDatas_r_load_37, [256 x i32]* %configReg, i5 8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="749" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_8_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_8_l"/></StgValue>
</operation>

<operation id="750" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_8_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_8_r"/></StgValue>
</operation>

<operation id="751" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %48

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="752" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_8_0 = phi float [ %dstDatas_8_r, %53 ], [ %dstDatas_8_r_4, %52 ], [ %dstDatas_8_r_3, %51 ], [ %dstDatas_8_r_2, %50 ], [ %dstDatas_8_r_1, %49 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_8_0"/></StgValue>
</operation>

<operation id="753" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_8_0 = phi float [ %dstDatas_8_l, %53 ], [ %dstDatas_8_l_4, %52 ], [ %dstDatas_8_l_3, %51 ], [ %dstDatas_8_l_2, %50 ], [ %dstDatas_8_l_1, %49 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_8_0"/></StgValue>
</operation>

<operation id="754" st_id="124" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64">
<![CDATA[
:2  %configReg_load_9 = load i32* %configReg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_9"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="755" st_id="125" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64">
<![CDATA[
:2  %configReg_load_9 = load i32* %configReg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_9"/></StgValue>
</operation>

<operation id="756" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_9 = trunc i32 %configReg_load_9 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_9"/></StgValue>
</operation>

<operation id="757" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_9, label %59 [
    i3 1, label %55
    i3 2, label %56
    i3 3, label %57
    i3 -4, label %58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="758" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_45"/></StgValue>
</operation>

<operation id="759" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_45"/></StgValue>
</operation>

<operation id="760" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_44"/></StgValue>
</operation>

<operation id="761" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_44"/></StgValue>
</operation>

<operation id="762" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_43"/></StgValue>
</operation>

<operation id="763" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_43"/></StgValue>
</operation>

<operation id="764" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_42"/></StgValue>
</operation>

<operation id="765" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_42"/></StgValue>
</operation>

<operation id="766" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="!1"/>
<literal name="trunc_ln226_9" val="!2"/>
<literal name="trunc_ln226_9" val="!3"/>
<literal name="trunc_ln226_9" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_9_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_9_l"/></StgValue>
</operation>

<operation id="767" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="!1"/>
<literal name="trunc_ln226_9" val="!2"/>
<literal name="trunc_ln226_9" val="!3"/>
<literal name="trunc_ln226_9" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_9_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_9_r"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="768" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_45"/></StgValue>
</operation>

<operation id="769" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_45"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="770" st_id="127" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_40 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_45, float %srcDatas_r_load_45, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="771" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_40 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_45, float %srcDatas_r_load_45, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="772" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_9_l_4 = extractvalue { float, float } %tmp_40, 0

]]></Node>
<StgValue><ssdm name="dstDatas_9_l_4"/></StgValue>
</operation>

<operation id="773" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_9_r_4 = extractvalue { float, float } %tmp_40, 1

]]></Node>
<StgValue><ssdm name="dstDatas_9_r_4"/></StgValue>
</operation>

<operation id="774" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %54

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="775" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_38 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_43, float %srcDatas_r_load_43, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="776" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_9_l_2 = extractvalue { float, float } %tmp_38, 0

]]></Node>
<StgValue><ssdm name="dstDatas_9_l_2"/></StgValue>
</operation>

<operation id="777" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_9_r_2 = extractvalue { float, float } %tmp_38, 1

]]></Node>
<StgValue><ssdm name="dstDatas_9_r_2"/></StgValue>
</operation>

<operation id="778" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %54

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="779" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_37 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_42, float %srcDatas_r_load_42, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="780" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_9_l_1 = extractvalue { float, float } %tmp_37, 0

]]></Node>
<StgValue><ssdm name="dstDatas_9_l_1"/></StgValue>
</operation>

<operation id="781" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_9_r_1 = extractvalue { float, float } %tmp_37, 1

]]></Node>
<StgValue><ssdm name="dstDatas_9_r_1"/></StgValue>
</operation>

<operation id="782" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %54

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="783" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_44"/></StgValue>
</operation>

<operation id="784" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_44"/></StgValue>
</operation>

<operation id="785" st_id="129" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64">
<![CDATA[
:2  %tmp_39 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_44, float %srcDatas_r_load_44, [256 x i32]* %configReg, i5 9, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="786" st_id="130" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64">
<![CDATA[
:2  %tmp_39 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_44, float %srcDatas_r_load_44, [256 x i32]* %configReg, i5 9, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="787" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_9_l_3 = extractvalue { float, float } %tmp_39, 0

]]></Node>
<StgValue><ssdm name="dstDatas_9_l_3"/></StgValue>
</operation>

<operation id="788" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_9_r_3 = extractvalue { float, float } %tmp_39, 1

]]></Node>
<StgValue><ssdm name="dstDatas_9_r_3"/></StgValue>
</operation>

<operation id="789" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %54

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="790" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_43"/></StgValue>
</operation>

<operation id="791" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_43"/></StgValue>
</operation>

<operation id="792" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_42"/></StgValue>
</operation>

<operation id="793" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_42"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="794" st_id="132" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_38 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_43, float %srcDatas_r_load_43, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="795" st_id="132" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64">
<![CDATA[
:2  %tmp_37 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_42, float %srcDatas_r_load_42, [256 x i32]* %configReg, i5 9)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="796" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_9_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_9_l"/></StgValue>
</operation>

<operation id="797" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_9_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_9_r"/></StgValue>
</operation>

<operation id="798" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %54

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="799" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_9_0 = phi float [ %dstDatas_9_r, %59 ], [ %dstDatas_9_r_4, %58 ], [ %dstDatas_9_r_3, %57 ], [ %dstDatas_9_r_2, %56 ], [ %dstDatas_9_r_1, %55 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_9_0"/></StgValue>
</operation>

<operation id="800" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_9_0 = phi float [ %dstDatas_9_l, %59 ], [ %dstDatas_9_l_4, %58 ], [ %dstDatas_9_l_3, %57 ], [ %dstDatas_9_l_2, %56 ], [ %dstDatas_9_l_1, %55 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_9_0"/></StgValue>
</operation>

<operation id="801" st_id="134" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64">
<![CDATA[
:2  %configReg_load_10 = load i32* %configReg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_10"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="802" st_id="135" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64">
<![CDATA[
:2  %configReg_load_10 = load i32* %configReg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_10"/></StgValue>
</operation>

<operation id="803" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_10 = trunc i32 %configReg_load_10 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_10"/></StgValue>
</operation>

<operation id="804" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_10, label %65 [
    i3 1, label %61
    i3 2, label %62
    i3 3, label %63
    i3 -4, label %64
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="805" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_50"/></StgValue>
</operation>

<operation id="806" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_50"/></StgValue>
</operation>

<operation id="807" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_49"/></StgValue>
</operation>

<operation id="808" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_49"/></StgValue>
</operation>

<operation id="809" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_48"/></StgValue>
</operation>

<operation id="810" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_48"/></StgValue>
</operation>

<operation id="811" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_47"/></StgValue>
</operation>

<operation id="812" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_47"/></StgValue>
</operation>

<operation id="813" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="!1"/>
<literal name="trunc_ln226_10" val="!2"/>
<literal name="trunc_ln226_10" val="!3"/>
<literal name="trunc_ln226_10" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_10_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_10_l"/></StgValue>
</operation>

<operation id="814" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="!1"/>
<literal name="trunc_ln226_10" val="!2"/>
<literal name="trunc_ln226_10" val="!3"/>
<literal name="trunc_ln226_10" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_10_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_10_r"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="815" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_50"/></StgValue>
</operation>

<operation id="816" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_50"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="817" st_id="137" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_44 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_50, float %srcDatas_r_load_50, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="818" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_44 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_50, float %srcDatas_r_load_50, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="819" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_10_l_4 = extractvalue { float, float } %tmp_44, 0

]]></Node>
<StgValue><ssdm name="dstDatas_10_l_4"/></StgValue>
</operation>

<operation id="820" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_10_r_4 = extractvalue { float, float } %tmp_44, 1

]]></Node>
<StgValue><ssdm name="dstDatas_10_r_4"/></StgValue>
</operation>

<operation id="821" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %60

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="822" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_42 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_48, float %srcDatas_r_load_48, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="823" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_10_l_2 = extractvalue { float, float } %tmp_42, 0

]]></Node>
<StgValue><ssdm name="dstDatas_10_l_2"/></StgValue>
</operation>

<operation id="824" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_10_r_2 = extractvalue { float, float } %tmp_42, 1

]]></Node>
<StgValue><ssdm name="dstDatas_10_r_2"/></StgValue>
</operation>

<operation id="825" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %60

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="826" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_41 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_47, float %srcDatas_r_load_47, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="827" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_10_l_1 = extractvalue { float, float } %tmp_41, 0

]]></Node>
<StgValue><ssdm name="dstDatas_10_l_1"/></StgValue>
</operation>

<operation id="828" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_10_r_1 = extractvalue { float, float } %tmp_41, 1

]]></Node>
<StgValue><ssdm name="dstDatas_10_r_1"/></StgValue>
</operation>

<operation id="829" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %60

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="830" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_49"/></StgValue>
</operation>

<operation id="831" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_49"/></StgValue>
</operation>

<operation id="832" st_id="139" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64">
<![CDATA[
:2  %tmp_43 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_49, float %srcDatas_r_load_49, [256 x i32]* %configReg, i5 10, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="833" st_id="140" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64">
<![CDATA[
:2  %tmp_43 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_49, float %srcDatas_r_load_49, [256 x i32]* %configReg, i5 10, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="834" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_10_l_3 = extractvalue { float, float } %tmp_43, 0

]]></Node>
<StgValue><ssdm name="dstDatas_10_l_3"/></StgValue>
</operation>

<operation id="835" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_10_r_3 = extractvalue { float, float } %tmp_43, 1

]]></Node>
<StgValue><ssdm name="dstDatas_10_r_3"/></StgValue>
</operation>

<operation id="836" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %60

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="837" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_48"/></StgValue>
</operation>

<operation id="838" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_48"/></StgValue>
</operation>

<operation id="839" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_47"/></StgValue>
</operation>

<operation id="840" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_47"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="841" st_id="142" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_42 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_48, float %srcDatas_r_load_48, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="842" st_id="142" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64">
<![CDATA[
:2  %tmp_41 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_47, float %srcDatas_r_load_47, [256 x i32]* %configReg, i5 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="843" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_10_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_10_l"/></StgValue>
</operation>

<operation id="844" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_10_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_10_r"/></StgValue>
</operation>

<operation id="845" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %60

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="846" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_10_0 = phi float [ %dstDatas_10_r, %65 ], [ %dstDatas_10_r_4, %64 ], [ %dstDatas_10_r_3, %63 ], [ %dstDatas_10_r_2, %62 ], [ %dstDatas_10_r_1, %61 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_10_0"/></StgValue>
</operation>

<operation id="847" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_10_0 = phi float [ %dstDatas_10_l, %65 ], [ %dstDatas_10_l_4, %64 ], [ %dstDatas_10_l_3, %63 ], [ %dstDatas_10_l_2, %62 ], [ %dstDatas_10_l_1, %61 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_10_0"/></StgValue>
</operation>

<operation id="848" st_id="144" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64">
<![CDATA[
:2  %configReg_load_11 = load i32* %configReg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_11"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="849" st_id="145" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64">
<![CDATA[
:2  %configReg_load_11 = load i32* %configReg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_11"/></StgValue>
</operation>

<operation id="850" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_11 = trunc i32 %configReg_load_11 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_11"/></StgValue>
</operation>

<operation id="851" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_11, label %71 [
    i3 1, label %67
    i3 2, label %68
    i3 3, label %69
    i3 -4, label %70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="852" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_55"/></StgValue>
</operation>

<operation id="853" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_55"/></StgValue>
</operation>

<operation id="854" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_54"/></StgValue>
</operation>

<operation id="855" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_54"/></StgValue>
</operation>

<operation id="856" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_53"/></StgValue>
</operation>

<operation id="857" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_53"/></StgValue>
</operation>

<operation id="858" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_52"/></StgValue>
</operation>

<operation id="859" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_52"/></StgValue>
</operation>

<operation id="860" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="!1"/>
<literal name="trunc_ln226_11" val="!2"/>
<literal name="trunc_ln226_11" val="!3"/>
<literal name="trunc_ln226_11" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_11_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_11_l"/></StgValue>
</operation>

<operation id="861" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="!1"/>
<literal name="trunc_ln226_11" val="!2"/>
<literal name="trunc_ln226_11" val="!3"/>
<literal name="trunc_ln226_11" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_11_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_11_r"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="862" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_55"/></StgValue>
</operation>

<operation id="863" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_55"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="864" st_id="147" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_48 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_55, float %srcDatas_r_load_55, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="865" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_48 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_55, float %srcDatas_r_load_55, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="866" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_11_l_4 = extractvalue { float, float } %tmp_48, 0

]]></Node>
<StgValue><ssdm name="dstDatas_11_l_4"/></StgValue>
</operation>

<operation id="867" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_11_r_4 = extractvalue { float, float } %tmp_48, 1

]]></Node>
<StgValue><ssdm name="dstDatas_11_r_4"/></StgValue>
</operation>

<operation id="868" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %66

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="869" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_46 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_53, float %srcDatas_r_load_53, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="870" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_11_l_2 = extractvalue { float, float } %tmp_46, 0

]]></Node>
<StgValue><ssdm name="dstDatas_11_l_2"/></StgValue>
</operation>

<operation id="871" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_11_r_2 = extractvalue { float, float } %tmp_46, 1

]]></Node>
<StgValue><ssdm name="dstDatas_11_r_2"/></StgValue>
</operation>

<operation id="872" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %66

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="873" st_id="148" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_45 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_52, float %srcDatas_r_load_52, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="874" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_11_l_1 = extractvalue { float, float } %tmp_45, 0

]]></Node>
<StgValue><ssdm name="dstDatas_11_l_1"/></StgValue>
</operation>

<operation id="875" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_11_r_1 = extractvalue { float, float } %tmp_45, 1

]]></Node>
<StgValue><ssdm name="dstDatas_11_r_1"/></StgValue>
</operation>

<operation id="876" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %66

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="877" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_54"/></StgValue>
</operation>

<operation id="878" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_54"/></StgValue>
</operation>

<operation id="879" st_id="149" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64">
<![CDATA[
:2  %tmp_47 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_54, float %srcDatas_r_load_54, [256 x i32]* %configReg, i5 11, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="880" st_id="150" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64">
<![CDATA[
:2  %tmp_47 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_54, float %srcDatas_r_load_54, [256 x i32]* %configReg, i5 11, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="881" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_11_l_3 = extractvalue { float, float } %tmp_47, 0

]]></Node>
<StgValue><ssdm name="dstDatas_11_l_3"/></StgValue>
</operation>

<operation id="882" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_11_r_3 = extractvalue { float, float } %tmp_47, 1

]]></Node>
<StgValue><ssdm name="dstDatas_11_r_3"/></StgValue>
</operation>

<operation id="883" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %66

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="884" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_53"/></StgValue>
</operation>

<operation id="885" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_53"/></StgValue>
</operation>

<operation id="886" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_52"/></StgValue>
</operation>

<operation id="887" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_52"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="888" st_id="152" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_46 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_53, float %srcDatas_r_load_53, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="889" st_id="152" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64">
<![CDATA[
:2  %tmp_45 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_52, float %srcDatas_r_load_52, [256 x i32]* %configReg, i5 11)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="890" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_11_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_11_l"/></StgValue>
</operation>

<operation id="891" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_11_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_11_r"/></StgValue>
</operation>

<operation id="892" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %66

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="893" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_11_0 = phi float [ %dstDatas_11_r, %71 ], [ %dstDatas_11_r_4, %70 ], [ %dstDatas_11_r_3, %69 ], [ %dstDatas_11_r_2, %68 ], [ %dstDatas_11_r_1, %67 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_11_0"/></StgValue>
</operation>

<operation id="894" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_11_0 = phi float [ %dstDatas_11_l, %71 ], [ %dstDatas_11_l_4, %70 ], [ %dstDatas_11_l_3, %69 ], [ %dstDatas_11_l_2, %68 ], [ %dstDatas_11_l_1, %67 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_11_0"/></StgValue>
</operation>

<operation id="895" st_id="154" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64">
<![CDATA[
:2  %configReg_load_12 = load i32* %configReg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_12"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="896" st_id="155" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64">
<![CDATA[
:2  %configReg_load_12 = load i32* %configReg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_12"/></StgValue>
</operation>

<operation id="897" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_12 = trunc i32 %configReg_load_12 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_12"/></StgValue>
</operation>

<operation id="898" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_12, label %77 [
    i3 1, label %73
    i3 2, label %74
    i3 3, label %75
    i3 -4, label %76
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="899" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_60"/></StgValue>
</operation>

<operation id="900" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_60"/></StgValue>
</operation>

<operation id="901" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_59"/></StgValue>
</operation>

<operation id="902" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_59"/></StgValue>
</operation>

<operation id="903" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_58"/></StgValue>
</operation>

<operation id="904" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_58"/></StgValue>
</operation>

<operation id="905" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_57"/></StgValue>
</operation>

<operation id="906" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_57"/></StgValue>
</operation>

<operation id="907" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="!1"/>
<literal name="trunc_ln226_12" val="!2"/>
<literal name="trunc_ln226_12" val="!3"/>
<literal name="trunc_ln226_12" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_12_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_12_l"/></StgValue>
</operation>

<operation id="908" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="!1"/>
<literal name="trunc_ln226_12" val="!2"/>
<literal name="trunc_ln226_12" val="!3"/>
<literal name="trunc_ln226_12" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_12_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_12_r"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="909" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_60"/></StgValue>
</operation>

<operation id="910" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_60"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="911" st_id="157" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_52 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_60, float %srcDatas_r_load_60, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="912" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_52 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_60, float %srcDatas_r_load_60, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="913" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_12_l_4 = extractvalue { float, float } %tmp_52, 0

]]></Node>
<StgValue><ssdm name="dstDatas_12_l_4"/></StgValue>
</operation>

<operation id="914" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_12_r_4 = extractvalue { float, float } %tmp_52, 1

]]></Node>
<StgValue><ssdm name="dstDatas_12_r_4"/></StgValue>
</operation>

<operation id="915" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %72

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="916" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_50 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_58, float %srcDatas_r_load_58, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="917" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_12_l_2 = extractvalue { float, float } %tmp_50, 0

]]></Node>
<StgValue><ssdm name="dstDatas_12_l_2"/></StgValue>
</operation>

<operation id="918" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_12_r_2 = extractvalue { float, float } %tmp_50, 1

]]></Node>
<StgValue><ssdm name="dstDatas_12_r_2"/></StgValue>
</operation>

<operation id="919" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %72

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="920" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_49 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_57, float %srcDatas_r_load_57, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="921" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_12_l_1 = extractvalue { float, float } %tmp_49, 0

]]></Node>
<StgValue><ssdm name="dstDatas_12_l_1"/></StgValue>
</operation>

<operation id="922" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_12_r_1 = extractvalue { float, float } %tmp_49, 1

]]></Node>
<StgValue><ssdm name="dstDatas_12_r_1"/></StgValue>
</operation>

<operation id="923" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %72

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="924" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_59"/></StgValue>
</operation>

<operation id="925" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_59"/></StgValue>
</operation>

<operation id="926" st_id="159" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64">
<![CDATA[
:2  %tmp_51 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_59, float %srcDatas_r_load_59, [256 x i32]* %configReg, i5 12, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="927" st_id="160" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64">
<![CDATA[
:2  %tmp_51 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_59, float %srcDatas_r_load_59, [256 x i32]* %configReg, i5 12, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="928" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_12_l_3 = extractvalue { float, float } %tmp_51, 0

]]></Node>
<StgValue><ssdm name="dstDatas_12_l_3"/></StgValue>
</operation>

<operation id="929" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_12_r_3 = extractvalue { float, float } %tmp_51, 1

]]></Node>
<StgValue><ssdm name="dstDatas_12_r_3"/></StgValue>
</operation>

<operation id="930" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %72

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="931" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_58"/></StgValue>
</operation>

<operation id="932" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_58"/></StgValue>
</operation>

<operation id="933" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_57"/></StgValue>
</operation>

<operation id="934" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_57"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="935" st_id="162" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_50 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_58, float %srcDatas_r_load_58, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="936" st_id="162" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64">
<![CDATA[
:2  %tmp_49 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_57, float %srcDatas_r_load_57, [256 x i32]* %configReg, i5 12)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="937" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_12_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_12_l"/></StgValue>
</operation>

<operation id="938" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_12_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="dstDatas_12_r"/></StgValue>
</operation>

<operation id="939" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %72

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="940" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_12_0 = phi float [ %dstDatas_12_r, %77 ], [ %dstDatas_12_r_4, %76 ], [ %dstDatas_12_r_3, %75 ], [ %dstDatas_12_r_2, %74 ], [ %dstDatas_12_r_1, %73 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_12_0"/></StgValue>
</operation>

<operation id="941" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_12_0 = phi float [ %dstDatas_12_l, %77 ], [ %dstDatas_12_l_4, %76 ], [ %dstDatas_12_l_3, %75 ], [ %dstDatas_12_l_2, %74 ], [ %dstDatas_12_l_1, %73 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_12_0"/></StgValue>
</operation>

<operation id="942" st_id="164" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64">
<![CDATA[
:2  %configReg_load_13 = load i32* %configReg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_13"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="943" st_id="165" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64">
<![CDATA[
:2  %configReg_load_13 = load i32* %configReg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_13"/></StgValue>
</operation>

<operation id="944" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_13 = trunc i32 %configReg_load_13 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_13"/></StgValue>
</operation>

<operation id="945" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_13, label %83 [
    i3 1, label %79
    i3 2, label %80
    i3 3, label %81
    i3 -4, label %82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="946" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_65"/></StgValue>
</operation>

<operation id="947" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_65"/></StgValue>
</operation>

<operation id="948" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_64"/></StgValue>
</operation>

<operation id="949" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_64"/></StgValue>
</operation>

<operation id="950" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_63"/></StgValue>
</operation>

<operation id="951" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_63"/></StgValue>
</operation>

<operation id="952" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_62"/></StgValue>
</operation>

<operation id="953" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_62"/></StgValue>
</operation>

<operation id="954" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="!1"/>
<literal name="trunc_ln226_13" val="!2"/>
<literal name="trunc_ln226_13" val="!3"/>
<literal name="trunc_ln226_13" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_13_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_13_l"/></StgValue>
</operation>

<operation id="955" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="!1"/>
<literal name="trunc_ln226_13" val="!2"/>
<literal name="trunc_ln226_13" val="!3"/>
<literal name="trunc_ln226_13" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_13_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_13_r"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="956" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_65"/></StgValue>
</operation>

<operation id="957" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_65"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="958" st_id="167" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_56 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_65, float %srcDatas_r_load_65, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="959" st_id="168" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_56 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_65, float %srcDatas_r_load_65, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="960" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_13_l_4 = extractvalue { float, float } %tmp_56, 0

]]></Node>
<StgValue><ssdm name="dstDatas_13_l_4"/></StgValue>
</operation>

<operation id="961" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_13_r_4 = extractvalue { float, float } %tmp_56, 1

]]></Node>
<StgValue><ssdm name="dstDatas_13_r_4"/></StgValue>
</operation>

<operation id="962" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %78

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="963" st_id="168" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_54 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_63, float %srcDatas_r_load_63, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="964" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_13_l_2 = extractvalue { float, float } %tmp_54, 0

]]></Node>
<StgValue><ssdm name="dstDatas_13_l_2"/></StgValue>
</operation>

<operation id="965" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_13_r_2 = extractvalue { float, float } %tmp_54, 1

]]></Node>
<StgValue><ssdm name="dstDatas_13_r_2"/></StgValue>
</operation>

<operation id="966" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %78

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="967" st_id="168" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_53 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_62, float %srcDatas_r_load_62, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="968" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_13_l_1 = extractvalue { float, float } %tmp_53, 0

]]></Node>
<StgValue><ssdm name="dstDatas_13_l_1"/></StgValue>
</operation>

<operation id="969" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_13_r_1 = extractvalue { float, float } %tmp_53, 1

]]></Node>
<StgValue><ssdm name="dstDatas_13_r_1"/></StgValue>
</operation>

<operation id="970" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %78

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="971" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_64"/></StgValue>
</operation>

<operation id="972" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_64"/></StgValue>
</operation>

<operation id="973" st_id="169" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64">
<![CDATA[
:2  %tmp_55 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_64, float %srcDatas_r_load_64, [256 x i32]* %configReg, i5 13, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="974" st_id="170" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64">
<![CDATA[
:2  %tmp_55 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_64, float %srcDatas_r_load_64, [256 x i32]* %configReg, i5 13, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="975" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_13_l_3 = extractvalue { float, float } %tmp_55, 0

]]></Node>
<StgValue><ssdm name="dstDatas_13_l_3"/></StgValue>
</operation>

<operation id="976" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_13_r_3 = extractvalue { float, float } %tmp_55, 1

]]></Node>
<StgValue><ssdm name="dstDatas_13_r_3"/></StgValue>
</operation>

<operation id="977" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %78

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="978" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_63"/></StgValue>
</operation>

<operation id="979" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_63"/></StgValue>
</operation>

<operation id="980" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_62"/></StgValue>
</operation>

<operation id="981" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_62"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="982" st_id="172" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_54 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_63, float %srcDatas_r_load_63, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="983" st_id="172" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64">
<![CDATA[
:2  %tmp_53 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_62, float %srcDatas_r_load_62, [256 x i32]* %configReg, i5 13)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="984" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_13_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_13_l"/></StgValue>
</operation>

<operation id="985" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_13_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="dstDatas_13_r"/></StgValue>
</operation>

<operation id="986" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %78

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="987" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_13_0 = phi float [ %dstDatas_13_r, %83 ], [ %dstDatas_13_r_4, %82 ], [ %dstDatas_13_r_3, %81 ], [ %dstDatas_13_r_2, %80 ], [ %dstDatas_13_r_1, %79 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_13_0"/></StgValue>
</operation>

<operation id="988" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_13_0 = phi float [ %dstDatas_13_l, %83 ], [ %dstDatas_13_l_4, %82 ], [ %dstDatas_13_l_3, %81 ], [ %dstDatas_13_l_2, %80 ], [ %dstDatas_13_l_1, %79 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_13_0"/></StgValue>
</operation>

<operation id="989" st_id="174" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64">
<![CDATA[
:2  %configReg_load_14 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_14"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="990" st_id="175" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64">
<![CDATA[
:2  %configReg_load_14 = load i32* %configReg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_14"/></StgValue>
</operation>

<operation id="991" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_14 = trunc i32 %configReg_load_14 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_14"/></StgValue>
</operation>

<operation id="992" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_14, label %89 [
    i3 1, label %85
    i3 2, label %86
    i3 3, label %87
    i3 -4, label %88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="993" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_69"/></StgValue>
</operation>

<operation id="994" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_69"/></StgValue>
</operation>

<operation id="995" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_68"/></StgValue>
</operation>

<operation id="996" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_68"/></StgValue>
</operation>

<operation id="997" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_67"/></StgValue>
</operation>

<operation id="998" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_67"/></StgValue>
</operation>

<operation id="999" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_66"/></StgValue>
</operation>

<operation id="1000" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_66"/></StgValue>
</operation>

<operation id="1001" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="!1"/>
<literal name="trunc_ln226_14" val="!2"/>
<literal name="trunc_ln226_14" val="!3"/>
<literal name="trunc_ln226_14" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_14_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_14_l"/></StgValue>
</operation>

<operation id="1002" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="!1"/>
<literal name="trunc_ln226_14" val="!2"/>
<literal name="trunc_ln226_14" val="!3"/>
<literal name="trunc_ln226_14" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_14_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_14_r"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1003" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_69"/></StgValue>
</operation>

<operation id="1004" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_69"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1005" st_id="177" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_60 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_69, float %srcDatas_r_load_69, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1006" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_60 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_69, float %srcDatas_r_load_69, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1007" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_14_l_4 = extractvalue { float, float } %tmp_60, 0

]]></Node>
<StgValue><ssdm name="dstDatas_14_l_4"/></StgValue>
</operation>

<operation id="1008" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_14_r_4 = extractvalue { float, float } %tmp_60, 1

]]></Node>
<StgValue><ssdm name="dstDatas_14_r_4"/></StgValue>
</operation>

<operation id="1009" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %84

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="1010" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_58 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_67, float %srcDatas_r_load_67, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1011" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_14_l_2 = extractvalue { float, float } %tmp_58, 0

]]></Node>
<StgValue><ssdm name="dstDatas_14_l_2"/></StgValue>
</operation>

<operation id="1012" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_14_r_2 = extractvalue { float, float } %tmp_58, 1

]]></Node>
<StgValue><ssdm name="dstDatas_14_r_2"/></StgValue>
</operation>

<operation id="1013" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %84

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="1014" st_id="178" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_57 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_66, float %srcDatas_r_load_66, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1015" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_14_l_1 = extractvalue { float, float } %tmp_57, 0

]]></Node>
<StgValue><ssdm name="dstDatas_14_l_1"/></StgValue>
</operation>

<operation id="1016" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_14_r_1 = extractvalue { float, float } %tmp_57, 1

]]></Node>
<StgValue><ssdm name="dstDatas_14_r_1"/></StgValue>
</operation>

<operation id="1017" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %84

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1018" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_68"/></StgValue>
</operation>

<operation id="1019" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_68"/></StgValue>
</operation>

<operation id="1020" st_id="179" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="32" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64" op_141_bw="64" op_142_bw="64" op_143_bw="64" op_144_bw="64" op_145_bw="64" op_146_bw="64">
<![CDATA[
:2  %tmp_59 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_68, float %srcDatas_r_load_68, [256 x i32]* %configReg, i5 14, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1021" st_id="180" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="32" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64" op_141_bw="64" op_142_bw="64" op_143_bw="64" op_144_bw="64" op_145_bw="64" op_146_bw="64">
<![CDATA[
:2  %tmp_59 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_68, float %srcDatas_r_load_68, [256 x i32]* %configReg, i5 14, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1022" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="64">
<![CDATA[
:3  %dstDatas_14_l_3 = extractvalue { float, float } %tmp_59, 0

]]></Node>
<StgValue><ssdm name="dstDatas_14_l_3"/></StgValue>
</operation>

<operation id="1023" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="64">
<![CDATA[
:4  %dstDatas_14_r_3 = extractvalue { float, float } %tmp_59, 1

]]></Node>
<StgValue><ssdm name="dstDatas_14_r_3"/></StgValue>
</operation>

<operation id="1024" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %84

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1025" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_67"/></StgValue>
</operation>

<operation id="1026" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_67"/></StgValue>
</operation>

<operation id="1027" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_66"/></StgValue>
</operation>

<operation id="1028" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_66"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1029" st_id="182" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_58 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_67, float %srcDatas_r_load_67, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1030" st_id="182" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64">
<![CDATA[
:2  %tmp_57 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_66, float %srcDatas_r_load_66, [256 x i32]* %configReg, i5 14)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1031" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32">
<![CDATA[
:0  %dstDatas_14_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_14_l"/></StgValue>
</operation>

<operation id="1032" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32">
<![CDATA[
:1  %dstDatas_14_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="dstDatas_14_r"/></StgValue>
</operation>

<operation id="1033" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %84

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1034" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %dstDatas_r_14_0 = phi float [ %dstDatas_14_r, %89 ], [ %dstDatas_14_r_4, %88 ], [ %dstDatas_14_r_3, %87 ], [ %dstDatas_14_r_2, %86 ], [ %dstDatas_14_r_1, %85 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_14_0"/></StgValue>
</operation>

<operation id="1035" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %dstDatas_l_14_0 = phi float [ %dstDatas_14_l, %89 ], [ %dstDatas_14_l_4, %88 ], [ %dstDatas_14_l_3, %87 ], [ %dstDatas_14_l_2, %86 ], [ %dstDatas_14_l_1, %85 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_14_0"/></StgValue>
</operation>

<operation id="1036" st_id="184" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64">
<![CDATA[
:2  %configReg_load_15 = load i32* %configReg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_15"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1037" st_id="185" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="8" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64">
<![CDATA[
:2  %configReg_load_15 = load i32* %configReg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="configReg_load_15"/></StgValue>
</operation>

<operation id="1038" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="32">
<![CDATA[
:3  %trunc_ln226_15 = trunc i32 %configReg_load_15 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln226_15"/></StgValue>
</operation>

<operation id="1039" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:4  switch i3 %trunc_ln226_15, label %94 [
    i3 1, label %90
    i3 2, label %91
    i3 3, label %92
    i3 -4, label %93
  ]

]]></Node>
<StgValue><ssdm name="switch_ln227"/></StgValue>
</operation>

<operation id="1040" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_73"/></StgValue>
</operation>

<operation id="1041" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_73"/></StgValue>
</operation>

<operation id="1042" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_72"/></StgValue>
</operation>

<operation id="1043" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_72"/></StgValue>
</operation>

<operation id="1044" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_71"/></StgValue>
</operation>

<operation id="1045" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_71"/></StgValue>
</operation>

<operation id="1046" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_70"/></StgValue>
</operation>

<operation id="1047" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_70"/></StgValue>
</operation>

<operation id="1048" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="!1"/>
<literal name="trunc_ln226_15" val="!2"/>
<literal name="trunc_ln226_15" val="!3"/>
<literal name="trunc_ln226_15" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_15"/></StgValue>
</operation>

<operation id="1049" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="!1"/>
<literal name="trunc_ln226_15" val="!2"/>
<literal name="trunc_ln226_15" val="!3"/>
<literal name="trunc_ln226_15" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_15"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1050" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_73"/></StgValue>
</operation>

<operation id="1051" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_73"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1052" st_id="187" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_64 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_73, float %srcDatas_r_load_73, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1053" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_64 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_73, float %srcDatas_r_load_73, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1054" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="64">
<![CDATA[
:3  %p_011_0_s = extractvalue { float, float } %tmp_64, 0

]]></Node>
<StgValue><ssdm name="p_011_0_s"/></StgValue>
</operation>

<operation id="1055" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="64">
<![CDATA[
:4  %p_112_0_s = extractvalue { float, float } %tmp_64, 1

]]></Node>
<StgValue><ssdm name="p_112_0_s"/></StgValue>
</operation>

<operation id="1056" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="1057" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_62 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_71, float %srcDatas_r_load_71, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1058" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="64">
<![CDATA[
:3  %p_03_0_s = extractvalue { float, float } %tmp_62, 0

]]></Node>
<StgValue><ssdm name="p_03_0_s"/></StgValue>
</operation>

<operation id="1059" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="64">
<![CDATA[
:4  %p_14_0_s = extractvalue { float, float } %tmp_62, 1

]]></Node>
<StgValue><ssdm name="p_14_0_s"/></StgValue>
</operation>

<operation id="1060" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="1061" st_id="188" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_61 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_70, float %srcDatas_r_load_70, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1062" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="64">
<![CDATA[
:3  %p_0_0_s = extractvalue { float, float } %tmp_61, 0

]]></Node>
<StgValue><ssdm name="p_0_0_s"/></StgValue>
</operation>

<operation id="1063" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="64">
<![CDATA[
:4  %p_1_0_s = extractvalue { float, float } %tmp_61, 1

]]></Node>
<StgValue><ssdm name="p_1_0_s"/></StgValue>
</operation>

<operation id="1064" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="1065" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:91  store float %dstDatas_l_0_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1066" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:92  store float %dstDatas_r_0_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1067" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:93  store float %dstDatas_l_1_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1068" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:94  store float %dstDatas_r_1_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1069" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_72"/></StgValue>
</operation>

<operation id="1070" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_72"/></StgValue>
</operation>

<operation id="1071" st_id="189" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="32" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="32" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64" op_141_bw="64" op_142_bw="64" op_143_bw="64" op_144_bw="64" op_145_bw="64" op_146_bw="64" op_147_bw="64" op_148_bw="64" op_149_bw="64" op_150_bw="64" op_151_bw="64" op_152_bw="64" op_153_bw="64" op_154_bw="64" op_155_bw="64" op_156_bw="64">
<![CDATA[
:2  %tmp_63 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_72, float %srcDatas_r_load_72, [256 x i32]* %configReg, i5 15, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1072" st_id="190" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="32" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="32" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="32" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="32" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="32" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="32" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="32" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="32" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="32" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="32" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="32" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="64" op_71_bw="32" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="64" op_76_bw="32" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="64" op_81_bw="32" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64" op_141_bw="64" op_142_bw="64" op_143_bw="64" op_144_bw="64" op_145_bw="64" op_146_bw="64" op_147_bw="64" op_148_bw="64" op_149_bw="64" op_150_bw="64" op_151_bw="64" op_152_bw="64" op_153_bw="64" op_154_bw="64" op_155_bw="64" op_156_bw="64">
<![CDATA[
:2  %tmp_63 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_72, float %srcDatas_r_load_72, [256 x i32]* %configReg, i5 15, i32* %extMemPtr_V)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1073" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="64">
<![CDATA[
:3  %p_07_0_s = extractvalue { float, float } %tmp_63, 0

]]></Node>
<StgValue><ssdm name="p_07_0_s"/></StgValue>
</operation>

<operation id="1074" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="64">
<![CDATA[
:4  %p_18_0_s = extractvalue { float, float } %tmp_63, 1

]]></Node>
<StgValue><ssdm name="p_18_0_s"/></StgValue>
</operation>

<operation id="1075" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1076" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_71"/></StgValue>
</operation>

<operation id="1077" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_71"/></StgValue>
</operation>

<operation id="1078" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_70"/></StgValue>
</operation>

<operation id="1079" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_70"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1080" st_id="192" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_62 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_71, float %srcDatas_r_load_71, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1081" st_id="192" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln226_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="32" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="32" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="32" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="32" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="32" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="32" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="32" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="32" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="32" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="32" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="32" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="64" op_72_bw="64" op_73_bw="64" op_74_bw="64" op_75_bw="32" op_76_bw="64" op_77_bw="64" op_78_bw="64" op_79_bw="64" op_80_bw="32" op_81_bw="64" op_82_bw="64" op_83_bw="64" op_84_bw="64" op_85_bw="64" op_86_bw="64" op_87_bw="64" op_88_bw="64" op_89_bw="64" op_90_bw="64" op_91_bw="64" op_92_bw="64" op_93_bw="64" op_94_bw="64" op_95_bw="64" op_96_bw="64" op_97_bw="64" op_98_bw="64" op_99_bw="64" op_100_bw="64" op_101_bw="64" op_102_bw="64" op_103_bw="64" op_104_bw="64" op_105_bw="64" op_106_bw="64" op_107_bw="64" op_108_bw="64" op_109_bw="64" op_110_bw="64" op_111_bw="64" op_112_bw="64" op_113_bw="64" op_114_bw="64" op_115_bw="64" op_116_bw="64" op_117_bw="64" op_118_bw="64" op_119_bw="64" op_120_bw="64" op_121_bw="64" op_122_bw="64" op_123_bw="64" op_124_bw="64" op_125_bw="64" op_126_bw="64" op_127_bw="64" op_128_bw="64" op_129_bw="64" op_130_bw="64" op_131_bw="64" op_132_bw="64" op_133_bw="64" op_134_bw="64" op_135_bw="64" op_136_bw="64" op_137_bw="64" op_138_bw="64" op_139_bw="64" op_140_bw="64">
<![CDATA[
:2  %tmp_61 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_70, float %srcDatas_r_load_70, [256 x i32]* %configReg, i5 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1082" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32">
<![CDATA[
:0  %srcDatas_l_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="srcDatas_l_load_15"/></StgValue>
</operation>

<operation id="1083" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
:1  %srcDatas_r_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="srcDatas_r_load_15"/></StgValue>
</operation>

<operation id="1084" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1085" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_ifconv:0  %dstDatas_r_load = phi float [ %srcDatas_r_load_15, %94 ], [ %p_112_0_s, %93 ], [ %p_18_0_s, %92 ], [ %p_14_0_s, %91 ], [ %p_1_0_s, %90 ]

]]></Node>
<StgValue><ssdm name="dstDatas_r_load"/></StgValue>
</operation>

<operation id="1086" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
_ifconv:1  %dstDatas_l_load = phi float [ %srcDatas_l_load_15, %94 ], [ %p_011_0_s, %93 ], [ %p_07_0_s, %92 ], [ %p_03_0_s, %91 ], [ %p_0_0_s, %90 ]

]]></Node>
<StgValue><ssdm name="dstDatas_l_load"/></StgValue>
</operation>

<operation id="1087" st_id="194" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstL = fmul float %dstDatas_l_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="1088" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:95  store float %dstDatas_l_2_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1089" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:96  store float %dstDatas_r_2_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1090" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:97  store float %dstDatas_l_3_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1091" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:98  store float %dstDatas_r_3_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1092" st_id="195" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstL = fmul float %dstDatas_l_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="1093" st_id="195" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %floatDstR = fmul float %dstDatas_r_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>

<operation id="1094" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:99  store float %dstDatas_l_4_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1095" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:100  store float %dstDatas_r_4_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1096" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:101  store float %dstDatas_l_5_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1097" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:102  store float %dstDatas_r_5_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1098" st_id="196" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstL = fmul float %dstDatas_l_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="1099" st_id="196" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %floatDstR = fmul float %dstDatas_r_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>

<operation id="1100" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:103  store float %dstDatas_l_6_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1101" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:104  store float %dstDatas_r_6_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1102" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:105  store float %dstDatas_l_7_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1103" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:106  store float %dstDatas_r_7_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1104" st_id="197" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %floatDstL = fmul float %dstDatas_l_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstL"/></StgValue>
</operation>

<operation id="1105" st_id="197" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %floatDstR = fmul float %dstDatas_r_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>

<operation id="1106" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:107  store float %dstDatas_l_8_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1107" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:108  store float %dstDatas_r_8_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1108" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:109  store float %dstDatas_l_9_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1109" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:110  store float %dstDatas_r_9_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1110" st_id="198" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %floatDstR = fmul float %dstDatas_r_load, 8.388607e+06

]]></Node>
<StgValue><ssdm name="floatDstR"/></StgValue>
</operation>

<operation id="1111" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %reg_V = bitcast float %floatDstL to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="1112" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:5  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="1113" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1114" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1115" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:8  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="1116" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:9  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="1117" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:11  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="1118" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:12  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="1119" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="1120" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:111  store float %dstDatas_l_10_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1121" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:112  store float %dstDatas_r_10_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1122" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:113  store float %dstDatas_l_11_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1123" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:114  store float %dstDatas_r_11_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1124" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:10  %tmp_65 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1125" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:13  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="1126" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:15  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="1127" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:16  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="1128" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:17  %sh_amt_1 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="1129" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:19  %icmp_ln295 = icmp slt i9 %sh_amt_1, 24

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="1130" st_id="199" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:20  %lshr_ln286 = lshr i24 %tmp_65, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="1131" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="1132" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="1133" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="1134" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="1135" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:29  %select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="1136" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="1137" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="1138" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="1139" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:43  %reg_V_1 = bitcast float %floatDstR to i32

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="1140" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:44  %trunc_ln262_1 = trunc i32 %reg_V_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="1141" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:45  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1142" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1143" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:47  %exp_V_1 = zext i8 %p_Result_4 to i9

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="1144" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:48  %trunc_ln270_1 = trunc i32 %reg_V_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="1145" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:50  %icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_1"/></StgValue>
</operation>

<operation id="1146" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:51  %sh_amt_2 = sub i9 150, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="1147" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:53  %icmp_ln282_1 = icmp eq i8 %p_Result_4, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>

<operation id="1148" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:115  store float %dstDatas_l_12_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1149" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:116  store float %dstDatas_r_12_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="1150" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:117  store float %dstDatas_l_13_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1151" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:118  store float %dstDatas_r_13_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1152" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:18  %sext_ln294 = sext i9 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="1153" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1154" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:22  %select_ln288 = select i1 %tmp_68, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="1155" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:23  %sext_ln294cast = trunc i32 %sext_ln294 to i24

]]></Node>
<StgValue><ssdm name="sext_ln294cast"/></StgValue>
</operation>

<operation id="1156" st_id="200" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:24  %shl_ln297 = shl i24 %tmp_65, %sext_ln294cast

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="1157" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:33  %select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="1158" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:34  %select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="1159" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="1160" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %and_ln285_1 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="1161" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:37  %select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln285_1"/></StgValue>
</operation>

<operation id="1162" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="1163" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="1164" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:40  %select_ln282 = select i1 %and_ln282, i24 %tmp_65, i24 %select_ln285_1

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="1165" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:49  %tmp_66 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1166" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:52  %sext_ln281_1 = sext i9 %sh_amt_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="1167" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:54  %icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="1168" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:55  %icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="1169" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:56  %sh_amt_3 = sub i9 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="1170" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:58  %icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="1171" st_id="200" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:59  %lshr_ln286_1 = lshr i24 %tmp_66, %sext_ln281_1

]]></Node>
<StgValue><ssdm name="lshr_ln286_1"/></StgValue>
</operation>

<operation id="1172" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1

]]></Node>
<StgValue><ssdm name="or_ln282_1"/></StgValue>
</operation>

<operation id="1173" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %xor_ln282_1 = xor i1 %or_ln282_1, true

]]></Node>
<StgValue><ssdm name="xor_ln282_1"/></StgValue>
</operation>

<operation id="1174" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="1175" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="1176" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:68  %select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln285_2"/></StgValue>
</operation>

<operation id="1177" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="1178" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %xor_ln284_1 = xor i1 %or_ln284_1, true

]]></Node>
<StgValue><ssdm name="xor_ln284_1"/></StgValue>
</operation>

<operation id="1179" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln295_1"/></StgValue>
</operation>

<operation id="1180" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:82  %ret_V_1 = add i31 2, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="1181" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:119  store float %dstDatas_l_14_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="1182" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ifconv:120  store float %dstDatas_r_14_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1183" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:41  %sub_ln461 = sub i24 0, %select_ln282

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="1184" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:42  %select_ln303 = select i1 %p_Result_3, i24 %sub_ln461, i24 %select_ln282

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="1185" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:57  %sext_ln294_1 = sext i9 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_1"/></StgValue>
</operation>

<operation id="1186" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:60  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1187" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:61  %select_ln288_1 = select i1 %tmp_70, i24 -1, i24 0

]]></Node>
<StgValue><ssdm name="select_ln288_1"/></StgValue>
</operation>

<operation id="1188" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:62  %sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24

]]></Node>
<StgValue><ssdm name="sext_ln294_1cast"/></StgValue>
</operation>

<operation id="1189" st_id="201" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:63  %shl_ln297_1 = shl i24 %tmp_66, %sext_ln294_1cast

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="1190" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:72  %select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="1191" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:73  %select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1

]]></Node>
<StgValue><ssdm name="select_ln278_1"/></StgValue>
</operation>

<operation id="1192" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %xor_ln285_1 = xor i1 %icmp_ln285_1, true

]]></Node>
<StgValue><ssdm name="xor_ln285_1"/></StgValue>
</operation>

<operation id="1193" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_3"/></StgValue>
</operation>

<operation id="1194" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:76  %select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1

]]></Node>
<StgValue><ssdm name="select_ln285_3"/></StgValue>
</operation>

<operation id="1195" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %xor_ln278_1 = xor i1 %icmp_ln278_1, true

]]></Node>
<StgValue><ssdm name="xor_ln278_1"/></StgValue>
</operation>

<operation id="1196" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1

]]></Node>
<StgValue><ssdm name="and_ln282_1"/></StgValue>
</operation>

<operation id="1197" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:79  %select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_66, i24 %select_ln285_3

]]></Node>
<StgValue><ssdm name="select_ln282_1"/></StgValue>
</operation>

<operation id="1198" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="31">
<![CDATA[
_ifconv:83  %zext_ln544_2 = zext i31 %ret_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="1199" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:85  %physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="1200" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:86  %physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_s"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1201" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:80  %sub_ln461_1 = sub i24 0, %select_ln282_1

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="1202" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:81  %select_ln303_1 = select i1 %p_Result_5, i24 %sub_ln461_1, i24 %select_ln282_1

]]></Node>
<StgValue><ssdm name="select_ln303_1"/></StgValue>
</operation>

<operation id="1203" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:84  %sext_ln214 = sext i24 %select_ln303 to i32

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="1204" st_id="202" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:87  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln253"/></StgValue>
</operation>

<operation id="1205" st_id="202" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:121  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %dstDatas_0_l_5)

]]></Node>
<StgValue><ssdm name="write_ln264"/></StgValue>
</operation>

<operation id="1206" st_id="202" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:122  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %dstDatas_0_r_5)

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="1207" st_id="202" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:123  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)

]]></Node>
<StgValue><ssdm name="write_ln266"/></StgValue>
</operation>

<operation id="1208" st_id="202" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:124  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1209" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:88  %sext_ln214_1 = sext i24 %select_ln303_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="1210" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:89  call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln254"/></StgValue>
</operation>

<operation id="1211" st_id="203" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:121  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %dstDatas_0_l_5)

]]></Node>
<StgValue><ssdm name="write_ln264"/></StgValue>
</operation>

<operation id="1212" st_id="203" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:122  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %dstDatas_0_r_5)

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="1213" st_id="203" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:123  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)

]]></Node>
<StgValue><ssdm name="write_ln266"/></StgValue>
</operation>

<operation id="1214" st_id="203" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:124  call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1215" st_id="204" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:90  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1216" st_id="205" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:90  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1217" st_id="206" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:90  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1218" st_id="207" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:90  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1219" st_id="208" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:90  %physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="physMemPtr_V_addr_3_1"/></StgValue>
</operation>

<operation id="1220" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln761" val="0"/>
<literal name="or_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:125  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="1221" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:0  %readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %lrclk_read, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_flag_1"/></StgValue>
</operation>

<operation id="1222" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:1  %readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv ], [ true, %0 ]

]]></Node>
<StgValue><ssdm name="readyRch_new_1"/></StgValue>
</operation>

<operation id="1223" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:2  %readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %xor_ln193, %0 ]

]]></Node>
<StgValue><ssdm name="readyLch_flag_1"/></StgValue>
</operation>

<operation id="1224" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge:3  br i1 %readyLch_flag_1, label %mergeST226, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new227

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="1225" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST226:0  store i1 %readyRch_new_1, i1* @readyLch, align 1

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="1226" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyLch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
mergeST226:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new227

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new227:0  br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="1228" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:0  store i1 %readyRch_new_1, i1* @readyRch, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="1229" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readyRch_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln268"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
