{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688218790155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688218790156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 10:39:50 2023 " "Processing started: Sat Jul  1 10:39:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688218790156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218790156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218790156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688218790596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688218790596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115.v(288) " "Verilog HDL warning at DE2_115.v(288): extended using \"x\" or \"z\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688218800367 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux DE2_115.v " "Entity \"mux\" obtained from \"DE2_115.v\" instead of from Quartus Prime megafunction library" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 463 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1688218800430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 13 13 " "Found 13 design units, including 13 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "2 display7 " "Found entity 2: display7" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "3 immGen " "Found entity 3: immGen" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "4 add " "Found entity 4: add" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALUcontrole " "Found entity 5: ALUcontrole" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch " "Found entity 7: branch" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "8 controlador " "Found entity 8: controlador" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "9 DataMemory " "Found entity 9: DataMemory" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "10 instruction_memory " "Found entity 10: instruction_memory" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux " "Found entity 11: mux" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "12 registradores " "Found entity 12: registradores" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""} { "Info" "ISGN_ENTITY_NAME" "13 pc_counter " "Found entity 13: pc_counter" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688218800430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218800430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688218800575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:pc_cont " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:pc_cont\"" {  } { { "DE2_115.v" "pc_cont" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218800859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:intru_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:intru_mem\"" {  } { { "DE2_115.v" "intru_mem" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218800865 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[256..61\] 0 DE2_115.v(399) " "Net \"memoria\[256..61\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[59..57\] 0 DE2_115.v(399) " "Net \"memoria\[59..57\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[55..53\] 0 DE2_115.v(399) " "Net \"memoria\[55..53\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[51..49\] 0 DE2_115.v(399) " "Net \"memoria\[51..49\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[47..45\] 0 DE2_115.v(399) " "Net \"memoria\[47..45\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[43..41\] 0 DE2_115.v(399) " "Net \"memoria\[43..41\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[39..37\] 0 DE2_115.v(399) " "Net \"memoria\[39..37\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[35..33\] 0 DE2_115.v(399) " "Net \"memoria\[35..33\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[31..29\] 0 DE2_115.v(399) " "Net \"memoria\[31..29\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[27..25\] 0 DE2_115.v(399) " "Net \"memoria\[27..25\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800886 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[23..21\] 0 DE2_115.v(399) " "Net \"memoria\[23..21\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[19..17\] 0 DE2_115.v(399) " "Net \"memoria\[19..17\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[15..13\] 0 DE2_115.v(399) " "Net \"memoria\[15..13\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[11..9\] 0 DE2_115.v(399) " "Net \"memoria\[11..9\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[7..5\] 0 DE2_115.v(399) " "Net \"memoria\[7..5\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria\[3..1\] 0 DE2_115.v(399) " "Net \"memoria\[3..1\]\" at DE2_115.v(399) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1688218800887 "|DE2_115|instruction_memory:intru_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:control " "Elaborating entity \"controlador\" for hierarchy \"controlador:control\"" {  } { { "DE2_115.v" "control" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218800943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:regs " "Elaborating entity \"registradores\" for hierarchy \"registradores:regs\"" {  } { { "DE2_115.v" "regs" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218800966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:imm " "Elaborating entity \"immGen\" for hierarchy \"immGen:imm\"" {  } { { "DE2_115.v" "imm" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrole ALUcontrole:alu_control " "Elaborating entity \"ALUcontrole\" for hierarchy \"ALUcontrole:alu_control\"" {  } { { "DE2_115.v" "alu_control" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DE2_115.v" "alu" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801092 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(268) " "Verilog HDL Case Statement warning at DE2_115.v(268): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 268 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688218801093 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE2_115.v(274) " "Verilog HDL Case Statement warning at DE2_115.v(274): incomplete case statement has no default case item" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 274 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688218801093 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(266) " "Verilog HDL Case Statement information at DE2_115.v(266): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688218801094 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado DE2_115.v(266) " "Verilog HDL Always Construct warning at DE2_115.v(266): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688218801095 "|DE2_115|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115.v(295) " "Verilog HDL assignment warning at DE2_115.v(295): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688218801095 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] DE2_115.v(266) " "Inferred latch for \"resultado\[0\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801097 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] DE2_115.v(266) " "Inferred latch for \"resultado\[1\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801097 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] DE2_115.v(266) " "Inferred latch for \"resultado\[2\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801097 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] DE2_115.v(266) " "Inferred latch for \"resultado\[3\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801097 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] DE2_115.v(266) " "Inferred latch for \"resultado\[4\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] DE2_115.v(266) " "Inferred latch for \"resultado\[5\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] DE2_115.v(266) " "Inferred latch for \"resultado\[6\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] DE2_115.v(266) " "Inferred latch for \"resultado\[7\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] DE2_115.v(266) " "Inferred latch for \"resultado\[8\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] DE2_115.v(266) " "Inferred latch for \"resultado\[9\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] DE2_115.v(266) " "Inferred latch for \"resultado\[10\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] DE2_115.v(266) " "Inferred latch for \"resultado\[11\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] DE2_115.v(266) " "Inferred latch for \"resultado\[12\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] DE2_115.v(266) " "Inferred latch for \"resultado\[13\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801098 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] DE2_115.v(266) " "Inferred latch for \"resultado\[14\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] DE2_115.v(266) " "Inferred latch for \"resultado\[15\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] DE2_115.v(266) " "Inferred latch for \"resultado\[16\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] DE2_115.v(266) " "Inferred latch for \"resultado\[17\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] DE2_115.v(266) " "Inferred latch for \"resultado\[18\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] DE2_115.v(266) " "Inferred latch for \"resultado\[19\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] DE2_115.v(266) " "Inferred latch for \"resultado\[20\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] DE2_115.v(266) " "Inferred latch for \"resultado\[21\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801099 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] DE2_115.v(266) " "Inferred latch for \"resultado\[22\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] DE2_115.v(266) " "Inferred latch for \"resultado\[23\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] DE2_115.v(266) " "Inferred latch for \"resultado\[24\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] DE2_115.v(266) " "Inferred latch for \"resultado\[25\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] DE2_115.v(266) " "Inferred latch for \"resultado\[26\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] DE2_115.v(266) " "Inferred latch for \"resultado\[27\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] DE2_115.v(266) " "Inferred latch for \"resultado\[28\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801100 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] DE2_115.v(266) " "Inferred latch for \"resultado\[29\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801101 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] DE2_115.v(266) " "Inferred latch for \"resultado\[30\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801101 "|DE2_115|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] DE2_115.v(266) " "Inferred latch for \"resultado\[31\]\" at DE2_115.v(266)" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218801101 "|DE2_115|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data_mem\"" {  } { { "DE2_115.v" "data_mem" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801112 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(377) " "Verilog HDL Case Statement information at DE2_115.v(377): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 377 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688218801117 "|DE2_115|DataMemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch_and " "Elaborating entity \"branch\" for hierarchy \"branch:branch_and\"" {  } { { "DE2_115.v" "branch_and" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "DE2_115.v" "mux1" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add4 " "Elaborating entity \"add\" for hierarchy \"add:add4\"" {  } { { "DE2_115.v" "add4" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset DE2_115.v(207) " "Verilog HDL Always Construct warning at DE2_115.v(207): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(209) " "Verilog HDL Always Construct warning at DE2_115.v(209): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(209) " "Verilog HDL Always Construct warning at DE2_115.v(209): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(210) " "Verilog HDL Always Construct warning at DE2_115.v(210): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(210) " "Verilog HDL Always Construct warning at DE2_115.v(210): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801234 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(211) " "Verilog HDL Always Construct warning at DE2_115.v(211): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801235 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(211) " "Verilog HDL Always Construct warning at DE2_115.v(211): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801235 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a DE2_115.v(212) " "Verilog HDL Always Construct warning at DE2_115.v(212): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801235 "|DE2_115|add:add4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b DE2_115.v(212) " "Verilog HDL Always Construct warning at DE2_115.v(212): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1688218801235 "|DE2_115|add:add4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE2_115.v(209) " "Verilog HDL Case Statement information at DE2_115.v(209): all case item expressions in this case statement are onehot" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1688218801235 "|DE2_115|add:add4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display7:display0 " "Elaborating entity \"display7\" for hierarchy \"display7:display0\"" {  } { { "DE2_115.v" "display0" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218801243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688218820491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[0\] " "Latch ALU:alu\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[1\] " "Latch ALU:alu\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[2\] " "Latch ALU:alu\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[3\] " "Latch ALU:alu\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[4\] " "Latch ALU:alu\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[5\] " "Latch ALU:alu\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[6\] " "Latch ALU:alu\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[7\] " "Latch ALU:alu\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[8\] " "Latch ALU:alu\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[9\] " "Latch ALU:alu\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[10\] " "Latch ALU:alu\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[11\] " "Latch ALU:alu\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[12\] " "Latch ALU:alu\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820640 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[13\] " "Latch ALU:alu\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[14\] " "Latch ALU:alu\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[15\] " "Latch ALU:alu\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[16\] " "Latch ALU:alu\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[17\] " "Latch ALU:alu\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[18\] " "Latch ALU:alu\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[19\] " "Latch ALU:alu\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[20\] " "Latch ALU:alu\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[21\] " "Latch ALU:alu\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[22\] " "Latch ALU:alu\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[23\] " "Latch ALU:alu\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[24\] " "Latch ALU:alu\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[25\] " "Latch ALU:alu\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[26\] " "Latch ALU:alu\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820641 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[27\] " "Latch ALU:alu\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820642 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[28\] " "Latch ALU:alu\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820642 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[29\] " "Latch ALU:alu\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820642 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[30\] " "Latch ALU:alu\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820642 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|resultado\[31\] " "Latch ALU:alu\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_counter:pc_cont\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal pc_counter:pc_cont\|pcOut\[2\]" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 543 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1688218820642 ""}  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1688218820642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[0\] " "LATCH primitive \"ALU:alu\|resultado\[0\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[1\] " "LATCH primitive \"ALU:alu\|resultado\[1\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[2\] " "LATCH primitive \"ALU:alu\|resultado\[2\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[3\] " "LATCH primitive \"ALU:alu\|resultado\[3\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[4\] " "LATCH primitive \"ALU:alu\|resultado\[4\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[5\] " "LATCH primitive \"ALU:alu\|resultado\[5\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[6\] " "LATCH primitive \"ALU:alu\|resultado\[6\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[7\] " "LATCH primitive \"ALU:alu\|resultado\[7\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[8\] " "LATCH primitive \"ALU:alu\|resultado\[8\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[9\] " "LATCH primitive \"ALU:alu\|resultado\[9\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[10\] " "LATCH primitive \"ALU:alu\|resultado\[10\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[11\] " "LATCH primitive \"ALU:alu\|resultado\[11\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[12\] " "LATCH primitive \"ALU:alu\|resultado\[12\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[13\] " "LATCH primitive \"ALU:alu\|resultado\[13\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[14\] " "LATCH primitive \"ALU:alu\|resultado\[14\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[15\] " "LATCH primitive \"ALU:alu\|resultado\[15\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[16\] " "LATCH primitive \"ALU:alu\|resultado\[16\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[17\] " "LATCH primitive \"ALU:alu\|resultado\[17\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[18\] " "LATCH primitive \"ALU:alu\|resultado\[18\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[19\] " "LATCH primitive \"ALU:alu\|resultado\[19\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[20\] " "LATCH primitive \"ALU:alu\|resultado\[20\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[21\] " "LATCH primitive \"ALU:alu\|resultado\[21\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[22\] " "LATCH primitive \"ALU:alu\|resultado\[22\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[23\] " "LATCH primitive \"ALU:alu\|resultado\[23\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[24\] " "LATCH primitive \"ALU:alu\|resultado\[24\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[25\] " "LATCH primitive \"ALU:alu\|resultado\[25\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[26\] " "LATCH primitive \"ALU:alu\|resultado\[26\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[27\] " "LATCH primitive \"ALU:alu\|resultado\[27\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[28\] " "LATCH primitive \"ALU:alu\|resultado\[28\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[29\] " "LATCH primitive \"ALU:alu\|resultado\[29\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[30\] " "LATCH primitive \"ALU:alu\|resultado\[30\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|resultado\[31\] " "LATCH primitive \"ALU:alu\|resultado\[31\]\" is permanently enabled" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 266 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688218820664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688218821217 "|DE2_115|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688218821217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688218821395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "896 " "896 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688218824388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218824813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688218825429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688218825429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688218826115 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115.v" "" { Text "C:/Users/arthu/OneDrive/햞ea de Trabalho/tp03-5070-5099/DE2_115.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688218826115 "|DE2_115|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688218826115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1644 " "Implemented 1644 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688218826125 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688218826125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1584 " "Implemented 1584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688218826125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688218826125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688218826160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  1 10:40:26 2023 " "Processing ended: Sat Jul  1 10:40:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688218826160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688218826160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688218826160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688218826160 ""}
