<stg><name>poly8</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="34" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly8_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="64">
<![CDATA[
:4  %a = alloca [8388608 x i24], align 4

]]></Node>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="24" op_0_bw="64">
<![CDATA[
:5  %b = alloca [8388608 x i24], align 4

]]></Node>
<StgValue><ssdm name="b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
:6  %c = alloca [8388608 x i24], align 4

]]></Node>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:7  %out = alloca [8388608 x i32], align 16

]]></Node>
<StgValue><ssdm name="out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i24 [ 0, %0 ], [ %k, %2 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %icmp_ln33 = icmp eq i24 %k_0, -8388608

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:3  %k = add i24 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln33, label %.preheader1.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="24">
<![CDATA[
:0  %zext_ln34 = zext i24 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:2  store i24 %k_0, i24* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_addr = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:4  store i24 %k_0, i24* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c_addr = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:6  store i24 %k_0, i24* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_addr = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
:8  store i32 0, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:2  store i24 %k_0, i24* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:4  store i24 %k_0, i24* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="24" op_1_bw="23">
<![CDATA[
:6  store i24 %k_0, i24* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
:8  store i32 0, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln43 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln43, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln55 = sext i32 %idx_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr_1 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="23">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader:0  %k1_0 = phi i24 [ %k_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:1  %icmp_ln45 = icmp eq i24 %k1_0, -8388608

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader:3  %k_1 = add i24 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln45, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="24">
<![CDATA[
:0  %zext_ln46 = zext i24 %k1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_addr_1 = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="23">
<![CDATA[
:5  %c_load = load i24* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="23">
<![CDATA[
:5  %c_load = load i24* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="23">
<![CDATA[
:5  %c_load = load i24* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="23">
<![CDATA[
:5  %c_load = load i24* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="27" op_1_bw="24" op_2_bw="3">
<![CDATA[
:13  %shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %c_load, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="27">
<![CDATA[
:14  %zext_ln46_4 = zext i27 %shl_ln to i28

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
:15  %shl_ln46_1 = call i25 @_ssdm_op_BitConcatenate.i25.i24.i1(i24 %c_load, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln46_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="25">
<![CDATA[
:16  %zext_ln46_5 = zext i25 %shl_ln46_1 to i28

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:17  %sub_ln46 = sub i28 %zext_ln46_4, %zext_ln46_5

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:18  %tmp = add i28 %sub_ln46, -4776

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="24">
<![CDATA[
:6  %zext_ln46_2 = zext i24 %c_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="28">
<![CDATA[
:19  %tmp_cast = sext i28 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp3 = mul i32 %tmp_cast, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="97" st_id="11" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp3 = mul i32 %tmp_cast, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr_1 = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="23">
<![CDATA[
:2  %a_load = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp3 = mul i32 %tmp_cast, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="23">
<![CDATA[
:2  %a_load = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp3 = mul i32 %tmp_cast, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="23">
<![CDATA[
:2  %a_load = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp3 = mul i32 %tmp_cast, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="23">
<![CDATA[
:2  %a_load = load i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_addr_1 = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="23">
<![CDATA[
:8  %b_load = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %add_ln46_1 = add i32 %tmp3, 69120

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="24">
<![CDATA[
:3  %zext_ln46_1 = zext i24 %a_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="23">
<![CDATA[
:8  %b_load = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="23">
<![CDATA[
:8  %b_load = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="114" st_id="18" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="23">
<![CDATA[
:8  %b_load = load i24* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="24">
<![CDATA[
:9  %zext_ln46_3 = zext i24 %b_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln46 = mul nsw i32 %zext_ln46_3, 432

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln46 = mul nsw i32 %zext_ln46_3, 432

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln46 = mul nsw i32 %zext_ln46_3, 432

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %add_ln46 = add nsw i32 %mul_ln46, -13824

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="125" st_id="22" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="129" st_id="24" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="131" st_id="25" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="133" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %add_ln46_2 = add nsw i32 %mul_ln46_3, %mul_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="134" st_id="27" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="135" st_id="28" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="136" st_id="29" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="137" st_id="30" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="138" st_id="31" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="139" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %add_ln46_3 = add nsw i32 %mul_ln46_4, %zext_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="140" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %out_addr_2 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
:28  store i32 %add_ln46_3, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="142" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="23">
<![CDATA[
:28  store i32 %add_ln46_3, i32* %out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="143" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="144" st_id="35" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="23">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="145" st_id="36" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="23">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="146" st_id="37" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="23">
<![CDATA[
:2  %v = load i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="147" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32">
<![CDATA[
:3  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="190" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="191" toId="38">
</dataflow>
<dataflow id="193" from="idx" to="specbitsmap_ln0" fromId="190" toId="38">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="191" toId="39">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specbitsmap_ln0" fromId="195" toId="39">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="197" toId="40">
</dataflow>
<dataflow id="200" from="poly8_str" to="spectopmodule_ln0" fromId="199" toId="40">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.ap_auto.i32" to="idx_read" fromId="201" toId="41">
</dataflow>
<dataflow id="203" from="idx" to="idx_read" fromId="190" toId="41">
</dataflow>
<dataflow id="205" from="StgValue_204" to="a" fromId="204" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_204" to="b" fromId="204" toId="43">
</dataflow>
<dataflow id="207" from="StgValue_204" to="c" fromId="204" toId="44">
</dataflow>
<dataflow id="208" from="StgValue_204" to="out" fromId="204" toId="45">
</dataflow>
<dataflow id="210" from="StgValue_209" to="k_0" fromId="209" toId="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln33" to="k_0" fromId="46" toId="47">
</dataflow>
<dataflow id="212" from="k" to="k_0" fromId="50" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln33" to="k_0" fromId="66" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="214" from="k_0" to="icmp_ln33" fromId="47" toId="48">
</dataflow>
<dataflow id="216" from="StgValue_215" to="icmp_ln33" fromId="215" toId="48">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="217" toId="49">
</dataflow>
<dataflow id="220" from="StgValue_219" to="empty" fromId="219" toId="49">
</dataflow>
<dataflow id="221" from="StgValue_219" to="empty" fromId="219" toId="49">
</dataflow>
<dataflow id="222" from="StgValue_219" to="empty" fromId="219" toId="49">
</dataflow>
<dataflow id="223" from="k_0" to="k" fromId="47" toId="50">
</dataflow>
<dataflow id="225" from="StgValue_224" to="k" fromId="224" toId="50">
</dataflow>
<dataflow id="226" from="icmp_ln33" to="br_ln33" fromId="48" toId="51">
</dataflow>
<dataflow id="227" from="k_0" to="zext_ln34" fromId="47" toId="52">
</dataflow>
<dataflow id="228" from="a" to="a_addr" fromId="42" toId="53">
</dataflow>
<dataflow id="230" from="StgValue_229" to="a_addr" fromId="229" toId="53">
</dataflow>
<dataflow id="231" from="zext_ln34" to="a_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="k_0" to="store_ln34" fromId="47" toId="54">
</dataflow>
<dataflow id="233" from="a_addr" to="store_ln34" fromId="53" toId="54">
</dataflow>
<dataflow id="234" from="b" to="b_addr" fromId="43" toId="55">
</dataflow>
<dataflow id="235" from="StgValue_229" to="b_addr" fromId="229" toId="55">
</dataflow>
<dataflow id="236" from="zext_ln34" to="b_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="237" from="k_0" to="store_ln35" fromId="47" toId="56">
</dataflow>
<dataflow id="238" from="b_addr" to="store_ln35" fromId="55" toId="56">
</dataflow>
<dataflow id="239" from="c" to="c_addr" fromId="44" toId="57">
</dataflow>
<dataflow id="240" from="StgValue_229" to="c_addr" fromId="229" toId="57">
</dataflow>
<dataflow id="241" from="zext_ln34" to="c_addr" fromId="52" toId="57">
</dataflow>
<dataflow id="242" from="k_0" to="store_ln36" fromId="47" toId="58">
</dataflow>
<dataflow id="243" from="c_addr" to="store_ln36" fromId="57" toId="58">
</dataflow>
<dataflow id="244" from="out" to="out_addr" fromId="45" toId="59">
</dataflow>
<dataflow id="245" from="StgValue_229" to="out_addr" fromId="229" toId="59">
</dataflow>
<dataflow id="246" from="zext_ln34" to="out_addr" fromId="52" toId="59">
</dataflow>
<dataflow id="247" from="StgValue_195" to="store_ln37" fromId="195" toId="60">
</dataflow>
<dataflow id="248" from="out_addr" to="store_ln37" fromId="59" toId="60">
</dataflow>
<dataflow id="249" from="k_0" to="store_ln34" fromId="47" toId="62">
</dataflow>
<dataflow id="250" from="a_addr" to="store_ln34" fromId="53" toId="62">
</dataflow>
<dataflow id="251" from="k_0" to="store_ln35" fromId="47" toId="63">
</dataflow>
<dataflow id="252" from="b_addr" to="store_ln35" fromId="55" toId="63">
</dataflow>
<dataflow id="253" from="k_0" to="store_ln36" fromId="47" toId="64">
</dataflow>
<dataflow id="254" from="c_addr" to="store_ln36" fromId="57" toId="64">
</dataflow>
<dataflow id="255" from="StgValue_195" to="store_ln37" fromId="195" toId="65">
</dataflow>
<dataflow id="256" from="out_addr" to="store_ln37" fromId="59" toId="65">
</dataflow>
<dataflow id="257" from="i" to="i_0" fromId="70" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="br_ln0" to="i_0" fromId="84" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="260" from="StgValue_259" to="i_0" fromId="259" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln43" to="i_0" fromId="61" toId="67">
</dataflow>
<dataflow id="262" from="i_0" to="icmp_ln43" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="StgValue_263" to="icmp_ln43" fromId="263" toId="68">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="217" toId="69">
</dataflow>
<dataflow id="267" from="StgValue_266" to="empty_3" fromId="266" toId="69">
</dataflow>
<dataflow id="268" from="StgValue_266" to="empty_3" fromId="266" toId="69">
</dataflow>
<dataflow id="269" from="StgValue_266" to="empty_3" fromId="266" toId="69">
</dataflow>
<dataflow id="270" from="i_0" to="i" fromId="67" toId="70">
</dataflow>
<dataflow id="272" from="StgValue_271" to="i" fromId="271" toId="70">
</dataflow>
<dataflow id="273" from="icmp_ln43" to="br_ln43" fromId="68" toId="71">
</dataflow>
<dataflow id="274" from="idx_read" to="sext_ln55" fromId="41" toId="73">
</dataflow>
<dataflow id="275" from="out" to="out_addr_1" fromId="45" toId="74">
</dataflow>
<dataflow id="276" from="StgValue_229" to="out_addr_1" fromId="229" toId="74">
</dataflow>
<dataflow id="277" from="sext_ln55" to="out_addr_1" fromId="73" toId="74">
</dataflow>
<dataflow id="278" from="out_addr_1" to="v" fromId="74" toId="75">
</dataflow>
<dataflow id="279" from="k_1" to="k1_0" fromId="79" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="br_ln45" to="k1_0" fromId="143" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="281" from="StgValue_209" to="k1_0" fromId="209" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="br_ln45" to="k1_0" fromId="72" toId="76">
</dataflow>
<dataflow id="283" from="k1_0" to="icmp_ln45" fromId="76" toId="77">
</dataflow>
<dataflow id="284" from="StgValue_215" to="icmp_ln45" fromId="215" toId="77">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="217" toId="78">
</dataflow>
<dataflow id="286" from="StgValue_219" to="empty_4" fromId="219" toId="78">
</dataflow>
<dataflow id="287" from="StgValue_219" to="empty_4" fromId="219" toId="78">
</dataflow>
<dataflow id="288" from="StgValue_219" to="empty_4" fromId="219" toId="78">
</dataflow>
<dataflow id="289" from="k1_0" to="k_1" fromId="76" toId="79">
</dataflow>
<dataflow id="290" from="StgValue_224" to="k_1" fromId="224" toId="79">
</dataflow>
<dataflow id="291" from="icmp_ln45" to="br_ln45" fromId="77" toId="80">
</dataflow>
<dataflow id="292" from="k1_0" to="zext_ln46" fromId="76" toId="81">
</dataflow>
<dataflow id="293" from="c" to="c_addr_1" fromId="44" toId="82">
</dataflow>
<dataflow id="294" from="StgValue_229" to="c_addr_1" fromId="229" toId="82">
</dataflow>
<dataflow id="295" from="zext_ln46" to="c_addr_1" fromId="81" toId="82">
</dataflow>
<dataflow id="296" from="c_addr_1" to="c_load" fromId="82" toId="83">
</dataflow>
<dataflow id="297" from="c_addr_1" to="c_load" fromId="82" toId="85">
</dataflow>
<dataflow id="298" from="c_addr_1" to="c_load" fromId="82" toId="86">
</dataflow>
<dataflow id="299" from="c_addr_1" to="c_load" fromId="82" toId="87">
</dataflow>
<dataflow id="301" from="_ssdm_op_BitConcatenate.i27.i24.i3" to="shl_ln" fromId="300" toId="88">
</dataflow>
<dataflow id="302" from="c_load" to="shl_ln" fromId="87" toId="88">
</dataflow>
<dataflow id="304" from="StgValue_303" to="shl_ln" fromId="303" toId="88">
</dataflow>
<dataflow id="305" from="shl_ln" to="zext_ln46_4" fromId="88" toId="89">
</dataflow>
<dataflow id="307" from="_ssdm_op_BitConcatenate.i25.i24.i1" to="shl_ln46_1" fromId="306" toId="90">
</dataflow>
<dataflow id="308" from="c_load" to="shl_ln46_1" fromId="87" toId="90">
</dataflow>
<dataflow id="310" from="StgValue_309" to="shl_ln46_1" fromId="309" toId="90">
</dataflow>
<dataflow id="311" from="shl_ln46_1" to="zext_ln46_5" fromId="90" toId="91">
</dataflow>
<dataflow id="312" from="zext_ln46_4" to="sub_ln46" fromId="89" toId="92">
</dataflow>
<dataflow id="313" from="zext_ln46_5" to="sub_ln46" fromId="91" toId="92">
</dataflow>
<dataflow id="314" from="sub_ln46" to="tmp" fromId="92" toId="93">
</dataflow>
<dataflow id="316" from="StgValue_315" to="tmp" fromId="315" toId="93">
</dataflow>
<dataflow id="317" from="c_load" to="zext_ln46_2" fromId="87" toId="94">
</dataflow>
<dataflow id="318" from="tmp" to="tmp_cast" fromId="93" toId="95">
</dataflow>
<dataflow id="319" from="tmp_cast" to="tmp3" fromId="95" toId="96">
</dataflow>
<dataflow id="320" from="zext_ln46_2" to="tmp3" fromId="94" toId="96">
</dataflow>
<dataflow id="321" from="tmp_cast" to="tmp3" fromId="95" toId="97">
</dataflow>
<dataflow id="322" from="zext_ln46_2" to="tmp3" fromId="94" toId="97">
</dataflow>
<dataflow id="323" from="a" to="a_addr_1" fromId="42" toId="98">
</dataflow>
<dataflow id="324" from="StgValue_229" to="a_addr_1" fromId="229" toId="98">
</dataflow>
<dataflow id="325" from="zext_ln46" to="a_addr_1" fromId="81" toId="98">
</dataflow>
<dataflow id="326" from="a_addr_1" to="a_load" fromId="98" toId="99">
</dataflow>
<dataflow id="327" from="tmp_cast" to="tmp3" fromId="95" toId="100">
</dataflow>
<dataflow id="328" from="zext_ln46_2" to="tmp3" fromId="94" toId="100">
</dataflow>
<dataflow id="329" from="a_addr_1" to="a_load" fromId="98" toId="101">
</dataflow>
<dataflow id="330" from="tmp_cast" to="tmp3" fromId="95" toId="102">
</dataflow>
<dataflow id="331" from="zext_ln46_2" to="tmp3" fromId="94" toId="102">
</dataflow>
<dataflow id="332" from="a_addr_1" to="a_load" fromId="98" toId="103">
</dataflow>
<dataflow id="333" from="tmp_cast" to="tmp3" fromId="95" toId="104">
</dataflow>
<dataflow id="334" from="zext_ln46_2" to="tmp3" fromId="94" toId="104">
</dataflow>
<dataflow id="335" from="a_addr_1" to="a_load" fromId="98" toId="105">
</dataflow>
<dataflow id="336" from="b" to="b_addr_1" fromId="43" toId="106">
</dataflow>
<dataflow id="337" from="StgValue_229" to="b_addr_1" fromId="229" toId="106">
</dataflow>
<dataflow id="338" from="zext_ln46" to="b_addr_1" fromId="81" toId="106">
</dataflow>
<dataflow id="339" from="b_addr_1" to="b_load" fromId="106" toId="107">
</dataflow>
<dataflow id="340" from="tmp3" to="add_ln46_1" fromId="104" toId="108">
</dataflow>
<dataflow id="342" from="StgValue_341" to="add_ln46_1" fromId="341" toId="108">
</dataflow>
<dataflow id="343" from="a_load" to="zext_ln46_1" fromId="105" toId="109">
</dataflow>
<dataflow id="344" from="b_addr_1" to="b_load" fromId="106" toId="110">
</dataflow>
<dataflow id="345" from="add_ln46_1" to="mul_ln46_2" fromId="108" toId="111">
</dataflow>
<dataflow id="346" from="zext_ln46_1" to="mul_ln46_2" fromId="109" toId="111">
</dataflow>
<dataflow id="347" from="b_addr_1" to="b_load" fromId="106" toId="112">
</dataflow>
<dataflow id="348" from="add_ln46_1" to="mul_ln46_2" fromId="108" toId="113">
</dataflow>
<dataflow id="349" from="zext_ln46_1" to="mul_ln46_2" fromId="109" toId="113">
</dataflow>
<dataflow id="350" from="b_addr_1" to="b_load" fromId="106" toId="114">
</dataflow>
<dataflow id="351" from="b_load" to="zext_ln46_3" fromId="114" toId="115">
</dataflow>
<dataflow id="352" from="zext_ln46_3" to="mul_ln46" fromId="115" toId="116">
</dataflow>
<dataflow id="354" from="StgValue_353" to="mul_ln46" fromId="353" toId="116">
</dataflow>
<dataflow id="355" from="add_ln46_1" to="mul_ln46_2" fromId="108" toId="117">
</dataflow>
<dataflow id="356" from="zext_ln46_1" to="mul_ln46_2" fromId="109" toId="117">
</dataflow>
<dataflow id="357" from="zext_ln46_3" to="mul_ln46" fromId="115" toId="118">
</dataflow>
<dataflow id="358" from="StgValue_353" to="mul_ln46" fromId="353" toId="118">
</dataflow>
<dataflow id="359" from="add_ln46_1" to="mul_ln46_2" fromId="108" toId="119">
</dataflow>
<dataflow id="360" from="zext_ln46_1" to="mul_ln46_2" fromId="109" toId="119">
</dataflow>
<dataflow id="361" from="zext_ln46_3" to="mul_ln46" fromId="115" toId="120">
</dataflow>
<dataflow id="362" from="StgValue_353" to="mul_ln46" fromId="353" toId="120">
</dataflow>
<dataflow id="363" from="mul_ln46" to="add_ln46" fromId="120" toId="121">
</dataflow>
<dataflow id="365" from="StgValue_364" to="add_ln46" fromId="364" toId="121">
</dataflow>
<dataflow id="366" from="add_ln46_1" to="mul_ln46_2" fromId="108" toId="122">
</dataflow>
<dataflow id="367" from="zext_ln46_1" to="mul_ln46_2" fromId="109" toId="122">
</dataflow>
<dataflow id="368" from="add_ln46" to="mul_ln46_1" fromId="121" toId="123">
</dataflow>
<dataflow id="369" from="zext_ln46_2" to="mul_ln46_1" fromId="94" toId="123">
</dataflow>
<dataflow id="370" from="zext_ln46_1" to="mul_ln46_3" fromId="109" toId="124">
</dataflow>
<dataflow id="371" from="mul_ln46_2" to="mul_ln46_3" fromId="122" toId="124">
</dataflow>
<dataflow id="372" from="add_ln46" to="mul_ln46_1" fromId="121" toId="125">
</dataflow>
<dataflow id="373" from="zext_ln46_2" to="mul_ln46_1" fromId="94" toId="125">
</dataflow>
<dataflow id="374" from="zext_ln46_1" to="mul_ln46_3" fromId="109" toId="126">
</dataflow>
<dataflow id="375" from="mul_ln46_2" to="mul_ln46_3" fromId="122" toId="126">
</dataflow>
<dataflow id="376" from="add_ln46" to="mul_ln46_1" fromId="121" toId="127">
</dataflow>
<dataflow id="377" from="zext_ln46_2" to="mul_ln46_1" fromId="94" toId="127">
</dataflow>
<dataflow id="378" from="zext_ln46_1" to="mul_ln46_3" fromId="109" toId="128">
</dataflow>
<dataflow id="379" from="mul_ln46_2" to="mul_ln46_3" fromId="122" toId="128">
</dataflow>
<dataflow id="380" from="add_ln46" to="mul_ln46_1" fromId="121" toId="129">
</dataflow>
<dataflow id="381" from="zext_ln46_2" to="mul_ln46_1" fromId="94" toId="129">
</dataflow>
<dataflow id="382" from="zext_ln46_1" to="mul_ln46_3" fromId="109" toId="130">
</dataflow>
<dataflow id="383" from="mul_ln46_2" to="mul_ln46_3" fromId="122" toId="130">
</dataflow>
<dataflow id="384" from="add_ln46" to="mul_ln46_1" fromId="121" toId="131">
</dataflow>
<dataflow id="385" from="zext_ln46_2" to="mul_ln46_1" fromId="94" toId="131">
</dataflow>
<dataflow id="386" from="zext_ln46_1" to="mul_ln46_3" fromId="109" toId="132">
</dataflow>
<dataflow id="387" from="mul_ln46_2" to="mul_ln46_3" fromId="122" toId="132">
</dataflow>
<dataflow id="388" from="mul_ln46_3" to="add_ln46_2" fromId="132" toId="133">
</dataflow>
<dataflow id="389" from="mul_ln46_1" to="add_ln46_2" fromId="131" toId="133">
</dataflow>
<dataflow id="390" from="add_ln46_2" to="mul_ln46_4" fromId="133" toId="134">
</dataflow>
<dataflow id="391" from="zext_ln46_1" to="mul_ln46_4" fromId="109" toId="134">
</dataflow>
<dataflow id="392" from="add_ln46_2" to="mul_ln46_4" fromId="133" toId="135">
</dataflow>
<dataflow id="393" from="zext_ln46_1" to="mul_ln46_4" fromId="109" toId="135">
</dataflow>
<dataflow id="394" from="add_ln46_2" to="mul_ln46_4" fromId="133" toId="136">
</dataflow>
<dataflow id="395" from="zext_ln46_1" to="mul_ln46_4" fromId="109" toId="136">
</dataflow>
<dataflow id="396" from="add_ln46_2" to="mul_ln46_4" fromId="133" toId="137">
</dataflow>
<dataflow id="397" from="zext_ln46_1" to="mul_ln46_4" fromId="109" toId="137">
</dataflow>
<dataflow id="398" from="add_ln46_2" to="mul_ln46_4" fromId="133" toId="138">
</dataflow>
<dataflow id="399" from="zext_ln46_1" to="mul_ln46_4" fromId="109" toId="138">
</dataflow>
<dataflow id="400" from="mul_ln46_4" to="add_ln46_3" fromId="138" toId="139">
</dataflow>
<dataflow id="401" from="zext_ln46_1" to="add_ln46_3" fromId="109" toId="139">
</dataflow>
<dataflow id="402" from="out" to="out_addr_2" fromId="45" toId="140">
</dataflow>
<dataflow id="403" from="StgValue_229" to="out_addr_2" fromId="229" toId="140">
</dataflow>
<dataflow id="404" from="zext_ln46" to="out_addr_2" fromId="81" toId="140">
</dataflow>
<dataflow id="405" from="add_ln46_3" to="store_ln46" fromId="139" toId="141">
</dataflow>
<dataflow id="406" from="out_addr_2" to="store_ln46" fromId="140" toId="141">
</dataflow>
<dataflow id="407" from="add_ln46_3" to="store_ln46" fromId="139" toId="142">
</dataflow>
<dataflow id="408" from="out_addr_2" to="store_ln46" fromId="140" toId="142">
</dataflow>
<dataflow id="409" from="out_addr_1" to="v" fromId="74" toId="144">
</dataflow>
<dataflow id="410" from="out_addr_1" to="v" fromId="74" toId="145">
</dataflow>
<dataflow id="411" from="out_addr_1" to="v" fromId="74" toId="146">
</dataflow>
<dataflow id="412" from="v" to="ret_ln62" fromId="146" toId="147">
</dataflow>
<dataflow id="413" from="icmp_ln33" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="414" from="icmp_ln43" to="StgValue_4" fromId="68" toId="4">
</dataflow>
<dataflow id="415" from="icmp_ln45" to="StgValue_5" fromId="77" toId="5">
</dataflow>
</dataflows>


</stg>
