{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 677.376,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 564.48,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 1422.49,
	"finish__design__instance__count__class:inverter": 34,
	"finish__design__instance__area__class:inverter": 609.638,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 959.616,
	"finish__design__instance__count__class:multi_input_combinational_cell": 232,
	"finish__design__instance__area__class:multi_input_combinational_cell": 10287.6,
	"finish__design__instance__count": 326,
	"finish__design__instance__area": 14538.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.43341,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.8155,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.947291,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0068164,
	"finish__power__switching__total": 0.00311645,
	"finish__power__leakage__total": 7.15931e-07,
	"finish__power__total": 0.00993356,
	"finish__design__io": 31,
	"finish__design__die__area": 1.18355e+06,
	"finish__design__core__area": 1.17054e+06,
	"finish__design__instance__count": 1834,
	"finish__design__instance__area": 23050.5,
	"finish__design__instance__count__stdcell": 1834,
	"finish__design__instance__area__stdcell": 23050.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0196922,
	"finish__design__instance__utilization__stdcell": 0.0196922,
	"finish__design__rows": 214,
	"finish__design__rows:GF018hv5v_green_sc9": 214,
	"finish__design__sites": 414732,
	"finish__design__sites:GF018hv5v_green_sc9": 414732,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}