#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Fri Jun 20 15:14:07 2014
# Process ID: 18473
# Log file: /home/chupa/final_dma/vivado.log
# Journal file: /home/chupa/final_dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chupa/final_dma/testDMA.xpr
open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
set_property size_left {7} [ipx::get_port datap [ipx::current_core]]
set_property size_left {7} [ipx::get_port datan [ipx::current_core]]
ipx::update_ip_instances
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ADC_emul_0/delay_clk]
startgroup
endgroup
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
set_property display_name {ADC_v1.1} [ipx::current_core]
set_property name {ADC} [ipx::current_core]
set_property version {1.1} [ipx::current_core]
set_property description {ADC_v1.1} [ipx::current_core]
ipx::update_ip_instances
create_bd_port -dir I clkp
set_property location {46 802} [get_bd_ports clkp]
create_bd_port -dir I clkn
set_property location {49 825} [get_bd_ports clkn]
connect_bd_net [get_bd_ports clkp] [get_bd_pins ADC_emul_0/clkp]
connect_bd_net [get_bd_ports clkn] [get_bd_pins ADC_emul_0/clkn]
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
startgroup
set_property package_pin L19 [get_ports clkn]
set_property package_pin L18 [get_ports clkp]
endgroup
save_constraints
set_property iostandard LVDS_25 [get_ports [list clkp]]
create_port -direction IN adcdp -from 0 -to 7 -diff_pair adcdn
set_property iostandard LVDS_25 [get_ports [list {adcdp[0]} {adcdp[1]} {adcdp[2]} {adcdp[3]} {adcdp[4]} {adcdp[5]} {adcdp[6]} {adcdp[7]}]]
startgroup
set_property package_pin M19 [get_ports {adcdp[0]}]
set_property package_pin M20 [get_ports {adcdn[0]}]
endgroup
startgroup
set_property package_pin N19 [get_ports {adcdp[1]}]
set_property package_pin N20 [get_ports {adcdn[1]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {adcdp[2]}]
set_property package_pin P18 [get_ports {adcdn[2]}]
endgroup
startgroup
set_property package_pin N22 [get_ports {adcdp[3]}]
set_property package_pin P22 [get_ports {adcdn[3]}]
endgroup
startgroup
set_property package_pin M21 [get_ports {adcdp[4]}]
set_property package_pin M22 [get_ports {adcdn[4]}]
endgroup
startgroup
set_property package_pin K18 [get_ports {adcdn[5]}]
set_property package_pin J18 [get_ports {adcdp[5]}]
endgroup
startgroup
set_property package_pin L21 [get_ports {adcdp[6]}]
set_property package_pin L22 [get_ports {adcdn[6]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {adcdn[7]}]
set_property package_pin T16 [get_ports {adcdp[7]}]
endgroup
save_constraints
open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
create_bd_port -dir I -from 7 -to 0 adcdp
set_property location {96 860} [get_bd_ports adcdp]
create_bd_port -dir I -from 7 -to 0 adcdn
set_property location {97 880} [get_bd_ports adcdn]
connect_bd_net [get_bd_ports adcdp] [get_bd_pins ADC_emul_0/datap]
connect_bd_net [get_bd_ports adcdn] [get_bd_pins ADC_emul_0/datan]
open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
refresh_design
open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
