// Seed: 3611090133
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic   id_2;
  integer id_3;
  assign id_3[1] = 1'd0;
  logic id_4;
endmodule
