

================================================================
== Vitis HLS Report for 'process_post_spike'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.852 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 3 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL16post_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_0, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_1, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_2, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_3, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_4, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_5, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_6, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZL15pre_spike_times_7, i64 666, i64 18, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%params_stdp_window_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_stdp_window_val" [src/snn_top_hls.cpp:121]   --->   Operation 20 'read' 'params_stdp_window_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%params_tau_minus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_minus_val" [src/snn_top_hls.cpp:121]   --->   Operation 21 'read' 'params_tau_minus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%params_tau_plus_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %params_tau_plus_val" [src/snn_top_hls.cpp:121]   --->   Operation 22 'read' 'params_tau_plus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%params_a_minus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_minus_val" [src/snn_top_hls.cpp:121]   --->   Operation 23 'read' 'params_a_minus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%params_a_plus_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %params_a_plus_val" [src/snn_top_hls.cpp:121]   --->   Operation 24 'read' 'params_a_plus_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_time_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_time" [src/snn_top_hls.cpp:121]   --->   Operation 25 'read' 'current_time_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%post_id_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %post_id" [src/snn_top_hls.cpp:121]   --->   Operation 26 'read' 'post_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i8 %post_id_read" [src/snn_top_hls.cpp:129]   --->   Operation 27 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %post_id_read, i32 3, i32 5" [src/snn_top_hls.cpp:129]   --->   Operation 28 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i3 %lshr_ln" [src/snn_top_hls.cpp:129]   --->   Operation 29 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_0_addr = getelementptr i32 %p_ZL16post_spike_times_0, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 30 'getelementptr' 'p_ZL16post_spike_times_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_1_addr = getelementptr i32 %p_ZL16post_spike_times_1, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 31 'getelementptr' 'p_ZL16post_spike_times_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_2_addr = getelementptr i32 %p_ZL16post_spike_times_2, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 32 'getelementptr' 'p_ZL16post_spike_times_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_3_addr = getelementptr i32 %p_ZL16post_spike_times_3, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 33 'getelementptr' 'p_ZL16post_spike_times_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_4_addr = getelementptr i32 %p_ZL16post_spike_times_4, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 34 'getelementptr' 'p_ZL16post_spike_times_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_5_addr = getelementptr i32 %p_ZL16post_spike_times_5, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 35 'getelementptr' 'p_ZL16post_spike_times_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_6_addr = getelementptr i32 %p_ZL16post_spike_times_6, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 36 'getelementptr' 'p_ZL16post_spike_times_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL16post_spike_times_7_addr = getelementptr i32 %p_ZL16post_spike_times_7, i64 0, i64 %zext_ln129" [src/snn_top_hls.cpp:129]   --->   Operation 37 'getelementptr' 'p_ZL16post_spike_times_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%switch_ln129 = switch i3 %trunc_ln129, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6" [src/snn_top_hls.cpp:129]   --->   Operation 38 'switch' 'switch_ln129' <Predicate = true> <Delay = 1.65>
ST_1 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_6_addr" [src/snn_top_hls.cpp:129]   --->   Operation 39 'store' 'store_ln129' <Predicate = (trunc_ln129 == 6)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 40 'br' 'br_ln129' <Predicate = (trunc_ln129 == 6)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_5_addr" [src/snn_top_hls.cpp:129]   --->   Operation 41 'store' 'store_ln129' <Predicate = (trunc_ln129 == 5)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 42 'br' 'br_ln129' <Predicate = (trunc_ln129 == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_4_addr" [src/snn_top_hls.cpp:129]   --->   Operation 43 'store' 'store_ln129' <Predicate = (trunc_ln129 == 4)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 44 'br' 'br_ln129' <Predicate = (trunc_ln129 == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_3_addr" [src/snn_top_hls.cpp:129]   --->   Operation 45 'store' 'store_ln129' <Predicate = (trunc_ln129 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 46 'br' 'br_ln129' <Predicate = (trunc_ln129 == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_2_addr" [src/snn_top_hls.cpp:129]   --->   Operation 47 'store' 'store_ln129' <Predicate = (trunc_ln129 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 48 'br' 'br_ln129' <Predicate = (trunc_ln129 == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_1_addr" [src/snn_top_hls.cpp:129]   --->   Operation 49 'store' 'store_ln129' <Predicate = (trunc_ln129 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (trunc_ln129 == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_0_addr" [src/snn_top_hls.cpp:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (trunc_ln129 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = (trunc_ln129 == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln129 = store i32 %current_time_read, i3 %p_ZL16post_spike_times_7_addr" [src/snn_top_hls.cpp:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (trunc_ln129 == 7)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx.exit" [src/snn_top_hls.cpp:129]   --->   Operation 54 'br' 'br_ln129' <Predicate = (trunc_ln129 == 7)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_plus_val_read, i8 0" [src/snn_top_hls.cpp:48->src/snn_top_hls.cpp:141]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %params_tau_minus_val_read, i8 0" [src/snn_top_hls.cpp:55->src/snn_top_hls.cpp:141]   --->   Operation 56 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.55ns)   --->   "%call_ln121 = call void @process_post_spike_Pipeline_STDP_LTP_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln2, i16 %params_a_minus_val_read, i8 %post_id_read, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:121]   --->   Operation 57 'call' 'call_ln121' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln121 = call void @process_post_spike_Pipeline_STDP_LTP_LOOP, i16 %params_stdp_window_val_read, i32 %current_time_read, i16 %shl_ln, i16 %params_stdp_window_val_read, i16 %params_a_plus_val_read, i16 %shl_ln2, i16 %params_a_minus_val_read, i8 %post_id_read, i32 %p_ZL15pre_spike_times_7, i32 %p_ZL15pre_spike_times_6, i32 %p_ZL15pre_spike_times_5, i32 %p_ZL15pre_spike_times_4, i32 %p_ZL15pre_spike_times_3, i32 %p_ZL15pre_spike_times_2, i32 %p_ZL15pre_spike_times_1, i32 %p_ZL15pre_spike_times_0, i64 %weight_update_fifo" [src/snn_top_hls.cpp:121]   --->   Operation 58 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [src/snn_top_hls.cpp:155]   --->   Operation 59 'ret' 'ret_ln155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.904ns
The critical path consists of the following:
	wire read operation ('post_id_read', src/snn_top_hls.cpp:121) on port 'post_id' (src/snn_top_hls.cpp:121) [48]  (0.000 ns)
	'store' operation ('store_ln129', src/snn_top_hls.cpp:129) of variable 'current_time_read', src/snn_top_hls.cpp:121 32 bit on array 'p_ZL16post_spike_times_6' [62]  (3.254 ns)
	blocking operation 1.65 ns on control path)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
