# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FA_4bitAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Projects/ECE241/lab3/pt2b {E:/Projects/ECE241/lab3/pt2b/FA_4bitAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:05 on Oct 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Projects/ECE241/lab3/pt2b" E:/Projects/ECE241/lab3/pt2b/FA_4bitAdder.v 
# -- Compiling module FA_4bitAdder
# -- Compiling module fulladd
# 
# Top level modules:
# 	FA_4bitAdder
# End time: 21:35:05 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd ..
# reading D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
cd ..
dir
#  Volume in drive E is My Data
#  Volume Serial Number is BEF0-73C0
# 
#  Directory of E:\Projects\ECE241\lab3\pt2b
# 
# 10/01/2019  09:07 PM    <DIR>          .
# 10/01/2019  09:07 PM    <DIR>          ..
# 10/01/2019  09:33 PM             4,875 c5_pin_model_dump.txt
# 10/01/2019  09:35 PM    <DIR>          db
# 09/29/2019  06:04 PM             1,327 FA_4bitAdder.qpf
# 10/01/2019  09:32 PM            15,075 FA_4bitAdder.qsf
# 09/29/2019  06:06 PM             2,686 FA_4bitAdder.qsf.bak
# 10/01/2019  09:32 PM               476 FA_4bitAdder.v
# 09/29/2019  06:04 PM               861 FA_4bitAdder.v.bak
# 10/01/2019  09:35 PM             1,067 FA_4bitAdder_nativelink_simulation.rpt
# 10/01/2019  08:48 PM               868 FA_4bitAdder_old.v
# 10/01/2019  09:06 PM               576 FA_4bitAdder_old2.v
# 09/29/2019  06:07 PM    <DIR>          incremental_db
# 10/01/2019  09:33 PM    <DIR>          output_files
# 10/01/2019  08:33 PM    <DIR>          simulation
# 10/01/2019  08:31 PM             3,193 simulation_lab3pt2.do
# 10/01/2019  09:34 PM            57,344 vsim.wlf
# 10/01/2019  09:15 PM    <DIR>          work
#               11 File(s)         88,348 bytes
#                7 Dir(s)  249,926,385,664 bytes free
do simulation_lab3pt2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:18 on Oct 01,2019
# vlog -reportprogress 300 FA_4bitAdder.v 
# -- Compiling module FA_4bitAdder
# -- Compiling module fulladd
# 
# Top level modules:
# 	FA_4bitAdder
# End time: 21:35:18 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim FA_4bitAdder 
# Start time: 21:35:18 on Oct 01,2019
# Loading work.FA_4bitAdder
# Loading work.fulladd
do simulation_lab3pt2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:44 on Oct 01,2019
# vlog -reportprogress 300 FA_4bitAdder.v 
# -- Compiling module FA_4bitAdder
# -- Compiling module fulladd
# 
# Top level modules:
# 	FA_4bitAdder
# End time: 21:36:44 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:36:45 on Oct 01,2019, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# vsim FA_4bitAdder 
# Start time: 21:36:45 on Oct 01,2019
# Loading work.FA_4bitAdder
# Loading work.fulladd
exit -sim
# End time: 21:42:35 on Oct 01,2019, Elapsed time: 0:05:50
# Errors: 0, Warnings: 0
do simulation_lab3pt2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:17 on Oct 01,2019
# vlog -reportprogress 300 FA_4bitAdder.v 
# -- Compiling module FA_4bitAdder
# -- Compiling module fulladd
# 
# Top level modules:
# 	FA_4bitAdder
# End time: 21:43:17 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim FA_4bitAdder 
# Start time: 21:43:17 on Oct 01,2019
# Loading work.FA_4bitAdder
# Loading work.fulladd
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
dir
#  Volume in drive E is My Data
#  Volume Serial Number is BEF0-73C0
# 
#  Directory of E:\Projects\ECE241\lab3\pt2b
# 
# 10/01/2019  09:53 PM    <DIR>          .
# 10/01/2019  09:53 PM    <DIR>          ..
# 10/01/2019  09:33 PM             4,875 c5_pin_model_dump.txt
# 10/01/2019  09:53 PM    <DIR>          db
# 09/29/2019  06:04 PM             1,327 FA_4bitAdder.qpf
# 10/01/2019  09:32 PM            15,075 FA_4bitAdder.qsf
# 09/29/2019  06:06 PM             2,686 FA_4bitAdder.qsf.bak
# 10/01/2019  09:53 PM                48 FA_4bitAdder.qws
# 10/01/2019  09:32 PM               476 FA_4bitAdder.v
# 09/29/2019  06:04 PM               861 FA_4bitAdder.v.bak
# 10/01/2019  09:35 PM             1,067 FA_4bitAdder_nativelink_simulation.rpt
# 10/01/2019  09:52 PM               869 FA_4bitAdder_old.v
# 10/01/2019  09:06 PM               576 FA_4bitAdder_old2.v
# 09/29/2019  06:07 PM    <DIR>          incremental_db
# 10/01/2019  09:33 PM    <DIR>          output_files
# 10/01/2019  08:33 PM    <DIR>          simulation
# 10/01/2019  09:39 PM             3,193 simulation_lab3pt2.do
# 10/01/2019  09:51 PM            76,554 simulation_lab3pt2.pdf
# 10/01/2019  09:43 PM            57,344 vsim.wlf
# 10/01/2019  09:43 PM    <DIR>          work
#               13 File(s)        164,951 bytes
#                7 Dir(s)  249,926,258,688 bytes free
exit -sim
# End time: 21:57:15 on Oct 01,2019, Elapsed time: 0:13:58
# Errors: 6, Warnings: 0
cd ..
dir
#  Volume in drive E is My Data
#  Volume Serial Number is BEF0-73C0
# 
#  Directory of E:\Projects\ECE241\lab3
# 
# 10/01/2019  08:09 PM    <DIR>          .
# 10/01/2019  08:09 PM    <DIR>          ..
# 10/01/2019  08:09 PM    <DIR>          archive
# 10/01/2019  08:38 PM    <DIR>          pt1
# 10/01/2019  09:53 PM    <DIR>          pt2b
# 10/01/2019  09:53 PM    <DIR>          pt3
#                0 File(s)              0 bytes
#                6 Dir(s)  249,926,258,688 bytes free
cd pt1
di
# ambiguous command name "di": dict directoryDialog directory_image disable disablebp disablebp_image divTime
dir
#  Volume in drive E is My Data
#  Volume Serial Number is BEF0-73C0
# 
#  Directory of E:\Projects\ECE241\lab3\pt1
# 
# 10/01/2019  08:38 PM    <DIR>          .
# 10/01/2019  08:38 PM    <DIR>          ..
# 10/01/2019  08:36 PM             4,875 c5_pin_model_dump.txt
# 10/01/2019  08:38 PM    <DIR>          db
# 09/28/2019  10:47 PM    <DIR>          incremental_db
# 09/28/2019  10:42 PM             1,322 mux6to1.qpf
# 10/01/2019  08:35 PM            15,060 mux6to1.qsf
# 09/28/2019  11:00 PM             2,671 mux6to1.qsf.bak
# 10/01/2019  08:38 PM             1,275 mux6to1.qws
# 10/01/2019  07:59 PM               774 mux6to1.v
# 09/28/2019  10:47 PM               398 mux6to1.v.bak
# 10/01/2019  08:37 PM               872 mux6to1_nativelink_simulation.rpt
# 10/01/2019  08:01 PM               408 mux6to1_new.v
# 10/01/2019  08:36 PM    <DIR>          output_files
# 10/01/2019  08:03 PM    <DIR>          simulation
# 10/01/2019  08:06 PM             1,402 simulation_lab3pt1.do
# 10/01/2019  08:07 PM            57,344 vsim.wlf
# 10/01/2019  08:37 PM    <DIR>          work
#               11 File(s)         86,401 bytes
#                7 Dir(s)  249,926,258,688 bytes free
do simulation_lab3pt1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:31 on Oct 01,2019
# vlog -reportprogress 300 mux6to1.v 
# -- Compiling module mux6to1
# -- Compiling module mux6to1_definition
# 
# Top level modules:
# 	mux6to1
# End time: 21:57:31 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim mux6to1 
# Start time: 21:57:31 on Oct 01,2019
# Loading work.mux6to1
# ** Error: (vsim-3037) mux6to1.v(18): Missing instance name in instantiation of 'mux6to1_definition'.
#    Time: 0 ps  Iteration: 0  Instance: /mux6to1 File: mux6to1.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./simulation_lab3pt1.do PAUSED at line 9
do simulation_lab3pt1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:36 on Oct 01,2019
# vlog -reportprogress 300 mux6to1.v 
# -- Compiling module mux6to1
# 
# Top level modules:
# 	mux6to1
# End time: 22:00:36 on Oct 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim mux6to1 
# Start time: 21:57:31 on Oct 01,2019
# Loading work.mux6to1
# End time: 22:05:11 on Oct 01,2019, Elapsed time: 0:07:40
# Errors: 1, Warnings: 0
