<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX78002 Peripheral Driver API: gcr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX78002 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX78002</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gcr__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gcr_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* Copyright (C) 2022 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">* The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">* in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">* IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">* property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">* ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef _GCR_REGS_H_</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define _GCR_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__gcr__registers.html">   87</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">sysctrl</a>;              </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">rst0</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">clkctrl</a>;              </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">pm</a>;                   </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a1f0181426e50664fd9eb1cb65ab553c7">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a1f0181426e50664fd9eb1cb65ab553c7">ipll_ctrl</a>;            </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    __R  uint32_t rsv_0x14;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">   94</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">pclkdiv</a>;              </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    __R  uint32_t rsv_0x1c_0x23[2];</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">pclkdis0</a>;             </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">memctrl</a>;              </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">memz</a>;                 </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x30_0x3f[4];</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">sysst</a>;                </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">rst1</a>;                 </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">pclkdis1</a>;             </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">eventen</a>;              </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">  104</a></span>&#160;    __I  uint32_t <a class="code" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">revision</a>;             </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">sysie</a>;                </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    __R  uint32_t rsv_0x58_0x63[3];</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">eccerr</a>;               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">eccced</a>;               </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">  109</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">eccie</a>;                </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">  110</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">eccaddr</a>;              </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    __R  uint32_t rsv_0x74_0x7f[3];</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">  112</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">gpr0</a>;                 </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Register offsets for module GCR */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5ebc84ad357544ead8d9e0db81230952">  122</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_SYSCTRL                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaf9f8418702ac255a8e00e6e341dce9b2">  123</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_RST0                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga546d34278bd54632084295bbac9f37ba">  124</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_CLKCTRL                  ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga0dd4a149d0b485a1d62b76e66c421d6b">  125</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_PM                       ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga4ff68d3961d81af382647f070c547142">  126</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_IPLL_CTRL                ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae57ce8c33eea10f7bc327346df47d48b">  127</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_PCLKDIV                  ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae77433c87011aa9cd5b31ac681321f44">  128</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_PCLKDIS0                 ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga8a3e9c0584019be48db00ce58014e13e">  129</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_MEMCTRL                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga348df7be1b9655e9092484dfd614256d">  130</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_MEMZ                     ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5607af439a40e18f737013e4b8ec8ef5">  131</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_SYSST                    ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga78ef92c5823b41102bdbf8c29ed9da81">  132</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_RST1                     ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga702c9cb937841b3a1affd963c0be2329">  133</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_PCLKDIS1                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga7e80c82dc0f46b2be65746c57d8ef0c0">  134</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_EVENTEN                  ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga6e92d22536ef09f919044a404735d467">  135</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_REVISION                 ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga1d47f282fc6eb160216b620c31f93033">  136</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_SYSIE                    ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga22520c84ac4a539a63c0a7691cdeecc9">  137</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_ECCERR                   ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga4f58423da0e6ec081a6428ea6b4732e4">  138</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_ECCCED                   ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5862f5a54da369035a3b9ea7a05bbcd7">  139</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_ECCIE                    ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga958606a1c73759081c3794c23859153b">  140</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_ECCADDR                  ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga357af79e5ed8a450c3abd5f8b0aae01a">  141</a></span>&#160;<span class="preprocessor"> #define MXC_R_GCR_GPR0                     ((uint32_t)0x00000080UL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga07d845292780fbc2d0b5f96348e8c9ed">  150</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_BSTAPEN_POS                  0 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaefb1e8c74230ded073ea13cd647f20e7">  151</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_BSTAPEN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_BSTAPEN_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4c42dadfbd3cb28e7e78502f97401b5a">  153</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP_POS          4 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4f7a94f38af9b1fa0d74a303ce2ec518">  154</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP              ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga27ae1e71be971dff0911e27a1bc98a0a">  156</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS               6 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaa9e65ef0a6acaeccd99b06d2e0db62e0">  157</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_ICC0_FLUSH                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga5c07d5ced12ba762d76f960fc7bdcc9e">  159</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_ROMDONE_POS                  12 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga556921ec78356b82c867608b6b8dbce0">  160</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_ROMDONE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_ROMDONE_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga81d1de7c8e2f33cd8d022ed2dc040ca6">  162</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_CCHK_POS                     13 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gace9666716f2c924f998aaa6e348964cb">  163</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_CCHK                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CCHK_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4c77947b0a40d66848c30bca411f5e0e">  165</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_SWD_DIS_POS                  14 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga58c1ab5aaece340c7b766ba8f5078ef8">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_SWD_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_SWD_DIS_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga25640e9790a9343cb1ed3a4f219bb18f">  168</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_CHKRES_POS                   15 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7fb2a8ef2887fb3c0ba98ad34e237a42">  169</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_CHKRES                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CHKRES_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga9f355991d7cb334355c83cc44b4f85bc">  171</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_OVR_POS                      16 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga8c16543844c7f17a7782a1c7c58468bb">  172</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSCTRL_OVR                          ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7d37b9fea4e8e64a1f78e8531df62299">  173</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_SYSCTRL_OVR_V0_9                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga829db5ba29ec48addb99d7d4c2dbba66">  174</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_SYSCTRL_OVR_V0_9                     (MXC_V_GCR_SYSCTRL_OVR_V0_9 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga9815281b49d888d3198475f751325197">  175</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_SYSCTRL_OVR_V1_0                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga54f140a8e230bc7dfc3e3073ea632d85">  176</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_SYSCTRL_OVR_V1_0                     (MXC_V_GCR_SYSCTRL_OVR_V1_0 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga5ee00595c4dfb4860d43f51d795feb04">  177</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_SYSCTRL_OVR_V1_1                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga17a9b5708a8f0ff2ae4031071177371f">  178</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_SYSCTRL_OVR_V1_1                     (MXC_V_GCR_SYSCTRL_OVR_V1_1 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafd2ecaa8271c8d3ed978de080deee74e">  188</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_DMA_POS                         0 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga8316c671d1e4b5d229dcfcd23bdaa94f">  189</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_DMA                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_DMA_POS)) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4a7ca3e9fc666f24e80ef681f2b88573">  191</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_WDT0_POS                        1 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga09e3616ed20f1c843abb15d6c2338cfa">  192</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_WDT0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_WDT0_POS)) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae493383ff031610aa7bedc1a164bf952">  194</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_GPIO0_POS                       2 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac42996a2438955cd9db5c44be646e0d7">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_GPIO0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO0_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga161753fa66dc49c44b30acff4a72e84a">  197</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_GPIO1_POS                       3 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad4ae6050e72ca191a5683266993ff0b4">  198</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_GPIO1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO1_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad8b5fac6f4d7deb0dd6955851e9ccae1">  200</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR0_POS                        5 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga72b154b253d2f6e3bd1ed9f44bf6a3b1">  201</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR0_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9909a866cd34da00d201e17becde9a37">  203</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR1_POS                        6 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3709f474a430417d5df393be75f57310">  204</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR1_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga02848dd019fde0866c308420c8476a21">  206</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR2_POS                        7 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafb0e0834b093ce9dc2f8cc9418f879d9">  207</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR2_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7d4f61279b36de9f9270280e08fdc2e4">  209</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR3_POS                        8 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7ebe92bb974a3c96bc4a33558a5fbd1f">  210</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TMR3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR3_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3199b222f4ffce2a9aa53e0a97a58887">  212</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART0_POS                       11 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf36e674305200ab3c4d33417c2312f85">  213</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART0_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga94992fa56c8424914901306e9fbd8128">  215</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART1_POS                       12 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1aa12c1e55c7addd1fb80f7a35fd9449">  216</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART1_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1a857ea25242922bc2c1257faa666604">  218</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SPI1_POS                        13 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab29e5f9e75587e20e0bf862fe2e772d0">  219</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SPI1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI1_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6bee3502f2912369ffef9de1ec4eca0b">  221</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_I2C0_POS                        16 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9be9a47f2f2fab07aec56843c9ec40e2">  222</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_I2C0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_I2C0_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac8c989d56d304b5baa6b9c868fa042f3">  224</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_RTC_POS                         17 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad34dcfc51fe7565caf5e7ba9863a007a">  225</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_RTC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_RTC_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga46cb5a4eec28bf5d979aadd91aab202b">  227</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SMPHR_POS                       22 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga5e257e09ea0319f41ce70f6500c0214d">  228</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SMPHR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SMPHR_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaae8c0e19ae6c3a4e26922310c6166e55">  230</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_USB_POS                         23 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gacf37b9c6d823761f18a1a681a7a01d9c">  231</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_USB                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_USB_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4b6954254362dade12ff4d637886483b">  233</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TRNG_POS                        24 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga20bd51f139986f872a01826b942ebc57">  234</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_TRNG                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TRNG_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga791884cff4f13a3a76a81cb92e088dec">  236</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_CNN_POS                         25 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga78c5590f4b8aa7bbb81d868710f73cde">  237</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_CNN                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_CNN_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac32a60c8e9665c3b0fd39218b17e1529">  239</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_ADC_POS                         26 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4986d4afcd196004a300a4914459702e">  240</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_ADC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_ADC_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6951d88135400c9c5883e3b8567d8b6b">  242</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART2_POS                       28 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga081a98c1b6ed1c6e5329264359ab2f30">  243</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_UART2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART2_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga47e706ac0ed472d851ecbb032bb98d87">  245</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SOFT_POS                        29 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafbc42d405bf68fd4281a65dce01342a3">  246</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SOFT                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SOFT_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad85831f291134d99b68e87f70eb4982b">  248</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_PERIPH_POS                      30 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga43868014aa39582928ba9e93fedc6d12">  249</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_PERIPH                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_PERIPH_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad0cc1916b143df2197bf6ba61b6c4e55">  251</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SYS_POS                         31 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga654eae2076012766e6fb8399c9e032d0">  252</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST0_SYS                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SYS_POS)) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga4040a28554fb56f3de0f38423bac2816">  262</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS               6 </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad917f8df1dac40305c559610cf86132c">  263</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_DIV                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS)) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1827b1a544aa73fd48afde1d2dd4ab19">  264</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5df790e88ea6a0c6f557b29a3dcb0e3b">  265</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV1              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga744e08af519be6f60a646337170bce55">  266</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaa0284f40e55f71a35af43cf29a6cad7d">  267</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV2              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga66da3b23b29f273bbe2de74f40c7c346">  268</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4              ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaed39338ba5adee51a6a4a8e8bb983b70">  269</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV4              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac9674d821099af878456f8bb6dbcbd96">  270</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gabdde355cdd4fdd6811e1f01f2a96f751">  271</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV8              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaf2d4c01889f2ba728bd30b290d102306">  272</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16             ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae9a8700971f323e62ac1f2c83c856ba9">  273</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV16             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5f2da7e62be894092d818b0107befcb3">  274</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32             ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad22fb4bfbd1f22743d81ef80442434de">  275</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV32             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga626fd94eb8e96446db9760dd33006c39">  276</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64             ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1ffe8cf9bd1d6d082c21fb5ab18c832a">  277</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV64             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac69ec0cfb0ccc2ee069d706583039f27">  278</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128            ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga85e34b3ff8754a0d98435d6c36c2475a">  279</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV128            (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga2f2a64f8ea6b42d5d000e9bfbd6859b9">  281</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS               9 </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga3b7c295d8c1717cb32ba4bdafe7506ce">  282</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_SEL                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS)) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga60bd27a2d9fba04140e57f7e0ee1e13d">  283</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ISO               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae57ded1c330ed414b380cea4c775b6ce">  284</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ISO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ISO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaf003b13c24f571d6933a0f735f9bd03f">  285</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPLL              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0c647d76905fd0c29015e036ca0b854b">  286</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IPLL              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPLL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga61e11eb3a0da80fe2b2577b3847632b8">  287</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EBO               ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac2e5c50295c38f12832def95d3315d58">  288</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_EBO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EBO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88cf0835f3968e41b0afcebbcada9c43">  289</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0cd39a8b4c57d860be5876d8c5468dde">  290</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_INRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga882cad78ad9e57a3079d91a3ef83b727">  291</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO               ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab347a3723b98e6aeff1b7fa8f9763485">  292</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IPO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga50e6e597d4bcec03ec5d47e113303b3c">  293</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO              ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0eda5b222d3b0c5bf880d7e239bdc0c7">  294</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IBRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac010d38b9df548560b5bc21849d85cc9">  295</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERTCO             ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5628970cf81a9277e1f22e23cc4f4a02">  296</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ERTCO             (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERTCO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga44b3ca77fd6d6e2fc8cd8db32435fd22">  297</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK            ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab2923277eb28aa33621d05001d660c80">  298</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK            (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1a19d0fb1bc8bdbf5ec9ccff3e879ffe">  300</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS               13 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadae0aac9a0af1a7d7e3495d6d8364e8d">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_SYSCLK_RDY                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadced39c1900edc2bc19e08835f60e3bf">  303</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_EBO_EN_POS                   16 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga8ef811e258964021f87fe94feb0c3157">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_EBO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_EBO_EN_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga7cd9cb6cd8e2d55e703bd60cb5e308cf">  306</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ERTCO_EN_POS                 17 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaacd184c6f7a6bfe362b5e41a13c7ce0d">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ERTCO_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERTCO_EN_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga618a9570d632d2ebd7653d69883cbe67">  309</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ISO_EN_POS                   18 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5d0ebf8e09dfd381b67739e19717622a">  310</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ISO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ISO_EN_POS)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab041dc21f292b2d8568b09dd06c37290">  312</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IPO_EN_POS                   19 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88994e013d05fe5a756af7e217f3388b">  313</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IPO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_EN_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadc2306b736bab825d06981696960d050">  315</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_EN_POS                  20 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad16af4df87cefb7cf4ff5b4f1bc4e4cc">  316</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_EN_POS)) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaeb75f18ab3295d1269060a4177f80ca1">  318</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_VS_POS                  21 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga022578f1a30fd7047a2d420c23534108">  319</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_VS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_VS_POS)) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga563d5a031d5426b8f423367d69a601f7">  321</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_EBO_RDY_POS                  24 </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga7ebf4339d5cdb3cb0cdcbf67f5a546af">  322</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_EBO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_EBO_RDY_POS)) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga11f74b233780a0c13a84950bcb884d1d">  324</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ERTCO_RDY_POS                25 </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0f617618409a4fd1dbc034092c1d2665">  325</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ERTCO_RDY                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERTCO_RDY_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga359dcf304e25e2d45c39020fc89171d5">  327</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ISO_RDY_POS                  26 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga6a470666a880586eba7eb3c0af223036">  328</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_ISO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ISO_RDY_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga8be49bc92655f37d0b7caf259f0cb45c">  330</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IPO_RDY_POS                  27 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadff1e9f74f917f83c0456be0f7c083a9">  331</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IPO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_RDY_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5518df8266086ff29cc6106daec0847a">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_RDY_POS                 28 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga54b3fc65ff865932f6588ad406a89ef8">  334</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_IBRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_RDY_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaea258374993ecfe5d104cb7d65007e72">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_INRO_RDY_POS                 29 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga768778c8ca2046ed4724f9dbf0215c3a">  337</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_CLKCTRL_INRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_INRO_RDY_POS)) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga1901a11f2db7a90ecb015d8a48b68d58">  347</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_MODE_POS                          0 </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga8ac4ad4a72969a207f0ee48ae9b60cdd">  348</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_MODE                              ((uint32_t)(0xFUL &lt;&lt; MXC_F_GCR_PM_MODE_POS)) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga715cb4a9757575187f56aba8441cbdea">  349</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_ACTIVE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga7a84921faef304e5f54e029f7eae5c5f">  350</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_ACTIVE                       (MXC_V_GCR_PM_MODE_ACTIVE &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadc21d5f5771becee38606c8a7f1f63b9">  351</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_SLEEP                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga65523aa2eef7560c8fd9cb246f66d131">  352</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_SLEEP                        (MXC_V_GCR_PM_MODE_SLEEP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad52619e177b592660ff0c88d7bfedfa9">  353</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_STANDBY                      ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga483cbde8aacedb224930b5aef419745f">  354</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_STANDBY                      (MXC_V_GCR_PM_MODE_STANDBY &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafff5eb5f29ffa4aa3f8c1c80bfa73f77">  355</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_BACKUP                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad27fc9b7d4545830f04a38146523b32d">  356</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_BACKUP                       (MXC_V_GCR_PM_MODE_BACKUP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab0a0c469c29cff497b1c37ed01d7c487">  357</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_LPM                          ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaa966996db755ce5b81d0a5ccc120c197">  358</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_LPM                          (MXC_V_GCR_PM_MODE_LPM &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4167971aa7e6c28f1667305ed6a120a8">  359</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_UPM                          ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga88662da7465dd03e6226c5d2c49c2281">  360</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_UPM                          (MXC_V_GCR_PM_MODE_UPM &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafd0620561b0589be2ef6e074dd1543e1">  361</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PM_MODE_POWERDOWN                    ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga71b567afa76ecfb6a9723791e93eb2b3">  362</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PM_MODE_POWERDOWN                    (MXC_V_GCR_PM_MODE_POWERDOWN &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gac182815f514f03faed12ef5f2cde76b3">  364</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_GPIO_WE_POS                       4 </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab1cb8ae8e6d036b340be1ec4c301440d">  365</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_GPIO_WE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_GPIO_WE_POS)) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab28a7f94a78856f7df24a00d58b70cb7">  367</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_RTC_WE_POS                        5 </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga130a0cfe54d2269e004ca21c5bdc43c0">  368</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_RTC_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_RTC_WE_POS)) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga9e6571b26f1ec16a8be7bba4ea0dd0f7">  370</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_USB_WE_POS                        6 </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga122f7f16024f54eafe245d438febc6d6">  371</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_USB_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_USB_WE_POS)) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga5c5310c551051afbe24b8388f6947df7">  373</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_WUT_WE_POS                        7 </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4f3327bbbd4954f0321c4f785f61e698">  374</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_WUT_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_WUT_WE_POS)) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad626362095ecb73c29cb8d72916e475d">  376</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_AINCOMP_WE_POS                    9 </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadce9d8fc5adfeb0979ac911f292dd1b6">  377</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_AINCOMP_WE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_AINCOMP_WE_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga20512f20f1dbd94db181489593320523">  379</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_ISO_PD_POS                        15 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga2e4fae0b9701478eb187e455b8795ef8">  380</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_ISO_PD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_ISO_PD_POS)) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga865a9e6d0224581770c121a2320732b6">  382</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_IPO_PD_POS                        16 </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gabb8589f2680cd8e8e2635b095f009cae">  383</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_IPO_PD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IPO_PD_POS)) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga0eba699cd091fa636f6ffded27d33675">  385</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_IBRO_PD_POS                       17 </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gae3f8fd7d48cb0f267d20bcc650fe42fd">  386</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_IBRO_PD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IBRO_PD_POS)) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4b064cd72ea2d3b6475008b640053770">  388</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_EBO_BP_POS                        20 </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga641999443f335e6db9c0e14b1fd560bf">  389</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PM_EBO_BP                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_EBO_BP_POS)) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___g_c_r___i_p_l_l___c_t_r_l.html#gac7d5590520ce69b5af9ef36d9a51a72f">  399</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_IPLL_CTRL_EN_POS                     0 </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___g_c_r___i_p_l_l___c_t_r_l.html#ga676d7af8851b3157f9fc9d00ca487be8">  400</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_IPLL_CTRL_EN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_IPLL_CTRL_EN_POS)) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___g_c_r___i_p_l_l___c_t_r_l.html#ga70c0274f87d58394fb1459f708dea4c3">  402</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_IPLL_CTRL_RDY_POS                    1 </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___g_c_r___i_p_l_l___c_t_r_l.html#ga4dad20f8840432ed350e467fc54e7a30">  403</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_IPLL_CTRL_RDY                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_IPLL_CTRL_RDY_POS)) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa498d455404c84ff842c310edf5c5617">  413</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_SDIOCLKDIV_POS               7 </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga6d54bbde33d33bd9b665c612db27b257">  414</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_SDIOCLKDIV                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIV_SDIOCLKDIV_POS)) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gab35442eb5db429094c50e31daf40bc7b">  416</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS                14 </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga0e373f9376d48cb9cc9184cd30c5aec8">  417</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_CNNCLKDIV                    ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS)) </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaebc1bacb794cffc7711097d2d10f6e62">  418</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV2               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaf928834018ebf94f3504ef8669d69143">  419</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV2               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV2 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa25c3f15835f8f1f6b6ca3586c8409cc">  420</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV4               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga713081d2ee322120067343208a6f56db">  421</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV4               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV4 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gae779a3b2b29d3064aade96805063c827">  422</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV8               ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga79c75f3b18c0f20ab6590e2f37340bb7">  423</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV8               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV8 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga921fd4ba794e011385a144e9e7803ac6">  424</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV16              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga5b486c244c356a919ea822f023de7242">  425</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV16              (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV16 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga915699156533feac8315f51112b0df43">  426</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV1               ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gad03a151cc0055358bc3a6d045c98de3a">  427</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV1               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV1 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga039a48dff1fe884cc3e84f9129175a41">  429</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS                17 </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga7be8faea6a6e3fd07a0a413f2da7d143">  430</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIV_CNNCLKSEL                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS)) </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga73e51f795b809801b27fe5015783e7d0">  431</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKSEL_PCLK               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga28d9bf6609c869d1d13d7faa04efd51c">  432</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKSEL_PCLK               (MXC_V_GCR_PCLKDIV_CNNCLKSEL_PCLK &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa93064b945c469d28af826640499d9ec">  433</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKSEL_ISO                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga1f5a64777443aac8b1ee4c143b547ba2">  434</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKSEL_ISO                (MXC_V_GCR_PCLKDIV_CNNCLKSEL_ISO &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gac0468e2d31382085998863ddd6f9be3b">  435</a></span>&#160;<span class="preprocessor"> #define MXC_V_GCR_PCLKDIV_CNNCLKSEL_IPLL               ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gacaad99102f1097d0be9dfde36de802f0">  436</a></span>&#160;<span class="preprocessor"> #define MXC_S_GCR_PCLKDIV_CNNCLKSEL_IPLL               (MXC_V_GCR_PCLKDIV_CNNCLKSEL_IPLL &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga7335d0df3efd11f5372e0072516c4b19">  446</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_GPIO0_POS                   0 </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac8eff3152d2a3cbc75922fcb3eb244">  447</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_GPIO0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO0_POS)) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga152ccdc8655502f3a66a63329474e673">  449</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_GPIO1_POS                   1 </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga74c7f279ac65176e0826ed15ccd6efc8">  450</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_GPIO1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO1_POS)) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga11a244c44101859d0d8e1641c458369e">  452</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_USB_POS                     3 </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga6f1386ab20efa8494c9e892d5db43b9f">  453</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_USB                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_USB_POS)) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga33d445e41a23f83f52ca3b42628eccd1">  455</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_DMA_POS                     5 </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga295607245a872e2aacdbc5a0458116d1">  456</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_DMA                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_DMA_POS)) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga23fdd70d9c2b7c919ecdd31a76ea4b43">  458</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_SPI1_POS                    6 </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gad0cee6b676e3ba544009d774e5a91e8b">  459</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_SPI1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI1_POS)) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga98047bb3c7d76e161ca712dbe6f788c9">  461</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_UART0_POS                   9 </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga90be1ae73d432e8b489f62ff6dae3ebd">  462</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_UART0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_UART0_POS)) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga131c3771e53e140df6269a4a99618b07">  464</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_UART1_POS                   10 </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga1dfbfe6ee2501578375249d1d6d44451">  465</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_UART1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_UART1_POS)) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga470c0e5edb253434c66a4f53bee4bcea">  467</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_I2C0_POS                    13 </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabf905ec498c86ce7eb863cbb8a901e72">  468</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_I2C0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_I2C0_POS)) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga828e22c278ccf007152835596a11e6ef">  470</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR0_POS                    15 </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga54302c55d6ffbe583cec4b780a2e6d13">  471</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR0_POS)) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga8acd1bb6ee547c156378efcb95a296e3">  473</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR1_POS                    16 </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga38b2192c723ea063f1ce56b71dd85d5b">  474</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR1_POS)) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa2af6e26fc2d268568efdbc47366c1a0">  476</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR2_POS                    17 </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga1a8ad487e5d6f993b27c44daeb8fbccf">  477</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR2_POS)) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac590106879aa92141c9150aa32ef6a">  479</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR3_POS                    18 </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5dbc066d5ffdc4cc8fee87f7bd6f3f77">  480</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_TMR3                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR3_POS)) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga8fd3e2e5ed9de87d244a6ddfc07756ea">  482</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_ADC_POS                     23 </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga9ffde6d4351ae663f9b963810d41d902">  483</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_ADC                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_ADC_POS)) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga6ddb18842c2bf98fa447de498f0e1c93">  485</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_CNN_POS                     25 </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga806df2d551f9788a485537963edaded6">  486</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_CNN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_CNN_POS)) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gacf3d4a123c4b2cc50231da0c3f3479e6">  488</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_I2C1_POS                    28 </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaf1c50771b8d2eb360a3b26717cc7bbda">  489</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_I2C1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_I2C1_POS)) </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5bc5881428ce3fd59ae9169c595b4b4e">  491</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_PT_POS                      29 </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga524e738bb901271587f7f92ad4400492">  492</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS0_PT                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_PT_POS)) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga36b8618965a39ef35104263fd8a89e2b">  502</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMCTRL_FWS_POS                      0 </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga629965774734075c6f9cd590f91de7e6">  503</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMCTRL_FWS                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_MEMCTRL_FWS_POS)) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga953415f5ceb62fde0e93fddf0ba7fd01">  505</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMCTRL_SYSRAM0ECC_POS               16 </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga9c0db8d6b7336c7a8b6eb806abed4de0">  506</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMCTRL_SYSRAM0ECC                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCTRL_SYSRAM0ECC_POS)) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf551fa8d3be10ce4b1e81647299a2223">  516</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM0_POS                        0 </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gafb0983dfafe05982dbc91f7a7ab395fe">  517</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM0_POS)) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga004144f993f0f0d97a32acbb0cfbc369">  519</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM1_POS                        1 </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga0ed1b4ee64df634a6e9428177c139387">  520</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM1_POS)) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga027fe8bd689b677328c7859dcc3cea03">  522</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM2_POS                        2 </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga8e72d3cd739ccba0bdb255a7f3391fcd">  523</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM2_POS)) </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaefeeba64b32b73a8310daa6e6d53cfb9">  525</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM3_POS                        3 </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga369fb1b4178300361fdb2c78de90bfe6">  526</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM3_POS)) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga7f48b7e023d1fee390ebd5057e7f486d">  528</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM4_POS                        4 </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga99ddd6e8360a53b52b70d213ffefa9cb">  529</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM4_POS)) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaa9e1db59fb86b6ac5d9a9ce7686db3a5">  531</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM5_POS                        5 </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga9974d6af30c08ff3c8027d666b5895dd">  532</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM5                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM5_POS)) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga7e6520f054aec159de1c2d35e8d1e4fe">  534</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM6_POS                        6 </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gafe9d0aac5a0c639c21edfbd4f0b57dff">  535</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM6                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM6_POS)) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga0f001f94875f3b111a15a8b5daacdabf">  537</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM7_POS                        7 </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga19a00afb85fe1cca8fe7259f20ea4217">  538</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM7                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM7_POS)) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga40386a375b577bd2da8f4722aac7d86e">  540</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM0ECC_POS                     8 </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga891b10729ca788f64b259ac9c2f10f74">  541</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_RAM0ECC                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM0ECC_POS)) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf18212b93531bb288d39042d3db99d1e">  543</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_ICC0_POS                        9 </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga2db3532c2398a4a4da6b3f418775847b">  544</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_ICC0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICC0_POS)) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaa0a204c2a48a68a8619a7cf8bfe4bb92">  546</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_ICC1_POS                        10 </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga636288bf6ab098cabc521bd42a16ef54">  547</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_ICC1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICC1_POS)) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga4927d7931dfbd5d2e116dc4132b5c4c4">  549</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_USBFIFO_POS                     11 </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf822de210c57cf8cfd350e51ea0f5cb0">  550</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_MEMZ_USBFIFO                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_USBFIFO_POS)) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#gad6fc95665fbac7751b752d342ea806f8">  560</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSST_ICELOCK_POS                    0 </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga2d81de58949eda396b2afadd314d3abf">  561</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSST_ICELOCK                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_ICELOCK_POS)) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafcbe7213d21acfc851d75e94ea135524">  571</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2C1_POS                        0 </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafaa6b353e6b1ba5ce1536b5d46be89bb">  572</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2C1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2C1_POS)) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa45bae7fc09e21bfd36ee7fb382d2ce3">  574</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_PT_POS                          1 </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga1b1c70244fba5c3c8f67e71323afbfac">  575</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_PT                              ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_PT_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gae5bb25f56dcb1053a2785ffcc4b32ced">  577</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SDHC_POS                        6 </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf0fd7b7f10e9063ad16cdfc1eb424cf6">  578</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SDHC                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SDHC_POS)) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaaf47d456f68b9d1c9d1d843218aba466">  580</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_OWM_POS                         7 </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf96a071ec12d050d79f041cc6e3e0bb9">  581</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_OWM                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_OWM_POS)) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga60a5887d51b7ce01912a3e61237d13c3">  583</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CRC_POS                         9 </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga94845e5a6c93b2752d5d9c825da3d1d7">  584</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CRC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_CRC_POS)) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7467dc33f13afaacee6aea8ac5e8cacc">  586</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_AES_POS                         10 </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga590b710aa2eee8c566df45cfd1d36c86">  587</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_AES                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_AES_POS)) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga9ebf2a3c52cf6e6ad2aef72b452249c2">  589</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SPI0_POS                        11 </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gae18a429adc6228661aa441c22fdfd5ac">  590</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SPI0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPI0_POS)) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf5968a60fdafe68248bac95ef26cc232">  592</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CSI2PHY_POS                     14 </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga569b000cb6fcc1a4fa688f5b4ab318b5">  593</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CSI2PHY                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_CSI2PHY_POS)) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga971a09a5ebd57bc925f7a3cb113e85f2">  595</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SMPHR_POS                       16 </span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga6f192f72817088d17a3f457c23f5f409">  596</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SMPHR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SMPHR_POS)) </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa02dad84759768f98d2051ea97e874bd">  598</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2S_POS                         19 </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7783123ea2de597257ea75bb11a250d5">  599</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2S                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2S_POS)) </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3c953a067ebc92ae9ad79d06a35536b0">  601</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2C2_POS                        20 </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaec55b7f7f6ae487270e3a8fd3e97468f">  602</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_I2C2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2C2_POS)) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7dfd724ef526fe603f726b4f412c926a">  604</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_DVS_POS                         24 </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga44e2af8a782926fc607ebc8685fa96c0">  605</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_DVS                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_DVS_POS)) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga27c823dae014fb70a69c1d85fc0137e5">  607</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SIMO_POS                        25 </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gabd76890b01f76e4595a616ee15c2c19c">  608</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_SIMO                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SIMO_POS)) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga9141e52db4fb7e66a0f5fa6a81573cb4">  610</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_PCIF_POS                        26 </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga97cfa4caf800c69128ec59eb86fe395d">  611</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_PCIF                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_PCIF_POS)) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga061361962e307f77520419e5424c45b2">  613</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CSI2_POS                        27 </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3b2004f8169d403575593f7b60b2095b">  614</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CSI2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_CSI2_POS)) </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf4dce8b6e89a7ba8d573f056aaa6ea88">  616</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CPU1_POS                        31 </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga00589efd04e9a55e74231dce2ef7b8fb">  617</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_RST1_CPU1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_CPU1_POS)) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga4e3a79a5184ce147fbf9bb6eb1781d4b">  627</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_UART2_POS                   1 </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaabd4e3d3815c650819f74b2be6ad61c1">  628</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_UART2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_UART2_POS)) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga1ec280a52a437caaf62587c67267d5c8">  630</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_TRNG_POS                    2 </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga02a7209c5b5b632e1bf6fceeb939bf27">  631</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_TRNG                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_TRNG_POS)) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga09a6a21e723b76833e9ad32fd8106a1d">  633</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SMPHR_POS                   9 </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac331453c3684d4c28f8a45ba8e2cd196">  634</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SMPHR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SMPHR_POS)) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga55d1b9c2d2ad8a8cfcd97eb0e0a556c2">  636</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SDHC_POS                    10 </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaeb8f3f095a64732e9710cd1f164ebacf">  637</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SDHC                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SDHC_POS)) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaa44ccb1cc30300797aa9f900085566bb">  639</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_OWM_POS                     13 </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga77ce5d640566c072313f82ec5ff2a649">  640</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_OWM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_OWM_POS)) </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga2aa006c8cb2763f31f8176944535740b">  642</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CRC_POS                     14 </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga5f343653c0b853435bb28d45f0825fc8">  643</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CRC                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CRC_POS)) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaff7e1617607da46365d03fc4fed1093b">  645</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_AES_POS                     15 </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac981af6ad678e2f5e2a5afbbcf5f1332">  646</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_AES                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_AES_POS)) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac8e343eb2835c0bf5b446f3d62182d03">  648</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SPI0_POS                    16 </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga0cb511e41dcb7923429946761d43dc57">  649</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_SPI0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SPI0_POS)) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga7a3bf3c4004270f7f70ea2c1fcda5b6c">  651</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_PCIF_POS                    18 </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga427bd1149d13f64c46cd211de0b92cd4">  652</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_PCIF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_PCIF_POS)) </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga2bd23deb802365f1398059d064eea10e">  654</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_I2S_POS                     23 </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga4c4a34d9447d424b2a30b971f05d9aef">  655</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_I2S                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_I2S_POS)) </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac4fa848b03e090da9915951cdb13a98e">  657</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_I2C2_POS                    24 </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gad38ab004b670b048f1c62309846d2067">  658</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_I2C2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_I2C2_POS)) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga8b293a82c4a50fd21a9e266255c276f1">  660</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_WDT0_POS                    27 </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac222b30484da21858a7c4e1324519b6a">  661</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_WDT0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_WDT0_POS)) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga3c8a0932fcbe46305859bc7f9c22e7d8">  663</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CSI2_POS                    30 </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga75f2677b968f888cc16756c19295404f">  664</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CSI2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CSI2_POS)) </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga87adb0699d593b456780133b184bf683">  666</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CPU1_POS                    31 </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga873215ffe06972c8f419c3e4f9917dc9">  667</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_PCLKDIS1_CPU1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CPU1_POS)) </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga0ed62da6dea197822d77cb3a336253e8">  677</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_EVENTEN_DMA_POS                      0 </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gabbca618f11bb71debaa882b3d763ad9b">  678</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_EVENTEN_DMA                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_DMA_POS)) </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gab99781509907cba87ea0ed718d102625">  680</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_EVENTEN_TX_POS                       2 </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga840402d0d4f9a0c481ffd04e1cc979f7">  681</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_EVENTEN_TX                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_TX_POS)) </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#ga3cf4c0cc3d78980001c528739dd92159">  691</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_REVISION_REVISION_POS                0 </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#gab8acc9ee142dcec22b1c1cc7cf0cf08d">  692</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_REVISION_REVISION                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_GCR_REVISION_REVISION_POS)) </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga57f3c5d7ca4f8574078806c7a49781ab">  702</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSIE_ICEUNLOCK_POS                  0 </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga84c528324d7fe53996c5ffced5498ec8">  703</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_SYSIE_ICEUNLOCK                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSIE_ICEUNLOCK_POS)) </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga6d88323a6923ceff44ad4509895a000f">  713</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCERR_RAM_POS                       0 </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga5072b5ebc2d3d835a858f8ddcc8e4c35">  714</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCERR_RAM                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM_POS)) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gae47cb5867c08e91c32af1d162b24f75c">  724</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCCED_RAM_POS                       0 </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga38cee75d8d357b9d48cf0f141f3379f7">  725</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCCED_RAM                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM_POS)) </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga8e8ab3b73fbd79a9758e86a61406e366">  735</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCIE_RAM_POS                        0 </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga8c5ecf44bd8c0d946aa844a7215be1a6">  736</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCIE_RAM                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM_POS)) </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga364334af0f5950856601cbd4b031bbe9">  746</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCADDR_ECCERRAD_POS                 0 </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga46e01b2925d0f86164254b3b324c2f0c">  747</a></span>&#160;<span class="preprocessor"> #define MXC_F_GCR_ECCADDR_ECCERRAD                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GCR_ECCADDR_ECCERRAD_POS)) </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;}</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _GCR_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group__gcr__registers_html_a6826ace542358140e4ade1c99ed5ca87"><div class="ttname"><a href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">mxc_gcr_regs_t::memz</a></div><div class="ttdeci">__IO uint32_t memz</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:98</div></div>
<div class="ttc" id="group__gcr__registers_html_a3d9300f370fea5ec743ab5e6d12db523"><div class="ttname"><a href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">mxc_gcr_regs_t::eccerr</a></div><div class="ttdeci">__IO uint32_t eccerr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:107</div></div>
<div class="ttc" id="group__gcr__registers_html_aa852046af4a9d38d5f1b9022ab85dd3e"><div class="ttname"><a href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">mxc_gcr_regs_t::gpr0</a></div><div class="ttdeci">__IO uint32_t gpr0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:112</div></div>
<div class="ttc" id="group__gcr__registers_html_a8db7241bc2204b183f6bfc85b2e88a95"><div class="ttname"><a href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">mxc_gcr_regs_t::pclkdis0</a></div><div class="ttdeci">__IO uint32_t pclkdis0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:96</div></div>
<div class="ttc" id="group__gcr__registers_html_a528b8e5513397c4fd224f8e1ab137b63"><div class="ttname"><a href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">mxc_gcr_regs_t::eccced</a></div><div class="ttdeci">__IO uint32_t eccced</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:108</div></div>
<div class="ttc" id="group__gcr__registers_html_a1f0181426e50664fd9eb1cb65ab553c7"><div class="ttname"><a href="group__gcr__registers.html#a1f0181426e50664fd9eb1cb65ab553c7">mxc_gcr_regs_t::ipll_ctrl</a></div><div class="ttdeci">__IO uint32_t ipll_ctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:92</div></div>
<div class="ttc" id="group__gcr__registers_html_aa2d61e2f99bf4305e4b5d33475388fd4"><div class="ttname"><a href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">mxc_gcr_regs_t::pclkdiv</a></div><div class="ttdeci">__IO uint32_t pclkdiv</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:94</div></div>
<div class="ttc" id="group__gcr__registers_html_abb33e43ce55ab7142a4ea3ebc11b1e24"><div class="ttname"><a href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">mxc_gcr_regs_t::eventen</a></div><div class="ttdeci">__IO uint32_t eventen</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:103</div></div>
<div class="ttc" id="group__gcr__registers_html_a74affb3ea2ad99b50d09a476f75f7b05"><div class="ttname"><a href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">mxc_gcr_regs_t::pm</a></div><div class="ttdeci">__IO uint32_t pm</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:91</div></div>
<div class="ttc" id="group__gcr__registers_html_af22a3cb8fed5c7882995ff8e36131a8b"><div class="ttname"><a href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">mxc_gcr_regs_t::eccie</a></div><div class="ttdeci">__IO uint32_t eccie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:109</div></div>
<div class="ttc" id="group__gcr__registers_html_a5557fd03ed7398e31f6611c6b0e23bd6"><div class="ttname"><a href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">mxc_gcr_regs_t::rst0</a></div><div class="ttdeci">__IO uint32_t rst0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:89</div></div>
<div class="ttc" id="group__gcr__registers_html_a4d2fd2c661cc165f36e3b36cb794cafe"><div class="ttname"><a href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">mxc_gcr_regs_t::memctrl</a></div><div class="ttdeci">__IO uint32_t memctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:97</div></div>
<div class="ttc" id="group__gcr__registers_html_a5614e3d3d61a7b8e1e1c753d4442f209"><div class="ttname"><a href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">mxc_gcr_regs_t::clkctrl</a></div><div class="ttdeci">__IO uint32_t clkctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:90</div></div>
<div class="ttc" id="group__gcr__registers_html_a86a9c8da4c98f1feec252973106f11bc"><div class="ttname"><a href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">mxc_gcr_regs_t::eccaddr</a></div><div class="ttdeci">__IO uint32_t eccaddr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:110</div></div>
<div class="ttc" id="group__gcr__registers_html_structmxc__gcr__regs__t"><div class="ttname"><a href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a></div><div class="ttdef"><b>Definition:</b> gcr_regs.h:87</div></div>
<div class="ttc" id="group__gcr__registers_html_a8f7a0b2eff9f55ace2c79ddea2e4a8f2"><div class="ttname"><a href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">mxc_gcr_regs_t::sysie</a></div><div class="ttdeci">__IO uint32_t sysie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:105</div></div>
<div class="ttc" id="group__gcr__registers_html_aa20185f27fffbec3311f25dd4ed63ed5"><div class="ttname"><a href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">mxc_gcr_regs_t::rst1</a></div><div class="ttdeci">__IO uint32_t rst1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:101</div></div>
<div class="ttc" id="group__gcr__registers_html_a407cda1ef910d9af256661910946b14e"><div class="ttname"><a href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">mxc_gcr_regs_t::sysctrl</a></div><div class="ttdeci">__IO uint32_t sysctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:88</div></div>
<div class="ttc" id="group__gcr__registers_html_aa8f90017103c08f3d9c41fe14bef8bc4"><div class="ttname"><a href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">mxc_gcr_regs_t::pclkdis1</a></div><div class="ttdeci">__IO uint32_t pclkdis1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:102</div></div>
<div class="ttc" id="group__gcr__registers_html_a6e139ffb1b218877f74b83aaddd17439"><div class="ttname"><a href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">mxc_gcr_regs_t::sysst</a></div><div class="ttdeci">__IO uint32_t sysst</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:100</div></div>
<div class="ttc" id="group__gcr__registers_html_ae93f00095baadabd87fea73087eb870a"><div class="ttname"><a href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">mxc_gcr_regs_t::revision</a></div><div class="ttdeci">__I uint32_t revision</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:104</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a0e4af1adc616affeeac088c5d4df2c4.html">MAX78002</a></li><li class="navelem"><a class="el" href="dir_3d2f09ee758a000c28125e33cb40f431.html">Include</a></li><li class="navelem"><b>gcr_regs.h</b></li>
    <li class="footer">Generated on Fri Aug 26 2022 17:18:20 for MAX78002 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
